
SoulSense2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000093c8  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  080095a0  080095a0  000195a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080095f0  080095f0  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  080095f0  080095f0  000195f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080095f8  080095f8  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080095f8  080095f8  000195f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080095fc  080095fc  000195fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08009600  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000620  2000005c  0800965c  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000067c  0800965c  0002067c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00023ae2  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000043bd  00000000  00000000  00043bb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ab0  00000000  00000000  00047f70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000014b4  00000000  00000000  00049a20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002c00e  00000000  00000000  0004aed4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000221d7  00000000  00000000  00076ee2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0011bcd7  00000000  00000000  000990b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007478  00000000  00000000  001b4d90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  001bc208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000005c 	.word	0x2000005c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08009588 	.word	0x08009588

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000060 	.word	0x20000060
 8000214:	08009588 	.word	0x08009588

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000228:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800022c:	f000 b970 	b.w	8000510 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9e08      	ldr	r6, [sp, #32]
 800024e:	460d      	mov	r5, r1
 8000250:	4604      	mov	r4, r0
 8000252:	460f      	mov	r7, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4694      	mov	ip, r2
 800025c:	d965      	bls.n	800032a <__udivmoddi4+0xe2>
 800025e:	fab2 f382 	clz	r3, r2
 8000262:	b143      	cbz	r3, 8000276 <__udivmoddi4+0x2e>
 8000264:	fa02 fc03 	lsl.w	ip, r2, r3
 8000268:	f1c3 0220 	rsb	r2, r3, #32
 800026c:	409f      	lsls	r7, r3
 800026e:	fa20 f202 	lsr.w	r2, r0, r2
 8000272:	4317      	orrs	r7, r2
 8000274:	409c      	lsls	r4, r3
 8000276:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800027a:	fa1f f58c 	uxth.w	r5, ip
 800027e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000282:	0c22      	lsrs	r2, r4, #16
 8000284:	fb0e 7711 	mls	r7, lr, r1, r7
 8000288:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800028c:	fb01 f005 	mul.w	r0, r1, r5
 8000290:	4290      	cmp	r0, r2
 8000292:	d90a      	bls.n	80002aa <__udivmoddi4+0x62>
 8000294:	eb1c 0202 	adds.w	r2, ip, r2
 8000298:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 800029c:	f080 811c 	bcs.w	80004d8 <__udivmoddi4+0x290>
 80002a0:	4290      	cmp	r0, r2
 80002a2:	f240 8119 	bls.w	80004d8 <__udivmoddi4+0x290>
 80002a6:	3902      	subs	r1, #2
 80002a8:	4462      	add	r2, ip
 80002aa:	1a12      	subs	r2, r2, r0
 80002ac:	b2a4      	uxth	r4, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002ba:	fb00 f505 	mul.w	r5, r0, r5
 80002be:	42a5      	cmp	r5, r4
 80002c0:	d90a      	bls.n	80002d8 <__udivmoddi4+0x90>
 80002c2:	eb1c 0404 	adds.w	r4, ip, r4
 80002c6:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80002ca:	f080 8107 	bcs.w	80004dc <__udivmoddi4+0x294>
 80002ce:	42a5      	cmp	r5, r4
 80002d0:	f240 8104 	bls.w	80004dc <__udivmoddi4+0x294>
 80002d4:	4464      	add	r4, ip
 80002d6:	3802      	subs	r0, #2
 80002d8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002dc:	1b64      	subs	r4, r4, r5
 80002de:	2100      	movs	r1, #0
 80002e0:	b11e      	cbz	r6, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40dc      	lsrs	r4, r3
 80002e4:	2300      	movs	r3, #0
 80002e6:	e9c6 4300 	strd	r4, r3, [r6]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d908      	bls.n	8000304 <__udivmoddi4+0xbc>
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	f000 80ed 	beq.w	80004d2 <__udivmoddi4+0x28a>
 80002f8:	2100      	movs	r1, #0
 80002fa:	e9c6 0500 	strd	r0, r5, [r6]
 80002fe:	4608      	mov	r0, r1
 8000300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000304:	fab3 f183 	clz	r1, r3
 8000308:	2900      	cmp	r1, #0
 800030a:	d149      	bne.n	80003a0 <__udivmoddi4+0x158>
 800030c:	42ab      	cmp	r3, r5
 800030e:	d302      	bcc.n	8000316 <__udivmoddi4+0xce>
 8000310:	4282      	cmp	r2, r0
 8000312:	f200 80f8 	bhi.w	8000506 <__udivmoddi4+0x2be>
 8000316:	1a84      	subs	r4, r0, r2
 8000318:	eb65 0203 	sbc.w	r2, r5, r3
 800031c:	2001      	movs	r0, #1
 800031e:	4617      	mov	r7, r2
 8000320:	2e00      	cmp	r6, #0
 8000322:	d0e2      	beq.n	80002ea <__udivmoddi4+0xa2>
 8000324:	e9c6 4700 	strd	r4, r7, [r6]
 8000328:	e7df      	b.n	80002ea <__udivmoddi4+0xa2>
 800032a:	b902      	cbnz	r2, 800032e <__udivmoddi4+0xe6>
 800032c:	deff      	udf	#255	; 0xff
 800032e:	fab2 f382 	clz	r3, r2
 8000332:	2b00      	cmp	r3, #0
 8000334:	f040 8090 	bne.w	8000458 <__udivmoddi4+0x210>
 8000338:	1a8a      	subs	r2, r1, r2
 800033a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033e:	fa1f fe8c 	uxth.w	lr, ip
 8000342:	2101      	movs	r1, #1
 8000344:	fbb2 f5f7 	udiv	r5, r2, r7
 8000348:	fb07 2015 	mls	r0, r7, r5, r2
 800034c:	0c22      	lsrs	r2, r4, #16
 800034e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000352:	fb0e f005 	mul.w	r0, lr, r5
 8000356:	4290      	cmp	r0, r2
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0x124>
 800035a:	eb1c 0202 	adds.w	r2, ip, r2
 800035e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x122>
 8000364:	4290      	cmp	r0, r2
 8000366:	f200 80cb 	bhi.w	8000500 <__udivmoddi4+0x2b8>
 800036a:	4645      	mov	r5, r8
 800036c:	1a12      	subs	r2, r2, r0
 800036e:	b2a4      	uxth	r4, r4
 8000370:	fbb2 f0f7 	udiv	r0, r2, r7
 8000374:	fb07 2210 	mls	r2, r7, r0, r2
 8000378:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800037c:	fb0e fe00 	mul.w	lr, lr, r0
 8000380:	45a6      	cmp	lr, r4
 8000382:	d908      	bls.n	8000396 <__udivmoddi4+0x14e>
 8000384:	eb1c 0404 	adds.w	r4, ip, r4
 8000388:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800038c:	d202      	bcs.n	8000394 <__udivmoddi4+0x14c>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f200 80bb 	bhi.w	800050a <__udivmoddi4+0x2c2>
 8000394:	4610      	mov	r0, r2
 8000396:	eba4 040e 	sub.w	r4, r4, lr
 800039a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800039e:	e79f      	b.n	80002e0 <__udivmoddi4+0x98>
 80003a0:	f1c1 0720 	rsb	r7, r1, #32
 80003a4:	408b      	lsls	r3, r1
 80003a6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003aa:	ea4c 0c03 	orr.w	ip, ip, r3
 80003ae:	fa05 f401 	lsl.w	r4, r5, r1
 80003b2:	fa20 f307 	lsr.w	r3, r0, r7
 80003b6:	40fd      	lsrs	r5, r7
 80003b8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003bc:	4323      	orrs	r3, r4
 80003be:	fbb5 f8f9 	udiv	r8, r5, r9
 80003c2:	fa1f fe8c 	uxth.w	lr, ip
 80003c6:	fb09 5518 	mls	r5, r9, r8, r5
 80003ca:	0c1c      	lsrs	r4, r3, #16
 80003cc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003d0:	fb08 f50e 	mul.w	r5, r8, lr
 80003d4:	42a5      	cmp	r5, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	fa00 f001 	lsl.w	r0, r0, r1
 80003de:	d90b      	bls.n	80003f8 <__udivmoddi4+0x1b0>
 80003e0:	eb1c 0404 	adds.w	r4, ip, r4
 80003e4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003e8:	f080 8088 	bcs.w	80004fc <__udivmoddi4+0x2b4>
 80003ec:	42a5      	cmp	r5, r4
 80003ee:	f240 8085 	bls.w	80004fc <__udivmoddi4+0x2b4>
 80003f2:	f1a8 0802 	sub.w	r8, r8, #2
 80003f6:	4464      	add	r4, ip
 80003f8:	1b64      	subs	r4, r4, r5
 80003fa:	b29d      	uxth	r5, r3
 80003fc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000400:	fb09 4413 	mls	r4, r9, r3, r4
 8000404:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000408:	fb03 fe0e 	mul.w	lr, r3, lr
 800040c:	45a6      	cmp	lr, r4
 800040e:	d908      	bls.n	8000422 <__udivmoddi4+0x1da>
 8000410:	eb1c 0404 	adds.w	r4, ip, r4
 8000414:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000418:	d26c      	bcs.n	80004f4 <__udivmoddi4+0x2ac>
 800041a:	45a6      	cmp	lr, r4
 800041c:	d96a      	bls.n	80004f4 <__udivmoddi4+0x2ac>
 800041e:	3b02      	subs	r3, #2
 8000420:	4464      	add	r4, ip
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fba3 9502 	umull	r9, r5, r3, r2
 800042a:	eba4 040e 	sub.w	r4, r4, lr
 800042e:	42ac      	cmp	r4, r5
 8000430:	46c8      	mov	r8, r9
 8000432:	46ae      	mov	lr, r5
 8000434:	d356      	bcc.n	80004e4 <__udivmoddi4+0x29c>
 8000436:	d053      	beq.n	80004e0 <__udivmoddi4+0x298>
 8000438:	b156      	cbz	r6, 8000450 <__udivmoddi4+0x208>
 800043a:	ebb0 0208 	subs.w	r2, r0, r8
 800043e:	eb64 040e 	sbc.w	r4, r4, lr
 8000442:	fa04 f707 	lsl.w	r7, r4, r7
 8000446:	40ca      	lsrs	r2, r1
 8000448:	40cc      	lsrs	r4, r1
 800044a:	4317      	orrs	r7, r2
 800044c:	e9c6 7400 	strd	r7, r4, [r6]
 8000450:	4618      	mov	r0, r3
 8000452:	2100      	movs	r1, #0
 8000454:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000458:	f1c3 0120 	rsb	r1, r3, #32
 800045c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000460:	fa20 f201 	lsr.w	r2, r0, r1
 8000464:	fa25 f101 	lsr.w	r1, r5, r1
 8000468:	409d      	lsls	r5, r3
 800046a:	432a      	orrs	r2, r5
 800046c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000470:	fa1f fe8c 	uxth.w	lr, ip
 8000474:	fbb1 f0f7 	udiv	r0, r1, r7
 8000478:	fb07 1510 	mls	r5, r7, r0, r1
 800047c:	0c11      	lsrs	r1, r2, #16
 800047e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000482:	fb00 f50e 	mul.w	r5, r0, lr
 8000486:	428d      	cmp	r5, r1
 8000488:	fa04 f403 	lsl.w	r4, r4, r3
 800048c:	d908      	bls.n	80004a0 <__udivmoddi4+0x258>
 800048e:	eb1c 0101 	adds.w	r1, ip, r1
 8000492:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000496:	d22f      	bcs.n	80004f8 <__udivmoddi4+0x2b0>
 8000498:	428d      	cmp	r5, r1
 800049a:	d92d      	bls.n	80004f8 <__udivmoddi4+0x2b0>
 800049c:	3802      	subs	r0, #2
 800049e:	4461      	add	r1, ip
 80004a0:	1b49      	subs	r1, r1, r5
 80004a2:	b292      	uxth	r2, r2
 80004a4:	fbb1 f5f7 	udiv	r5, r1, r7
 80004a8:	fb07 1115 	mls	r1, r7, r5, r1
 80004ac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b0:	fb05 f10e 	mul.w	r1, r5, lr
 80004b4:	4291      	cmp	r1, r2
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x282>
 80004b8:	eb1c 0202 	adds.w	r2, ip, r2
 80004bc:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80004c0:	d216      	bcs.n	80004f0 <__udivmoddi4+0x2a8>
 80004c2:	4291      	cmp	r1, r2
 80004c4:	d914      	bls.n	80004f0 <__udivmoddi4+0x2a8>
 80004c6:	3d02      	subs	r5, #2
 80004c8:	4462      	add	r2, ip
 80004ca:	1a52      	subs	r2, r2, r1
 80004cc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004d0:	e738      	b.n	8000344 <__udivmoddi4+0xfc>
 80004d2:	4631      	mov	r1, r6
 80004d4:	4630      	mov	r0, r6
 80004d6:	e708      	b.n	80002ea <__udivmoddi4+0xa2>
 80004d8:	4639      	mov	r1, r7
 80004da:	e6e6      	b.n	80002aa <__udivmoddi4+0x62>
 80004dc:	4610      	mov	r0, r2
 80004de:	e6fb      	b.n	80002d8 <__udivmoddi4+0x90>
 80004e0:	4548      	cmp	r0, r9
 80004e2:	d2a9      	bcs.n	8000438 <__udivmoddi4+0x1f0>
 80004e4:	ebb9 0802 	subs.w	r8, r9, r2
 80004e8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004ec:	3b01      	subs	r3, #1
 80004ee:	e7a3      	b.n	8000438 <__udivmoddi4+0x1f0>
 80004f0:	4645      	mov	r5, r8
 80004f2:	e7ea      	b.n	80004ca <__udivmoddi4+0x282>
 80004f4:	462b      	mov	r3, r5
 80004f6:	e794      	b.n	8000422 <__udivmoddi4+0x1da>
 80004f8:	4640      	mov	r0, r8
 80004fa:	e7d1      	b.n	80004a0 <__udivmoddi4+0x258>
 80004fc:	46d0      	mov	r8, sl
 80004fe:	e77b      	b.n	80003f8 <__udivmoddi4+0x1b0>
 8000500:	3d02      	subs	r5, #2
 8000502:	4462      	add	r2, ip
 8000504:	e732      	b.n	800036c <__udivmoddi4+0x124>
 8000506:	4608      	mov	r0, r1
 8000508:	e70a      	b.n	8000320 <__udivmoddi4+0xd8>
 800050a:	4464      	add	r4, ip
 800050c:	3802      	subs	r0, #2
 800050e:	e742      	b.n	8000396 <__udivmoddi4+0x14e>

08000510 <__aeabi_idiv0>:
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop

08000514 <imu_init>:

/* Private variables ---------------------------------------------------------*/


// Initializing the IMU
void imu_init(I2C_HandleTypeDef* i2c,IMU* imu) {
 8000514:	b580      	push	{r7, lr}
 8000516:	b084      	sub	sp, #16
 8000518:	af02      	add	r7, sp, #8
 800051a:	6078      	str	r0, [r7, #4]
 800051c:	6039      	str	r1, [r7, #0]
//	memset(imu->payload , 0 , SIZE_OF_IMU_DATA);
    // Ensure that the BNO pointer is allocated (if using dynamic memory)
    imu->bno = (bno055_t*) malloc(sizeof(bno055_t));
 800051e:	20ac      	movs	r0, #172	; 0xac
 8000520:	f008 ff2c 	bl	800937c <malloc>
 8000524:	4603      	mov	r3, r0
 8000526:	461a      	mov	r2, r3
 8000528:	683b      	ldr	r3, [r7, #0]
 800052a:	601a      	str	r2, [r3, #0]

    if (imu->bno == NULL) {
 800052c:	683b      	ldr	r3, [r7, #0]
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	2b00      	cmp	r3, #0
 8000532:	d01f      	beq.n	8000574 <imu_init+0x60>
        // Handle memory allocation error
        return;
    }

    imu->bno->i2c = i2c;
 8000534:	683b      	ldr	r3, [r7, #0]
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	687a      	ldr	r2, [r7, #4]
 800053a:	601a      	str	r2, [r3, #0]
    imu->bno->addr = BNO_ADDR_ALT;
 800053c:	683b      	ldr	r3, [r7, #0]
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	2228      	movs	r2, #40	; 0x28
 8000542:	719a      	strb	r2, [r3, #6]
    imu->bno->mode = BNO_MODE_IMU;
 8000544:	683b      	ldr	r3, [r7, #0]
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	2208      	movs	r2, #8
 800054a:	711a      	strb	r2, [r3, #4]

    imu->errInit = bno055_init(imu->bno);
 800054c:	683b      	ldr	r3, [r7, #0]
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	4618      	mov	r0, r3
 8000552:	f000 fa3b 	bl	80009cc <bno055_init>
 8000556:	4603      	mov	r3, r0
 8000558:	461a      	mov	r2, r3
 800055a:	683b      	ldr	r3, [r7, #0]
 800055c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    bno055_set_unit(imu->bno, BNO_TEMP_UNIT_C, BNO_GYR_UNIT_DPS,
 8000560:	683b      	ldr	r3, [r7, #0]
 8000562:	6818      	ldr	r0, [r3, #0]
 8000564:	2300      	movs	r3, #0
 8000566:	9300      	str	r3, [sp, #0]
 8000568:	2300      	movs	r3, #0
 800056a:	2200      	movs	r2, #0
 800056c:	2100      	movs	r1, #0
 800056e:	f001 fe64 	bl	800223a <bno055_set_unit>
 8000572:	e000      	b.n	8000576 <imu_init+0x62>
        return;
 8000574:	bf00      	nop
    	                      BNO_ACC_UNITSEL_M_S2, BNO_EUL_UNIT_DEG); //set correct units!
}
 8000576:	3708      	adds	r7, #8
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}

0800057c <imu_update_payload>:
    if (imu->bno) {
        free(imu->bno);
    }
}

void imu_update_payload(IMU* imu) {
 800057c:	b480      	push	{r7}
 800057e:	b08d      	sub	sp, #52	; 0x34
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
    // Starting index for the payload
    int index = 0;
 8000584:	2300      	movs	r3, #0
 8000586:	62fb      	str	r3, [r7, #44]	; 0x2c

    // Convert quaternion values to byte array format.
    float quaternion_values[4] = {
        imu->quaternion.x,
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	69db      	ldr	r3, [r3, #28]
    float quaternion_values[4] = {
 800058c:	617b      	str	r3, [r7, #20]
        imu->quaternion.y,
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	6a1b      	ldr	r3, [r3, #32]
    float quaternion_values[4] = {
 8000592:	61bb      	str	r3, [r7, #24]
        imu->quaternion.z,
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    float quaternion_values[4] = {
 8000598:	61fb      	str	r3, [r7, #28]
        imu->quaternion.w
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    float quaternion_values[4] = {
 800059e:	623b      	str	r3, [r7, #32]
    };

    for (int i = 0; i < 4; i++) {
 80005a0:	2300      	movs	r3, #0
 80005a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80005a4:	e010      	b.n	80005c8 <imu_update_payload+0x4c>
        memcpy(&imu->payload[index], &quaternion_values[i], 4);
 80005a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80005a8:	3330      	adds	r3, #48	; 0x30
 80005aa:	687a      	ldr	r2, [r7, #4]
 80005ac:	4413      	add	r3, r2
 80005ae:	f107 0114 	add.w	r1, r7, #20
 80005b2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80005b4:	0092      	lsls	r2, r2, #2
 80005b6:	440a      	add	r2, r1
 80005b8:	6812      	ldr	r2, [r2, #0]
 80005ba:	601a      	str	r2, [r3, #0]
        index += 4;
 80005bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80005be:	3304      	adds	r3, #4
 80005c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (int i = 0; i < 4; i++) {
 80005c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80005c4:	3301      	adds	r3, #1
 80005c6:	62bb      	str	r3, [r7, #40]	; 0x28
 80005c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80005ca:	2b03      	cmp	r3, #3
 80005cc:	ddeb      	ble.n	80005a6 <imu_update_payload+0x2a>
    }

    // Convert accelerometer values to byte array format.
    float accel_values[3] = {
        imu->accelerometer.x,
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	691b      	ldr	r3, [r3, #16]
    float accel_values[3] = {
 80005d2:	60bb      	str	r3, [r7, #8]
        imu->accelerometer.y,
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	695b      	ldr	r3, [r3, #20]
    float accel_values[3] = {
 80005d8:	60fb      	str	r3, [r7, #12]
        imu->accelerometer.z,
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	699b      	ldr	r3, [r3, #24]
    float accel_values[3] = {
 80005de:	613b      	str	r3, [r7, #16]
    };

    for (int i = 0; i < 3; i++) {
 80005e0:	2300      	movs	r3, #0
 80005e2:	627b      	str	r3, [r7, #36]	; 0x24
 80005e4:	e010      	b.n	8000608 <imu_update_payload+0x8c>
        memcpy(&imu->payload[index], &accel_values[i], 4);
 80005e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80005e8:	3330      	adds	r3, #48	; 0x30
 80005ea:	687a      	ldr	r2, [r7, #4]
 80005ec:	4413      	add	r3, r2
 80005ee:	f107 0108 	add.w	r1, r7, #8
 80005f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80005f4:	0092      	lsls	r2, r2, #2
 80005f6:	440a      	add	r2, r1
 80005f8:	6812      	ldr	r2, [r2, #0]
 80005fa:	601a      	str	r2, [r3, #0]
        index += 4;
 80005fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80005fe:	3304      	adds	r3, #4
 8000600:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (int i = 0; i < 3; i++) {
 8000602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000604:	3301      	adds	r3, #1
 8000606:	627b      	str	r3, [r7, #36]	; 0x24
 8000608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800060a:	2b02      	cmp	r3, #2
 800060c:	ddeb      	ble.n	80005e6 <imu_update_payload+0x6a>
    }
}
 800060e:	bf00      	nop
 8000610:	bf00      	nop
 8000612:	3734      	adds	r7, #52	; 0x34
 8000614:	46bd      	mov	sp, r7
 8000616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061a:	4770      	bx	lr

0800061c <soul_init>:
#include "Imu.h"
#include "contact_sensors.h"
#include "configuration.h"

// Adjust soul_init to use pointers for the parameters
void soul_init(SoulSense* soul_sense){
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
    memset(soul_sense->payload, 0, SIZE_OF_SOLE_DATA);
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	223f      	movs	r2, #63	; 0x3f
 8000628:	2100      	movs	r1, #0
 800062a:	4618      	mov	r0, r3
 800062c:	f008 ff5a 	bl	80094e4 <memset>
}
 8000630:	bf00      	nop
 8000632:	3708      	adds	r7, #8
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}

08000638 <soul_update_payload>:

void soul_update_payload(SoulSense* soul_sense, ContactSensors* adc_data, IMU* imu_data, FwVersion* sole_version) {
 8000638:	b480      	push	{r7}
 800063a:	b089      	sub	sp, #36	; 0x24
 800063c:	af00      	add	r7, sp, #0
 800063e:	60f8      	str	r0, [r7, #12]
 8000640:	60b9      	str	r1, [r7, #8]
 8000642:	607a      	str	r2, [r7, #4]
 8000644:	603b      	str	r3, [r7, #0]
    int index = 0;
 8000646:	2300      	movs	r3, #0
 8000648:	61fb      	str	r3, [r7, #28]

    // Copy ContactSensors payload
    for (int i = 0; i < NUMBER_OF_SENSORS * 4; i++) {
 800064a:	2300      	movs	r3, #0
 800064c:	61bb      	str	r3, [r7, #24]
 800064e:	e00f      	b.n	8000670 <soul_update_payload+0x38>
        soul_sense->payload[index] = adc_data->payload[i];
 8000650:	68ba      	ldr	r2, [r7, #8]
 8000652:	69bb      	ldr	r3, [r7, #24]
 8000654:	4413      	add	r3, r2
 8000656:	3324      	adds	r3, #36	; 0x24
 8000658:	7819      	ldrb	r1, [r3, #0]
 800065a:	68fa      	ldr	r2, [r7, #12]
 800065c:	69fb      	ldr	r3, [r7, #28]
 800065e:	4413      	add	r3, r2
 8000660:	460a      	mov	r2, r1
 8000662:	701a      	strb	r2, [r3, #0]
        index++;
 8000664:	69fb      	ldr	r3, [r7, #28]
 8000666:	3301      	adds	r3, #1
 8000668:	61fb      	str	r3, [r7, #28]
    for (int i = 0; i < NUMBER_OF_SENSORS * 4; i++) {
 800066a:	69bb      	ldr	r3, [r7, #24]
 800066c:	3301      	adds	r3, #1
 800066e:	61bb      	str	r3, [r7, #24]
 8000670:	69bb      	ldr	r3, [r7, #24]
 8000672:	2b1f      	cmp	r3, #31
 8000674:	ddec      	ble.n	8000650 <soul_update_payload+0x18>
    }

    // Copy IMU payload
    for (int i = 0; i < SIZE_OF_IMU_DATA; i++) {
 8000676:	2300      	movs	r3, #0
 8000678:	617b      	str	r3, [r7, #20]
 800067a:	e00f      	b.n	800069c <soul_update_payload+0x64>
        soul_sense->payload[index] = imu_data->payload[i];
 800067c:	687a      	ldr	r2, [r7, #4]
 800067e:	697b      	ldr	r3, [r7, #20]
 8000680:	4413      	add	r3, r2
 8000682:	3330      	adds	r3, #48	; 0x30
 8000684:	7819      	ldrb	r1, [r3, #0]
 8000686:	68fa      	ldr	r2, [r7, #12]
 8000688:	69fb      	ldr	r3, [r7, #28]
 800068a:	4413      	add	r3, r2
 800068c:	460a      	mov	r2, r1
 800068e:	701a      	strb	r2, [r3, #0]
        index++;
 8000690:	69fb      	ldr	r3, [r7, #28]
 8000692:	3301      	adds	r3, #1
 8000694:	61fb      	str	r3, [r7, #28]
    for (int i = 0; i < SIZE_OF_IMU_DATA; i++) {
 8000696:	697b      	ldr	r3, [r7, #20]
 8000698:	3301      	adds	r3, #1
 800069a:	617b      	str	r3, [r7, #20]
 800069c:	697b      	ldr	r3, [r7, #20]
 800069e:	2b1b      	cmp	r3, #27
 80006a0:	ddec      	ble.n	800067c <soul_update_payload+0x44>
    }

    // Copy FwVersion payload (version)
    for (int i = 0; i < VERSION_LEN; i++) {
 80006a2:	2300      	movs	r3, #0
 80006a4:	613b      	str	r3, [r7, #16]
 80006a6:	e00e      	b.n	80006c6 <soul_update_payload+0x8e>
        soul_sense->payload[index] = sole_version->version[i];
 80006a8:	683a      	ldr	r2, [r7, #0]
 80006aa:	693b      	ldr	r3, [r7, #16]
 80006ac:	4413      	add	r3, r2
 80006ae:	7819      	ldrb	r1, [r3, #0]
 80006b0:	68fa      	ldr	r2, [r7, #12]
 80006b2:	69fb      	ldr	r3, [r7, #28]
 80006b4:	4413      	add	r3, r2
 80006b6:	460a      	mov	r2, r1
 80006b8:	701a      	strb	r2, [r3, #0]
        index++;
 80006ba:	69fb      	ldr	r3, [r7, #28]
 80006bc:	3301      	adds	r3, #1
 80006be:	61fb      	str	r3, [r7, #28]
    for (int i = 0; i < VERSION_LEN; i++) {
 80006c0:	693b      	ldr	r3, [r7, #16]
 80006c2:	3301      	adds	r3, #1
 80006c4:	613b      	str	r3, [r7, #16]
 80006c6:	693b      	ldr	r3, [r7, #16]
 80006c8:	2b02      	cmp	r3, #2
 80006ca:	dded      	ble.n	80006a8 <soul_update_payload+0x70>
    }
}
 80006cc:	bf00      	nop
 80006ce:	bf00      	nop
 80006d0:	3724      	adds	r7, #36	; 0x24
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
	...

080006dc <MX_ADC2_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b088      	sub	sp, #32
 80006e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006e2:	463b      	mov	r3, r7
 80006e4:	2220      	movs	r2, #32
 80006e6:	2100      	movs	r1, #0
 80006e8:	4618      	mov	r0, r3
 80006ea:	f008 fefb 	bl	80094e4 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80006ee:	4b5e      	ldr	r3, [pc, #376]	; (8000868 <MX_ADC2_Init+0x18c>)
 80006f0:	4a5e      	ldr	r2, [pc, #376]	; (800086c <MX_ADC2_Init+0x190>)
 80006f2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80006f4:	4b5c      	ldr	r3, [pc, #368]	; (8000868 <MX_ADC2_Init+0x18c>)
 80006f6:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80006fa:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80006fc:	4b5a      	ldr	r3, [pc, #360]	; (8000868 <MX_ADC2_Init+0x18c>)
 80006fe:	2200      	movs	r2, #0
 8000700:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000702:	4b59      	ldr	r3, [pc, #356]	; (8000868 <MX_ADC2_Init+0x18c>)
 8000704:	2200      	movs	r2, #0
 8000706:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000708:	4b57      	ldr	r3, [pc, #348]	; (8000868 <MX_ADC2_Init+0x18c>)
 800070a:	2200      	movs	r2, #0
 800070c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800070e:	4b56      	ldr	r3, [pc, #344]	; (8000868 <MX_ADC2_Init+0x18c>)
 8000710:	2201      	movs	r2, #1
 8000712:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000714:	4b54      	ldr	r3, [pc, #336]	; (8000868 <MX_ADC2_Init+0x18c>)
 8000716:	2208      	movs	r2, #8
 8000718:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800071a:	4b53      	ldr	r3, [pc, #332]	; (8000868 <MX_ADC2_Init+0x18c>)
 800071c:	2200      	movs	r2, #0
 800071e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000720:	4b51      	ldr	r3, [pc, #324]	; (8000868 <MX_ADC2_Init+0x18c>)
 8000722:	2201      	movs	r2, #1
 8000724:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 8;
 8000726:	4b50      	ldr	r3, [pc, #320]	; (8000868 <MX_ADC2_Init+0x18c>)
 8000728:	2208      	movs	r2, #8
 800072a:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800072c:	4b4e      	ldr	r3, [pc, #312]	; (8000868 <MX_ADC2_Init+0x18c>)
 800072e:	2200      	movs	r2, #0
 8000730:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000734:	4b4c      	ldr	r3, [pc, #304]	; (8000868 <MX_ADC2_Init+0x18c>)
 8000736:	2200      	movs	r2, #0
 8000738:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800073a:	4b4b      	ldr	r3, [pc, #300]	; (8000868 <MX_ADC2_Init+0x18c>)
 800073c:	2200      	movs	r2, #0
 800073e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8000740:	4b49      	ldr	r3, [pc, #292]	; (8000868 <MX_ADC2_Init+0x18c>)
 8000742:	2201      	movs	r2, #1
 8000744:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000748:	4b47      	ldr	r3, [pc, #284]	; (8000868 <MX_ADC2_Init+0x18c>)
 800074a:	2200      	movs	r2, #0
 800074c:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800074e:	4b46      	ldr	r3, [pc, #280]	; (8000868 <MX_ADC2_Init+0x18c>)
 8000750:	2200      	movs	r2, #0
 8000752:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000756:	4844      	ldr	r0, [pc, #272]	; (8000868 <MX_ADC2_Init+0x18c>)
 8000758:	f003 f830 	bl	80037bc <HAL_ADC_Init>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000762:	f002 fad7 	bl	8002d14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000766:	4b42      	ldr	r3, [pc, #264]	; (8000870 <MX_ADC2_Init+0x194>)
 8000768:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800076a:	2306      	movs	r3, #6
 800076c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 800076e:	2305      	movs	r3, #5
 8000770:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000772:	237f      	movs	r3, #127	; 0x7f
 8000774:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000776:	2304      	movs	r3, #4
 8000778:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800077a:	2300      	movs	r3, #0
 800077c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800077e:	463b      	mov	r3, r7
 8000780:	4619      	mov	r1, r3
 8000782:	4839      	ldr	r0, [pc, #228]	; (8000868 <MX_ADC2_Init+0x18c>)
 8000784:	f003 face 	bl	8003d24 <HAL_ADC_ConfigChannel>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 800078e:	f002 fac1 	bl	8002d14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000792:	4b38      	ldr	r3, [pc, #224]	; (8000874 <MX_ADC2_Init+0x198>)
 8000794:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000796:	230c      	movs	r3, #12
 8000798:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800079a:	463b      	mov	r3, r7
 800079c:	4619      	mov	r1, r3
 800079e:	4832      	ldr	r0, [pc, #200]	; (8000868 <MX_ADC2_Init+0x18c>)
 80007a0:	f003 fac0 	bl	8003d24 <HAL_ADC_ConfigChannel>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <MX_ADC2_Init+0xd2>
  {
    Error_Handler();
 80007aa:	f002 fab3 	bl	8002d14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80007ae:	4b32      	ldr	r3, [pc, #200]	; (8000878 <MX_ADC2_Init+0x19c>)
 80007b0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80007b2:	2312      	movs	r3, #18
 80007b4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80007b6:	463b      	mov	r3, r7
 80007b8:	4619      	mov	r1, r3
 80007ba:	482b      	ldr	r0, [pc, #172]	; (8000868 <MX_ADC2_Init+0x18c>)
 80007bc:	f003 fab2 	bl	8003d24 <HAL_ADC_ConfigChannel>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <MX_ADC2_Init+0xee>
  {
    Error_Handler();
 80007c6:	f002 faa5 	bl	8002d14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80007ca:	4b2c      	ldr	r3, [pc, #176]	; (800087c <MX_ADC2_Init+0x1a0>)
 80007cc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80007ce:	2318      	movs	r3, #24
 80007d0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80007d2:	463b      	mov	r3, r7
 80007d4:	4619      	mov	r1, r3
 80007d6:	4824      	ldr	r0, [pc, #144]	; (8000868 <MX_ADC2_Init+0x18c>)
 80007d8:	f003 faa4 	bl	8003d24 <HAL_ADC_ConfigChannel>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <MX_ADC2_Init+0x10a>
  {
    Error_Handler();
 80007e2:	f002 fa97 	bl	8002d14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80007e6:	4b26      	ldr	r3, [pc, #152]	; (8000880 <MX_ADC2_Init+0x1a4>)
 80007e8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80007ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80007ee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80007f0:	463b      	mov	r3, r7
 80007f2:	4619      	mov	r1, r3
 80007f4:	481c      	ldr	r0, [pc, #112]	; (8000868 <MX_ADC2_Init+0x18c>)
 80007f6:	f003 fa95 	bl	8003d24 <HAL_ADC_ConfigChannel>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <MX_ADC2_Init+0x128>
  {
    Error_Handler();
 8000800:	f002 fa88 	bl	8002d14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000804:	4b1f      	ldr	r3, [pc, #124]	; (8000884 <MX_ADC2_Init+0x1a8>)
 8000806:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000808:	f44f 7383 	mov.w	r3, #262	; 0x106
 800080c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800080e:	463b      	mov	r3, r7
 8000810:	4619      	mov	r1, r3
 8000812:	4815      	ldr	r0, [pc, #84]	; (8000868 <MX_ADC2_Init+0x18c>)
 8000814:	f003 fa86 	bl	8003d24 <HAL_ADC_ConfigChannel>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <MX_ADC2_Init+0x146>
  {
    Error_Handler();
 800081e:	f002 fa79 	bl	8002d14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000822:	4b19      	ldr	r3, [pc, #100]	; (8000888 <MX_ADC2_Init+0x1ac>)
 8000824:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000826:	f44f 7386 	mov.w	r3, #268	; 0x10c
 800082a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800082c:	463b      	mov	r3, r7
 800082e:	4619      	mov	r1, r3
 8000830:	480d      	ldr	r0, [pc, #52]	; (8000868 <MX_ADC2_Init+0x18c>)
 8000832:	f003 fa77 	bl	8003d24 <HAL_ADC_ConfigChannel>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d001      	beq.n	8000840 <MX_ADC2_Init+0x164>
  {
    Error_Handler();
 800083c:	f002 fa6a 	bl	8002d14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000840:	4b12      	ldr	r3, [pc, #72]	; (800088c <MX_ADC2_Init+0x1b0>)
 8000842:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8000844:	f44f 7389 	mov.w	r3, #274	; 0x112
 8000848:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800084a:	463b      	mov	r3, r7
 800084c:	4619      	mov	r1, r3
 800084e:	4806      	ldr	r0, [pc, #24]	; (8000868 <MX_ADC2_Init+0x18c>)
 8000850:	f003 fa68 	bl	8003d24 <HAL_ADC_ConfigChannel>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d001      	beq.n	800085e <MX_ADC2_Init+0x182>
  {
    Error_Handler();
 800085a:	f002 fa5b 	bl	8002d14 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800085e:	bf00      	nop
 8000860:	3720      	adds	r7, #32
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	20000078 	.word	0x20000078
 800086c:	50000100 	.word	0x50000100
 8000870:	04300002 	.word	0x04300002
 8000874:	08600004 	.word	0x08600004
 8000878:	0c900008 	.word	0x0c900008
 800087c:	10c00010 	.word	0x10c00010
 8000880:	14f00020 	.word	0x14f00020
 8000884:	19200040 	.word	0x19200040
 8000888:	1d500080 	.word	0x1d500080
 800088c:	21800100 	.word	0x21800100

08000890 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b0a0      	sub	sp, #128	; 0x80
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000898:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800089c:	2200      	movs	r2, #0
 800089e:	601a      	str	r2, [r3, #0]
 80008a0:	605a      	str	r2, [r3, #4]
 80008a2:	609a      	str	r2, [r3, #8]
 80008a4:	60da      	str	r2, [r3, #12]
 80008a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008a8:	f107 0318 	add.w	r3, r7, #24
 80008ac:	2254      	movs	r2, #84	; 0x54
 80008ae:	2100      	movs	r1, #0
 80008b0:	4618      	mov	r0, r3
 80008b2:	f008 fe17 	bl	80094e4 <memset>
  if(adcHandle->Instance==ADC2)
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	4a3f      	ldr	r2, [pc, #252]	; (80009b8 <HAL_ADC_MspInit+0x128>)
 80008bc:	4293      	cmp	r3, r2
 80008be:	d177      	bne.n	80009b0 <HAL_ADC_MspInit+0x120>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80008c0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80008c4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80008c6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80008ca:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008cc:	f107 0318 	add.w	r3, r7, #24
 80008d0:	4618      	mov	r0, r3
 80008d2:	f006 ff53 	bl	800777c <HAL_RCCEx_PeriphCLKConfig>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80008dc:	f002 fa1a 	bl	8002d14 <Error_Handler>
    }

    /* ADC2 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80008e0:	4b36      	ldr	r3, [pc, #216]	; (80009bc <HAL_ADC_MspInit+0x12c>)
 80008e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008e4:	4a35      	ldr	r2, [pc, #212]	; (80009bc <HAL_ADC_MspInit+0x12c>)
 80008e6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80008ea:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ec:	4b33      	ldr	r3, [pc, #204]	; (80009bc <HAL_ADC_MspInit+0x12c>)
 80008ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80008f4:	617b      	str	r3, [r7, #20]
 80008f6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008f8:	4b30      	ldr	r3, [pc, #192]	; (80009bc <HAL_ADC_MspInit+0x12c>)
 80008fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008fc:	4a2f      	ldr	r2, [pc, #188]	; (80009bc <HAL_ADC_MspInit+0x12c>)
 80008fe:	f043 0304 	orr.w	r3, r3, #4
 8000902:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000904:	4b2d      	ldr	r3, [pc, #180]	; (80009bc <HAL_ADC_MspInit+0x12c>)
 8000906:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000908:	f003 0304 	and.w	r3, r3, #4
 800090c:	613b      	str	r3, [r7, #16]
 800090e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000910:	4b2a      	ldr	r3, [pc, #168]	; (80009bc <HAL_ADC_MspInit+0x12c>)
 8000912:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000914:	4a29      	ldr	r2, [pc, #164]	; (80009bc <HAL_ADC_MspInit+0x12c>)
 8000916:	f043 0301 	orr.w	r3, r3, #1
 800091a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800091c:	4b27      	ldr	r3, [pc, #156]	; (80009bc <HAL_ADC_MspInit+0x12c>)
 800091e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000920:	f003 0301 	and.w	r3, r3, #1
 8000924:	60fb      	str	r3, [r7, #12]
 8000926:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC2_IN2
    PA6     ------> ADC2_IN3
    PA7     ------> ADC2_IN4
    PC4     ------> ADC2_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4;
 8000928:	2317      	movs	r3, #23
 800092a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800092c:	2303      	movs	r3, #3
 800092e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000930:	2300      	movs	r3, #0
 8000932:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000934:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000938:	4619      	mov	r1, r3
 800093a:	4821      	ldr	r0, [pc, #132]	; (80009c0 <HAL_ADC_MspInit+0x130>)
 800093c:	f005 f8ba 	bl	8005ab4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 8000940:	23c3      	movs	r3, #195	; 0xc3
 8000942:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000944:	2303      	movs	r3, #3
 8000946:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000948:	2300      	movs	r3, #0
 800094a:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800094c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000950:	4619      	mov	r1, r3
 8000952:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000956:	f005 f8ad 	bl	8005ab4 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA1_Channel1;
 800095a:	4b1a      	ldr	r3, [pc, #104]	; (80009c4 <HAL_ADC_MspInit+0x134>)
 800095c:	4a1a      	ldr	r2, [pc, #104]	; (80009c8 <HAL_ADC_MspInit+0x138>)
 800095e:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8000960:	4b18      	ldr	r3, [pc, #96]	; (80009c4 <HAL_ADC_MspInit+0x134>)
 8000962:	2224      	movs	r2, #36	; 0x24
 8000964:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000966:	4b17      	ldr	r3, [pc, #92]	; (80009c4 <HAL_ADC_MspInit+0x134>)
 8000968:	2200      	movs	r2, #0
 800096a:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800096c:	4b15      	ldr	r3, [pc, #84]	; (80009c4 <HAL_ADC_MspInit+0x134>)
 800096e:	2200      	movs	r2, #0
 8000970:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000972:	4b14      	ldr	r3, [pc, #80]	; (80009c4 <HAL_ADC_MspInit+0x134>)
 8000974:	2280      	movs	r2, #128	; 0x80
 8000976:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000978:	4b12      	ldr	r3, [pc, #72]	; (80009c4 <HAL_ADC_MspInit+0x134>)
 800097a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800097e:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000980:	4b10      	ldr	r3, [pc, #64]	; (80009c4 <HAL_ADC_MspInit+0x134>)
 8000982:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000986:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000988:	4b0e      	ldr	r3, [pc, #56]	; (80009c4 <HAL_ADC_MspInit+0x134>)
 800098a:	2220      	movs	r2, #32
 800098c:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800098e:	4b0d      	ldr	r3, [pc, #52]	; (80009c4 <HAL_ADC_MspInit+0x134>)
 8000990:	2200      	movs	r2, #0
 8000992:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000994:	480b      	ldr	r0, [pc, #44]	; (80009c4 <HAL_ADC_MspInit+0x134>)
 8000996:	f004 f80b 	bl	80049b0 <HAL_DMA_Init>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d001      	beq.n	80009a4 <HAL_ADC_MspInit+0x114>
    {
      Error_Handler();
 80009a0:	f002 f9b8 	bl	8002d14 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	4a07      	ldr	r2, [pc, #28]	; (80009c4 <HAL_ADC_MspInit+0x134>)
 80009a8:	655a      	str	r2, [r3, #84]	; 0x54
 80009aa:	4a06      	ldr	r2, [pc, #24]	; (80009c4 <HAL_ADC_MspInit+0x134>)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80009b0:	bf00      	nop
 80009b2:	3780      	adds	r7, #128	; 0x80
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	50000100 	.word	0x50000100
 80009bc:	40021000 	.word	0x40021000
 80009c0:	48000800 	.word	0x48000800
 80009c4:	200000e4 	.word	0x200000e4
 80009c8:	40020008 	.word	0x40020008

080009cc <bno055_init>:
 *
 *  Return:
 *  > `bool`: `true` if none of the init steps fail, `false` else
 * ---------------------------------------------------------------
 */
error_bno bno055_init(bno055_t* imu) {
 80009cc:	b590      	push	{r4, r7, lr}
 80009ce:	b0b1      	sub	sp, #196	; 0xc4
 80009d0:	af2a      	add	r7, sp, #168	; 0xa8
 80009d2:	6078      	str	r0, [r7, #4]
    u8 id = 0;
 80009d4:	2300      	movs	r3, #0
 80009d6:	73fb      	strb	r3, [r7, #15]
    error_bno err;
    uint32_t timeSaver;

    imu->addr = (imu->addr << 1);
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	799b      	ldrb	r3, [r3, #6]
 80009dc:	005b      	lsls	r3, r3, #1
 80009de:	b2da      	uxtb	r2, r3
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	719a      	strb	r2, [r3, #6]
    err = bno055_read_regs(*imu, BNO_CHIP_ID, &id, 1);
 80009e4:	687c      	ldr	r4, [r7, #4]
 80009e6:	2301      	movs	r3, #1
 80009e8:	9329      	str	r3, [sp, #164]	; 0xa4
 80009ea:	f107 030f 	add.w	r3, r7, #15
 80009ee:	9328      	str	r3, [sp, #160]	; 0xa0
 80009f0:	2300      	movs	r3, #0
 80009f2:	9327      	str	r3, [sp, #156]	; 0x9c
 80009f4:	4668      	mov	r0, sp
 80009f6:	f104 0310 	add.w	r3, r4, #16
 80009fa:	229c      	movs	r2, #156	; 0x9c
 80009fc:	4619      	mov	r1, r3
 80009fe:	f008 fdb5 	bl	800956c <memcpy>
 8000a02:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000a06:	f001 fd23 	bl	8002450 <bno055_read_regs>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	75fb      	strb	r3, [r7, #23]
    if (err != BNO_OK) {
 8000a0e:	7dfb      	ldrb	r3, [r7, #23]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <bno055_init+0x4c>
        return err;
 8000a14:	7dfb      	ldrb	r3, [r7, #23]
 8000a16:	e0df      	b.n	8000bd8 <bno055_init+0x20c>
    }
    if (id != BNO_DEF_CHIP_ID) {
 8000a18:	7bfb      	ldrb	r3, [r7, #15]
 8000a1a:	2ba0      	cmp	r3, #160	; 0xa0
 8000a1c:	d001      	beq.n	8000a22 <bno055_init+0x56>
        return BNO_ERR_WRONG_CHIP_ID;
 8000a1e:	2306      	movs	r3, #6
 8000a20:	e0da      	b.n	8000bd8 <bno055_init+0x20c>
    }
    if ((err = bno055_set_opmode(imu, BNO_MODE_CONFIG)) != BNO_OK) {
 8000a22:	2100      	movs	r1, #0
 8000a24:	6878      	ldr	r0, [r7, #4]
 8000a26:	f001 fbd6 	bl	80021d6 <bno055_set_opmode>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	75fb      	strb	r3, [r7, #23]
 8000a2e:	7dfb      	ldrb	r3, [r7, #23]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <bno055_init+0x6c>
        return err;
 8000a34:	7dfb      	ldrb	r3, [r7, #23]
 8000a36:	e0cf      	b.n	8000bd8 <bno055_init+0x20c>
    }
    timeSaver = HAL_GetTick();
 8000a38:	f002 fc70 	bl	800331c <HAL_GetTick>
 8000a3c:	6138      	str	r0, [r7, #16]
    while (HAL_GetTick() - timeSaver < 2) {}//wait
 8000a3e:	bf00      	nop
 8000a40:	f002 fc6c 	bl	800331c <HAL_GetTick>
 8000a44:	4602      	mov	r2, r0
 8000a46:	693b      	ldr	r3, [r7, #16]
 8000a48:	1ad3      	subs	r3, r2, r3
 8000a4a:	2b01      	cmp	r3, #1
 8000a4c:	d9f8      	bls.n	8000a40 <bno055_init+0x74>
    //HAL_Delay(2);
    bno055_reset(imu);
 8000a4e:	6878      	ldr	r0, [r7, #4]
 8000a50:	f001 fcb8 	bl	80023c4 <bno055_reset>
    timeSaver = HAL_GetTick();
 8000a54:	f002 fc62 	bl	800331c <HAL_GetTick>
 8000a58:	6138      	str	r0, [r7, #16]
    while (HAL_GetTick() - timeSaver < 5000) {} //wait
 8000a5a:	bf00      	nop
 8000a5c:	f002 fc5e 	bl	800331c <HAL_GetTick>
 8000a60:	4602      	mov	r2, r0
 8000a62:	693b      	ldr	r3, [r7, #16]
 8000a64:	1ad3      	subs	r3, r2, r3
 8000a66:	f241 3287 	movw	r2, #4999	; 0x1387
 8000a6a:	4293      	cmp	r3, r2
 8000a6c:	d9f6      	bls.n	8000a5c <bno055_init+0x90>
    //HAL_Delay(5000);
    if ((err = bno055_set_pwr_mode(imu, BNO_PWR_NORMAL)) != BNO_OK) {
 8000a6e:	2100      	movs	r1, #0
 8000a70:	6878      	ldr	r0, [r7, #4]
 8000a72:	f001 fc4a 	bl	800230a <bno055_set_pwr_mode>
 8000a76:	4603      	mov	r3, r0
 8000a78:	75fb      	strb	r3, [r7, #23]
 8000a7a:	7dfb      	ldrb	r3, [r7, #23]
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <bno055_init+0xb8>
        return err;
 8000a80:	7dfb      	ldrb	r3, [r7, #23]
 8000a82:	e0a9      	b.n	8000bd8 <bno055_init+0x20c>
    }
    timeSaver = HAL_GetTick();
 8000a84:	f002 fc4a 	bl	800331c <HAL_GetTick>
 8000a88:	6138      	str	r0, [r7, #16]
    while (HAL_GetTick() - timeSaver < 10) {}//wait
 8000a8a:	bf00      	nop
 8000a8c:	f002 fc46 	bl	800331c <HAL_GetTick>
 8000a90:	4602      	mov	r2, r0
 8000a92:	693b      	ldr	r3, [r7, #16]
 8000a94:	1ad3      	subs	r3, r2, r3
 8000a96:	2b09      	cmp	r3, #9
 8000a98:	d9f8      	bls.n	8000a8c <bno055_init+0xc0>
    //HAL_Delay(10);
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	6878      	ldr	r0, [r7, #4]
 8000a9e:	f001 fd3a 	bl	8002516 <bno055_set_page>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	75fb      	strb	r3, [r7, #23]
 8000aa6:	7dfb      	ldrb	r3, [r7, #23]
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d001      	beq.n	8000ab0 <bno055_init+0xe4>
        return err;
 8000aac:	7dfb      	ldrb	r3, [r7, #23]
 8000aae:	e093      	b.n	8000bd8 <bno055_init+0x20c>
    }
    timeSaver = HAL_GetTick();
 8000ab0:	f002 fc34 	bl	800331c <HAL_GetTick>
 8000ab4:	6138      	str	r0, [r7, #16]
    while (HAL_GetTick() - timeSaver < BNO_CONFIG_TIME_DELAY + 5) {} //wait
 8000ab6:	bf00      	nop
 8000ab8:	f002 fc30 	bl	800331c <HAL_GetTick>
 8000abc:	4602      	mov	r2, r0
 8000abe:	693b      	ldr	r3, [r7, #16]
 8000ac0:	1ad3      	subs	r3, r2, r3
 8000ac2:	2b0b      	cmp	r3, #11
 8000ac4:	d9f8      	bls.n	8000ab8 <bno055_init+0xec>
    //HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
    bno055_on(imu);
 8000ac6:	6878      	ldr	r0, [r7, #4]
 8000ac8:	f001 fc9f 	bl	800240a <bno055_on>
    if ((err = bno055_set_opmode(imu, imu->mode)) != BNO_OK) {
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	791b      	ldrb	r3, [r3, #4]
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	6878      	ldr	r0, [r7, #4]
 8000ad4:	f001 fb7f 	bl	80021d6 <bno055_set_opmode>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	75fb      	strb	r3, [r7, #23]
 8000adc:	7dfb      	ldrb	r3, [r7, #23]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <bno055_init+0x11a>
        return err;
 8000ae2:	7dfb      	ldrb	r3, [r7, #23]
 8000ae4:	e078      	b.n	8000bd8 <bno055_init+0x20c>
    }
    timeSaver = HAL_GetTick();
 8000ae6:	f002 fc19 	bl	800331c <HAL_GetTick>
 8000aea:	6138      	str	r0, [r7, #16]
    while (HAL_GetTick() - timeSaver < BNO_ANY_TIME_DELAY + 5) {}//wait
 8000aec:	bf00      	nop
 8000aee:	f002 fc15 	bl	800331c <HAL_GetTick>
 8000af2:	4602      	mov	r2, r0
 8000af4:	693b      	ldr	r3, [r7, #16]
 8000af6:	1ad3      	subs	r3, r2, r3
 8000af8:	2b17      	cmp	r3, #23
 8000afa:	d9f8      	bls.n	8000aee <bno055_init+0x122>
    //HAL_Delay(BNO_ANY_TIME_DELAY + 5);

    imu->temperature = &bno055_temperature;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	4a38      	ldr	r2, [pc, #224]	; (8000be0 <bno055_init+0x214>)
 8000b00:	625a      	str	r2, [r3, #36]	; 0x24
    imu->acc_x = &bno055_acc_x;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	4a37      	ldr	r2, [pc, #220]	; (8000be4 <bno055_init+0x218>)
 8000b06:	629a      	str	r2, [r3, #40]	; 0x28
    imu->acc_y = &bno055_acc_y;
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	4a37      	ldr	r2, [pc, #220]	; (8000be8 <bno055_init+0x21c>)
 8000b0c:	62da      	str	r2, [r3, #44]	; 0x2c
    imu->acc_z = &bno055_acc_z;
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	4a36      	ldr	r2, [pc, #216]	; (8000bec <bno055_init+0x220>)
 8000b12:	631a      	str	r2, [r3, #48]	; 0x30
    imu->acc = &bno055_acc;
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	4a36      	ldr	r2, [pc, #216]	; (8000bf0 <bno055_init+0x224>)
 8000b18:	635a      	str	r2, [r3, #52]	; 0x34
    imu->linear_acc_x = &bno055_linear_acc_x;
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	4a35      	ldr	r2, [pc, #212]	; (8000bf4 <bno055_init+0x228>)
 8000b1e:	639a      	str	r2, [r3, #56]	; 0x38
    imu->linear_acc_y = &bno055_linear_acc_y;
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	4a35      	ldr	r2, [pc, #212]	; (8000bf8 <bno055_init+0x22c>)
 8000b24:	63da      	str	r2, [r3, #60]	; 0x3c
    imu->linear_acc_z = &bno055_linear_acc_z;
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	4a34      	ldr	r2, [pc, #208]	; (8000bfc <bno055_init+0x230>)
 8000b2a:	641a      	str	r2, [r3, #64]	; 0x40
    imu->linear_acc = &bno055_linear_acc;
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	4a34      	ldr	r2, [pc, #208]	; (8000c00 <bno055_init+0x234>)
 8000b30:	645a      	str	r2, [r3, #68]	; 0x44
    imu->gyro_x = &bno055_gyro_x;
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	4a33      	ldr	r2, [pc, #204]	; (8000c04 <bno055_init+0x238>)
 8000b36:	649a      	str	r2, [r3, #72]	; 0x48
    imu->gyro_y = &bno055_gyro_y;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	4a33      	ldr	r2, [pc, #204]	; (8000c08 <bno055_init+0x23c>)
 8000b3c:	64da      	str	r2, [r3, #76]	; 0x4c
    imu->gyro_z = &bno055_gyro_z;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	4a32      	ldr	r2, [pc, #200]	; (8000c0c <bno055_init+0x240>)
 8000b42:	651a      	str	r2, [r3, #80]	; 0x50
    imu->gyro = &bno055_gyro;
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	4a32      	ldr	r2, [pc, #200]	; (8000c10 <bno055_init+0x244>)
 8000b48:	655a      	str	r2, [r3, #84]	; 0x54
    imu->mag_x = &bno055_mag_x;
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	4a31      	ldr	r2, [pc, #196]	; (8000c14 <bno055_init+0x248>)
 8000b4e:	659a      	str	r2, [r3, #88]	; 0x58
    imu->mag_y = &bno055_mag_y;
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	4a31      	ldr	r2, [pc, #196]	; (8000c18 <bno055_init+0x24c>)
 8000b54:	65da      	str	r2, [r3, #92]	; 0x5c
    imu->mag_z = &bno055_mag_z;
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	4a30      	ldr	r2, [pc, #192]	; (8000c1c <bno055_init+0x250>)
 8000b5a:	661a      	str	r2, [r3, #96]	; 0x60
    imu->mag = &bno055_mag;
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	4a30      	ldr	r2, [pc, #192]	; (8000c20 <bno055_init+0x254>)
 8000b60:	665a      	str	r2, [r3, #100]	; 0x64
    imu->gravity_x = &bno055_gravity_x;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	4a2f      	ldr	r2, [pc, #188]	; (8000c24 <bno055_init+0x258>)
 8000b66:	669a      	str	r2, [r3, #104]	; 0x68
    imu->gravity_y = &bno055_gravity_y;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	4a2f      	ldr	r2, [pc, #188]	; (8000c28 <bno055_init+0x25c>)
 8000b6c:	66da      	str	r2, [r3, #108]	; 0x6c
    imu->gravity_z = &bno055_gravity_z;
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	4a2e      	ldr	r2, [pc, #184]	; (8000c2c <bno055_init+0x260>)
 8000b72:	671a      	str	r2, [r3, #112]	; 0x70
    imu->gravity = &bno055_gravity;
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	4a2e      	ldr	r2, [pc, #184]	; (8000c30 <bno055_init+0x264>)
 8000b78:	675a      	str	r2, [r3, #116]	; 0x74
    imu->euler_yaw = &bno055_euler_yaw;
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	4a2d      	ldr	r2, [pc, #180]	; (8000c34 <bno055_init+0x268>)
 8000b7e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    imu->euler_roll = &bno055_euler_roll;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	4a2c      	ldr	r2, [pc, #176]	; (8000c38 <bno055_init+0x26c>)
 8000b86:	679a      	str	r2, [r3, #120]	; 0x78
    imu->euler_pitch = &bno055_euler_pitch;
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	4a2c      	ldr	r2, [pc, #176]	; (8000c3c <bno055_init+0x270>)
 8000b8c:	67da      	str	r2, [r3, #124]	; 0x7c
    imu->euler = &bno055_euler;
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	4a2b      	ldr	r2, [pc, #172]	; (8000c40 <bno055_init+0x274>)
 8000b92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    imu->quaternion_w = &bno055_quaternion_w;
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	4a2a      	ldr	r2, [pc, #168]	; (8000c44 <bno055_init+0x278>)
 8000b9a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    imu->quaternion_x = &bno055_quaternion_x;
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	4a29      	ldr	r2, [pc, #164]	; (8000c48 <bno055_init+0x27c>)
 8000ba2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    imu->quaternion_y = &bno055_quaternion_y;
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	4a28      	ldr	r2, [pc, #160]	; (8000c4c <bno055_init+0x280>)
 8000baa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    imu->quaternion_z = &bno055_quaternion_z;
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	4a27      	ldr	r2, [pc, #156]	; (8000c50 <bno055_init+0x284>)
 8000bb2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    imu->quaternion = &bno055_quaternion;
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	4a26      	ldr	r2, [pc, #152]	; (8000c54 <bno055_init+0x288>)
 8000bba:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

    imu->acc_config = &bno055_acc_conf;
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	4a25      	ldr	r2, [pc, #148]	; (8000c58 <bno055_init+0x28c>)
 8000bc2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    imu->gyr_config = &bno055_gyr_conf;
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	4a24      	ldr	r2, [pc, #144]	; (8000c5c <bno055_init+0x290>)
 8000bca:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    imu->mag_config = &bno055_mag_conf;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	4a23      	ldr	r2, [pc, #140]	; (8000c60 <bno055_init+0x294>)
 8000bd2:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    return BNO_OK;
 8000bd6:	2300      	movs	r3, #0
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	371c      	adds	r7, #28
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd90      	pop	{r4, r7, pc}
 8000be0:	08000c65 	.word	0x08000c65
 8000be4:	08000ce1 	.word	0x08000ce1
 8000be8:	08000d75 	.word	0x08000d75
 8000bec:	08000e09 	.word	0x08000e09
 8000bf0:	08000e9d 	.word	0x08000e9d
 8000bf4:	08000f7d 	.word	0x08000f7d
 8000bf8:	08001011 	.word	0x08001011
 8000bfc:	080010a5 	.word	0x080010a5
 8000c00:	08001139 	.word	0x08001139
 8000c04:	08001219 	.word	0x08001219
 8000c08:	080012ad 	.word	0x080012ad
 8000c0c:	08001341 	.word	0x08001341
 8000c10:	080013d5 	.word	0x080013d5
 8000c14:	080014b5 	.word	0x080014b5
 8000c18:	08001537 	.word	0x08001537
 8000c1c:	080015b9 	.word	0x080015b9
 8000c20:	0800163b 	.word	0x0800163b
 8000c24:	08001705 	.word	0x08001705
 8000c28:	0800179d 	.word	0x0800179d
 8000c2c:	08001835 	.word	0x08001835
 8000c30:	080018cd 	.word	0x080018cd
 8000c34:	080019ad 	.word	0x080019ad
 8000c38:	08001a45 	.word	0x08001a45
 8000c3c:	08001add 	.word	0x08001add
 8000c40:	08001b75 	.word	0x08001b75
 8000c44:	08001c55 	.word	0x08001c55
 8000c48:	08001cdd 	.word	0x08001cdd
 8000c4c:	08001d65 	.word	0x08001d65
 8000c50:	08001ded 	.word	0x08001ded
 8000c54:	08001e75 	.word	0x08001e75
 8000c58:	08001f69 	.word	0x08001f69
 8000c5c:	08002039 	.word	0x08002039
 8000c60:	08002107 	.word	0x08002107

08000c64 <bno055_temperature>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, `BNO_ERR_X` else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_temperature(bno055_t* imu, s8* buf) {
 8000c64:	b590      	push	{r4, r7, lr}
 8000c66:	b0af      	sub	sp, #188	; 0xbc
 8000c68:	af2a      	add	r7, sp, #168	; 0xa8
 8000c6a:	6078      	str	r0, [r7, #4]
 8000c6c:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8000c6e:	2100      	movs	r1, #0
 8000c70:	6878      	ldr	r0, [r7, #4]
 8000c72:	f001 fc50 	bl	8002516 <bno055_set_page>
 8000c76:	4603      	mov	r3, r0
 8000c78:	73fb      	strb	r3, [r7, #15]
 8000c7a:	7bfb      	ldrb	r3, [r7, #15]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d001      	beq.n	8000c84 <bno055_temperature+0x20>
        return err;
 8000c80:	7bfb      	ldrb	r3, [r7, #15]
 8000c82:	e029      	b.n	8000cd8 <bno055_temperature+0x74>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data = 0;
 8000c84:	2300      	movs	r3, #0
 8000c86:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_read_regs(*imu, BNO_TEMP, &data, 1)) != BNO_OK) {
 8000c88:	687c      	ldr	r4, [r7, #4]
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	9329      	str	r3, [sp, #164]	; 0xa4
 8000c8e:	f107 030e 	add.w	r3, r7, #14
 8000c92:	9328      	str	r3, [sp, #160]	; 0xa0
 8000c94:	2334      	movs	r3, #52	; 0x34
 8000c96:	9327      	str	r3, [sp, #156]	; 0x9c
 8000c98:	4668      	mov	r0, sp
 8000c9a:	f104 0310 	add.w	r3, r4, #16
 8000c9e:	229c      	movs	r2, #156	; 0x9c
 8000ca0:	4619      	mov	r1, r3
 8000ca2:	f008 fc63 	bl	800956c <memcpy>
 8000ca6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000caa:	f001 fbd1 	bl	8002450 <bno055_read_regs>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	73fb      	strb	r3, [r7, #15]
 8000cb2:	7bfb      	ldrb	r3, [r7, #15]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d001      	beq.n	8000cbc <bno055_temperature+0x58>
        return err;
 8000cb8:	7bfb      	ldrb	r3, [r7, #15]
 8000cba:	e00d      	b.n	8000cd8 <bno055_temperature+0x74>
    }
    *buf = (imu->_temp_unit) ? data * 2 : data;
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	7bdb      	ldrb	r3, [r3, #15]
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d004      	beq.n	8000cce <bno055_temperature+0x6a>
 8000cc4:	7bbb      	ldrb	r3, [r7, #14]
 8000cc6:	005b      	lsls	r3, r3, #1
 8000cc8:	b2db      	uxtb	r3, r3
 8000cca:	b25b      	sxtb	r3, r3
 8000ccc:	e001      	b.n	8000cd2 <bno055_temperature+0x6e>
 8000cce:	7bbb      	ldrb	r3, [r7, #14]
 8000cd0:	b25b      	sxtb	r3, r3
 8000cd2:	683a      	ldr	r2, [r7, #0]
 8000cd4:	7013      	strb	r3, [r2, #0]
    return BNO_OK;
 8000cd6:	2300      	movs	r3, #0
}
 8000cd8:	4618      	mov	r0, r3
 8000cda:	3714      	adds	r7, #20
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd90      	pop	{r4, r7, pc}

08000ce0 <bno055_acc_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_x(bno055_t* imu, f32* buf) {
 8000ce0:	b590      	push	{r4, r7, lr}
 8000ce2:	b0af      	sub	sp, #188	; 0xbc
 8000ce4:	af2a      	add	r7, sp, #168	; 0xa8
 8000ce6:	6078      	str	r0, [r7, #4]
 8000ce8:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8000cea:	2100      	movs	r1, #0
 8000cec:	6878      	ldr	r0, [r7, #4]
 8000cee:	f001 fc12 	bl	8002516 <bno055_set_page>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	73fb      	strb	r3, [r7, #15]
 8000cf6:	7bfb      	ldrb	r3, [r7, #15]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d001      	beq.n	8000d00 <bno055_acc_x+0x20>
        return err;
 8000cfc:	7bfb      	ldrb	r3, [r7, #15]
 8000cfe:	e033      	b.n	8000d68 <bno055_acc_x+0x88>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_X_LSB, data, 2)) != BNO_OK) {
 8000d00:	687c      	ldr	r4, [r7, #4]
 8000d02:	2302      	movs	r3, #2
 8000d04:	9329      	str	r3, [sp, #164]	; 0xa4
 8000d06:	f107 030c 	add.w	r3, r7, #12
 8000d0a:	9328      	str	r3, [sp, #160]	; 0xa0
 8000d0c:	2308      	movs	r3, #8
 8000d0e:	9327      	str	r3, [sp, #156]	; 0x9c
 8000d10:	4668      	mov	r0, sp
 8000d12:	f104 0310 	add.w	r3, r4, #16
 8000d16:	229c      	movs	r2, #156	; 0x9c
 8000d18:	4619      	mov	r1, r3
 8000d1a:	f008 fc27 	bl	800956c <memcpy>
 8000d1e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000d22:	f001 fb95 	bl	8002450 <bno055_read_regs>
 8000d26:	4603      	mov	r3, r0
 8000d28:	73fb      	strb	r3, [r7, #15]
 8000d2a:	7bfb      	ldrb	r3, [r7, #15]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d001      	beq.n	8000d34 <bno055_acc_x+0x54>
        return err;
 8000d30:	7bfb      	ldrb	r3, [r7, #15]
 8000d32:	e019      	b.n	8000d68 <bno055_acc_x+0x88>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000d34:	7b7b      	ldrb	r3, [r7, #13]
 8000d36:	021b      	lsls	r3, r3, #8
 8000d38:	b21a      	sxth	r2, r3
 8000d3a:	7b3b      	ldrb	r3, [r7, #12]
 8000d3c:	b21b      	sxth	r3, r3
 8000d3e:	4313      	orrs	r3, r2
 8000d40:	b21b      	sxth	r3, r3
 8000d42:	ee07 3a90 	vmov	s15, r3
 8000d46:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d102      	bne.n	8000d58 <bno055_acc_x+0x78>
 8000d52:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000d70 <bno055_acc_x+0x90>
 8000d56:	e001      	b.n	8000d5c <bno055_acc_x+0x7c>
 8000d58:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000d5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000d66:	2300      	movs	r3, #0
};
 8000d68:	4618      	mov	r0, r3
 8000d6a:	3714      	adds	r7, #20
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd90      	pop	{r4, r7, pc}
 8000d70:	42c80000 	.word	0x42c80000

08000d74 <bno055_acc_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_y(bno055_t* imu, f32* buf) {
 8000d74:	b590      	push	{r4, r7, lr}
 8000d76:	b0af      	sub	sp, #188	; 0xbc
 8000d78:	af2a      	add	r7, sp, #168	; 0xa8
 8000d7a:	6078      	str	r0, [r7, #4]
 8000d7c:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8000d7e:	2100      	movs	r1, #0
 8000d80:	6878      	ldr	r0, [r7, #4]
 8000d82:	f001 fbc8 	bl	8002516 <bno055_set_page>
 8000d86:	4603      	mov	r3, r0
 8000d88:	73fb      	strb	r3, [r7, #15]
 8000d8a:	7bfb      	ldrb	r3, [r7, #15]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d001      	beq.n	8000d94 <bno055_acc_y+0x20>
        return err;
 8000d90:	7bfb      	ldrb	r3, [r7, #15]
 8000d92:	e033      	b.n	8000dfc <bno055_acc_y+0x88>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8000d94:	687c      	ldr	r4, [r7, #4]
 8000d96:	2302      	movs	r3, #2
 8000d98:	9329      	str	r3, [sp, #164]	; 0xa4
 8000d9a:	f107 030c 	add.w	r3, r7, #12
 8000d9e:	9328      	str	r3, [sp, #160]	; 0xa0
 8000da0:	230a      	movs	r3, #10
 8000da2:	9327      	str	r3, [sp, #156]	; 0x9c
 8000da4:	4668      	mov	r0, sp
 8000da6:	f104 0310 	add.w	r3, r4, #16
 8000daa:	229c      	movs	r2, #156	; 0x9c
 8000dac:	4619      	mov	r1, r3
 8000dae:	f008 fbdd 	bl	800956c <memcpy>
 8000db2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000db6:	f001 fb4b 	bl	8002450 <bno055_read_regs>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	73fb      	strb	r3, [r7, #15]
 8000dbe:	7bfb      	ldrb	r3, [r7, #15]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <bno055_acc_y+0x54>
        return err;
 8000dc4:	7bfb      	ldrb	r3, [r7, #15]
 8000dc6:	e019      	b.n	8000dfc <bno055_acc_y+0x88>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000dc8:	7b7b      	ldrb	r3, [r7, #13]
 8000dca:	021b      	lsls	r3, r3, #8
 8000dcc:	b21a      	sxth	r2, r3
 8000dce:	7b3b      	ldrb	r3, [r7, #12]
 8000dd0:	b21b      	sxth	r3, r3
 8000dd2:	4313      	orrs	r3, r2
 8000dd4:	b21b      	sxth	r3, r3
 8000dd6:	ee07 3a90 	vmov	s15, r3
 8000dda:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d102      	bne.n	8000dec <bno055_acc_y+0x78>
 8000de6:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000e04 <bno055_acc_y+0x90>
 8000dea:	e001      	b.n	8000df0 <bno055_acc_y+0x7c>
 8000dec:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000df0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000dfa:	2300      	movs	r3, #0
};
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	3714      	adds	r7, #20
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd90      	pop	{r4, r7, pc}
 8000e04:	42c80000 	.word	0x42c80000

08000e08 <bno055_acc_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_z(bno055_t* imu, f32* buf) {
 8000e08:	b590      	push	{r4, r7, lr}
 8000e0a:	b0af      	sub	sp, #188	; 0xbc
 8000e0c:	af2a      	add	r7, sp, #168	; 0xa8
 8000e0e:	6078      	str	r0, [r7, #4]
 8000e10:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8000e12:	2100      	movs	r1, #0
 8000e14:	6878      	ldr	r0, [r7, #4]
 8000e16:	f001 fb7e 	bl	8002516 <bno055_set_page>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	73fb      	strb	r3, [r7, #15]
 8000e1e:	7bfb      	ldrb	r3, [r7, #15]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d001      	beq.n	8000e28 <bno055_acc_z+0x20>
        return err;
 8000e24:	7bfb      	ldrb	r3, [r7, #15]
 8000e26:	e033      	b.n	8000e90 <bno055_acc_z+0x88>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8000e28:	687c      	ldr	r4, [r7, #4]
 8000e2a:	2302      	movs	r3, #2
 8000e2c:	9329      	str	r3, [sp, #164]	; 0xa4
 8000e2e:	f107 030c 	add.w	r3, r7, #12
 8000e32:	9328      	str	r3, [sp, #160]	; 0xa0
 8000e34:	230c      	movs	r3, #12
 8000e36:	9327      	str	r3, [sp, #156]	; 0x9c
 8000e38:	4668      	mov	r0, sp
 8000e3a:	f104 0310 	add.w	r3, r4, #16
 8000e3e:	229c      	movs	r2, #156	; 0x9c
 8000e40:	4619      	mov	r1, r3
 8000e42:	f008 fb93 	bl	800956c <memcpy>
 8000e46:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000e4a:	f001 fb01 	bl	8002450 <bno055_read_regs>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	73fb      	strb	r3, [r7, #15]
 8000e52:	7bfb      	ldrb	r3, [r7, #15]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <bno055_acc_z+0x54>
        return err;
 8000e58:	7bfb      	ldrb	r3, [r7, #15]
 8000e5a:	e019      	b.n	8000e90 <bno055_acc_z+0x88>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000e5c:	7b7b      	ldrb	r3, [r7, #13]
 8000e5e:	021b      	lsls	r3, r3, #8
 8000e60:	b21a      	sxth	r2, r3
 8000e62:	7b3b      	ldrb	r3, [r7, #12]
 8000e64:	b21b      	sxth	r3, r3
 8000e66:	4313      	orrs	r3, r2
 8000e68:	b21b      	sxth	r3, r3
 8000e6a:	ee07 3a90 	vmov	s15, r3
 8000e6e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d102      	bne.n	8000e80 <bno055_acc_z+0x78>
 8000e7a:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000e98 <bno055_acc_z+0x90>
 8000e7e:	e001      	b.n	8000e84 <bno055_acc_z+0x7c>
 8000e80:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000e84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000e8e:	2300      	movs	r3, #0
};
 8000e90:	4618      	mov	r0, r3
 8000e92:	3714      	adds	r7, #20
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd90      	pop	{r4, r7, pc}
 8000e98:	42c80000 	.word	0x42c80000

08000e9c <bno055_acc>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc(bno055_t* imu, bno055_vec3_t* xyz) {
 8000e9c:	b590      	push	{r4, r7, lr}
 8000e9e:	b0b1      	sub	sp, #196	; 0xc4
 8000ea0:	af2a      	add	r7, sp, #168	; 0xa8
 8000ea2:	6078      	str	r0, [r7, #4]
 8000ea4:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	6878      	ldr	r0, [r7, #4]
 8000eaa:	f001 fb34 	bl	8002516 <bno055_set_page>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	75fb      	strb	r3, [r7, #23]
 8000eb2:	7dfb      	ldrb	r3, [r7, #23]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d001      	beq.n	8000ebc <bno055_acc+0x20>
        return err;
 8000eb8:	7dfb      	ldrb	r3, [r7, #23]
 8000eba:	e059      	b.n	8000f70 <bno055_acc+0xd4>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_X_LSB, data, 6)) != BNO_OK) {
 8000ebc:	687c      	ldr	r4, [r7, #4]
 8000ebe:	2306      	movs	r3, #6
 8000ec0:	9329      	str	r3, [sp, #164]	; 0xa4
 8000ec2:	f107 0308 	add.w	r3, r7, #8
 8000ec6:	9328      	str	r3, [sp, #160]	; 0xa0
 8000ec8:	2308      	movs	r3, #8
 8000eca:	9327      	str	r3, [sp, #156]	; 0x9c
 8000ecc:	4668      	mov	r0, sp
 8000ece:	f104 0310 	add.w	r3, r4, #16
 8000ed2:	229c      	movs	r2, #156	; 0x9c
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	f008 fb49 	bl	800956c <memcpy>
 8000eda:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000ede:	f001 fab7 	bl	8002450 <bno055_read_regs>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	75fb      	strb	r3, [r7, #23]
 8000ee6:	7dfb      	ldrb	r3, [r7, #23]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <bno055_acc+0x54>
        return err;
 8000eec:	7dfb      	ldrb	r3, [r7, #23]
 8000eee:	e03f      	b.n	8000f70 <bno055_acc+0xd4>
    }
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	7b9b      	ldrb	r3, [r3, #14]
                                                           : BNO_ACC_SCALE_MG;
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d101      	bne.n	8000efc <bno055_acc+0x60>
 8000ef8:	4b1f      	ldr	r3, [pc, #124]	; (8000f78 <bno055_acc+0xdc>)
 8000efa:	e001      	b.n	8000f00 <bno055_acc+0x64>
 8000efc:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000f00:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 8000f02:	7a7b      	ldrb	r3, [r7, #9]
 8000f04:	021b      	lsls	r3, r3, #8
 8000f06:	b21a      	sxth	r2, r3
 8000f08:	7a3b      	ldrb	r3, [r7, #8]
 8000f0a:	b21b      	sxth	r3, r3
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	b21b      	sxth	r3, r3
 8000f10:	ee07 3a90 	vmov	s15, r3
 8000f14:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000f18:	ed97 7a04 	vldr	s14, [r7, #16]
 8000f1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 8000f26:	7afb      	ldrb	r3, [r7, #11]
 8000f28:	021b      	lsls	r3, r3, #8
 8000f2a:	b21a      	sxth	r2, r3
 8000f2c:	7abb      	ldrb	r3, [r7, #10]
 8000f2e:	b21b      	sxth	r3, r3
 8000f30:	4313      	orrs	r3, r2
 8000f32:	b21b      	sxth	r3, r3
 8000f34:	ee07 3a90 	vmov	s15, r3
 8000f38:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000f3c:	ed97 7a04 	vldr	s14, [r7, #16]
 8000f40:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 8000f4a:	7b7b      	ldrb	r3, [r7, #13]
 8000f4c:	021b      	lsls	r3, r3, #8
 8000f4e:	b21a      	sxth	r2, r3
 8000f50:	7b3b      	ldrb	r3, [r7, #12]
 8000f52:	b21b      	sxth	r3, r3
 8000f54:	4313      	orrs	r3, r2
 8000f56:	b21b      	sxth	r3, r3
 8000f58:	ee07 3a90 	vmov	s15, r3
 8000f5c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000f60:	ed97 7a04 	vldr	s14, [r7, #16]
 8000f64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 8000f6e:	2300      	movs	r3, #0
};
 8000f70:	4618      	mov	r0, r3
 8000f72:	371c      	adds	r7, #28
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd90      	pop	{r4, r7, pc}
 8000f78:	42c80000 	.word	0x42c80000

08000f7c <bno055_linear_acc_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_x(bno055_t* imu, f32* buf) {
 8000f7c:	b590      	push	{r4, r7, lr}
 8000f7e:	b0af      	sub	sp, #188	; 0xbc
 8000f80:	af2a      	add	r7, sp, #168	; 0xa8
 8000f82:	6078      	str	r0, [r7, #4]
 8000f84:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8000f86:	2100      	movs	r1, #0
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f001 fac4 	bl	8002516 <bno055_set_page>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	73fb      	strb	r3, [r7, #15]
 8000f92:	7bfb      	ldrb	r3, [r7, #15]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <bno055_linear_acc_x+0x20>
        return err;
 8000f98:	7bfb      	ldrb	r3, [r7, #15]
 8000f9a:	e033      	b.n	8001004 <bno055_linear_acc_x+0x88>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_X_LSB, data, 2)) != BNO_OK) {
 8000f9c:	687c      	ldr	r4, [r7, #4]
 8000f9e:	2302      	movs	r3, #2
 8000fa0:	9329      	str	r3, [sp, #164]	; 0xa4
 8000fa2:	f107 030c 	add.w	r3, r7, #12
 8000fa6:	9328      	str	r3, [sp, #160]	; 0xa0
 8000fa8:	2328      	movs	r3, #40	; 0x28
 8000faa:	9327      	str	r3, [sp, #156]	; 0x9c
 8000fac:	4668      	mov	r0, sp
 8000fae:	f104 0310 	add.w	r3, r4, #16
 8000fb2:	229c      	movs	r2, #156	; 0x9c
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	f008 fad9 	bl	800956c <memcpy>
 8000fba:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000fbe:	f001 fa47 	bl	8002450 <bno055_read_regs>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	73fb      	strb	r3, [r7, #15]
 8000fc6:	7bfb      	ldrb	r3, [r7, #15]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <bno055_linear_acc_x+0x54>
        return err;
 8000fcc:	7bfb      	ldrb	r3, [r7, #15]
 8000fce:	e019      	b.n	8001004 <bno055_linear_acc_x+0x88>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000fd0:	7b7b      	ldrb	r3, [r7, #13]
 8000fd2:	021b      	lsls	r3, r3, #8
 8000fd4:	b21a      	sxth	r2, r3
 8000fd6:	7b3b      	ldrb	r3, [r7, #12]
 8000fd8:	b21b      	sxth	r3, r3
 8000fda:	4313      	orrs	r3, r2
 8000fdc:	b21b      	sxth	r3, r3
 8000fde:	ee07 3a90 	vmov	s15, r3
 8000fe2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d102      	bne.n	8000ff4 <bno055_linear_acc_x+0x78>
 8000fee:	ed9f 7a07 	vldr	s14, [pc, #28]	; 800100c <bno055_linear_acc_x+0x90>
 8000ff2:	e001      	b.n	8000ff8 <bno055_linear_acc_x+0x7c>
 8000ff4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000ff8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001002:	2300      	movs	r3, #0
};
 8001004:	4618      	mov	r0, r3
 8001006:	3714      	adds	r7, #20
 8001008:	46bd      	mov	sp, r7
 800100a:	bd90      	pop	{r4, r7, pc}
 800100c:	42c80000 	.word	0x42c80000

08001010 <bno055_linear_acc_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_y(bno055_t* imu, f32* buf) {
 8001010:	b590      	push	{r4, r7, lr}
 8001012:	b0af      	sub	sp, #188	; 0xbc
 8001014:	af2a      	add	r7, sp, #168	; 0xa8
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 800101a:	2100      	movs	r1, #0
 800101c:	6878      	ldr	r0, [r7, #4]
 800101e:	f001 fa7a 	bl	8002516 <bno055_set_page>
 8001022:	4603      	mov	r3, r0
 8001024:	73fb      	strb	r3, [r7, #15]
 8001026:	7bfb      	ldrb	r3, [r7, #15]
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <bno055_linear_acc_y+0x20>
        return err;
 800102c:	7bfb      	ldrb	r3, [r7, #15]
 800102e:	e033      	b.n	8001098 <bno055_linear_acc_y+0x88>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8001030:	687c      	ldr	r4, [r7, #4]
 8001032:	2302      	movs	r3, #2
 8001034:	9329      	str	r3, [sp, #164]	; 0xa4
 8001036:	f107 030c 	add.w	r3, r7, #12
 800103a:	9328      	str	r3, [sp, #160]	; 0xa0
 800103c:	232a      	movs	r3, #42	; 0x2a
 800103e:	9327      	str	r3, [sp, #156]	; 0x9c
 8001040:	4668      	mov	r0, sp
 8001042:	f104 0310 	add.w	r3, r4, #16
 8001046:	229c      	movs	r2, #156	; 0x9c
 8001048:	4619      	mov	r1, r3
 800104a:	f008 fa8f 	bl	800956c <memcpy>
 800104e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001052:	f001 f9fd 	bl	8002450 <bno055_read_regs>
 8001056:	4603      	mov	r3, r0
 8001058:	73fb      	strb	r3, [r7, #15]
 800105a:	7bfb      	ldrb	r3, [r7, #15]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <bno055_linear_acc_y+0x54>
        return err;
 8001060:	7bfb      	ldrb	r3, [r7, #15]
 8001062:	e019      	b.n	8001098 <bno055_linear_acc_y+0x88>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001064:	7b7b      	ldrb	r3, [r7, #13]
 8001066:	021b      	lsls	r3, r3, #8
 8001068:	b21a      	sxth	r2, r3
 800106a:	7b3b      	ldrb	r3, [r7, #12]
 800106c:	b21b      	sxth	r3, r3
 800106e:	4313      	orrs	r3, r2
 8001070:	b21b      	sxth	r3, r3
 8001072:	ee07 3a90 	vmov	s15, r3
 8001076:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 800107e:	2b00      	cmp	r3, #0
 8001080:	d102      	bne.n	8001088 <bno055_linear_acc_y+0x78>
 8001082:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80010a0 <bno055_linear_acc_y+0x90>
 8001086:	e001      	b.n	800108c <bno055_linear_acc_y+0x7c>
 8001088:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 800108c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001096:	2300      	movs	r3, #0
};
 8001098:	4618      	mov	r0, r3
 800109a:	3714      	adds	r7, #20
 800109c:	46bd      	mov	sp, r7
 800109e:	bd90      	pop	{r4, r7, pc}
 80010a0:	42c80000 	.word	0x42c80000

080010a4 <bno055_linear_acc_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_z(bno055_t* imu, f32* buf) {
 80010a4:	b590      	push	{r4, r7, lr}
 80010a6:	b0af      	sub	sp, #188	; 0xbc
 80010a8:	af2a      	add	r7, sp, #168	; 0xa8
 80010aa:	6078      	str	r0, [r7, #4]
 80010ac:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80010ae:	2100      	movs	r1, #0
 80010b0:	6878      	ldr	r0, [r7, #4]
 80010b2:	f001 fa30 	bl	8002516 <bno055_set_page>
 80010b6:	4603      	mov	r3, r0
 80010b8:	73fb      	strb	r3, [r7, #15]
 80010ba:	7bfb      	ldrb	r3, [r7, #15]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <bno055_linear_acc_z+0x20>
        return err;
 80010c0:	7bfb      	ldrb	r3, [r7, #15]
 80010c2:	e033      	b.n	800112c <bno055_linear_acc_z+0x88>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_Z_LSB, data, 2)) != BNO_OK) {
 80010c4:	687c      	ldr	r4, [r7, #4]
 80010c6:	2302      	movs	r3, #2
 80010c8:	9329      	str	r3, [sp, #164]	; 0xa4
 80010ca:	f107 030c 	add.w	r3, r7, #12
 80010ce:	9328      	str	r3, [sp, #160]	; 0xa0
 80010d0:	232c      	movs	r3, #44	; 0x2c
 80010d2:	9327      	str	r3, [sp, #156]	; 0x9c
 80010d4:	4668      	mov	r0, sp
 80010d6:	f104 0310 	add.w	r3, r4, #16
 80010da:	229c      	movs	r2, #156	; 0x9c
 80010dc:	4619      	mov	r1, r3
 80010de:	f008 fa45 	bl	800956c <memcpy>
 80010e2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80010e6:	f001 f9b3 	bl	8002450 <bno055_read_regs>
 80010ea:	4603      	mov	r3, r0
 80010ec:	73fb      	strb	r3, [r7, #15]
 80010ee:	7bfb      	ldrb	r3, [r7, #15]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <bno055_linear_acc_z+0x54>
        return err;
 80010f4:	7bfb      	ldrb	r3, [r7, #15]
 80010f6:	e019      	b.n	800112c <bno055_linear_acc_z+0x88>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 80010f8:	7b7b      	ldrb	r3, [r7, #13]
 80010fa:	021b      	lsls	r3, r3, #8
 80010fc:	b21a      	sxth	r2, r3
 80010fe:	7b3b      	ldrb	r3, [r7, #12]
 8001100:	b21b      	sxth	r3, r3
 8001102:	4313      	orrs	r3, r2
 8001104:	b21b      	sxth	r3, r3
 8001106:	ee07 3a90 	vmov	s15, r3
 800110a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8001112:	2b00      	cmp	r3, #0
 8001114:	d102      	bne.n	800111c <bno055_linear_acc_z+0x78>
 8001116:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001134 <bno055_linear_acc_z+0x90>
 800111a:	e001      	b.n	8001120 <bno055_linear_acc_z+0x7c>
 800111c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 8001120:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 800112a:	2300      	movs	r3, #0
};
 800112c:	4618      	mov	r0, r3
 800112e:	3714      	adds	r7, #20
 8001130:	46bd      	mov	sp, r7
 8001132:	bd90      	pop	{r4, r7, pc}
 8001134:	42c80000 	.word	0x42c80000

08001138 <bno055_linear_acc>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc(bno055_t* imu, bno055_vec3_t* xyz) {
 8001138:	b590      	push	{r4, r7, lr}
 800113a:	b0b1      	sub	sp, #196	; 0xc4
 800113c:	af2a      	add	r7, sp, #168	; 0xa8
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001142:	2100      	movs	r1, #0
 8001144:	6878      	ldr	r0, [r7, #4]
 8001146:	f001 f9e6 	bl	8002516 <bno055_set_page>
 800114a:	4603      	mov	r3, r0
 800114c:	75fb      	strb	r3, [r7, #23]
 800114e:	7dfb      	ldrb	r3, [r7, #23]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <bno055_linear_acc+0x20>
        return err;
 8001154:	7dfb      	ldrb	r3, [r7, #23]
 8001156:	e059      	b.n	800120c <bno055_linear_acc+0xd4>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_X_LSB, data, 6)) != BNO_OK) {
 8001158:	687c      	ldr	r4, [r7, #4]
 800115a:	2306      	movs	r3, #6
 800115c:	9329      	str	r3, [sp, #164]	; 0xa4
 800115e:	f107 0308 	add.w	r3, r7, #8
 8001162:	9328      	str	r3, [sp, #160]	; 0xa0
 8001164:	2328      	movs	r3, #40	; 0x28
 8001166:	9327      	str	r3, [sp, #156]	; 0x9c
 8001168:	4668      	mov	r0, sp
 800116a:	f104 0310 	add.w	r3, r4, #16
 800116e:	229c      	movs	r2, #156	; 0x9c
 8001170:	4619      	mov	r1, r3
 8001172:	f008 f9fb 	bl	800956c <memcpy>
 8001176:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800117a:	f001 f969 	bl	8002450 <bno055_read_regs>
 800117e:	4603      	mov	r3, r0
 8001180:	75fb      	strb	r3, [r7, #23]
 8001182:	7dfb      	ldrb	r3, [r7, #23]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <bno055_linear_acc+0x54>
        return err;
 8001188:	7dfb      	ldrb	r3, [r7, #23]
 800118a:	e03f      	b.n	800120c <bno055_linear_acc+0xd4>
    }
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	7b9b      	ldrb	r3, [r3, #14]
                                                           : BNO_ACC_SCALE_MG;
 8001190:	2b00      	cmp	r3, #0
 8001192:	d101      	bne.n	8001198 <bno055_linear_acc+0x60>
 8001194:	4b1f      	ldr	r3, [pc, #124]	; (8001214 <bno055_linear_acc+0xdc>)
 8001196:	e001      	b.n	800119c <bno055_linear_acc+0x64>
 8001198:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800119c:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 800119e:	7a7b      	ldrb	r3, [r7, #9]
 80011a0:	021b      	lsls	r3, r3, #8
 80011a2:	b21a      	sxth	r2, r3
 80011a4:	7a3b      	ldrb	r3, [r7, #8]
 80011a6:	b21b      	sxth	r3, r3
 80011a8:	4313      	orrs	r3, r2
 80011aa:	b21b      	sxth	r3, r3
 80011ac:	ee07 3a90 	vmov	s15, r3
 80011b0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80011b4:	ed97 7a04 	vldr	s14, [r7, #16]
 80011b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 80011c2:	7afb      	ldrb	r3, [r7, #11]
 80011c4:	021b      	lsls	r3, r3, #8
 80011c6:	b21a      	sxth	r2, r3
 80011c8:	7abb      	ldrb	r3, [r7, #10]
 80011ca:	b21b      	sxth	r3, r3
 80011cc:	4313      	orrs	r3, r2
 80011ce:	b21b      	sxth	r3, r3
 80011d0:	ee07 3a90 	vmov	s15, r3
 80011d4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80011d8:	ed97 7a04 	vldr	s14, [r7, #16]
 80011dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 80011e6:	7b7b      	ldrb	r3, [r7, #13]
 80011e8:	021b      	lsls	r3, r3, #8
 80011ea:	b21a      	sxth	r2, r3
 80011ec:	7b3b      	ldrb	r3, [r7, #12]
 80011ee:	b21b      	sxth	r3, r3
 80011f0:	4313      	orrs	r3, r2
 80011f2:	b21b      	sxth	r3, r3
 80011f4:	ee07 3a90 	vmov	s15, r3
 80011f8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80011fc:	ed97 7a04 	vldr	s14, [r7, #16]
 8001200:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 800120a:	2300      	movs	r3, #0
};
 800120c:	4618      	mov	r0, r3
 800120e:	371c      	adds	r7, #28
 8001210:	46bd      	mov	sp, r7
 8001212:	bd90      	pop	{r4, r7, pc}
 8001214:	42c80000 	.word	0x42c80000

08001218 <bno055_gyro_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_x(bno055_t* imu, f32* buf) {
 8001218:	b590      	push	{r4, r7, lr}
 800121a:	b0af      	sub	sp, #188	; 0xbc
 800121c:	af2a      	add	r7, sp, #168	; 0xa8
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001222:	2100      	movs	r1, #0
 8001224:	6878      	ldr	r0, [r7, #4]
 8001226:	f001 f976 	bl	8002516 <bno055_set_page>
 800122a:	4603      	mov	r3, r0
 800122c:	73fb      	strb	r3, [r7, #15]
 800122e:	7bfb      	ldrb	r3, [r7, #15]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <bno055_gyro_x+0x20>
        return err;
 8001234:	7bfb      	ldrb	r3, [r7, #15]
 8001236:	e033      	b.n	80012a0 <bno055_gyro_x+0x88>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_X_LSB, data, 2)) != BNO_OK) {
 8001238:	687c      	ldr	r4, [r7, #4]
 800123a:	2302      	movs	r3, #2
 800123c:	9329      	str	r3, [sp, #164]	; 0xa4
 800123e:	f107 030c 	add.w	r3, r7, #12
 8001242:	9328      	str	r3, [sp, #160]	; 0xa0
 8001244:	2314      	movs	r3, #20
 8001246:	9327      	str	r3, [sp, #156]	; 0x9c
 8001248:	4668      	mov	r0, sp
 800124a:	f104 0310 	add.w	r3, r4, #16
 800124e:	229c      	movs	r2, #156	; 0x9c
 8001250:	4619      	mov	r1, r3
 8001252:	f008 f98b 	bl	800956c <memcpy>
 8001256:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800125a:	f001 f8f9 	bl	8002450 <bno055_read_regs>
 800125e:	4603      	mov	r3, r0
 8001260:	73fb      	strb	r3, [r7, #15]
 8001262:	7bfb      	ldrb	r3, [r7, #15]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <bno055_gyro_x+0x54>
        return err;
 8001268:	7bfb      	ldrb	r3, [r7, #15]
 800126a:	e019      	b.n	80012a0 <bno055_gyro_x+0x88>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 800126c:	7b7b      	ldrb	r3, [r7, #13]
 800126e:	021b      	lsls	r3, r3, #8
 8001270:	b21a      	sxth	r2, r3
 8001272:	7b3b      	ldrb	r3, [r7, #12]
 8001274:	b21b      	sxth	r3, r3
 8001276:	4313      	orrs	r3, r2
 8001278:	b21b      	sxth	r3, r3
 800127a:	ee07 3a90 	vmov	s15, r3
 800127e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 8001286:	2b00      	cmp	r3, #0
 8001288:	d102      	bne.n	8001290 <bno055_gyro_x+0x78>
 800128a:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 800128e:	e001      	b.n	8001294 <bno055_gyro_x+0x7c>
 8001290:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80012a8 <bno055_gyro_x+0x90>
    *buf = (s16)((data[1] << 8) | data[0]) /
 8001294:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 800129e:	2300      	movs	r3, #0
};
 80012a0:	4618      	mov	r0, r3
 80012a2:	3714      	adds	r7, #20
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd90      	pop	{r4, r7, pc}
 80012a8:	44610000 	.word	0x44610000

080012ac <bno055_gyro_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_y(bno055_t* imu, f32* buf) {
 80012ac:	b590      	push	{r4, r7, lr}
 80012ae:	b0af      	sub	sp, #188	; 0xbc
 80012b0:	af2a      	add	r7, sp, #168	; 0xa8
 80012b2:	6078      	str	r0, [r7, #4]
 80012b4:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80012b6:	2100      	movs	r1, #0
 80012b8:	6878      	ldr	r0, [r7, #4]
 80012ba:	f001 f92c 	bl	8002516 <bno055_set_page>
 80012be:	4603      	mov	r3, r0
 80012c0:	73fb      	strb	r3, [r7, #15]
 80012c2:	7bfb      	ldrb	r3, [r7, #15]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <bno055_gyro_y+0x20>
        return err;
 80012c8:	7bfb      	ldrb	r3, [r7, #15]
 80012ca:	e033      	b.n	8001334 <bno055_gyro_y+0x88>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_Y_LSB, data, 2)) != BNO_OK) {
 80012cc:	687c      	ldr	r4, [r7, #4]
 80012ce:	2302      	movs	r3, #2
 80012d0:	9329      	str	r3, [sp, #164]	; 0xa4
 80012d2:	f107 030c 	add.w	r3, r7, #12
 80012d6:	9328      	str	r3, [sp, #160]	; 0xa0
 80012d8:	2316      	movs	r3, #22
 80012da:	9327      	str	r3, [sp, #156]	; 0x9c
 80012dc:	4668      	mov	r0, sp
 80012de:	f104 0310 	add.w	r3, r4, #16
 80012e2:	229c      	movs	r2, #156	; 0x9c
 80012e4:	4619      	mov	r1, r3
 80012e6:	f008 f941 	bl	800956c <memcpy>
 80012ea:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80012ee:	f001 f8af 	bl	8002450 <bno055_read_regs>
 80012f2:	4603      	mov	r3, r0
 80012f4:	73fb      	strb	r3, [r7, #15]
 80012f6:	7bfb      	ldrb	r3, [r7, #15]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <bno055_gyro_y+0x54>
        return err;
 80012fc:	7bfb      	ldrb	r3, [r7, #15]
 80012fe:	e019      	b.n	8001334 <bno055_gyro_y+0x88>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001300:	7b7b      	ldrb	r3, [r7, #13]
 8001302:	021b      	lsls	r3, r3, #8
 8001304:	b21a      	sxth	r2, r3
 8001306:	7b3b      	ldrb	r3, [r7, #12]
 8001308:	b21b      	sxth	r3, r3
 800130a:	4313      	orrs	r3, r2
 800130c:	b21b      	sxth	r3, r3
 800130e:	ee07 3a90 	vmov	s15, r3
 8001312:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 800131a:	2b00      	cmp	r3, #0
 800131c:	d102      	bne.n	8001324 <bno055_gyro_y+0x78>
 800131e:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8001322:	e001      	b.n	8001328 <bno055_gyro_y+0x7c>
 8001324:	ed9f 7a05 	vldr	s14, [pc, #20]	; 800133c <bno055_gyro_y+0x90>
    *buf = (s16)((data[1] << 8) | data[0]) /
 8001328:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001332:	2300      	movs	r3, #0
};
 8001334:	4618      	mov	r0, r3
 8001336:	3714      	adds	r7, #20
 8001338:	46bd      	mov	sp, r7
 800133a:	bd90      	pop	{r4, r7, pc}
 800133c:	44610000 	.word	0x44610000

08001340 <bno055_gyro_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_z(bno055_t* imu, f32* buf) {
 8001340:	b590      	push	{r4, r7, lr}
 8001342:	b0af      	sub	sp, #188	; 0xbc
 8001344:	af2a      	add	r7, sp, #168	; 0xa8
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 800134a:	2100      	movs	r1, #0
 800134c:	6878      	ldr	r0, [r7, #4]
 800134e:	f001 f8e2 	bl	8002516 <bno055_set_page>
 8001352:	4603      	mov	r3, r0
 8001354:	73fb      	strb	r3, [r7, #15]
 8001356:	7bfb      	ldrb	r3, [r7, #15]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <bno055_gyro_z+0x20>
        return err;
 800135c:	7bfb      	ldrb	r3, [r7, #15]
 800135e:	e033      	b.n	80013c8 <bno055_gyro_z+0x88>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8001360:	687c      	ldr	r4, [r7, #4]
 8001362:	2302      	movs	r3, #2
 8001364:	9329      	str	r3, [sp, #164]	; 0xa4
 8001366:	f107 030c 	add.w	r3, r7, #12
 800136a:	9328      	str	r3, [sp, #160]	; 0xa0
 800136c:	2318      	movs	r3, #24
 800136e:	9327      	str	r3, [sp, #156]	; 0x9c
 8001370:	4668      	mov	r0, sp
 8001372:	f104 0310 	add.w	r3, r4, #16
 8001376:	229c      	movs	r2, #156	; 0x9c
 8001378:	4619      	mov	r1, r3
 800137a:	f008 f8f7 	bl	800956c <memcpy>
 800137e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001382:	f001 f865 	bl	8002450 <bno055_read_regs>
 8001386:	4603      	mov	r3, r0
 8001388:	73fb      	strb	r3, [r7, #15]
 800138a:	7bfb      	ldrb	r3, [r7, #15]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <bno055_gyro_z+0x54>
        return err;
 8001390:	7bfb      	ldrb	r3, [r7, #15]
 8001392:	e019      	b.n	80013c8 <bno055_gyro_z+0x88>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001394:	7b7b      	ldrb	r3, [r7, #13]
 8001396:	021b      	lsls	r3, r3, #8
 8001398:	b21a      	sxth	r2, r3
 800139a:	7b3b      	ldrb	r3, [r7, #12]
 800139c:	b21b      	sxth	r3, r3
 800139e:	4313      	orrs	r3, r2
 80013a0:	b21b      	sxth	r3, r3
 80013a2:	ee07 3a90 	vmov	s15, r3
 80013a6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d102      	bne.n	80013b8 <bno055_gyro_z+0x78>
 80013b2:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 80013b6:	e001      	b.n	80013bc <bno055_gyro_z+0x7c>
 80013b8:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80013d0 <bno055_gyro_z+0x90>
    *buf = (s16)((data[1] << 8) | data[0]) /
 80013bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80013c6:	2300      	movs	r3, #0
};
 80013c8:	4618      	mov	r0, r3
 80013ca:	3714      	adds	r7, #20
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd90      	pop	{r4, r7, pc}
 80013d0:	44610000 	.word	0x44610000

080013d4 <bno055_gyro>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro(bno055_t* imu, bno055_vec3_t* xyz) {
 80013d4:	b590      	push	{r4, r7, lr}
 80013d6:	b0b1      	sub	sp, #196	; 0xc4
 80013d8:	af2a      	add	r7, sp, #168	; 0xa8
 80013da:	6078      	str	r0, [r7, #4]
 80013dc:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80013de:	2100      	movs	r1, #0
 80013e0:	6878      	ldr	r0, [r7, #4]
 80013e2:	f001 f898 	bl	8002516 <bno055_set_page>
 80013e6:	4603      	mov	r3, r0
 80013e8:	75fb      	strb	r3, [r7, #23]
 80013ea:	7dfb      	ldrb	r3, [r7, #23]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <bno055_gyro+0x20>
        return err;
 80013f0:	7dfb      	ldrb	r3, [r7, #23]
 80013f2:	e059      	b.n	80014a8 <bno055_gyro+0xd4>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_X_LSB, data, 6)) != BNO_OK) {
 80013f4:	687c      	ldr	r4, [r7, #4]
 80013f6:	2306      	movs	r3, #6
 80013f8:	9329      	str	r3, [sp, #164]	; 0xa4
 80013fa:	f107 0308 	add.w	r3, r7, #8
 80013fe:	9328      	str	r3, [sp, #160]	; 0xa0
 8001400:	2314      	movs	r3, #20
 8001402:	9327      	str	r3, [sp, #156]	; 0x9c
 8001404:	4668      	mov	r0, sp
 8001406:	f104 0310 	add.w	r3, r4, #16
 800140a:	229c      	movs	r2, #156	; 0x9c
 800140c:	4619      	mov	r1, r3
 800140e:	f008 f8ad 	bl	800956c <memcpy>
 8001412:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001416:	f001 f81b 	bl	8002450 <bno055_read_regs>
 800141a:	4603      	mov	r3, r0
 800141c:	75fb      	strb	r3, [r7, #23]
 800141e:	7dfb      	ldrb	r3, [r7, #23]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <bno055_gyro+0x54>
        return err;
 8001424:	7dfb      	ldrb	r3, [r7, #23]
 8001426:	e03f      	b.n	80014a8 <bno055_gyro+0xd4>
    }

    f32 scale = (imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	7c1b      	ldrb	r3, [r3, #16]
                                                     : BNO_GYR_SCALE_RPS;
 800142c:	2b00      	cmp	r3, #0
 800142e:	d102      	bne.n	8001436 <bno055_gyro+0x62>
 8001430:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8001434:	e000      	b.n	8001438 <bno055_gyro+0x64>
 8001436:	4b1e      	ldr	r3, [pc, #120]	; (80014b0 <bno055_gyro+0xdc>)
    f32 scale = (imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 8001438:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 800143a:	7a7b      	ldrb	r3, [r7, #9]
 800143c:	021b      	lsls	r3, r3, #8
 800143e:	b21a      	sxth	r2, r3
 8001440:	7a3b      	ldrb	r3, [r7, #8]
 8001442:	b21b      	sxth	r3, r3
 8001444:	4313      	orrs	r3, r2
 8001446:	b21b      	sxth	r3, r3
 8001448:	ee07 3a90 	vmov	s15, r3
 800144c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001450:	ed97 7a04 	vldr	s14, [r7, #16]
 8001454:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 800145e:	7afb      	ldrb	r3, [r7, #11]
 8001460:	021b      	lsls	r3, r3, #8
 8001462:	b21a      	sxth	r2, r3
 8001464:	7abb      	ldrb	r3, [r7, #10]
 8001466:	b21b      	sxth	r3, r3
 8001468:	4313      	orrs	r3, r2
 800146a:	b21b      	sxth	r3, r3
 800146c:	ee07 3a90 	vmov	s15, r3
 8001470:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001474:	ed97 7a04 	vldr	s14, [r7, #16]
 8001478:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 8001482:	7b7b      	ldrb	r3, [r7, #13]
 8001484:	021b      	lsls	r3, r3, #8
 8001486:	b21a      	sxth	r2, r3
 8001488:	7b3b      	ldrb	r3, [r7, #12]
 800148a:	b21b      	sxth	r3, r3
 800148c:	4313      	orrs	r3, r2
 800148e:	b21b      	sxth	r3, r3
 8001490:	ee07 3a90 	vmov	s15, r3
 8001494:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001498:	ed97 7a04 	vldr	s14, [r7, #16]
 800149c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 80014a6:	2300      	movs	r3, #0
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	371c      	adds	r7, #28
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd90      	pop	{r4, r7, pc}
 80014b0:	44610000 	.word	0x44610000

080014b4 <bno055_mag_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_x(bno055_t* imu, f32* buf) {
 80014b4:	b590      	push	{r4, r7, lr}
 80014b6:	b0af      	sub	sp, #188	; 0xbc
 80014b8:	af2a      	add	r7, sp, #168	; 0xa8
 80014ba:	6078      	str	r0, [r7, #4]
 80014bc:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80014be:	2100      	movs	r1, #0
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f001 f828 	bl	8002516 <bno055_set_page>
 80014c6:	4603      	mov	r3, r0
 80014c8:	73fb      	strb	r3, [r7, #15]
 80014ca:	7bfb      	ldrb	r3, [r7, #15]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <bno055_mag_x+0x20>
        return err;
 80014d0:	7bfb      	ldrb	r3, [r7, #15]
 80014d2:	e02c      	b.n	800152e <bno055_mag_x+0x7a>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_X_LSB, data, 2)) != BNO_OK) {
 80014d4:	687c      	ldr	r4, [r7, #4]
 80014d6:	2302      	movs	r3, #2
 80014d8:	9329      	str	r3, [sp, #164]	; 0xa4
 80014da:	f107 030c 	add.w	r3, r7, #12
 80014de:	9328      	str	r3, [sp, #160]	; 0xa0
 80014e0:	230e      	movs	r3, #14
 80014e2:	9327      	str	r3, [sp, #156]	; 0x9c
 80014e4:	4668      	mov	r0, sp
 80014e6:	f104 0310 	add.w	r3, r4, #16
 80014ea:	229c      	movs	r2, #156	; 0x9c
 80014ec:	4619      	mov	r1, r3
 80014ee:	f008 f83d 	bl	800956c <memcpy>
 80014f2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80014f6:	f000 ffab 	bl	8002450 <bno055_read_regs>
 80014fa:	4603      	mov	r3, r0
 80014fc:	73fb      	strb	r3, [r7, #15]
 80014fe:	7bfb      	ldrb	r3, [r7, #15]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <bno055_mag_x+0x54>
        return err;
 8001504:	7bfb      	ldrb	r3, [r7, #15]
 8001506:	e012      	b.n	800152e <bno055_mag_x+0x7a>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 8001508:	7b7b      	ldrb	r3, [r7, #13]
 800150a:	021b      	lsls	r3, r3, #8
 800150c:	b21a      	sxth	r2, r3
 800150e:	7b3b      	ldrb	r3, [r7, #12]
 8001510:	b21b      	sxth	r3, r3
 8001512:	4313      	orrs	r3, r2
 8001514:	b21b      	sxth	r3, r3
 8001516:	ee07 3a90 	vmov	s15, r3
 800151a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800151e:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001522:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 800152c:	2300      	movs	r3, #0
}
 800152e:	4618      	mov	r0, r3
 8001530:	3714      	adds	r7, #20
 8001532:	46bd      	mov	sp, r7
 8001534:	bd90      	pop	{r4, r7, pc}

08001536 <bno055_mag_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_y(bno055_t* imu, f32* buf) {
 8001536:	b590      	push	{r4, r7, lr}
 8001538:	b0af      	sub	sp, #188	; 0xbc
 800153a:	af2a      	add	r7, sp, #168	; 0xa8
 800153c:	6078      	str	r0, [r7, #4]
 800153e:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001540:	2100      	movs	r1, #0
 8001542:	6878      	ldr	r0, [r7, #4]
 8001544:	f000 ffe7 	bl	8002516 <bno055_set_page>
 8001548:	4603      	mov	r3, r0
 800154a:	73fb      	strb	r3, [r7, #15]
 800154c:	7bfb      	ldrb	r3, [r7, #15]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <bno055_mag_y+0x20>
        return err;
 8001552:	7bfb      	ldrb	r3, [r7, #15]
 8001554:	e02c      	b.n	80015b0 <bno055_mag_y+0x7a>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8001556:	687c      	ldr	r4, [r7, #4]
 8001558:	2302      	movs	r3, #2
 800155a:	9329      	str	r3, [sp, #164]	; 0xa4
 800155c:	f107 030c 	add.w	r3, r7, #12
 8001560:	9328      	str	r3, [sp, #160]	; 0xa0
 8001562:	2310      	movs	r3, #16
 8001564:	9327      	str	r3, [sp, #156]	; 0x9c
 8001566:	4668      	mov	r0, sp
 8001568:	f104 0310 	add.w	r3, r4, #16
 800156c:	229c      	movs	r2, #156	; 0x9c
 800156e:	4619      	mov	r1, r3
 8001570:	f007 fffc 	bl	800956c <memcpy>
 8001574:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001578:	f000 ff6a 	bl	8002450 <bno055_read_regs>
 800157c:	4603      	mov	r3, r0
 800157e:	73fb      	strb	r3, [r7, #15]
 8001580:	7bfb      	ldrb	r3, [r7, #15]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <bno055_mag_y+0x54>
        return err;
 8001586:	7bfb      	ldrb	r3, [r7, #15]
 8001588:	e012      	b.n	80015b0 <bno055_mag_y+0x7a>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 800158a:	7b7b      	ldrb	r3, [r7, #13]
 800158c:	021b      	lsls	r3, r3, #8
 800158e:	b21a      	sxth	r2, r3
 8001590:	7b3b      	ldrb	r3, [r7, #12]
 8001592:	b21b      	sxth	r3, r3
 8001594:	4313      	orrs	r3, r2
 8001596:	b21b      	sxth	r3, r3
 8001598:	ee07 3a90 	vmov	s15, r3
 800159c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015a0:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80015a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80015ae:	2300      	movs	r3, #0
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3714      	adds	r7, #20
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd90      	pop	{r4, r7, pc}

080015b8 <bno055_mag_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_z(bno055_t* imu, f32* buf) {
 80015b8:	b590      	push	{r4, r7, lr}
 80015ba:	b0af      	sub	sp, #188	; 0xbc
 80015bc:	af2a      	add	r7, sp, #168	; 0xa8
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80015c2:	2100      	movs	r1, #0
 80015c4:	6878      	ldr	r0, [r7, #4]
 80015c6:	f000 ffa6 	bl	8002516 <bno055_set_page>
 80015ca:	4603      	mov	r3, r0
 80015cc:	73fb      	strb	r3, [r7, #15]
 80015ce:	7bfb      	ldrb	r3, [r7, #15]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <bno055_mag_z+0x20>
        return err;
 80015d4:	7bfb      	ldrb	r3, [r7, #15]
 80015d6:	e02c      	b.n	8001632 <bno055_mag_z+0x7a>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_Z_LSB, data, 2)) != BNO_OK) {
 80015d8:	687c      	ldr	r4, [r7, #4]
 80015da:	2302      	movs	r3, #2
 80015dc:	9329      	str	r3, [sp, #164]	; 0xa4
 80015de:	f107 030c 	add.w	r3, r7, #12
 80015e2:	9328      	str	r3, [sp, #160]	; 0xa0
 80015e4:	2312      	movs	r3, #18
 80015e6:	9327      	str	r3, [sp, #156]	; 0x9c
 80015e8:	4668      	mov	r0, sp
 80015ea:	f104 0310 	add.w	r3, r4, #16
 80015ee:	229c      	movs	r2, #156	; 0x9c
 80015f0:	4619      	mov	r1, r3
 80015f2:	f007 ffbb 	bl	800956c <memcpy>
 80015f6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80015fa:	f000 ff29 	bl	8002450 <bno055_read_regs>
 80015fe:	4603      	mov	r3, r0
 8001600:	73fb      	strb	r3, [r7, #15]
 8001602:	7bfb      	ldrb	r3, [r7, #15]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <bno055_mag_z+0x54>
        return err;
 8001608:	7bfb      	ldrb	r3, [r7, #15]
 800160a:	e012      	b.n	8001632 <bno055_mag_z+0x7a>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 800160c:	7b7b      	ldrb	r3, [r7, #13]
 800160e:	021b      	lsls	r3, r3, #8
 8001610:	b21a      	sxth	r2, r3
 8001612:	7b3b      	ldrb	r3, [r7, #12]
 8001614:	b21b      	sxth	r3, r3
 8001616:	4313      	orrs	r3, r2
 8001618:	b21b      	sxth	r3, r3
 800161a:	ee07 3a90 	vmov	s15, r3
 800161e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001622:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001626:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001630:	2300      	movs	r3, #0
}
 8001632:	4618      	mov	r0, r3
 8001634:	3714      	adds	r7, #20
 8001636:	46bd      	mov	sp, r7
 8001638:	bd90      	pop	{r4, r7, pc}

0800163a <bno055_mag>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag(bno055_t* imu, bno055_vec3_t* xyz) {
 800163a:	b590      	push	{r4, r7, lr}
 800163c:	b0af      	sub	sp, #188	; 0xbc
 800163e:	af2a      	add	r7, sp, #168	; 0xa8
 8001640:	6078      	str	r0, [r7, #4]
 8001642:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001644:	2100      	movs	r1, #0
 8001646:	6878      	ldr	r0, [r7, #4]
 8001648:	f000 ff65 	bl	8002516 <bno055_set_page>
 800164c:	4603      	mov	r3, r0
 800164e:	73fb      	strb	r3, [r7, #15]
 8001650:	7bfb      	ldrb	r3, [r7, #15]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <bno055_mag+0x20>
        return err;
 8001656:	7bfb      	ldrb	r3, [r7, #15]
 8001658:	e050      	b.n	80016fc <bno055_mag+0xc2>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_X_LSB, data, 6)) != BNO_OK) {
 800165a:	687c      	ldr	r4, [r7, #4]
 800165c:	2306      	movs	r3, #6
 800165e:	9329      	str	r3, [sp, #164]	; 0xa4
 8001660:	f107 0308 	add.w	r3, r7, #8
 8001664:	9328      	str	r3, [sp, #160]	; 0xa0
 8001666:	230e      	movs	r3, #14
 8001668:	9327      	str	r3, [sp, #156]	; 0x9c
 800166a:	4668      	mov	r0, sp
 800166c:	f104 0310 	add.w	r3, r4, #16
 8001670:	229c      	movs	r2, #156	; 0x9c
 8001672:	4619      	mov	r1, r3
 8001674:	f007 ff7a 	bl	800956c <memcpy>
 8001678:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800167c:	f000 fee8 	bl	8002450 <bno055_read_regs>
 8001680:	4603      	mov	r3, r0
 8001682:	73fb      	strb	r3, [r7, #15]
 8001684:	7bfb      	ldrb	r3, [r7, #15]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <bno055_mag+0x54>
        return err;
 800168a:	7bfb      	ldrb	r3, [r7, #15]
 800168c:	e036      	b.n	80016fc <bno055_mag+0xc2>
    }

    xyz->x = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 800168e:	7a7b      	ldrb	r3, [r7, #9]
 8001690:	021b      	lsls	r3, r3, #8
 8001692:	b21a      	sxth	r2, r3
 8001694:	7a3b      	ldrb	r3, [r7, #8]
 8001696:	b21b      	sxth	r3, r3
 8001698:	4313      	orrs	r3, r2
 800169a:	b21b      	sxth	r3, r3
 800169c:	ee07 3a90 	vmov	s15, r3
 80016a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016a4:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80016a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / BNO_MAG_SCALE;
 80016b2:	7afb      	ldrb	r3, [r7, #11]
 80016b4:	021b      	lsls	r3, r3, #8
 80016b6:	b21a      	sxth	r2, r3
 80016b8:	7abb      	ldrb	r3, [r7, #10]
 80016ba:	b21b      	sxth	r3, r3
 80016bc:	4313      	orrs	r3, r2
 80016be:	b21b      	sxth	r3, r3
 80016c0:	ee07 3a90 	vmov	s15, r3
 80016c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016c8:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80016cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / BNO_MAG_SCALE;
 80016d6:	7b7b      	ldrb	r3, [r7, #13]
 80016d8:	021b      	lsls	r3, r3, #8
 80016da:	b21a      	sxth	r2, r3
 80016dc:	7b3b      	ldrb	r3, [r7, #12]
 80016de:	b21b      	sxth	r3, r3
 80016e0:	4313      	orrs	r3, r2
 80016e2:	b21b      	sxth	r3, r3
 80016e4:	ee07 3a90 	vmov	s15, r3
 80016e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016ec:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80016f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 80016fa:	2300      	movs	r3, #0
};
 80016fc:	4618      	mov	r0, r3
 80016fe:	3714      	adds	r7, #20
 8001700:	46bd      	mov	sp, r7
 8001702:	bd90      	pop	{r4, r7, pc}

08001704 <bno055_gravity_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_x(bno055_t* imu, f32* buf) {
 8001704:	b590      	push	{r4, r7, lr}
 8001706:	b0b1      	sub	sp, #196	; 0xc4
 8001708:	af2a      	add	r7, sp, #168	; 0xa8
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 800170e:	2100      	movs	r1, #0
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	f000 ff00 	bl	8002516 <bno055_set_page>
 8001716:	4603      	mov	r3, r0
 8001718:	75fb      	strb	r3, [r7, #23]
 800171a:	7dfb      	ldrb	r3, [r7, #23]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <bno055_gravity_x+0x20>
        return err;
 8001720:	7dfb      	ldrb	r3, [r7, #23]
 8001722:	e035      	b.n	8001790 <bno055_gravity_x+0x8c>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_X_LSB, data, 2)) != BNO_OK) {
 8001724:	687c      	ldr	r4, [r7, #4]
 8001726:	2302      	movs	r3, #2
 8001728:	9329      	str	r3, [sp, #164]	; 0xa4
 800172a:	f107 030c 	add.w	r3, r7, #12
 800172e:	9328      	str	r3, [sp, #160]	; 0xa0
 8001730:	232e      	movs	r3, #46	; 0x2e
 8001732:	9327      	str	r3, [sp, #156]	; 0x9c
 8001734:	4668      	mov	r0, sp
 8001736:	f104 0310 	add.w	r3, r4, #16
 800173a:	229c      	movs	r2, #156	; 0x9c
 800173c:	4619      	mov	r1, r3
 800173e:	f007 ff15 	bl	800956c <memcpy>
 8001742:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001746:	f000 fe83 	bl	8002450 <bno055_read_regs>
 800174a:	4603      	mov	r3, r0
 800174c:	75fb      	strb	r3, [r7, #23]
 800174e:	7dfb      	ldrb	r3, [r7, #23]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d001      	beq.n	8001758 <bno055_gravity_x+0x54>
        return err;
 8001754:	7dfb      	ldrb	r3, [r7, #23]
 8001756:	e01b      	b.n	8001790 <bno055_gravity_x+0x8c>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 800175c:	2b00      	cmp	r3, #0
 800175e:	d101      	bne.n	8001764 <bno055_gravity_x+0x60>
 8001760:	4b0d      	ldr	r3, [pc, #52]	; (8001798 <bno055_gravity_x+0x94>)
 8001762:	e001      	b.n	8001768 <bno055_gravity_x+0x64>
 8001764:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001768:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 800176a:	7b7b      	ldrb	r3, [r7, #13]
 800176c:	021b      	lsls	r3, r3, #8
 800176e:	b21a      	sxth	r2, r3
 8001770:	7b3b      	ldrb	r3, [r7, #12]
 8001772:	b21b      	sxth	r3, r3
 8001774:	4313      	orrs	r3, r2
 8001776:	b21b      	sxth	r3, r3
 8001778:	ee07 3a90 	vmov	s15, r3
 800177c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001780:	ed97 7a04 	vldr	s14, [r7, #16]
 8001784:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 800178e:	2300      	movs	r3, #0
}
 8001790:	4618      	mov	r0, r3
 8001792:	371c      	adds	r7, #28
 8001794:	46bd      	mov	sp, r7
 8001796:	bd90      	pop	{r4, r7, pc}
 8001798:	42c80000 	.word	0x42c80000

0800179c <bno055_gravity_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_y(bno055_t* imu, f32* buf) {
 800179c:	b590      	push	{r4, r7, lr}
 800179e:	b0b1      	sub	sp, #196	; 0xc4
 80017a0:	af2a      	add	r7, sp, #168	; 0xa8
 80017a2:	6078      	str	r0, [r7, #4]
 80017a4:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80017a6:	2100      	movs	r1, #0
 80017a8:	6878      	ldr	r0, [r7, #4]
 80017aa:	f000 feb4 	bl	8002516 <bno055_set_page>
 80017ae:	4603      	mov	r3, r0
 80017b0:	75fb      	strb	r3, [r7, #23]
 80017b2:	7dfb      	ldrb	r3, [r7, #23]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <bno055_gravity_y+0x20>
        return err;
 80017b8:	7dfb      	ldrb	r3, [r7, #23]
 80017ba:	e035      	b.n	8001828 <bno055_gravity_y+0x8c>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_Y_LSB, data, 2)) != BNO_OK) {
 80017bc:	687c      	ldr	r4, [r7, #4]
 80017be:	2302      	movs	r3, #2
 80017c0:	9329      	str	r3, [sp, #164]	; 0xa4
 80017c2:	f107 030c 	add.w	r3, r7, #12
 80017c6:	9328      	str	r3, [sp, #160]	; 0xa0
 80017c8:	2330      	movs	r3, #48	; 0x30
 80017ca:	9327      	str	r3, [sp, #156]	; 0x9c
 80017cc:	4668      	mov	r0, sp
 80017ce:	f104 0310 	add.w	r3, r4, #16
 80017d2:	229c      	movs	r2, #156	; 0x9c
 80017d4:	4619      	mov	r1, r3
 80017d6:	f007 fec9 	bl	800956c <memcpy>
 80017da:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80017de:	f000 fe37 	bl	8002450 <bno055_read_regs>
 80017e2:	4603      	mov	r3, r0
 80017e4:	75fb      	strb	r3, [r7, #23]
 80017e6:	7dfb      	ldrb	r3, [r7, #23]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d001      	beq.n	80017f0 <bno055_gravity_y+0x54>
        return err;
 80017ec:	7dfb      	ldrb	r3, [r7, #23]
 80017ee:	e01b      	b.n	8001828 <bno055_gravity_y+0x8c>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d101      	bne.n	80017fc <bno055_gravity_y+0x60>
 80017f8:	4b0d      	ldr	r3, [pc, #52]	; (8001830 <bno055_gravity_y+0x94>)
 80017fa:	e001      	b.n	8001800 <bno055_gravity_y+0x64>
 80017fc:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001800:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001802:	7b7b      	ldrb	r3, [r7, #13]
 8001804:	021b      	lsls	r3, r3, #8
 8001806:	b21a      	sxth	r2, r3
 8001808:	7b3b      	ldrb	r3, [r7, #12]
 800180a:	b21b      	sxth	r3, r3
 800180c:	4313      	orrs	r3, r2
 800180e:	b21b      	sxth	r3, r3
 8001810:	ee07 3a90 	vmov	s15, r3
 8001814:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001818:	ed97 7a04 	vldr	s14, [r7, #16]
 800181c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001826:	2300      	movs	r3, #0
}
 8001828:	4618      	mov	r0, r3
 800182a:	371c      	adds	r7, #28
 800182c:	46bd      	mov	sp, r7
 800182e:	bd90      	pop	{r4, r7, pc}
 8001830:	42c80000 	.word	0x42c80000

08001834 <bno055_gravity_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_z(bno055_t* imu, f32* buf) {
 8001834:	b590      	push	{r4, r7, lr}
 8001836:	b0b1      	sub	sp, #196	; 0xc4
 8001838:	af2a      	add	r7, sp, #168	; 0xa8
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 800183e:	2100      	movs	r1, #0
 8001840:	6878      	ldr	r0, [r7, #4]
 8001842:	f000 fe68 	bl	8002516 <bno055_set_page>
 8001846:	4603      	mov	r3, r0
 8001848:	75fb      	strb	r3, [r7, #23]
 800184a:	7dfb      	ldrb	r3, [r7, #23]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <bno055_gravity_z+0x20>
        return err;
 8001850:	7dfb      	ldrb	r3, [r7, #23]
 8001852:	e035      	b.n	80018c0 <bno055_gravity_z+0x8c>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8001854:	687c      	ldr	r4, [r7, #4]
 8001856:	2302      	movs	r3, #2
 8001858:	9329      	str	r3, [sp, #164]	; 0xa4
 800185a:	f107 030c 	add.w	r3, r7, #12
 800185e:	9328      	str	r3, [sp, #160]	; 0xa0
 8001860:	2332      	movs	r3, #50	; 0x32
 8001862:	9327      	str	r3, [sp, #156]	; 0x9c
 8001864:	4668      	mov	r0, sp
 8001866:	f104 0310 	add.w	r3, r4, #16
 800186a:	229c      	movs	r2, #156	; 0x9c
 800186c:	4619      	mov	r1, r3
 800186e:	f007 fe7d 	bl	800956c <memcpy>
 8001872:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001876:	f000 fdeb 	bl	8002450 <bno055_read_regs>
 800187a:	4603      	mov	r3, r0
 800187c:	75fb      	strb	r3, [r7, #23]
 800187e:	7dfb      	ldrb	r3, [r7, #23]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <bno055_gravity_z+0x54>
        return err;
 8001884:	7dfb      	ldrb	r3, [r7, #23]
 8001886:	e01b      	b.n	80018c0 <bno055_gravity_z+0x8c>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 800188c:	2b00      	cmp	r3, #0
 800188e:	d101      	bne.n	8001894 <bno055_gravity_z+0x60>
 8001890:	4b0d      	ldr	r3, [pc, #52]	; (80018c8 <bno055_gravity_z+0x94>)
 8001892:	e001      	b.n	8001898 <bno055_gravity_z+0x64>
 8001894:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001898:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 800189a:	7b7b      	ldrb	r3, [r7, #13]
 800189c:	021b      	lsls	r3, r3, #8
 800189e:	b21a      	sxth	r2, r3
 80018a0:	7b3b      	ldrb	r3, [r7, #12]
 80018a2:	b21b      	sxth	r3, r3
 80018a4:	4313      	orrs	r3, r2
 80018a6:	b21b      	sxth	r3, r3
 80018a8:	ee07 3a90 	vmov	s15, r3
 80018ac:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80018b0:	ed97 7a04 	vldr	s14, [r7, #16]
 80018b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80018be:	2300      	movs	r3, #0
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	371c      	adds	r7, #28
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd90      	pop	{r4, r7, pc}
 80018c8:	42c80000 	.word	0x42c80000

080018cc <bno055_gravity>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity(bno055_t* imu, bno055_vec3_t* buf) {
 80018cc:	b590      	push	{r4, r7, lr}
 80018ce:	b0b1      	sub	sp, #196	; 0xc4
 80018d0:	af2a      	add	r7, sp, #168	; 0xa8
 80018d2:	6078      	str	r0, [r7, #4]
 80018d4:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80018d6:	2100      	movs	r1, #0
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	f000 fe1c 	bl	8002516 <bno055_set_page>
 80018de:	4603      	mov	r3, r0
 80018e0:	75fb      	strb	r3, [r7, #23]
 80018e2:	7dfb      	ldrb	r3, [r7, #23]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d001      	beq.n	80018ec <bno055_gravity+0x20>
        return err;
 80018e8:	7dfb      	ldrb	r3, [r7, #23]
 80018ea:	e059      	b.n	80019a0 <bno055_gravity+0xd4>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_X_LSB, data, 6)) != BNO_OK) {
 80018ec:	687c      	ldr	r4, [r7, #4]
 80018ee:	2306      	movs	r3, #6
 80018f0:	9329      	str	r3, [sp, #164]	; 0xa4
 80018f2:	f107 0308 	add.w	r3, r7, #8
 80018f6:	9328      	str	r3, [sp, #160]	; 0xa0
 80018f8:	232e      	movs	r3, #46	; 0x2e
 80018fa:	9327      	str	r3, [sp, #156]	; 0x9c
 80018fc:	4668      	mov	r0, sp
 80018fe:	f104 0310 	add.w	r3, r4, #16
 8001902:	229c      	movs	r2, #156	; 0x9c
 8001904:	4619      	mov	r1, r3
 8001906:	f007 fe31 	bl	800956c <memcpy>
 800190a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800190e:	f000 fd9f 	bl	8002450 <bno055_read_regs>
 8001912:	4603      	mov	r3, r0
 8001914:	75fb      	strb	r3, [r7, #23]
 8001916:	7dfb      	ldrb	r3, [r7, #23]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <bno055_gravity+0x54>
        return err;
 800191c:	7dfb      	ldrb	r3, [r7, #23]
 800191e:	e03f      	b.n	80019a0 <bno055_gravity+0xd4>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 8001924:	2b00      	cmp	r3, #0
 8001926:	d101      	bne.n	800192c <bno055_gravity+0x60>
 8001928:	4b1f      	ldr	r3, [pc, #124]	; (80019a8 <bno055_gravity+0xdc>)
 800192a:	e001      	b.n	8001930 <bno055_gravity+0x64>
 800192c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001930:	613b      	str	r3, [r7, #16]
    buf->x = (s16)((data[1] << 8) | data[0]) / scale;
 8001932:	7a7b      	ldrb	r3, [r7, #9]
 8001934:	021b      	lsls	r3, r3, #8
 8001936:	b21a      	sxth	r2, r3
 8001938:	7a3b      	ldrb	r3, [r7, #8]
 800193a:	b21b      	sxth	r3, r3
 800193c:	4313      	orrs	r3, r2
 800193e:	b21b      	sxth	r3, r3
 8001940:	ee07 3a90 	vmov	s15, r3
 8001944:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001948:	ed97 7a04 	vldr	s14, [r7, #16]
 800194c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	edc3 7a00 	vstr	s15, [r3]
    buf->y = (s16)((data[3] << 8) | data[2]) / scale;
 8001956:	7afb      	ldrb	r3, [r7, #11]
 8001958:	021b      	lsls	r3, r3, #8
 800195a:	b21a      	sxth	r2, r3
 800195c:	7abb      	ldrb	r3, [r7, #10]
 800195e:	b21b      	sxth	r3, r3
 8001960:	4313      	orrs	r3, r2
 8001962:	b21b      	sxth	r3, r3
 8001964:	ee07 3a90 	vmov	s15, r3
 8001968:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800196c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001970:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	edc3 7a01 	vstr	s15, [r3, #4]
    buf->x = (s16)((data[5] << 8) | data[4]) / scale;
 800197a:	7b7b      	ldrb	r3, [r7, #13]
 800197c:	021b      	lsls	r3, r3, #8
 800197e:	b21a      	sxth	r2, r3
 8001980:	7b3b      	ldrb	r3, [r7, #12]
 8001982:	b21b      	sxth	r3, r3
 8001984:	4313      	orrs	r3, r2
 8001986:	b21b      	sxth	r3, r3
 8001988:	ee07 3a90 	vmov	s15, r3
 800198c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001990:	ed97 7a04 	vldr	s14, [r7, #16]
 8001994:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 800199e:	2300      	movs	r3, #0
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	371c      	adds	r7, #28
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd90      	pop	{r4, r7, pc}
 80019a8:	42c80000 	.word	0x42c80000

080019ac <bno055_euler_yaw>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_yaw(bno055_t* imu, f32* buf) {
 80019ac:	b590      	push	{r4, r7, lr}
 80019ae:	b0b1      	sub	sp, #196	; 0xc4
 80019b0:	af2a      	add	r7, sp, #168	; 0xa8
 80019b2:	6078      	str	r0, [r7, #4]
 80019b4:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80019b6:	2100      	movs	r1, #0
 80019b8:	6878      	ldr	r0, [r7, #4]
 80019ba:	f000 fdac 	bl	8002516 <bno055_set_page>
 80019be:	4603      	mov	r3, r0
 80019c0:	75fb      	strb	r3, [r7, #23]
 80019c2:	7dfb      	ldrb	r3, [r7, #23]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <bno055_euler_yaw+0x20>
        return err;
 80019c8:	7dfb      	ldrb	r3, [r7, #23]
 80019ca:	e035      	b.n	8001a38 <bno055_euler_yaw+0x8c>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_HEADING_LSB, data, 2)) !=
 80019cc:	687c      	ldr	r4, [r7, #4]
 80019ce:	2302      	movs	r3, #2
 80019d0:	9329      	str	r3, [sp, #164]	; 0xa4
 80019d2:	f107 030c 	add.w	r3, r7, #12
 80019d6:	9328      	str	r3, [sp, #160]	; 0xa0
 80019d8:	231a      	movs	r3, #26
 80019da:	9327      	str	r3, [sp, #156]	; 0x9c
 80019dc:	4668      	mov	r0, sp
 80019de:	f104 0310 	add.w	r3, r4, #16
 80019e2:	229c      	movs	r2, #156	; 0x9c
 80019e4:	4619      	mov	r1, r3
 80019e6:	f007 fdc1 	bl	800956c <memcpy>
 80019ea:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80019ee:	f000 fd2f 	bl	8002450 <bno055_read_regs>
 80019f2:	4603      	mov	r3, r0
 80019f4:	75fb      	strb	r3, [r7, #23]
 80019f6:	7dfb      	ldrb	r3, [r7, #23]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d001      	beq.n	8001a00 <bno055_euler_yaw+0x54>
        BNO_OK) {
        return err;
 80019fc:	7dfb      	ldrb	r3, [r7, #23]
 80019fe:	e01b      	b.n	8001a38 <bno055_euler_yaw+0x8c>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d102      	bne.n	8001a0e <bno055_euler_yaw+0x62>
 8001a08:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8001a0c:	e000      	b.n	8001a10 <bno055_euler_yaw+0x64>
 8001a0e:	4b0c      	ldr	r3, [pc, #48]	; (8001a40 <bno055_euler_yaw+0x94>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001a10:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001a12:	7b7b      	ldrb	r3, [r7, #13]
 8001a14:	021b      	lsls	r3, r3, #8
 8001a16:	b21a      	sxth	r2, r3
 8001a18:	7b3b      	ldrb	r3, [r7, #12]
 8001a1a:	b21b      	sxth	r3, r3
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	b21b      	sxth	r3, r3
 8001a20:	ee07 3a90 	vmov	s15, r3
 8001a24:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001a28:	ed97 7a04 	vldr	s14, [r7, #16]
 8001a2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001a36:	2300      	movs	r3, #0
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	371c      	adds	r7, #28
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd90      	pop	{r4, r7, pc}
 8001a40:	44610000 	.word	0x44610000

08001a44 <bno055_euler_roll>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_roll(bno055_t* imu, f32* buf) {
 8001a44:	b590      	push	{r4, r7, lr}
 8001a46:	b0b1      	sub	sp, #196	; 0xc4
 8001a48:	af2a      	add	r7, sp, #168	; 0xa8
 8001a4a:	6078      	str	r0, [r7, #4]
 8001a4c:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001a4e:	2100      	movs	r1, #0
 8001a50:	6878      	ldr	r0, [r7, #4]
 8001a52:	f000 fd60 	bl	8002516 <bno055_set_page>
 8001a56:	4603      	mov	r3, r0
 8001a58:	75fb      	strb	r3, [r7, #23]
 8001a5a:	7dfb      	ldrb	r3, [r7, #23]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d001      	beq.n	8001a64 <bno055_euler_roll+0x20>
        return err;
 8001a60:	7dfb      	ldrb	r3, [r7, #23]
 8001a62:	e035      	b.n	8001ad0 <bno055_euler_roll+0x8c>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_ROLL_LSB, data, 2)) != BNO_OK) {
 8001a64:	687c      	ldr	r4, [r7, #4]
 8001a66:	2302      	movs	r3, #2
 8001a68:	9329      	str	r3, [sp, #164]	; 0xa4
 8001a6a:	f107 030c 	add.w	r3, r7, #12
 8001a6e:	9328      	str	r3, [sp, #160]	; 0xa0
 8001a70:	231c      	movs	r3, #28
 8001a72:	9327      	str	r3, [sp, #156]	; 0x9c
 8001a74:	4668      	mov	r0, sp
 8001a76:	f104 0310 	add.w	r3, r4, #16
 8001a7a:	229c      	movs	r2, #156	; 0x9c
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	f007 fd75 	bl	800956c <memcpy>
 8001a82:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001a86:	f000 fce3 	bl	8002450 <bno055_read_regs>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	75fb      	strb	r3, [r7, #23]
 8001a8e:	7dfb      	ldrb	r3, [r7, #23]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d001      	beq.n	8001a98 <bno055_euler_roll+0x54>
        return err;
 8001a94:	7dfb      	ldrb	r3, [r7, #23]
 8001a96:	e01b      	b.n	8001ad0 <bno055_euler_roll+0x8c>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d102      	bne.n	8001aa6 <bno055_euler_roll+0x62>
 8001aa0:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8001aa4:	e000      	b.n	8001aa8 <bno055_euler_roll+0x64>
 8001aa6:	4b0c      	ldr	r3, [pc, #48]	; (8001ad8 <bno055_euler_roll+0x94>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001aa8:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001aaa:	7b7b      	ldrb	r3, [r7, #13]
 8001aac:	021b      	lsls	r3, r3, #8
 8001aae:	b21a      	sxth	r2, r3
 8001ab0:	7b3b      	ldrb	r3, [r7, #12]
 8001ab2:	b21b      	sxth	r3, r3
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	b21b      	sxth	r3, r3
 8001ab8:	ee07 3a90 	vmov	s15, r3
 8001abc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001ac0:	ed97 7a04 	vldr	s14, [r7, #16]
 8001ac4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001ace:	2300      	movs	r3, #0
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	371c      	adds	r7, #28
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd90      	pop	{r4, r7, pc}
 8001ad8:	44610000 	.word	0x44610000

08001adc <bno055_euler_pitch>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_pitch(bno055_t* imu, f32* buf) {
 8001adc:	b590      	push	{r4, r7, lr}
 8001ade:	b0b1      	sub	sp, #196	; 0xc4
 8001ae0:	af2a      	add	r7, sp, #168	; 0xa8
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001ae6:	2100      	movs	r1, #0
 8001ae8:	6878      	ldr	r0, [r7, #4]
 8001aea:	f000 fd14 	bl	8002516 <bno055_set_page>
 8001aee:	4603      	mov	r3, r0
 8001af0:	75fb      	strb	r3, [r7, #23]
 8001af2:	7dfb      	ldrb	r3, [r7, #23]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <bno055_euler_pitch+0x20>
        return err;
 8001af8:	7dfb      	ldrb	r3, [r7, #23]
 8001afa:	e035      	b.n	8001b68 <bno055_euler_pitch+0x8c>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_PITCH_LSB, data, 2)) != BNO_OK) {
 8001afc:	687c      	ldr	r4, [r7, #4]
 8001afe:	2302      	movs	r3, #2
 8001b00:	9329      	str	r3, [sp, #164]	; 0xa4
 8001b02:	f107 030c 	add.w	r3, r7, #12
 8001b06:	9328      	str	r3, [sp, #160]	; 0xa0
 8001b08:	231e      	movs	r3, #30
 8001b0a:	9327      	str	r3, [sp, #156]	; 0x9c
 8001b0c:	4668      	mov	r0, sp
 8001b0e:	f104 0310 	add.w	r3, r4, #16
 8001b12:	229c      	movs	r2, #156	; 0x9c
 8001b14:	4619      	mov	r1, r3
 8001b16:	f007 fd29 	bl	800956c <memcpy>
 8001b1a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001b1e:	f000 fc97 	bl	8002450 <bno055_read_regs>
 8001b22:	4603      	mov	r3, r0
 8001b24:	75fb      	strb	r3, [r7, #23]
 8001b26:	7dfb      	ldrb	r3, [r7, #23]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <bno055_euler_pitch+0x54>
        return err;
 8001b2c:	7dfb      	ldrb	r3, [r7, #23]
 8001b2e:	e01b      	b.n	8001b68 <bno055_euler_pitch+0x8c>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d102      	bne.n	8001b3e <bno055_euler_pitch+0x62>
 8001b38:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8001b3c:	e000      	b.n	8001b40 <bno055_euler_pitch+0x64>
 8001b3e:	4b0c      	ldr	r3, [pc, #48]	; (8001b70 <bno055_euler_pitch+0x94>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001b40:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001b42:	7b7b      	ldrb	r3, [r7, #13]
 8001b44:	021b      	lsls	r3, r3, #8
 8001b46:	b21a      	sxth	r2, r3
 8001b48:	7b3b      	ldrb	r3, [r7, #12]
 8001b4a:	b21b      	sxth	r3, r3
 8001b4c:	4313      	orrs	r3, r2
 8001b4e:	b21b      	sxth	r3, r3
 8001b50:	ee07 3a90 	vmov	s15, r3
 8001b54:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001b58:	ed97 7a04 	vldr	s14, [r7, #16]
 8001b5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001b66:	2300      	movs	r3, #0
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	371c      	adds	r7, #28
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd90      	pop	{r4, r7, pc}
 8001b70:	44610000 	.word	0x44610000

08001b74 <bno055_euler>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler(bno055_t* imu, bno055_euler_t* buf) {
 8001b74:	b590      	push	{r4, r7, lr}
 8001b76:	b0b1      	sub	sp, #196	; 0xc4
 8001b78:	af2a      	add	r7, sp, #168	; 0xa8
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001b7e:	2100      	movs	r1, #0
 8001b80:	6878      	ldr	r0, [r7, #4]
 8001b82:	f000 fcc8 	bl	8002516 <bno055_set_page>
 8001b86:	4603      	mov	r3, r0
 8001b88:	75fb      	strb	r3, [r7, #23]
 8001b8a:	7dfb      	ldrb	r3, [r7, #23]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d001      	beq.n	8001b94 <bno055_euler+0x20>
        return err;
 8001b90:	7dfb      	ldrb	r3, [r7, #23]
 8001b92:	e059      	b.n	8001c48 <bno055_euler+0xd4>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_EUL_HEADING_LSB, data, 6)) !=
 8001b94:	687c      	ldr	r4, [r7, #4]
 8001b96:	2306      	movs	r3, #6
 8001b98:	9329      	str	r3, [sp, #164]	; 0xa4
 8001b9a:	f107 0308 	add.w	r3, r7, #8
 8001b9e:	9328      	str	r3, [sp, #160]	; 0xa0
 8001ba0:	231a      	movs	r3, #26
 8001ba2:	9327      	str	r3, [sp, #156]	; 0x9c
 8001ba4:	4668      	mov	r0, sp
 8001ba6:	f104 0310 	add.w	r3, r4, #16
 8001baa:	229c      	movs	r2, #156	; 0x9c
 8001bac:	4619      	mov	r1, r3
 8001bae:	f007 fcdd 	bl	800956c <memcpy>
 8001bb2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001bb6:	f000 fc4b 	bl	8002450 <bno055_read_regs>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	75fb      	strb	r3, [r7, #23]
 8001bbe:	7dfb      	ldrb	r3, [r7, #23]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <bno055_euler+0x54>
        BNO_OK) {
        return err;
 8001bc4:	7dfb      	ldrb	r3, [r7, #23]
 8001bc6:	e03f      	b.n	8001c48 <bno055_euler+0xd4>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d102      	bne.n	8001bd6 <bno055_euler+0x62>
 8001bd0:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8001bd4:	e000      	b.n	8001bd8 <bno055_euler+0x64>
 8001bd6:	4b1e      	ldr	r3, [pc, #120]	; (8001c50 <bno055_euler+0xdc>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001bd8:	613b      	str	r3, [r7, #16]
    buf->yaw = (s16)((data[1] << 8) | data[0]) / scale;
 8001bda:	7a7b      	ldrb	r3, [r7, #9]
 8001bdc:	021b      	lsls	r3, r3, #8
 8001bde:	b21a      	sxth	r2, r3
 8001be0:	7a3b      	ldrb	r3, [r7, #8]
 8001be2:	b21b      	sxth	r3, r3
 8001be4:	4313      	orrs	r3, r2
 8001be6:	b21b      	sxth	r3, r3
 8001be8:	ee07 3a90 	vmov	s15, r3
 8001bec:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001bf0:	ed97 7a04 	vldr	s14, [r7, #16]
 8001bf4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	edc3 7a02 	vstr	s15, [r3, #8]
    buf->roll = (s16)((data[3] << 8) | data[2]) / scale;
 8001bfe:	7afb      	ldrb	r3, [r7, #11]
 8001c00:	021b      	lsls	r3, r3, #8
 8001c02:	b21a      	sxth	r2, r3
 8001c04:	7abb      	ldrb	r3, [r7, #10]
 8001c06:	b21b      	sxth	r3, r3
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	b21b      	sxth	r3, r3
 8001c0c:	ee07 3a90 	vmov	s15, r3
 8001c10:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001c14:	ed97 7a04 	vldr	s14, [r7, #16]
 8001c18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	edc3 7a00 	vstr	s15, [r3]
    buf->pitch = (s16)((data[5] << 8) | data[4]) / scale;
 8001c22:	7b7b      	ldrb	r3, [r7, #13]
 8001c24:	021b      	lsls	r3, r3, #8
 8001c26:	b21a      	sxth	r2, r3
 8001c28:	7b3b      	ldrb	r3, [r7, #12]
 8001c2a:	b21b      	sxth	r3, r3
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	b21b      	sxth	r3, r3
 8001c30:	ee07 3a90 	vmov	s15, r3
 8001c34:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001c38:	ed97 7a04 	vldr	s14, [r7, #16]
 8001c3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	edc3 7a01 	vstr	s15, [r3, #4]
    return BNO_OK;
 8001c46:	2300      	movs	r3, #0
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	371c      	adds	r7, #28
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd90      	pop	{r4, r7, pc}
 8001c50:	44610000 	.word	0x44610000

08001c54 <bno055_quaternion_w>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_w(bno055_t* imu, f32* buf) {
 8001c54:	b590      	push	{r4, r7, lr}
 8001c56:	b0af      	sub	sp, #188	; 0xbc
 8001c58:	af2a      	add	r7, sp, #168	; 0xa8
 8001c5a:	6078      	str	r0, [r7, #4]
 8001c5c:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001c5e:	2100      	movs	r1, #0
 8001c60:	6878      	ldr	r0, [r7, #4]
 8001c62:	f000 fc58 	bl	8002516 <bno055_set_page>
 8001c66:	4603      	mov	r3, r0
 8001c68:	73fb      	strb	r3, [r7, #15]
 8001c6a:	7bfb      	ldrb	r3, [r7, #15]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <bno055_quaternion_w+0x20>
        return err;
 8001c70:	7bfb      	ldrb	r3, [r7, #15]
 8001c72:	e02c      	b.n	8001cce <bno055_quaternion_w+0x7a>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_W_LSB, data, 2)) != BNO_OK) {
 8001c74:	687c      	ldr	r4, [r7, #4]
 8001c76:	2302      	movs	r3, #2
 8001c78:	9329      	str	r3, [sp, #164]	; 0xa4
 8001c7a:	f107 030c 	add.w	r3, r7, #12
 8001c7e:	9328      	str	r3, [sp, #160]	; 0xa0
 8001c80:	2320      	movs	r3, #32
 8001c82:	9327      	str	r3, [sp, #156]	; 0x9c
 8001c84:	4668      	mov	r0, sp
 8001c86:	f104 0310 	add.w	r3, r4, #16
 8001c8a:	229c      	movs	r2, #156	; 0x9c
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	f007 fc6d 	bl	800956c <memcpy>
 8001c92:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001c96:	f000 fbdb 	bl	8002450 <bno055_read_regs>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	73fb      	strb	r3, [r7, #15]
 8001c9e:	7bfb      	ldrb	r3, [r7, #15]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d001      	beq.n	8001ca8 <bno055_quaternion_w+0x54>
        return err;
 8001ca4:	7bfb      	ldrb	r3, [r7, #15]
 8001ca6:	e012      	b.n	8001cce <bno055_quaternion_w+0x7a>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8001ca8:	7b7b      	ldrb	r3, [r7, #13]
 8001caa:	021b      	lsls	r3, r3, #8
 8001cac:	b21a      	sxth	r2, r3
 8001cae:	7b3b      	ldrb	r3, [r7, #12]
 8001cb0:	b21b      	sxth	r3, r3
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	b21b      	sxth	r3, r3
 8001cb6:	ee07 3a90 	vmov	s15, r3
 8001cba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cbe:	eddf 6a06 	vldr	s13, [pc, #24]	; 8001cd8 <bno055_quaternion_w+0x84>
 8001cc2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001ccc:	2300      	movs	r3, #0
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	3714      	adds	r7, #20
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd90      	pop	{r4, r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	46800000 	.word	0x46800000

08001cdc <bno055_quaternion_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_x(bno055_t* imu, f32* buf) {
 8001cdc:	b590      	push	{r4, r7, lr}
 8001cde:	b0af      	sub	sp, #188	; 0xbc
 8001ce0:	af2a      	add	r7, sp, #168	; 0xa8
 8001ce2:	6078      	str	r0, [r7, #4]
 8001ce4:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001ce6:	2100      	movs	r1, #0
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	f000 fc14 	bl	8002516 <bno055_set_page>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	73fb      	strb	r3, [r7, #15]
 8001cf2:	7bfb      	ldrb	r3, [r7, #15]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d001      	beq.n	8001cfc <bno055_quaternion_x+0x20>
        return err;
 8001cf8:	7bfb      	ldrb	r3, [r7, #15]
 8001cfa:	e02c      	b.n	8001d56 <bno055_quaternion_x+0x7a>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_X_LSB, data, 2)) != BNO_OK) {
 8001cfc:	687c      	ldr	r4, [r7, #4]
 8001cfe:	2302      	movs	r3, #2
 8001d00:	9329      	str	r3, [sp, #164]	; 0xa4
 8001d02:	f107 030c 	add.w	r3, r7, #12
 8001d06:	9328      	str	r3, [sp, #160]	; 0xa0
 8001d08:	2322      	movs	r3, #34	; 0x22
 8001d0a:	9327      	str	r3, [sp, #156]	; 0x9c
 8001d0c:	4668      	mov	r0, sp
 8001d0e:	f104 0310 	add.w	r3, r4, #16
 8001d12:	229c      	movs	r2, #156	; 0x9c
 8001d14:	4619      	mov	r1, r3
 8001d16:	f007 fc29 	bl	800956c <memcpy>
 8001d1a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001d1e:	f000 fb97 	bl	8002450 <bno055_read_regs>
 8001d22:	4603      	mov	r3, r0
 8001d24:	73fb      	strb	r3, [r7, #15]
 8001d26:	7bfb      	ldrb	r3, [r7, #15]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d001      	beq.n	8001d30 <bno055_quaternion_x+0x54>
        return err;
 8001d2c:	7bfb      	ldrb	r3, [r7, #15]
 8001d2e:	e012      	b.n	8001d56 <bno055_quaternion_x+0x7a>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8001d30:	7b7b      	ldrb	r3, [r7, #13]
 8001d32:	021b      	lsls	r3, r3, #8
 8001d34:	b21a      	sxth	r2, r3
 8001d36:	7b3b      	ldrb	r3, [r7, #12]
 8001d38:	b21b      	sxth	r3, r3
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	b21b      	sxth	r3, r3
 8001d3e:	ee07 3a90 	vmov	s15, r3
 8001d42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d46:	eddf 6a06 	vldr	s13, [pc, #24]	; 8001d60 <bno055_quaternion_x+0x84>
 8001d4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001d54:	2300      	movs	r3, #0
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3714      	adds	r7, #20
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd90      	pop	{r4, r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	46800000 	.word	0x46800000

08001d64 <bno055_quaternion_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_y(bno055_t* imu, f32* buf) {
 8001d64:	b590      	push	{r4, r7, lr}
 8001d66:	b0af      	sub	sp, #188	; 0xbc
 8001d68:	af2a      	add	r7, sp, #168	; 0xa8
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001d6e:	2100      	movs	r1, #0
 8001d70:	6878      	ldr	r0, [r7, #4]
 8001d72:	f000 fbd0 	bl	8002516 <bno055_set_page>
 8001d76:	4603      	mov	r3, r0
 8001d78:	73fb      	strb	r3, [r7, #15]
 8001d7a:	7bfb      	ldrb	r3, [r7, #15]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d001      	beq.n	8001d84 <bno055_quaternion_y+0x20>
        return err;
 8001d80:	7bfb      	ldrb	r3, [r7, #15]
 8001d82:	e02c      	b.n	8001dde <bno055_quaternion_y+0x7a>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8001d84:	687c      	ldr	r4, [r7, #4]
 8001d86:	2302      	movs	r3, #2
 8001d88:	9329      	str	r3, [sp, #164]	; 0xa4
 8001d8a:	f107 030c 	add.w	r3, r7, #12
 8001d8e:	9328      	str	r3, [sp, #160]	; 0xa0
 8001d90:	2324      	movs	r3, #36	; 0x24
 8001d92:	9327      	str	r3, [sp, #156]	; 0x9c
 8001d94:	4668      	mov	r0, sp
 8001d96:	f104 0310 	add.w	r3, r4, #16
 8001d9a:	229c      	movs	r2, #156	; 0x9c
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	f007 fbe5 	bl	800956c <memcpy>
 8001da2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001da6:	f000 fb53 	bl	8002450 <bno055_read_regs>
 8001daa:	4603      	mov	r3, r0
 8001dac:	73fb      	strb	r3, [r7, #15]
 8001dae:	7bfb      	ldrb	r3, [r7, #15]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d001      	beq.n	8001db8 <bno055_quaternion_y+0x54>
        return err;
 8001db4:	7bfb      	ldrb	r3, [r7, #15]
 8001db6:	e012      	b.n	8001dde <bno055_quaternion_y+0x7a>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8001db8:	7b7b      	ldrb	r3, [r7, #13]
 8001dba:	021b      	lsls	r3, r3, #8
 8001dbc:	b21a      	sxth	r2, r3
 8001dbe:	7b3b      	ldrb	r3, [r7, #12]
 8001dc0:	b21b      	sxth	r3, r3
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	b21b      	sxth	r3, r3
 8001dc6:	ee07 3a90 	vmov	s15, r3
 8001dca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001dce:	eddf 6a06 	vldr	s13, [pc, #24]	; 8001de8 <bno055_quaternion_y+0x84>
 8001dd2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001ddc:	2300      	movs	r3, #0
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3714      	adds	r7, #20
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd90      	pop	{r4, r7, pc}
 8001de6:	bf00      	nop
 8001de8:	46800000 	.word	0x46800000

08001dec <bno055_quaternion_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_z(bno055_t* imu, f32* buf) {
 8001dec:	b590      	push	{r4, r7, lr}
 8001dee:	b0af      	sub	sp, #188	; 0xbc
 8001df0:	af2a      	add	r7, sp, #168	; 0xa8
 8001df2:	6078      	str	r0, [r7, #4]
 8001df4:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001df6:	2100      	movs	r1, #0
 8001df8:	6878      	ldr	r0, [r7, #4]
 8001dfa:	f000 fb8c 	bl	8002516 <bno055_set_page>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	73fb      	strb	r3, [r7, #15]
 8001e02:	7bfb      	ldrb	r3, [r7, #15]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d001      	beq.n	8001e0c <bno055_quaternion_z+0x20>
        return err;
 8001e08:	7bfb      	ldrb	r3, [r7, #15]
 8001e0a:	e02c      	b.n	8001e66 <bno055_quaternion_z+0x7a>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8001e0c:	687c      	ldr	r4, [r7, #4]
 8001e0e:	2302      	movs	r3, #2
 8001e10:	9329      	str	r3, [sp, #164]	; 0xa4
 8001e12:	f107 030c 	add.w	r3, r7, #12
 8001e16:	9328      	str	r3, [sp, #160]	; 0xa0
 8001e18:	2326      	movs	r3, #38	; 0x26
 8001e1a:	9327      	str	r3, [sp, #156]	; 0x9c
 8001e1c:	4668      	mov	r0, sp
 8001e1e:	f104 0310 	add.w	r3, r4, #16
 8001e22:	229c      	movs	r2, #156	; 0x9c
 8001e24:	4619      	mov	r1, r3
 8001e26:	f007 fba1 	bl	800956c <memcpy>
 8001e2a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001e2e:	f000 fb0f 	bl	8002450 <bno055_read_regs>
 8001e32:	4603      	mov	r3, r0
 8001e34:	73fb      	strb	r3, [r7, #15]
 8001e36:	7bfb      	ldrb	r3, [r7, #15]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d001      	beq.n	8001e40 <bno055_quaternion_z+0x54>
        return err;
 8001e3c:	7bfb      	ldrb	r3, [r7, #15]
 8001e3e:	e012      	b.n	8001e66 <bno055_quaternion_z+0x7a>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8001e40:	7b7b      	ldrb	r3, [r7, #13]
 8001e42:	021b      	lsls	r3, r3, #8
 8001e44:	b21a      	sxth	r2, r3
 8001e46:	7b3b      	ldrb	r3, [r7, #12]
 8001e48:	b21b      	sxth	r3, r3
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	b21b      	sxth	r3, r3
 8001e4e:	ee07 3a90 	vmov	s15, r3
 8001e52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e56:	eddf 6a06 	vldr	s13, [pc, #24]	; 8001e70 <bno055_quaternion_z+0x84>
 8001e5a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001e64:	2300      	movs	r3, #0
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3714      	adds	r7, #20
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd90      	pop	{r4, r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	46800000 	.word	0x46800000

08001e74 <bno055_quaternion>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion(bno055_t* imu, bno055_vec4_t* buf) {
 8001e74:	b590      	push	{r4, r7, lr}
 8001e76:	b0b1      	sub	sp, #196	; 0xc4
 8001e78:	af2a      	add	r7, sp, #168	; 0xa8
 8001e7a:	6078      	str	r0, [r7, #4]
 8001e7c:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001e7e:	2100      	movs	r1, #0
 8001e80:	6878      	ldr	r0, [r7, #4]
 8001e82:	f000 fb48 	bl	8002516 <bno055_set_page>
 8001e86:	4603      	mov	r3, r0
 8001e88:	75fb      	strb	r3, [r7, #23]
 8001e8a:	7dfb      	ldrb	r3, [r7, #23]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d001      	beq.n	8001e94 <bno055_quaternion+0x20>
        return err;
 8001e90:	7dfb      	ldrb	r3, [r7, #23]
 8001e92:	e062      	b.n	8001f5a <bno055_quaternion+0xe6>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[8];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_W_LSB, data, 8)) != BNO_OK) {
 8001e94:	687c      	ldr	r4, [r7, #4]
 8001e96:	2308      	movs	r3, #8
 8001e98:	9329      	str	r3, [sp, #164]	; 0xa4
 8001e9a:	f107 030c 	add.w	r3, r7, #12
 8001e9e:	9328      	str	r3, [sp, #160]	; 0xa0
 8001ea0:	2320      	movs	r3, #32
 8001ea2:	9327      	str	r3, [sp, #156]	; 0x9c
 8001ea4:	4668      	mov	r0, sp
 8001ea6:	f104 0310 	add.w	r3, r4, #16
 8001eaa:	229c      	movs	r2, #156	; 0x9c
 8001eac:	4619      	mov	r1, r3
 8001eae:	f007 fb5d 	bl	800956c <memcpy>
 8001eb2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001eb6:	f000 facb 	bl	8002450 <bno055_read_regs>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	75fb      	strb	r3, [r7, #23]
 8001ebe:	7dfb      	ldrb	r3, [r7, #23]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d001      	beq.n	8001ec8 <bno055_quaternion+0x54>
        return err;
 8001ec4:	7dfb      	ldrb	r3, [r7, #23]
 8001ec6:	e048      	b.n	8001f5a <bno055_quaternion+0xe6>
    }
    buf->w = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8001ec8:	7b7b      	ldrb	r3, [r7, #13]
 8001eca:	021b      	lsls	r3, r3, #8
 8001ecc:	b21a      	sxth	r2, r3
 8001ece:	7b3b      	ldrb	r3, [r7, #12]
 8001ed0:	b21b      	sxth	r3, r3
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	b21b      	sxth	r3, r3
 8001ed6:	ee07 3a90 	vmov	s15, r3
 8001eda:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ede:	eddf 6a21 	vldr	s13, [pc, #132]	; 8001f64 <bno055_quaternion+0xf0>
 8001ee2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	edc3 7a03 	vstr	s15, [r3, #12]
    buf->x = (s16)((data[3] << 8) | data[2]) / (f32)BNO_QUA_SCALE;
 8001eec:	7bfb      	ldrb	r3, [r7, #15]
 8001eee:	021b      	lsls	r3, r3, #8
 8001ef0:	b21a      	sxth	r2, r3
 8001ef2:	7bbb      	ldrb	r3, [r7, #14]
 8001ef4:	b21b      	sxth	r3, r3
 8001ef6:	4313      	orrs	r3, r2
 8001ef8:	b21b      	sxth	r3, r3
 8001efa:	ee07 3a90 	vmov	s15, r3
 8001efe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f02:	eddf 6a18 	vldr	s13, [pc, #96]	; 8001f64 <bno055_quaternion+0xf0>
 8001f06:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	edc3 7a00 	vstr	s15, [r3]
    buf->y = (s16)((data[5] << 8) | data[4]) / (f32)BNO_QUA_SCALE;
 8001f10:	7c7b      	ldrb	r3, [r7, #17]
 8001f12:	021b      	lsls	r3, r3, #8
 8001f14:	b21a      	sxth	r2, r3
 8001f16:	7c3b      	ldrb	r3, [r7, #16]
 8001f18:	b21b      	sxth	r3, r3
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	b21b      	sxth	r3, r3
 8001f1e:	ee07 3a90 	vmov	s15, r3
 8001f22:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f26:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8001f64 <bno055_quaternion+0xf0>
 8001f2a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	edc3 7a01 	vstr	s15, [r3, #4]
    buf->z = (s16)((data[7] << 8) | data[6]) / (f32)BNO_QUA_SCALE;
 8001f34:	7cfb      	ldrb	r3, [r7, #19]
 8001f36:	021b      	lsls	r3, r3, #8
 8001f38:	b21a      	sxth	r2, r3
 8001f3a:	7cbb      	ldrb	r3, [r7, #18]
 8001f3c:	b21b      	sxth	r3, r3
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	b21b      	sxth	r3, r3
 8001f42:	ee07 3a90 	vmov	s15, r3
 8001f46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f4a:	eddf 6a06 	vldr	s13, [pc, #24]	; 8001f64 <bno055_quaternion+0xf0>
 8001f4e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	edc3 7a02 	vstr	s15, [r3, #8]
    return BNO_OK;
 8001f58:	2300      	movs	r3, #0
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	371c      	adds	r7, #28
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd90      	pop	{r4, r7, pc}
 8001f62:	bf00      	nop
 8001f64:	46800000 	.word	0x46800000

08001f68 <bno055_acc_conf>:

error_bno bno055_acc_conf(bno055_t* bno, const bno055_acc_range_t range,
                          const bno055_acc_band_t bandwidth,
                          const bno055_acc_mode_t mode) {
 8001f68:	b590      	push	{r4, r7, lr}
 8001f6a:	b0af      	sub	sp, #188	; 0xbc
 8001f6c:	af2a      	add	r7, sp, #168	; 0xa8
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	4608      	mov	r0, r1
 8001f72:	4611      	mov	r1, r2
 8001f74:	461a      	mov	r2, r3
 8001f76:	4603      	mov	r3, r0
 8001f78:	70fb      	strb	r3, [r7, #3]
 8001f7a:	460b      	mov	r3, r1
 8001f7c:	70bb      	strb	r3, [r7, #2]
 8001f7e:	4613      	mov	r3, r2
 8001f80:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 8001f82:	2101      	movs	r1, #1
 8001f84:	6878      	ldr	r0, [r7, #4]
 8001f86:	f000 fac6 	bl	8002516 <bno055_set_page>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	73fb      	strb	r3, [r7, #15]
 8001f8e:	7bfb      	ldrb	r3, [r7, #15]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d001      	beq.n	8001f98 <bno055_acc_conf+0x30>
        return err;
 8001f94:	7bfb      	ldrb	r3, [r7, #15]
 8001f96:	e04b      	b.n	8002030 <bno055_acc_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 8001f98:	2100      	movs	r1, #0
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f000 f91b 	bl	80021d6 <bno055_set_opmode>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	73fb      	strb	r3, [r7, #15]
 8001fa4:	7bfb      	ldrb	r3, [r7, #15]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <bno055_acc_conf+0x46>
        return err;
 8001faa:	7bfb      	ldrb	r3, [r7, #15]
 8001fac:	e040      	b.n	8002030 <bno055_acc_conf+0xc8>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 8001fae:	200c      	movs	r0, #12
 8001fb0:	f001 f9c0 	bl	8003334 <HAL_Delay>
    u8 config = range | bandwidth | mode;
 8001fb4:	78fa      	ldrb	r2, [r7, #3]
 8001fb6:	78bb      	ldrb	r3, [r7, #2]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	b2da      	uxtb	r2, r3
 8001fbc:	787b      	ldrb	r3, [r7, #1]
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_ACC_CONFIG, &config, 1)) != BNO_OK) {
 8001fc4:	687c      	ldr	r4, [r7, #4]
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	9329      	str	r3, [sp, #164]	; 0xa4
 8001fca:	f107 030e 	add.w	r3, r7, #14
 8001fce:	9328      	str	r3, [sp, #160]	; 0xa0
 8001fd0:	2308      	movs	r3, #8
 8001fd2:	9327      	str	r3, [sp, #156]	; 0x9c
 8001fd4:	4668      	mov	r0, sp
 8001fd6:	f104 0310 	add.w	r3, r4, #16
 8001fda:	229c      	movs	r2, #156	; 0x9c
 8001fdc:	4619      	mov	r1, r3
 8001fde:	f007 fac5 	bl	800956c <memcpy>
 8001fe2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001fe6:	f000 fa69 	bl	80024bc <bno055_write_regs>
 8001fea:	4603      	mov	r3, r0
 8001fec:	73fb      	strb	r3, [r7, #15]
 8001fee:	7bfb      	ldrb	r3, [r7, #15]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <bno055_acc_conf+0x90>
        return err;
 8001ff4:	7bfb      	ldrb	r3, [r7, #15]
 8001ff6:	e01b      	b.n	8002030 <bno055_acc_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	791b      	ldrb	r3, [r3, #4]
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	6878      	ldr	r0, [r7, #4]
 8002000:	f000 f8e9 	bl	80021d6 <bno055_set_opmode>
 8002004:	4603      	mov	r3, r0
 8002006:	73fb      	strb	r3, [r7, #15]
 8002008:	7bfb      	ldrb	r3, [r7, #15]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d001      	beq.n	8002012 <bno055_acc_conf+0xaa>
        return err;
 800200e:	7bfb      	ldrb	r3, [r7, #15]
 8002010:	e00e      	b.n	8002030 <bno055_acc_conf+0xc8>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 8002012:	2018      	movs	r0, #24
 8002014:	f001 f98e 	bl	8003334 <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 8002018:	2100      	movs	r1, #0
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f000 fa7b 	bl	8002516 <bno055_set_page>
 8002020:	4603      	mov	r3, r0
 8002022:	73fb      	strb	r3, [r7, #15]
 8002024:	7bfb      	ldrb	r3, [r7, #15]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d001      	beq.n	800202e <bno055_acc_conf+0xc6>
        return err;
 800202a:	7bfb      	ldrb	r3, [r7, #15]
 800202c:	e000      	b.n	8002030 <bno055_acc_conf+0xc8>
    }
    return BNO_OK;
 800202e:	2300      	movs	r3, #0
}
 8002030:	4618      	mov	r0, r3
 8002032:	3714      	adds	r7, #20
 8002034:	46bd      	mov	sp, r7
 8002036:	bd90      	pop	{r4, r7, pc}

08002038 <bno055_gyr_conf>:

error_bno bno055_gyr_conf(bno055_t* bno, const bno055_gyr_range_t range,
                          const bno055_gyr_band_t bandwidth,
                          const bno055_gyr_mode_t mode) {
 8002038:	b590      	push	{r4, r7, lr}
 800203a:	b0af      	sub	sp, #188	; 0xbc
 800203c:	af2a      	add	r7, sp, #168	; 0xa8
 800203e:	6078      	str	r0, [r7, #4]
 8002040:	4608      	mov	r0, r1
 8002042:	4611      	mov	r1, r2
 8002044:	461a      	mov	r2, r3
 8002046:	4603      	mov	r3, r0
 8002048:	70fb      	strb	r3, [r7, #3]
 800204a:	460b      	mov	r3, r1
 800204c:	70bb      	strb	r3, [r7, #2]
 800204e:	4613      	mov	r3, r2
 8002050:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 8002052:	2101      	movs	r1, #1
 8002054:	6878      	ldr	r0, [r7, #4]
 8002056:	f000 fa5e 	bl	8002516 <bno055_set_page>
 800205a:	4603      	mov	r3, r0
 800205c:	73fb      	strb	r3, [r7, #15]
 800205e:	7bfb      	ldrb	r3, [r7, #15]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d001      	beq.n	8002068 <bno055_gyr_conf+0x30>
        return err;
 8002064:	7bfb      	ldrb	r3, [r7, #15]
 8002066:	e04a      	b.n	80020fe <bno055_gyr_conf+0xc6>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 8002068:	2100      	movs	r1, #0
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f000 f8b3 	bl	80021d6 <bno055_set_opmode>
 8002070:	4603      	mov	r3, r0
 8002072:	73fb      	strb	r3, [r7, #15]
 8002074:	7bfb      	ldrb	r3, [r7, #15]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <bno055_gyr_conf+0x46>
        return err;
 800207a:	7bfb      	ldrb	r3, [r7, #15]
 800207c:	e03f      	b.n	80020fe <bno055_gyr_conf+0xc6>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 800207e:	200c      	movs	r0, #12
 8002080:	f001 f958 	bl	8003334 <HAL_Delay>
    u8 config[2] = {range | bandwidth, mode};
 8002084:	78fa      	ldrb	r2, [r7, #3]
 8002086:	78bb      	ldrb	r3, [r7, #2]
 8002088:	4313      	orrs	r3, r2
 800208a:	b2db      	uxtb	r3, r3
 800208c:	733b      	strb	r3, [r7, #12]
 800208e:	787b      	ldrb	r3, [r7, #1]
 8002090:	737b      	strb	r3, [r7, #13]
    if ((err = bno055_write_regs(*bno, BNO_GYR_CONFIG_0, config, 2)) !=
 8002092:	687c      	ldr	r4, [r7, #4]
 8002094:	2302      	movs	r3, #2
 8002096:	9329      	str	r3, [sp, #164]	; 0xa4
 8002098:	f107 030c 	add.w	r3, r7, #12
 800209c:	9328      	str	r3, [sp, #160]	; 0xa0
 800209e:	230a      	movs	r3, #10
 80020a0:	9327      	str	r3, [sp, #156]	; 0x9c
 80020a2:	4668      	mov	r0, sp
 80020a4:	f104 0310 	add.w	r3, r4, #16
 80020a8:	229c      	movs	r2, #156	; 0x9c
 80020aa:	4619      	mov	r1, r3
 80020ac:	f007 fa5e 	bl	800956c <memcpy>
 80020b0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80020b4:	f000 fa02 	bl	80024bc <bno055_write_regs>
 80020b8:	4603      	mov	r3, r0
 80020ba:	73fb      	strb	r3, [r7, #15]
 80020bc:	7bfb      	ldrb	r3, [r7, #15]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d001      	beq.n	80020c6 <bno055_gyr_conf+0x8e>
        BNO_OK) {
        return err;
 80020c2:	7bfb      	ldrb	r3, [r7, #15]
 80020c4:	e01b      	b.n	80020fe <bno055_gyr_conf+0xc6>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	791b      	ldrb	r3, [r3, #4]
 80020ca:	4619      	mov	r1, r3
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f000 f882 	bl	80021d6 <bno055_set_opmode>
 80020d2:	4603      	mov	r3, r0
 80020d4:	73fb      	strb	r3, [r7, #15]
 80020d6:	7bfb      	ldrb	r3, [r7, #15]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d001      	beq.n	80020e0 <bno055_gyr_conf+0xa8>
        return err;
 80020dc:	7bfb      	ldrb	r3, [r7, #15]
 80020de:	e00e      	b.n	80020fe <bno055_gyr_conf+0xc6>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 80020e0:	2018      	movs	r0, #24
 80020e2:	f001 f927 	bl	8003334 <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 80020e6:	2100      	movs	r1, #0
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f000 fa14 	bl	8002516 <bno055_set_page>
 80020ee:	4603      	mov	r3, r0
 80020f0:	73fb      	strb	r3, [r7, #15]
 80020f2:	7bfb      	ldrb	r3, [r7, #15]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d001      	beq.n	80020fc <bno055_gyr_conf+0xc4>
        return err;
 80020f8:	7bfb      	ldrb	r3, [r7, #15]
 80020fa:	e000      	b.n	80020fe <bno055_gyr_conf+0xc6>
    }
    return BNO_OK;
 80020fc:	2300      	movs	r3, #0
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3714      	adds	r7, #20
 8002102:	46bd      	mov	sp, r7
 8002104:	bd90      	pop	{r4, r7, pc}

08002106 <bno055_mag_conf>:
error_bno bno055_mag_conf(bno055_t* bno, const bno055_mag_rate_t out_rate,
                          const bno055_mag_pwr_t pwr_mode,
                          const bno055_mag_mode_t mode) {
 8002106:	b590      	push	{r4, r7, lr}
 8002108:	b0af      	sub	sp, #188	; 0xbc
 800210a:	af2a      	add	r7, sp, #168	; 0xa8
 800210c:	6078      	str	r0, [r7, #4]
 800210e:	4608      	mov	r0, r1
 8002110:	4611      	mov	r1, r2
 8002112:	461a      	mov	r2, r3
 8002114:	4603      	mov	r3, r0
 8002116:	70fb      	strb	r3, [r7, #3]
 8002118:	460b      	mov	r3, r1
 800211a:	70bb      	strb	r3, [r7, #2]
 800211c:	4613      	mov	r3, r2
 800211e:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 8002120:	2101      	movs	r1, #1
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	f000 f9f7 	bl	8002516 <bno055_set_page>
 8002128:	4603      	mov	r3, r0
 800212a:	73fb      	strb	r3, [r7, #15]
 800212c:	7bfb      	ldrb	r3, [r7, #15]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d001      	beq.n	8002136 <bno055_mag_conf+0x30>
        return err;
 8002132:	7bfb      	ldrb	r3, [r7, #15]
 8002134:	e04b      	b.n	80021ce <bno055_mag_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 8002136:	2100      	movs	r1, #0
 8002138:	6878      	ldr	r0, [r7, #4]
 800213a:	f000 f84c 	bl	80021d6 <bno055_set_opmode>
 800213e:	4603      	mov	r3, r0
 8002140:	73fb      	strb	r3, [r7, #15]
 8002142:	7bfb      	ldrb	r3, [r7, #15]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d001      	beq.n	800214c <bno055_mag_conf+0x46>
        return err;
 8002148:	7bfb      	ldrb	r3, [r7, #15]
 800214a:	e040      	b.n	80021ce <bno055_mag_conf+0xc8>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 800214c:	200c      	movs	r0, #12
 800214e:	f001 f8f1 	bl	8003334 <HAL_Delay>
    u8 config = out_rate | pwr_mode | mode;
 8002152:	78fa      	ldrb	r2, [r7, #3]
 8002154:	78bb      	ldrb	r3, [r7, #2]
 8002156:	4313      	orrs	r3, r2
 8002158:	b2da      	uxtb	r2, r3
 800215a:	787b      	ldrb	r3, [r7, #1]
 800215c:	4313      	orrs	r3, r2
 800215e:	b2db      	uxtb	r3, r3
 8002160:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_MAG_CONFIG, &config, 1)) != BNO_OK) {
 8002162:	687c      	ldr	r4, [r7, #4]
 8002164:	2301      	movs	r3, #1
 8002166:	9329      	str	r3, [sp, #164]	; 0xa4
 8002168:	f107 030e 	add.w	r3, r7, #14
 800216c:	9328      	str	r3, [sp, #160]	; 0xa0
 800216e:	2309      	movs	r3, #9
 8002170:	9327      	str	r3, [sp, #156]	; 0x9c
 8002172:	4668      	mov	r0, sp
 8002174:	f104 0310 	add.w	r3, r4, #16
 8002178:	229c      	movs	r2, #156	; 0x9c
 800217a:	4619      	mov	r1, r3
 800217c:	f007 f9f6 	bl	800956c <memcpy>
 8002180:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002184:	f000 f99a 	bl	80024bc <bno055_write_regs>
 8002188:	4603      	mov	r3, r0
 800218a:	73fb      	strb	r3, [r7, #15]
 800218c:	7bfb      	ldrb	r3, [r7, #15]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <bno055_mag_conf+0x90>
        return err;
 8002192:	7bfb      	ldrb	r3, [r7, #15]
 8002194:	e01b      	b.n	80021ce <bno055_mag_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	791b      	ldrb	r3, [r3, #4]
 800219a:	4619      	mov	r1, r3
 800219c:	6878      	ldr	r0, [r7, #4]
 800219e:	f000 f81a 	bl	80021d6 <bno055_set_opmode>
 80021a2:	4603      	mov	r3, r0
 80021a4:	73fb      	strb	r3, [r7, #15]
 80021a6:	7bfb      	ldrb	r3, [r7, #15]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d001      	beq.n	80021b0 <bno055_mag_conf+0xaa>
        return err;
 80021ac:	7bfb      	ldrb	r3, [r7, #15]
 80021ae:	e00e      	b.n	80021ce <bno055_mag_conf+0xc8>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 80021b0:	2018      	movs	r0, #24
 80021b2:	f001 f8bf 	bl	8003334 <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 80021b6:	2100      	movs	r1, #0
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	f000 f9ac 	bl	8002516 <bno055_set_page>
 80021be:	4603      	mov	r3, r0
 80021c0:	73fb      	strb	r3, [r7, #15]
 80021c2:	7bfb      	ldrb	r3, [r7, #15]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d001      	beq.n	80021cc <bno055_mag_conf+0xc6>
        return err;
 80021c8:	7bfb      	ldrb	r3, [r7, #15]
 80021ca:	e000      	b.n	80021ce <bno055_mag_conf+0xc8>
    }
    return BNO_OK;
 80021cc:	2300      	movs	r3, #0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3714      	adds	r7, #20
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd90      	pop	{r4, r7, pc}

080021d6 <bno055_set_opmode>:

error_bno bno055_set_opmode(bno055_t* imu, const bno055_opmode_t opmode) {
 80021d6:	b590      	push	{r4, r7, lr}
 80021d8:	b0af      	sub	sp, #188	; 0xbc
 80021da:	af2a      	add	r7, sp, #168	; 0xa8
 80021dc:	6078      	str	r0, [r7, #4]
 80021de:	460b      	mov	r3, r1
 80021e0:	70fb      	strb	r3, [r7, #3]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80021e2:	2100      	movs	r1, #0
 80021e4:	6878      	ldr	r0, [r7, #4]
 80021e6:	f000 f996 	bl	8002516 <bno055_set_page>
 80021ea:	4603      	mov	r3, r0
 80021ec:	73fb      	strb	r3, [r7, #15]
 80021ee:	7bfb      	ldrb	r3, [r7, #15]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d001      	beq.n	80021f8 <bno055_set_opmode+0x22>
        return err;
 80021f4:	7bfb      	ldrb	r3, [r7, #15]
 80021f6:	e01c      	b.n	8002232 <bno055_set_opmode+0x5c>
    }
#endif  // BNO_AUTO_PAGE_SET
    if ((err = bno055_write_regs(*imu, BNO_OPR_MODE, (u8*)&opmode, 1)) !=
 80021f8:	687c      	ldr	r4, [r7, #4]
 80021fa:	2301      	movs	r3, #1
 80021fc:	9329      	str	r3, [sp, #164]	; 0xa4
 80021fe:	1cfb      	adds	r3, r7, #3
 8002200:	9328      	str	r3, [sp, #160]	; 0xa0
 8002202:	233d      	movs	r3, #61	; 0x3d
 8002204:	9327      	str	r3, [sp, #156]	; 0x9c
 8002206:	4668      	mov	r0, sp
 8002208:	f104 0310 	add.w	r3, r4, #16
 800220c:	229c      	movs	r2, #156	; 0x9c
 800220e:	4619      	mov	r1, r3
 8002210:	f007 f9ac 	bl	800956c <memcpy>
 8002214:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002218:	f000 f950 	bl	80024bc <bno055_write_regs>
 800221c:	4603      	mov	r3, r0
 800221e:	73fb      	strb	r3, [r7, #15]
 8002220:	7bfb      	ldrb	r3, [r7, #15]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d001      	beq.n	800222a <bno055_set_opmode+0x54>
        BNO_OK) {
        return err;
 8002226:	7bfb      	ldrb	r3, [r7, #15]
 8002228:	e003      	b.n	8002232 <bno055_set_opmode+0x5c>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 800222a:	2018      	movs	r0, #24
 800222c:	f001 f882 	bl	8003334 <HAL_Delay>
    return BNO_OK;
 8002230:	2300      	movs	r3, #0
}
 8002232:	4618      	mov	r0, r3
 8002234:	3714      	adds	r7, #20
 8002236:	46bd      	mov	sp, r7
 8002238:	bd90      	pop	{r4, r7, pc}

0800223a <bno055_set_unit>:

error_bno bno055_set_unit(bno055_t* bno, const bno055_temp_unitsel_t t_unit,
                          const bno055_gyr_unitsel_t g_unit,
                          const bno055_acc_unitsel_t a_unit,
                          const bno055_eul_unitsel_t e_unit) {
 800223a:	b590      	push	{r4, r7, lr}
 800223c:	b0af      	sub	sp, #188	; 0xbc
 800223e:	af2a      	add	r7, sp, #168	; 0xa8
 8002240:	6078      	str	r0, [r7, #4]
 8002242:	4608      	mov	r0, r1
 8002244:	4611      	mov	r1, r2
 8002246:	461a      	mov	r2, r3
 8002248:	4603      	mov	r3, r0
 800224a:	70fb      	strb	r3, [r7, #3]
 800224c:	460b      	mov	r3, r1
 800224e:	70bb      	strb	r3, [r7, #2]
 8002250:	4613      	mov	r3, r2
 8002252:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 8002254:	2100      	movs	r1, #0
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f7ff ffbd 	bl	80021d6 <bno055_set_opmode>
 800225c:	4603      	mov	r3, r0
 800225e:	73fb      	strb	r3, [r7, #15]
 8002260:	7bfb      	ldrb	r3, [r7, #15]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d001      	beq.n	800226a <bno055_set_unit+0x30>
        return err;
 8002266:	7bfb      	ldrb	r3, [r7, #15]
 8002268:	e04b      	b.n	8002302 <bno055_set_unit+0xc8>
    }
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 800226a:	2100      	movs	r1, #0
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	f000 f952 	bl	8002516 <bno055_set_page>
 8002272:	4603      	mov	r3, r0
 8002274:	73fb      	strb	r3, [r7, #15]
 8002276:	7bfb      	ldrb	r3, [r7, #15]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d001      	beq.n	8002280 <bno055_set_unit+0x46>
        return err;
 800227c:	7bfb      	ldrb	r3, [r7, #15]
 800227e:	e040      	b.n	8002302 <bno055_set_unit+0xc8>
    }
    uint8_t data = t_unit | g_unit | a_unit | e_unit;
 8002280:	78fa      	ldrb	r2, [r7, #3]
 8002282:	78bb      	ldrb	r3, [r7, #2]
 8002284:	4313      	orrs	r3, r2
 8002286:	b2da      	uxtb	r2, r3
 8002288:	787b      	ldrb	r3, [r7, #1]
 800228a:	4313      	orrs	r3, r2
 800228c:	b2da      	uxtb	r2, r3
 800228e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002292:	4313      	orrs	r3, r2
 8002294:	b2db      	uxtb	r3, r3
 8002296:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_UNIT_SEL, &data, 1)) != BNO_OK) {
 8002298:	687c      	ldr	r4, [r7, #4]
 800229a:	2301      	movs	r3, #1
 800229c:	9329      	str	r3, [sp, #164]	; 0xa4
 800229e:	f107 030e 	add.w	r3, r7, #14
 80022a2:	9328      	str	r3, [sp, #160]	; 0xa0
 80022a4:	233b      	movs	r3, #59	; 0x3b
 80022a6:	9327      	str	r3, [sp, #156]	; 0x9c
 80022a8:	4668      	mov	r0, sp
 80022aa:	f104 0310 	add.w	r3, r4, #16
 80022ae:	229c      	movs	r2, #156	; 0x9c
 80022b0:	4619      	mov	r1, r3
 80022b2:	f007 f95b 	bl	800956c <memcpy>
 80022b6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80022ba:	f000 f8ff 	bl	80024bc <bno055_write_regs>
 80022be:	4603      	mov	r3, r0
 80022c0:	73fb      	strb	r3, [r7, #15]
 80022c2:	7bfb      	ldrb	r3, [r7, #15]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d001      	beq.n	80022cc <bno055_set_unit+0x92>
        return err;
 80022c8:	7bfb      	ldrb	r3, [r7, #15]
 80022ca:	e01a      	b.n	8002302 <bno055_set_unit+0xc8>
    }
    bno->_gyr_unit = g_unit;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	78ba      	ldrb	r2, [r7, #2]
 80022d0:	741a      	strb	r2, [r3, #16]
    bno->_acc_unit = a_unit;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	787a      	ldrb	r2, [r7, #1]
 80022d6:	739a      	strb	r2, [r3, #14]
    bno->_eul_unit = e_unit;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	f897 2020 	ldrb.w	r2, [r7, #32]
 80022de:	745a      	strb	r2, [r3, #17]
    bno->_temp_unit = t_unit;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	78fa      	ldrb	r2, [r7, #3]
 80022e4:	73da      	strb	r2, [r3, #15]

    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	791b      	ldrb	r3, [r3, #4]
 80022ea:	4619      	mov	r1, r3
 80022ec:	6878      	ldr	r0, [r7, #4]
 80022ee:	f7ff ff72 	bl	80021d6 <bno055_set_opmode>
 80022f2:	4603      	mov	r3, r0
 80022f4:	73fb      	strb	r3, [r7, #15]
 80022f6:	7bfb      	ldrb	r3, [r7, #15]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d001      	beq.n	8002300 <bno055_set_unit+0xc6>
        return err;
 80022fc:	7bfb      	ldrb	r3, [r7, #15]
 80022fe:	e000      	b.n	8002302 <bno055_set_unit+0xc8>
    }
    return BNO_OK;
 8002300:	2300      	movs	r3, #0
}
 8002302:	4618      	mov	r0, r3
 8002304:	3714      	adds	r7, #20
 8002306:	46bd      	mov	sp, r7
 8002308:	bd90      	pop	{r4, r7, pc}

0800230a <bno055_set_pwr_mode>:

error_bno bno055_set_pwr_mode(bno055_t* imu, bno055_pwr_t pwr_mode) {
 800230a:	b590      	push	{r4, r7, lr}
 800230c:	b0af      	sub	sp, #188	; 0xbc
 800230e:	af2a      	add	r7, sp, #168	; 0xa8
 8002310:	6078      	str	r0, [r7, #4]
 8002312:	460b      	mov	r3, r1
 8002314:	70fb      	strb	r3, [r7, #3]
    if (imu == NULL) {
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d101      	bne.n	8002320 <bno055_set_pwr_mode+0x16>
        return BNO_ERR_NULL_PTR;
 800231c:	2304      	movs	r3, #4
 800231e:	e04d      	b.n	80023bc <bno055_set_pwr_mode+0xb2>
    }
    error_bno err;
    if ((err = bno055_set_opmode(imu, BNO_MODE_CONFIG)) != BNO_OK) {
 8002320:	2100      	movs	r1, #0
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f7ff ff57 	bl	80021d6 <bno055_set_opmode>
 8002328:	4603      	mov	r3, r0
 800232a:	73fb      	strb	r3, [r7, #15]
 800232c:	7bfb      	ldrb	r3, [r7, #15]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d001      	beq.n	8002336 <bno055_set_pwr_mode+0x2c>
        return err;
 8002332:	7bfb      	ldrb	r3, [r7, #15]
 8002334:	e042      	b.n	80023bc <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8002336:	2100      	movs	r1, #0
 8002338:	6878      	ldr	r0, [r7, #4]
 800233a:	f000 f8ec 	bl	8002516 <bno055_set_page>
 800233e:	4603      	mov	r3, r0
 8002340:	73fb      	strb	r3, [r7, #15]
 8002342:	7bfb      	ldrb	r3, [r7, #15]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d001      	beq.n	800234c <bno055_set_pwr_mode+0x42>
        return err;
 8002348:	7bfb      	ldrb	r3, [r7, #15]
 800234a:	e037      	b.n	80023bc <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_write_regs(*imu, BNO_PWR_MODE, (u8*)&pwr_mode, 1)) !=
 800234c:	687c      	ldr	r4, [r7, #4]
 800234e:	2301      	movs	r3, #1
 8002350:	9329      	str	r3, [sp, #164]	; 0xa4
 8002352:	1cfb      	adds	r3, r7, #3
 8002354:	9328      	str	r3, [sp, #160]	; 0xa0
 8002356:	233e      	movs	r3, #62	; 0x3e
 8002358:	9327      	str	r3, [sp, #156]	; 0x9c
 800235a:	4668      	mov	r0, sp
 800235c:	f104 0310 	add.w	r3, r4, #16
 8002360:	229c      	movs	r2, #156	; 0x9c
 8002362:	4619      	mov	r1, r3
 8002364:	f007 f902 	bl	800956c <memcpy>
 8002368:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800236c:	f000 f8a6 	bl	80024bc <bno055_write_regs>
 8002370:	4603      	mov	r3, r0
 8002372:	73fb      	strb	r3, [r7, #15]
 8002374:	7bfb      	ldrb	r3, [r7, #15]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d001      	beq.n	800237e <bno055_set_pwr_mode+0x74>
        BNO_OK) {
        return err;
 800237a:	7bfb      	ldrb	r3, [r7, #15]
 800237c:	e01e      	b.n	80023bc <bno055_set_pwr_mode+0xb2>
    }
    imu->_pwr_mode = pwr_mode;
 800237e:	78fa      	ldrb	r2, [r7, #3]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	731a      	strb	r2, [r3, #12]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8002384:	2100      	movs	r1, #0
 8002386:	6878      	ldr	r0, [r7, #4]
 8002388:	f000 f8c5 	bl	8002516 <bno055_set_page>
 800238c:	4603      	mov	r3, r0
 800238e:	73fb      	strb	r3, [r7, #15]
 8002390:	7bfb      	ldrb	r3, [r7, #15]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d001      	beq.n	800239a <bno055_set_pwr_mode+0x90>
        return err;
 8002396:	7bfb      	ldrb	r3, [r7, #15]
 8002398:	e010      	b.n	80023bc <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_set_opmode(imu, imu->mode)) != BNO_OK) {
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	791b      	ldrb	r3, [r3, #4]
 800239e:	4619      	mov	r1, r3
 80023a0:	6878      	ldr	r0, [r7, #4]
 80023a2:	f7ff ff18 	bl	80021d6 <bno055_set_opmode>
 80023a6:	4603      	mov	r3, r0
 80023a8:	73fb      	strb	r3, [r7, #15]
 80023aa:	7bfb      	ldrb	r3, [r7, #15]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d001      	beq.n	80023b4 <bno055_set_pwr_mode+0xaa>
        return err;
 80023b0:	7bfb      	ldrb	r3, [r7, #15]
 80023b2:	e003      	b.n	80023bc <bno055_set_pwr_mode+0xb2>
    }
    HAL_Delay(2);
 80023b4:	2002      	movs	r0, #2
 80023b6:	f000 ffbd 	bl	8003334 <HAL_Delay>
    return BNO_OK;
 80023ba:	2300      	movs	r3, #0
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3714      	adds	r7, #20
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd90      	pop	{r4, r7, pc}

080023c4 <bno055_reset>:

error_bno bno055_reset(bno055_t* imu) {
 80023c4:	b590      	push	{r4, r7, lr}
 80023c6:	b0af      	sub	sp, #188	; 0xbc
 80023c8:	af2a      	add	r7, sp, #168	; 0xa8
 80023ca:	6078      	str	r0, [r7, #4]
    u8 data = 0x20U;
 80023cc:	2320      	movs	r3, #32
 80023ce:	73fb      	strb	r3, [r7, #15]
    if (bno055_write_regs(*imu, BNO_SYS_TRIGGER, &data, 1) != BNO_OK) {
 80023d0:	687c      	ldr	r4, [r7, #4]
 80023d2:	2301      	movs	r3, #1
 80023d4:	9329      	str	r3, [sp, #164]	; 0xa4
 80023d6:	f107 030f 	add.w	r3, r7, #15
 80023da:	9328      	str	r3, [sp, #160]	; 0xa0
 80023dc:	233f      	movs	r3, #63	; 0x3f
 80023de:	9327      	str	r3, [sp, #156]	; 0x9c
 80023e0:	4668      	mov	r0, sp
 80023e2:	f104 0310 	add.w	r3, r4, #16
 80023e6:	229c      	movs	r2, #156	; 0x9c
 80023e8:	4619      	mov	r1, r3
 80023ea:	f007 f8bf 	bl	800956c <memcpy>
 80023ee:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80023f2:	f000 f863 	bl	80024bc <bno055_write_regs>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d001      	beq.n	8002400 <bno055_reset+0x3c>
        return BNO_ERR_I2C;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e000      	b.n	8002402 <bno055_reset+0x3e>
    }
    return BNO_OK;
 8002400:	2300      	movs	r3, #0
}
 8002402:	4618      	mov	r0, r3
 8002404:	3714      	adds	r7, #20
 8002406:	46bd      	mov	sp, r7
 8002408:	bd90      	pop	{r4, r7, pc}

0800240a <bno055_on>:

error_bno bno055_on(bno055_t* imu) {
 800240a:	b590      	push	{r4, r7, lr}
 800240c:	b0af      	sub	sp, #188	; 0xbc
 800240e:	af2a      	add	r7, sp, #168	; 0xa8
 8002410:	6078      	str	r0, [r7, #4]
    u8 data = 0x00U;
 8002412:	2300      	movs	r3, #0
 8002414:	73fb      	strb	r3, [r7, #15]
    if (bno055_write_regs(*imu, BNO_SYS_TRIGGER, &data, 1) != BNO_OK) {
 8002416:	687c      	ldr	r4, [r7, #4]
 8002418:	2301      	movs	r3, #1
 800241a:	9329      	str	r3, [sp, #164]	; 0xa4
 800241c:	f107 030f 	add.w	r3, r7, #15
 8002420:	9328      	str	r3, [sp, #160]	; 0xa0
 8002422:	233f      	movs	r3, #63	; 0x3f
 8002424:	9327      	str	r3, [sp, #156]	; 0x9c
 8002426:	4668      	mov	r0, sp
 8002428:	f104 0310 	add.w	r3, r4, #16
 800242c:	229c      	movs	r2, #156	; 0x9c
 800242e:	4619      	mov	r1, r3
 8002430:	f007 f89c 	bl	800956c <memcpy>
 8002434:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002438:	f000 f840 	bl	80024bc <bno055_write_regs>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d001      	beq.n	8002446 <bno055_on+0x3c>
        return BNO_ERR_I2C;
 8002442:	2301      	movs	r3, #1
 8002444:	e000      	b.n	8002448 <bno055_on+0x3e>
    }
    return BNO_OK;
 8002446:	2300      	movs	r3, #0
}
 8002448:	4618      	mov	r0, r3
 800244a:	3714      	adds	r7, #20
 800244c:	46bd      	mov	sp, r7
 800244e:	bd90      	pop	{r4, r7, pc}

08002450 <bno055_read_regs>:

error_bno bno055_read_regs(bno055_t imu, u8 addr, uint8_t* buf,
                           uint32_t buf_size) {
 8002450:	b084      	sub	sp, #16
 8002452:	b580      	push	{r7, lr}
 8002454:	b084      	sub	sp, #16
 8002456:	af02      	add	r7, sp, #8
 8002458:	f107 0c10 	add.w	ip, r7, #16
 800245c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    HAL_StatusTypeDef err;
    // err = HAL_I2C_Mem_Read(imu.i2c, imu.addr, addr, I2C_MEMADD_SIZE_8BIT,
    // buf,
    //                        buf_size, HAL_MAX_DELAY);
    err = HAL_I2C_Master_Transmit(imu.i2c, imu.addr, &addr, 1, HAL_MAX_DELAY);
 8002460:	6938      	ldr	r0, [r7, #16]
 8002462:	7dbb      	ldrb	r3, [r7, #22]
 8002464:	b299      	uxth	r1, r3
 8002466:	f107 02bc 	add.w	r2, r7, #188	; 0xbc
 800246a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800246e:	9300      	str	r3, [sp, #0]
 8002470:	2301      	movs	r3, #1
 8002472:	f003 fd49 	bl	8005f08 <HAL_I2C_Master_Transmit>
 8002476:	4603      	mov	r3, r0
 8002478:	71fb      	strb	r3, [r7, #7]
    if (err != HAL_OK) {
 800247a:	79fb      	ldrb	r3, [r7, #7]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d001      	beq.n	8002484 <bno055_read_regs+0x34>
        return BNO_ERR_I2C;
 8002480:	2301      	movs	r3, #1
 8002482:	e014      	b.n	80024ae <bno055_read_regs+0x5e>
    }
    err =
        HAL_I2C_Master_Receive(imu.i2c, imu.addr, buf, buf_size, HAL_MAX_DELAY);
 8002484:	6938      	ldr	r0, [r7, #16]
 8002486:	7dbb      	ldrb	r3, [r7, #22]
 8002488:	b299      	uxth	r1, r3
 800248a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800248e:	b29b      	uxth	r3, r3
 8002490:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002494:	9200      	str	r2, [sp, #0]
 8002496:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800249a:	f003 fe29 	bl	80060f0 <HAL_I2C_Master_Receive>
 800249e:	4603      	mov	r3, r0
 80024a0:	71fb      	strb	r3, [r7, #7]
    if (err != HAL_OK) {
 80024a2:	79fb      	ldrb	r3, [r7, #7]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d001      	beq.n	80024ac <bno055_read_regs+0x5c>
        return BNO_ERR_I2C;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e000      	b.n	80024ae <bno055_read_regs+0x5e>
    }
    return BNO_OK;
 80024ac:	2300      	movs	r3, #0
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3708      	adds	r7, #8
 80024b2:	46bd      	mov	sp, r7
 80024b4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80024b8:	b004      	add	sp, #16
 80024ba:	4770      	bx	lr

080024bc <bno055_write_regs>:

error_bno bno055_write_regs(bno055_t imu, uint32_t addr, uint8_t* buf,
                            uint32_t buf_size) {
 80024bc:	b084      	sub	sp, #16
 80024be:	b5b0      	push	{r4, r5, r7, lr}
 80024c0:	b086      	sub	sp, #24
 80024c2:	af04      	add	r7, sp, #16
 80024c4:	f107 0418 	add.w	r4, r7, #24
 80024c8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    HAL_StatusTypeDef err;
    err = HAL_I2C_Mem_Write(imu.i2c, imu.addr, addr, buf_size, buf, buf_size,
 80024cc:	69b8      	ldr	r0, [r7, #24]
 80024ce:	7fbb      	ldrb	r3, [r7, #30]
 80024d0:	b299      	uxth	r1, r3
 80024d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80024d6:	b29a      	uxth	r2, r3
 80024d8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80024dc:	b29c      	uxth	r4, r3
 80024de:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80024e2:	b29b      	uxth	r3, r3
 80024e4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80024e8:	9502      	str	r5, [sp, #8]
 80024ea:	9301      	str	r3, [sp, #4]
 80024ec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80024f0:	9300      	str	r3, [sp, #0]
 80024f2:	4623      	mov	r3, r4
 80024f4:	f003 fef2 	bl	80062dc <HAL_I2C_Mem_Write>
 80024f8:	4603      	mov	r3, r0
 80024fa:	71fb      	strb	r3, [r7, #7]
                            HAL_MAX_DELAY);
    if (err != HAL_OK) {
 80024fc:	79fb      	ldrb	r3, [r7, #7]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d001      	beq.n	8002506 <bno055_write_regs+0x4a>
        return BNO_ERR_I2C;
 8002502:	2301      	movs	r3, #1
 8002504:	e000      	b.n	8002508 <bno055_write_regs+0x4c>
    }
    return BNO_OK;
 8002506:	2300      	movs	r3, #0
}
 8002508:	4618      	mov	r0, r3
 800250a:	3708      	adds	r7, #8
 800250c:	46bd      	mov	sp, r7
 800250e:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002512:	b004      	add	sp, #16
 8002514:	4770      	bx	lr

08002516 <bno055_set_page>:

error_bno bno055_set_page(bno055_t* imu, const bno055_page_t page) {
 8002516:	b590      	push	{r4, r7, lr}
 8002518:	b0af      	sub	sp, #188	; 0xbc
 800251a:	af2a      	add	r7, sp, #168	; 0xa8
 800251c:	6078      	str	r0, [r7, #4]
 800251e:	460b      	mov	r3, r1
 8002520:	70fb      	strb	r3, [r7, #3]
    if (imu->_page != page) {
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	7b5a      	ldrb	r2, [r3, #13]
 8002526:	78fb      	ldrb	r3, [r7, #3]
 8002528:	429a      	cmp	r2, r3
 800252a:	d001      	beq.n	8002530 <bno055_set_page+0x1a>
        return BNO_OK;
 800252c:	2300      	movs	r3, #0
 800252e:	e024      	b.n	800257a <bno055_set_page+0x64>
    }
    if (page > 0x01) {
 8002530:	78fb      	ldrb	r3, [r7, #3]
 8002532:	2b01      	cmp	r3, #1
 8002534:	d901      	bls.n	800253a <bno055_set_page+0x24>
        return BNO_ERR_PAGE_TOO_HIGH;
 8002536:	2302      	movs	r3, #2
 8002538:	e01f      	b.n	800257a <bno055_set_page+0x64>
    }
    error_bno err;
    err = bno055_write_regs(*imu, BNO_PAGE_ID, (u8*)&page, 1);
 800253a:	687c      	ldr	r4, [r7, #4]
 800253c:	2301      	movs	r3, #1
 800253e:	9329      	str	r3, [sp, #164]	; 0xa4
 8002540:	1cfb      	adds	r3, r7, #3
 8002542:	9328      	str	r3, [sp, #160]	; 0xa0
 8002544:	2307      	movs	r3, #7
 8002546:	9327      	str	r3, [sp, #156]	; 0x9c
 8002548:	4668      	mov	r0, sp
 800254a:	f104 0310 	add.w	r3, r4, #16
 800254e:	229c      	movs	r2, #156	; 0x9c
 8002550:	4619      	mov	r1, r3
 8002552:	f007 f80b 	bl	800956c <memcpy>
 8002556:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800255a:	f7ff ffaf 	bl	80024bc <bno055_write_regs>
 800255e:	4603      	mov	r3, r0
 8002560:	73fb      	strb	r3, [r7, #15]
    if (err != BNO_OK) {
 8002562:	7bfb      	ldrb	r3, [r7, #15]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d001      	beq.n	800256c <bno055_set_page+0x56>
        return err;
 8002568:	7bfb      	ldrb	r3, [r7, #15]
 800256a:	e006      	b.n	800257a <bno055_set_page+0x64>
    }
    imu->_page = page;
 800256c:	78fa      	ldrb	r2, [r7, #3]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	735a      	strb	r2, [r3, #13]
    HAL_Delay(2);
 8002572:	2002      	movs	r0, #2
 8002574:	f000 fede 	bl	8003334 <HAL_Delay>
    return BNO_OK;
 8002578:	2300      	movs	r3, #0
}
 800257a:	4618      	mov	r0, r3
 800257c:	3714      	adds	r7, #20
 800257e:	46bd      	mov	sp, r7
 8002580:	bd90      	pop	{r4, r7, pc}

08002582 <comm_controller_init>:
#include "commcontroller.h"
#include <string.h>



void comm_controller_init(FDCAN_HandleTypeDef* fdcan, CommController *comm){
 8002582:	b580      	push	{r7, lr}
 8002584:	b082      	sub	sp, #8
 8002586:	af00      	add	r7, sp, #0
 8002588:	6078      	str	r0, [r7, #4]
 800258a:	6039      	str	r1, [r7, #0]

	comm->fdcan = *fdcan;
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	3350      	adds	r3, #80	; 0x50
 8002592:	4611      	mov	r1, r2
 8002594:	2264      	movs	r2, #100	; 0x64
 8002596:	4618      	mov	r0, r3
 8002598:	f006 ffe8 	bl	800956c <memcpy>
	comm->device_id = DEVICE_ID;
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	2220      	movs	r2, #32
 80025a0:	f8a3 20f4 	strh.w	r2, [r3, #244]	; 0xf4
	comm->send_message = false;
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	2200      	movs	r2, #0
 80025a8:	701a      	strb	r2, [r3, #0]
	comm->received_message = false;
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	2200      	movs	r2, #0
 80025ae:	705a      	strb	r2, [r3, #1]

	comm->TxHeader.Identifier = comm->device_id;
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	f8b3 30f4 	ldrh.w	r3, [r3, #244]	; 0xf4
 80025b6:	461a      	mov	r2, r3
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	605a      	str	r2, [r3, #4]
	comm->TxHeader.IdType=FDCAN_STANDARD_ID;
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	2200      	movs	r2, #0
 80025c0:	609a      	str	r2, [r3, #8]
	comm->TxHeader.TxFrameType=FDCAN_DATA_FRAME;
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	2200      	movs	r2, #0
 80025c6:	60da      	str	r2, [r3, #12]
	comm->TxHeader.DataLength=FDCAN_DLC_BYTES_64;  //8 uint32_t values = 32 bytes
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
 80025ce:	611a      	str	r2, [r3, #16]
	comm->TxHeader.ErrorStateIndicator=FDCAN_ESI_ACTIVE;
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	2200      	movs	r2, #0
 80025d4:	615a      	str	r2, [r3, #20]
	comm->TxHeader.BitRateSwitch=FDCAN_BRS_OFF;
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	2200      	movs	r2, #0
 80025da:	619a      	str	r2, [r3, #24]
	comm->TxHeader.FDFormat=FDCAN_FD_CAN;
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80025e2:	61da      	str	r2, [r3, #28]
	comm->TxHeader.TxEventFifoControl=FDCAN_NO_TX_EVENTS;
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	2200      	movs	r2, #0
 80025e8:	621a      	str	r2, [r3, #32]
	comm->TxHeader.MessageMarker=0;
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	2200      	movs	r2, #0
 80025ee:	625a      	str	r2, [r3, #36]	; 0x24

	memset(comm->RxData , 0 , RX_BUFFER_SIZE);
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	33b4      	adds	r3, #180	; 0xb4
 80025f4:	2240      	movs	r2, #64	; 0x40
 80025f6:	2100      	movs	r1, #0
 80025f8:	4618      	mov	r0, r3
 80025fa:	f006 ff73 	bl	80094e4 <memset>

	HAL_FDCAN_Start(&comm->fdcan);
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	3350      	adds	r3, #80	; 0x50
 8002602:	4618      	mov	r0, r3
 8002604:	f002 fda0 	bl	8005148 <HAL_FDCAN_Start>
	HAL_FDCAN_ActivateNotification(&comm->fdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE,0);
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	3350      	adds	r3, #80	; 0x50
 800260c:	2200      	movs	r2, #0
 800260e:	2101      	movs	r1, #1
 8002610:	4618      	mov	r0, r3
 8002612:	f002 fedf 	bl	80053d4 <HAL_FDCAN_ActivateNotification>

}
 8002616:	bf00      	nop
 8002618:	3708      	adds	r7, #8
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}

0800261e <send_message>:


void send_message(CommController *comm , uint8_t *payload) {
 800261e:	b580      	push	{r7, lr}
 8002620:	b082      	sub	sp, #8
 8002622:	af00      	add	r7, sp, #0
 8002624:	6078      	str	r0, [r7, #4]
 8002626:	6039      	str	r1, [r7, #0]
	if(HAL_FDCAN_AddMessageToTxFifoQ(&comm->fdcan, &comm->TxHeader, payload) != HAL_OK)//
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	f103 0050 	add.w	r0, r3, #80	; 0x50
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	3304      	adds	r3, #4
 8002632:	683a      	ldr	r2, [r7, #0]
 8002634:	4619      	mov	r1, r3
 8002636:	f002 fdaf 	bl	8005198 <HAL_FDCAN_AddMessageToTxFifoQ>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <send_message+0x26>
		{
		  Error_Handler();
 8002640:	f000 fb68 	bl	8002d14 <Error_Handler>
		}
}
 8002644:	bf00      	nop
 8002646:	3708      	adds	r7, #8
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}

0800264c <process_received_message>:

int process_received_message(CommController *comm) {
 800264c:	b480      	push	{r7}
 800264e:	b085      	sub	sp, #20
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]

	int flag = 0;
 8002654:	2300      	movs	r3, #0
 8002656:	60fb      	str	r3, [r7, #12]
	if (comm->RxHeader.Identifier == DEVICE_ID) {  //simple logic for now, its a flag to send a message back from the device
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800265c:	2b20      	cmp	r3, #32
 800265e:	d101      	bne.n	8002664 <process_received_message+0x18>
		flag = 1;
 8002660:	2301      	movs	r3, #1
 8002662:	60fb      	str	r3, [r7, #12]
	}
	return flag;
 8002664:	68fb      	ldr	r3, [r7, #12]
}
 8002666:	4618      	mov	r0, r3
 8002668:	3714      	adds	r7, #20
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr

08002672 <ADC_init>:
#include "contact_sensors.h"
#include "configuration.h"
#include "adc.h"
#include "dma.h"

void ADC_init(ADC_HandleTypeDef *adc, ContactSensors *sensors){
 8002672:	b580      	push	{r7, lr}
 8002674:	b082      	sub	sp, #8
 8002676:	af00      	add	r7, sp, #0
 8002678:	6078      	str	r0, [r7, #4]
 800267a:	6039      	str	r1, [r7, #0]
	sensors->adc = adc;
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	687a      	ldr	r2, [r7, #4]
 8002680:	621a      	str	r2, [r3, #32]
	memset(sensors->adcValues , 0 , sizeof(sensors->adcValues));
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	2220      	movs	r2, #32
 8002686:	2100      	movs	r1, #0
 8002688:	4618      	mov	r0, r3
 800268a:	f006 ff2b 	bl	80094e4 <memset>
	HAL_ADC_Start_DMA(sensors->adc, sensors->adcValues, NUMBER_OF_SENSORS);
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	6a1b      	ldr	r3, [r3, #32]
 8002692:	6839      	ldr	r1, [r7, #0]
 8002694:	2208      	movs	r2, #8
 8002696:	4618      	mov	r0, r3
 8002698:	f001 fa52 	bl	8003b40 <HAL_ADC_Start_DMA>
}
 800269c:	bf00      	nop
 800269e:	3708      	adds	r7, #8
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <ADC_update_payload>:


void ADC_update_payload(ContactSensors *sensors) {
 80026a4:	b480      	push	{r7}
 80026a6:	b085      	sub	sp, #20
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
    // Pointer to the current position in the payload
    uint8_t *payloadPtr = sensors->payload;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	3324      	adds	r3, #36	; 0x24
 80026b0:	60fb      	str	r3, [r7, #12]

    // Iterate through each ADC value
    for (int i = 0; i < NUMBER_OF_SENSORS; i++) {
 80026b2:	2300      	movs	r3, #0
 80026b4:	60bb      	str	r3, [r7, #8]
 80026b6:	e029      	b.n	800270c <ADC_update_payload+0x68>
        // Extract each byte from the 32-bit ADC value
        *payloadPtr++ = (sensors->adcValues[i] >> 24) & 0xFF;  // MSB
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	68ba      	ldr	r2, [r7, #8]
 80026bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026c0:	0e19      	lsrs	r1, r3, #24
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	1c5a      	adds	r2, r3, #1
 80026c6:	60fa      	str	r2, [r7, #12]
 80026c8:	b2ca      	uxtb	r2, r1
 80026ca:	701a      	strb	r2, [r3, #0]
        *payloadPtr++ = (sensors->adcValues[i] >> 16) & 0xFF;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	68ba      	ldr	r2, [r7, #8]
 80026d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026d4:	0c19      	lsrs	r1, r3, #16
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	1c5a      	adds	r2, r3, #1
 80026da:	60fa      	str	r2, [r7, #12]
 80026dc:	b2ca      	uxtb	r2, r1
 80026de:	701a      	strb	r2, [r3, #0]
        *payloadPtr++ = (sensors->adcValues[i] >> 8) & 0xFF;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	68ba      	ldr	r2, [r7, #8]
 80026e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026e8:	0a19      	lsrs	r1, r3, #8
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	1c5a      	adds	r2, r3, #1
 80026ee:	60fa      	str	r2, [r7, #12]
 80026f0:	b2ca      	uxtb	r2, r1
 80026f2:	701a      	strb	r2, [r3, #0]
        *payloadPtr++ = sensors->adcValues[i] & 0xFF;          // LSB
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	68ba      	ldr	r2, [r7, #8]
 80026f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	1c5a      	adds	r2, r3, #1
 8002700:	60fa      	str	r2, [r7, #12]
 8002702:	b2ca      	uxtb	r2, r1
 8002704:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUMBER_OF_SENSORS; i++) {
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	3301      	adds	r3, #1
 800270a:	60bb      	str	r3, [r7, #8]
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	2b07      	cmp	r3, #7
 8002710:	ddd2      	ble.n	80026b8 <ADC_update_payload+0x14>
    }
}
 8002712:	bf00      	nop
 8002714:	bf00      	nop
 8002716:	3714      	adds	r7, #20
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002726:	4b12      	ldr	r3, [pc, #72]	; (8002770 <MX_DMA_Init+0x50>)
 8002728:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800272a:	4a11      	ldr	r2, [pc, #68]	; (8002770 <MX_DMA_Init+0x50>)
 800272c:	f043 0304 	orr.w	r3, r3, #4
 8002730:	6493      	str	r3, [r2, #72]	; 0x48
 8002732:	4b0f      	ldr	r3, [pc, #60]	; (8002770 <MX_DMA_Init+0x50>)
 8002734:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002736:	f003 0304 	and.w	r3, r3, #4
 800273a:	607b      	str	r3, [r7, #4]
 800273c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800273e:	4b0c      	ldr	r3, [pc, #48]	; (8002770 <MX_DMA_Init+0x50>)
 8002740:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002742:	4a0b      	ldr	r2, [pc, #44]	; (8002770 <MX_DMA_Init+0x50>)
 8002744:	f043 0301 	orr.w	r3, r3, #1
 8002748:	6493      	str	r3, [r2, #72]	; 0x48
 800274a:	4b09      	ldr	r3, [pc, #36]	; (8002770 <MX_DMA_Init+0x50>)
 800274c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800274e:	f003 0301 	and.w	r3, r3, #1
 8002752:	603b      	str	r3, [r7, #0]
 8002754:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002756:	2200      	movs	r2, #0
 8002758:	2100      	movs	r1, #0
 800275a:	200b      	movs	r0, #11
 800275c:	f002 f8f3 	bl	8004946 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002760:	200b      	movs	r0, #11
 8002762:	f002 f90a 	bl	800497a <HAL_NVIC_EnableIRQ>

}
 8002766:	bf00      	nop
 8002768:	3708      	adds	r7, #8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	40021000 	.word	0x40021000

08002774 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8002778:	4b20      	ldr	r3, [pc, #128]	; (80027fc <MX_FDCAN1_Init+0x88>)
 800277a:	4a21      	ldr	r2, [pc, #132]	; (8002800 <MX_FDCAN1_Init+0x8c>)
 800277c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800277e:	4b1f      	ldr	r3, [pc, #124]	; (80027fc <MX_FDCAN1_Init+0x88>)
 8002780:	2200      	movs	r2, #0
 8002782:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 8002784:	4b1d      	ldr	r3, [pc, #116]	; (80027fc <MX_FDCAN1_Init+0x88>)
 8002786:	f44f 7280 	mov.w	r2, #256	; 0x100
 800278a:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800278c:	4b1b      	ldr	r3, [pc, #108]	; (80027fc <MX_FDCAN1_Init+0x88>)
 800278e:	2200      	movs	r2, #0
 8002790:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8002792:	4b1a      	ldr	r3, [pc, #104]	; (80027fc <MX_FDCAN1_Init+0x88>)
 8002794:	2200      	movs	r2, #0
 8002796:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8002798:	4b18      	ldr	r3, [pc, #96]	; (80027fc <MX_FDCAN1_Init+0x88>)
 800279a:	2200      	movs	r2, #0
 800279c:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800279e:	4b17      	ldr	r3, [pc, #92]	; (80027fc <MX_FDCAN1_Init+0x88>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 80027a4:	4b15      	ldr	r3, [pc, #84]	; (80027fc <MX_FDCAN1_Init+0x88>)
 80027a6:	2201      	movs	r2, #1
 80027a8:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 2;
 80027aa:	4b14      	ldr	r3, [pc, #80]	; (80027fc <MX_FDCAN1_Init+0x88>)
 80027ac:	2202      	movs	r2, #2
 80027ae:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 107;
 80027b0:	4b12      	ldr	r3, [pc, #72]	; (80027fc <MX_FDCAN1_Init+0x88>)
 80027b2:	226b      	movs	r2, #107	; 0x6b
 80027b4:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 36;
 80027b6:	4b11      	ldr	r3, [pc, #68]	; (80027fc <MX_FDCAN1_Init+0x88>)
 80027b8:	2224      	movs	r2, #36	; 0x24
 80027ba:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 6;
 80027bc:	4b0f      	ldr	r3, [pc, #60]	; (80027fc <MX_FDCAN1_Init+0x88>)
 80027be:	2206      	movs	r2, #6
 80027c0:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 9;
 80027c2:	4b0e      	ldr	r3, [pc, #56]	; (80027fc <MX_FDCAN1_Init+0x88>)
 80027c4:	2209      	movs	r2, #9
 80027c6:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 15;
 80027c8:	4b0c      	ldr	r3, [pc, #48]	; (80027fc <MX_FDCAN1_Init+0x88>)
 80027ca:	220f      	movs	r2, #15
 80027cc:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 9;
 80027ce:	4b0b      	ldr	r3, [pc, #44]	; (80027fc <MX_FDCAN1_Init+0x88>)
 80027d0:	2209      	movs	r2, #9
 80027d2:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 80027d4:	4b09      	ldr	r3, [pc, #36]	; (80027fc <MX_FDCAN1_Init+0x88>)
 80027d6:	2201      	movs	r2, #1
 80027d8:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80027da:	4b08      	ldr	r3, [pc, #32]	; (80027fc <MX_FDCAN1_Init+0x88>)
 80027dc:	2200      	movs	r2, #0
 80027de:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80027e0:	4b06      	ldr	r3, [pc, #24]	; (80027fc <MX_FDCAN1_Init+0x88>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80027e6:	4805      	ldr	r0, [pc, #20]	; (80027fc <MX_FDCAN1_Init+0x88>)
 80027e8:	f002 fb54 	bl	8004e94 <HAL_FDCAN_Init>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 80027f2:	f000 fa8f 	bl	8002d14 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80027f6:	bf00      	nop
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	20000144 	.word	0x20000144
 8002800:	40006400 	.word	0x40006400

08002804 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b09e      	sub	sp, #120	; 0x78
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800280c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002810:	2200      	movs	r2, #0
 8002812:	601a      	str	r2, [r3, #0]
 8002814:	605a      	str	r2, [r3, #4]
 8002816:	609a      	str	r2, [r3, #8]
 8002818:	60da      	str	r2, [r3, #12]
 800281a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800281c:	f107 0310 	add.w	r3, r7, #16
 8002820:	2254      	movs	r2, #84	; 0x54
 8002822:	2100      	movs	r1, #0
 8002824:	4618      	mov	r0, r3
 8002826:	f006 fe5d 	bl	80094e4 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a24      	ldr	r2, [pc, #144]	; (80028c0 <HAL_FDCAN_MspInit+0xbc>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d141      	bne.n	80028b8 <HAL_FDCAN_MspInit+0xb4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002834:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002838:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800283a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800283e:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002840:	f107 0310 	add.w	r3, r7, #16
 8002844:	4618      	mov	r0, r3
 8002846:	f004 ff99 	bl	800777c <HAL_RCCEx_PeriphCLKConfig>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d001      	beq.n	8002854 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8002850:	f000 fa60 	bl	8002d14 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8002854:	4b1b      	ldr	r3, [pc, #108]	; (80028c4 <HAL_FDCAN_MspInit+0xc0>)
 8002856:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002858:	4a1a      	ldr	r2, [pc, #104]	; (80028c4 <HAL_FDCAN_MspInit+0xc0>)
 800285a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800285e:	6593      	str	r3, [r2, #88]	; 0x58
 8002860:	4b18      	ldr	r3, [pc, #96]	; (80028c4 <HAL_FDCAN_MspInit+0xc0>)
 8002862:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002864:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002868:	60fb      	str	r3, [r7, #12]
 800286a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800286c:	4b15      	ldr	r3, [pc, #84]	; (80028c4 <HAL_FDCAN_MspInit+0xc0>)
 800286e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002870:	4a14      	ldr	r2, [pc, #80]	; (80028c4 <HAL_FDCAN_MspInit+0xc0>)
 8002872:	f043 0301 	orr.w	r3, r3, #1
 8002876:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002878:	4b12      	ldr	r3, [pc, #72]	; (80028c4 <HAL_FDCAN_MspInit+0xc0>)
 800287a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800287c:	f003 0301 	and.w	r3, r3, #1
 8002880:	60bb      	str	r3, [r7, #8]
 8002882:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002884:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002888:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800288a:	2302      	movs	r3, #2
 800288c:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288e:	2300      	movs	r3, #0
 8002890:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002892:	2300      	movs	r3, #0
 8002894:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002896:	2309      	movs	r3, #9
 8002898:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800289a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800289e:	4619      	mov	r1, r3
 80028a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028a4:	f003 f906 	bl	8005ab4 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 80028a8:	2200      	movs	r2, #0
 80028aa:	2100      	movs	r1, #0
 80028ac:	2015      	movs	r0, #21
 80028ae:	f002 f84a 	bl	8004946 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80028b2:	2015      	movs	r0, #21
 80028b4:	f002 f861 	bl	800497a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 80028b8:	bf00      	nop
 80028ba:	3778      	adds	r7, #120	; 0x78
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	40006400 	.word	0x40006400
 80028c4:	40021000 	.word	0x40021000

080028c8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b088      	sub	sp, #32
 80028cc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028ce:	f107 030c 	add.w	r3, r7, #12
 80028d2:	2200      	movs	r2, #0
 80028d4:	601a      	str	r2, [r3, #0]
 80028d6:	605a      	str	r2, [r3, #4]
 80028d8:	609a      	str	r2, [r3, #8]
 80028da:	60da      	str	r2, [r3, #12]
 80028dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028de:	4b1e      	ldr	r3, [pc, #120]	; (8002958 <MX_GPIO_Init+0x90>)
 80028e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028e2:	4a1d      	ldr	r2, [pc, #116]	; (8002958 <MX_GPIO_Init+0x90>)
 80028e4:	f043 0304 	orr.w	r3, r3, #4
 80028e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028ea:	4b1b      	ldr	r3, [pc, #108]	; (8002958 <MX_GPIO_Init+0x90>)
 80028ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028ee:	f003 0304 	and.w	r3, r3, #4
 80028f2:	60bb      	str	r3, [r7, #8]
 80028f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028f6:	4b18      	ldr	r3, [pc, #96]	; (8002958 <MX_GPIO_Init+0x90>)
 80028f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028fa:	4a17      	ldr	r2, [pc, #92]	; (8002958 <MX_GPIO_Init+0x90>)
 80028fc:	f043 0301 	orr.w	r3, r3, #1
 8002900:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002902:	4b15      	ldr	r3, [pc, #84]	; (8002958 <MX_GPIO_Init+0x90>)
 8002904:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002906:	f003 0301 	and.w	r3, r3, #1
 800290a:	607b      	str	r3, [r7, #4]
 800290c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800290e:	4b12      	ldr	r3, [pc, #72]	; (8002958 <MX_GPIO_Init+0x90>)
 8002910:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002912:	4a11      	ldr	r2, [pc, #68]	; (8002958 <MX_GPIO_Init+0x90>)
 8002914:	f043 0302 	orr.w	r3, r3, #2
 8002918:	64d3      	str	r3, [r2, #76]	; 0x4c
 800291a:	4b0f      	ldr	r3, [pc, #60]	; (8002958 <MX_GPIO_Init+0x90>)
 800291c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800291e:	f003 0302 	and.w	r3, r3, #2
 8002922:	603b      	str	r3, [r7, #0]
 8002924:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_RESET);
 8002926:	2200      	movs	r2, #0
 8002928:	f44f 7180 	mov.w	r1, #256	; 0x100
 800292c:	480b      	ldr	r0, [pc, #44]	; (800295c <MX_GPIO_Init+0x94>)
 800292e:	f003 fa43 	bl	8005db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_G_Pin;
 8002932:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002936:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002938:	2301      	movs	r3, #1
 800293a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800293c:	2300      	movs	r3, #0
 800293e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002940:	2300      	movs	r3, #0
 8002942:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_G_GPIO_Port, &GPIO_InitStruct);
 8002944:	f107 030c 	add.w	r3, r7, #12
 8002948:	4619      	mov	r1, r3
 800294a:	4804      	ldr	r0, [pc, #16]	; (800295c <MX_GPIO_Init+0x94>)
 800294c:	f003 f8b2 	bl	8005ab4 <HAL_GPIO_Init>

}
 8002950:	bf00      	nop
 8002952:	3720      	adds	r7, #32
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	40021000 	.word	0x40021000
 800295c:	48000800 	.word	0x48000800

08002960 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002964:	4b1e      	ldr	r3, [pc, #120]	; (80029e0 <MX_I2C1_Init+0x80>)
 8002966:	4a1f      	ldr	r2, [pc, #124]	; (80029e4 <MX_I2C1_Init+0x84>)
 8002968:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0070215B;
 800296a:	4b1d      	ldr	r3, [pc, #116]	; (80029e0 <MX_I2C1_Init+0x80>)
 800296c:	4a1e      	ldr	r2, [pc, #120]	; (80029e8 <MX_I2C1_Init+0x88>)
 800296e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002970:	4b1b      	ldr	r3, [pc, #108]	; (80029e0 <MX_I2C1_Init+0x80>)
 8002972:	2200      	movs	r2, #0
 8002974:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002976:	4b1a      	ldr	r3, [pc, #104]	; (80029e0 <MX_I2C1_Init+0x80>)
 8002978:	2201      	movs	r2, #1
 800297a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800297c:	4b18      	ldr	r3, [pc, #96]	; (80029e0 <MX_I2C1_Init+0x80>)
 800297e:	2200      	movs	r2, #0
 8002980:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002982:	4b17      	ldr	r3, [pc, #92]	; (80029e0 <MX_I2C1_Init+0x80>)
 8002984:	2200      	movs	r2, #0
 8002986:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002988:	4b15      	ldr	r3, [pc, #84]	; (80029e0 <MX_I2C1_Init+0x80>)
 800298a:	2200      	movs	r2, #0
 800298c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800298e:	4b14      	ldr	r3, [pc, #80]	; (80029e0 <MX_I2C1_Init+0x80>)
 8002990:	2200      	movs	r2, #0
 8002992:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002994:	4b12      	ldr	r3, [pc, #72]	; (80029e0 <MX_I2C1_Init+0x80>)
 8002996:	2200      	movs	r2, #0
 8002998:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800299a:	4811      	ldr	r0, [pc, #68]	; (80029e0 <MX_I2C1_Init+0x80>)
 800299c:	f003 fa24 	bl	8005de8 <HAL_I2C_Init>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80029a6:	f000 f9b5 	bl	8002d14 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80029aa:	2100      	movs	r1, #0
 80029ac:	480c      	ldr	r0, [pc, #48]	; (80029e0 <MX_I2C1_Init+0x80>)
 80029ae:	f004 f875 	bl	8006a9c <HAL_I2CEx_ConfigAnalogFilter>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d001      	beq.n	80029bc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80029b8:	f000 f9ac 	bl	8002d14 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80029bc:	2100      	movs	r1, #0
 80029be:	4808      	ldr	r0, [pc, #32]	; (80029e0 <MX_I2C1_Init+0x80>)
 80029c0:	f004 f8b7 	bl	8006b32 <HAL_I2CEx_ConfigDigitalFilter>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d001      	beq.n	80029ce <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80029ca:	f000 f9a3 	bl	8002d14 <Error_Handler>
  }

  /** I2C Fast mode Plus enable
  */
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(I2C_FASTMODEPLUS_I2C1);
 80029ce:	4b07      	ldr	r3, [pc, #28]	; (80029ec <MX_I2C1_Init+0x8c>)
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	4a06      	ldr	r2, [pc, #24]	; (80029ec <MX_I2C1_Init+0x8c>)
 80029d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80029d8:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80029da:	bf00      	nop
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	200001a8 	.word	0x200001a8
 80029e4:	40005400 	.word	0x40005400
 80029e8:	0070215b 	.word	0x0070215b
 80029ec:	40010000 	.word	0x40010000

080029f0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b0a0      	sub	sp, #128	; 0x80
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029f8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80029fc:	2200      	movs	r2, #0
 80029fe:	601a      	str	r2, [r3, #0]
 8002a00:	605a      	str	r2, [r3, #4]
 8002a02:	609a      	str	r2, [r3, #8]
 8002a04:	60da      	str	r2, [r3, #12]
 8002a06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a08:	f107 0318 	add.w	r3, r7, #24
 8002a0c:	2254      	movs	r2, #84	; 0x54
 8002a0e:	2100      	movs	r1, #0
 8002a10:	4618      	mov	r0, r3
 8002a12:	f006 fd67 	bl	80094e4 <memset>
  if(i2cHandle->Instance==I2C1)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a2d      	ldr	r2, [pc, #180]	; (8002ad0 <HAL_I2C_MspInit+0xe0>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d153      	bne.n	8002ac8 <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002a20:	2340      	movs	r3, #64	; 0x40
 8002a22:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002a24:	2300      	movs	r3, #0
 8002a26:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a28:	f107 0318 	add.w	r3, r7, #24
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f004 fea5 	bl	800777c <HAL_RCCEx_PeriphCLKConfig>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d001      	beq.n	8002a3c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002a38:	f000 f96c 	bl	8002d14 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a3c:	4b25      	ldr	r3, [pc, #148]	; (8002ad4 <HAL_I2C_MspInit+0xe4>)
 8002a3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a40:	4a24      	ldr	r2, [pc, #144]	; (8002ad4 <HAL_I2C_MspInit+0xe4>)
 8002a42:	f043 0301 	orr.w	r3, r3, #1
 8002a46:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a48:	4b22      	ldr	r3, [pc, #136]	; (8002ad4 <HAL_I2C_MspInit+0xe4>)
 8002a4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a4c:	f003 0301 	and.w	r3, r3, #1
 8002a50:	617b      	str	r3, [r7, #20]
 8002a52:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a54:	4b1f      	ldr	r3, [pc, #124]	; (8002ad4 <HAL_I2C_MspInit+0xe4>)
 8002a56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a58:	4a1e      	ldr	r2, [pc, #120]	; (8002ad4 <HAL_I2C_MspInit+0xe4>)
 8002a5a:	f043 0302 	orr.w	r3, r3, #2
 8002a5e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a60:	4b1c      	ldr	r3, [pc, #112]	; (8002ad4 <HAL_I2C_MspInit+0xe4>)
 8002a62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a64:	f003 0302 	and.w	r3, r3, #2
 8002a68:	613b      	str	r3, [r7, #16]
 8002a6a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002a6c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002a70:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a72:	2312      	movs	r3, #18
 8002a74:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a76:	2300      	movs	r3, #0
 8002a78:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002a7e:	2304      	movs	r3, #4
 8002a80:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a82:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002a86:	4619      	mov	r1, r3
 8002a88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a8c:	f003 f812 	bl	8005ab4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002a90:	2380      	movs	r3, #128	; 0x80
 8002a92:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a94:	2312      	movs	r3, #18
 8002a96:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002aa0:	2304      	movs	r3, #4
 8002aa2:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aa4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002aa8:	4619      	mov	r1, r3
 8002aaa:	480b      	ldr	r0, [pc, #44]	; (8002ad8 <HAL_I2C_MspInit+0xe8>)
 8002aac:	f003 f802 	bl	8005ab4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002ab0:	4b08      	ldr	r3, [pc, #32]	; (8002ad4 <HAL_I2C_MspInit+0xe4>)
 8002ab2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ab4:	4a07      	ldr	r2, [pc, #28]	; (8002ad4 <HAL_I2C_MspInit+0xe4>)
 8002ab6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002aba:	6593      	str	r3, [r2, #88]	; 0x58
 8002abc:	4b05      	ldr	r3, [pc, #20]	; (8002ad4 <HAL_I2C_MspInit+0xe4>)
 8002abe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ac0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ac4:	60fb      	str	r3, [r7, #12]
 8002ac6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002ac8:	bf00      	nop
 8002aca:	3780      	adds	r7, #128	; 0x80
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	40005400 	.word	0x40005400
 8002ad4:	40021000 	.word	0x40021000
 8002ad8:	48000400 	.word	0x48000400

08002adc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002ae0:	f000 fbb7 	bl	8003252 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002ae4:	f000 f886 	bl	8002bf4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002ae8:	f7ff feee 	bl	80028c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8002aec:	f7ff fe18 	bl	8002720 <MX_DMA_Init>
  MX_ADC2_Init();
 8002af0:	f7fd fdf4 	bl	80006dc <MX_ADC2_Init>
  MX_I2C1_Init();
 8002af4:	f7ff ff34 	bl	8002960 <MX_I2C1_Init>
  MX_UART4_Init();
 8002af8:	f000 fa3c 	bl	8002f74 <MX_UART4_Init>
  MX_USART3_UART_Init();
 8002afc:	f000 fa86 	bl	800300c <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8002b00:	f000 f9c2 	bl	8002e88 <MX_TIM3_Init>
  MX_FDCAN1_Init();
 8002b04:	f7ff fe36 	bl	8002774 <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 8002b08:	482f      	ldr	r0, [pc, #188]	; (8002bc8 <main+0xec>)
 8002b0a:	f005 f8dd 	bl	8007cc8 <HAL_TIM_Base_Start_IT>
  comm_controller_init(&hfdcan1 , &comm_controller);
 8002b0e:	492f      	ldr	r1, [pc, #188]	; (8002bcc <main+0xf0>)
 8002b10:	482f      	ldr	r0, [pc, #188]	; (8002bd0 <main+0xf4>)
 8002b12:	f7ff fd36 	bl	8002582 <comm_controller_init>
  ADC_init(&hadc2,&sensors);
 8002b16:	492f      	ldr	r1, [pc, #188]	; (8002bd4 <main+0xf8>)
 8002b18:	482f      	ldr	r0, [pc, #188]	; (8002bd8 <main+0xfc>)
 8002b1a:	f7ff fdaa 	bl	8002672 <ADC_init>
  imu_init(&hi2c1 , &imu);
 8002b1e:	492f      	ldr	r1, [pc, #188]	; (8002bdc <main+0x100>)
 8002b20:	482f      	ldr	r0, [pc, #188]	; (8002be0 <main+0x104>)
 8002b22:	f7fd fcf7 	bl	8000514 <imu_init>
  version_init(&version);
 8002b26:	482f      	ldr	r0, [pc, #188]	; (8002be4 <main+0x108>)
 8002b28:	f000 fb56 	bl	80031d8 <version_init>
  soul_init(&soul_sense);
 8002b2c:	482e      	ldr	r0, [pc, #184]	; (8002be8 <main+0x10c>)
 8002b2e:	f7fd fd75 	bl	800061c <soul_init>
  currentState = IDLE;
 8002b32:	4b2e      	ldr	r3, [pc, #184]	; (8002bec <main+0x110>)
 8002b34:	2200      	movs	r2, #0
 8002b36:	701a      	strb	r2, [r3, #0]
  {
//	  if (HAL_GetTick()%20 == 0) {
//		  imu_read_data(&imu); //TODO Oori to implement
//	  }

	  switch(currentState) {
 8002b38:	4b2c      	ldr	r3, [pc, #176]	; (8002bec <main+0x110>)
 8002b3a:	781b      	ldrb	r3, [r3, #0]
 8002b3c:	2b04      	cmp	r3, #4
 8002b3e:	d83d      	bhi.n	8002bbc <main+0xe0>
 8002b40:	a201      	add	r2, pc, #4	; (adr r2, 8002b48 <main+0x6c>)
 8002b42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b46:	bf00      	nop
 8002b48:	08002bc5 	.word	0x08002bc5
 8002b4c:	08002b5d 	.word	0x08002b5d
 8002b50:	08002bbd 	.word	0x08002bbd
 8002b54:	08002b65 	.word	0x08002b65
 8002b58:	08002b8b 	.word	0x08002b8b
	  	  case IDLE:
		  	  break;

	      case READ_IMU:
//	    	  imu_read_data(&imu); //TODO Oori to implement
	    	  currentState = IDLE;
 8002b5c:	4b23      	ldr	r3, [pc, #140]	; (8002bec <main+0x110>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	701a      	strb	r2, [r3, #0]
	          break;
 8002b62:	e030      	b.n	8002bc6 <main+0xea>


	      case RECEIVE_MESSAGE:
	    	  if(process_received_message(&comm_controller)){
 8002b64:	4819      	ldr	r0, [pc, #100]	; (8002bcc <main+0xf0>)
 8002b66:	f7ff fd71 	bl	800264c <process_received_message>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d003      	beq.n	8002b78 <main+0x9c>
	    		  currentState =  TRANSMIT_MESSAGE;
 8002b70:	4b1e      	ldr	r3, [pc, #120]	; (8002bec <main+0x110>)
 8002b72:	2204      	movs	r2, #4
 8002b74:	701a      	strb	r2, [r3, #0]
	    	  else {
	    		  currentState = IDLE;
	    		  memset(comm_controller.RxData, 0 , RX_BUFFER_SIZE);
	    	  }

	          break;
 8002b76:	e026      	b.n	8002bc6 <main+0xea>
	    		  currentState = IDLE;
 8002b78:	4b1c      	ldr	r3, [pc, #112]	; (8002bec <main+0x110>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	701a      	strb	r2, [r3, #0]
	    		  memset(comm_controller.RxData, 0 , RX_BUFFER_SIZE);
 8002b7e:	2240      	movs	r2, #64	; 0x40
 8002b80:	2100      	movs	r1, #0
 8002b82:	481b      	ldr	r0, [pc, #108]	; (8002bf0 <main+0x114>)
 8002b84:	f006 fcae 	bl	80094e4 <memset>
	          break;
 8002b88:	e01d      	b.n	8002bc6 <main+0xea>

	      case TRANSMIT_MESSAGE:
	      {
			  imu_update_payload(&imu);
 8002b8a:	4814      	ldr	r0, [pc, #80]	; (8002bdc <main+0x100>)
 8002b8c:	f7fd fcf6 	bl	800057c <imu_update_payload>
			  ADC_update_payload(&sensors);
 8002b90:	4810      	ldr	r0, [pc, #64]	; (8002bd4 <main+0xf8>)
 8002b92:	f7ff fd87 	bl	80026a4 <ADC_update_payload>
			  soul_update_payload(&soul_sense , &sensors , &imu , &version);
 8002b96:	4b13      	ldr	r3, [pc, #76]	; (8002be4 <main+0x108>)
 8002b98:	4a10      	ldr	r2, [pc, #64]	; (8002bdc <main+0x100>)
 8002b9a:	490e      	ldr	r1, [pc, #56]	; (8002bd4 <main+0xf8>)
 8002b9c:	4812      	ldr	r0, [pc, #72]	; (8002be8 <main+0x10c>)
 8002b9e:	f7fd fd4b 	bl	8000638 <soul_update_payload>
	          send_message(&comm_controller, soul_sense.payload);
 8002ba2:	4911      	ldr	r1, [pc, #68]	; (8002be8 <main+0x10c>)
 8002ba4:	4809      	ldr	r0, [pc, #36]	; (8002bcc <main+0xf0>)
 8002ba6:	f7ff fd3a 	bl	800261e <send_message>
	          memset(comm_controller.RxData, 0 , RX_BUFFER_SIZE);  //deleting used content from RxData buffer
 8002baa:	2240      	movs	r2, #64	; 0x40
 8002bac:	2100      	movs	r1, #0
 8002bae:	4810      	ldr	r0, [pc, #64]	; (8002bf0 <main+0x114>)
 8002bb0:	f006 fc98 	bl	80094e4 <memset>
	          currentState = IDLE;
 8002bb4:	4b0d      	ldr	r3, [pc, #52]	; (8002bec <main+0x110>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	701a      	strb	r2, [r3, #0]
	          break;
 8002bba:	e004      	b.n	8002bc6 <main+0xea>
	      }


	      default:
	          // Handle any unexpected state
	    	  currentState = IDLE;
 8002bbc:	4b0b      	ldr	r3, [pc, #44]	; (8002bec <main+0x110>)
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	701a      	strb	r2, [r3, #0]
	          break;
 8002bc2:	e000      	b.n	8002bc6 <main+0xea>
		  	  break;
 8002bc4:	bf00      	nop
	  switch(currentState) {
 8002bc6:	e7b7      	b.n	8002b38 <main+0x5c>
 8002bc8:	200003c4 	.word	0x200003c4
 8002bcc:	200001f4 	.word	0x200001f4
 8002bd0:	20000144 	.word	0x20000144
 8002bd4:	200002ec 	.word	0x200002ec
 8002bd8:	20000078 	.word	0x20000078
 8002bdc:	20000330 	.word	0x20000330
 8002be0:	200001a8 	.word	0x200001a8
 8002be4:	2000037c 	.word	0x2000037c
 8002be8:	20000380 	.word	0x20000380
 8002bec:	2000037f 	.word	0x2000037f
 8002bf0:	200002a8 	.word	0x200002a8

08002bf4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b094      	sub	sp, #80	; 0x50
 8002bf8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002bfa:	f107 0318 	add.w	r3, r7, #24
 8002bfe:	2238      	movs	r2, #56	; 0x38
 8002c00:	2100      	movs	r1, #0
 8002c02:	4618      	mov	r0, r3
 8002c04:	f006 fc6e 	bl	80094e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c08:	1d3b      	adds	r3, r7, #4
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	601a      	str	r2, [r3, #0]
 8002c0e:	605a      	str	r2, [r3, #4]
 8002c10:	609a      	str	r2, [r3, #8]
 8002c12:	60da      	str	r2, [r3, #12]
 8002c14:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c16:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002c1a:	f003 ffd7 	bl	8006bcc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002c1e:	2302      	movs	r3, #2
 8002c20:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002c22:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c26:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002c28:	2340      	movs	r3, #64	; 0x40
 8002c2a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c2c:	2302      	movs	r3, #2
 8002c2e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002c30:	2302      	movs	r3, #2
 8002c32:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002c34:	2301      	movs	r3, #1
 8002c36:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 18;
 8002c38:	2312      	movs	r3, #18
 8002c3a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002c3c:	2302      	movs	r3, #2
 8002c3e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002c40:	2302      	movs	r3, #2
 8002c42:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002c44:	2302      	movs	r3, #2
 8002c46:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c48:	f107 0318 	add.w	r3, r7, #24
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f004 f861 	bl	8006d14 <HAL_RCC_OscConfig>
 8002c52:	4603      	mov	r3, r0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d001      	beq.n	8002c5c <SystemClock_Config+0x68>
  {
    Error_Handler();
 8002c58:	f000 f85c 	bl	8002d14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c5c:	230f      	movs	r3, #15
 8002c5e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002c60:	2303      	movs	r3, #3
 8002c62:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c64:	2300      	movs	r3, #0
 8002c66:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002c70:	1d3b      	adds	r3, r7, #4
 8002c72:	2104      	movs	r1, #4
 8002c74:	4618      	mov	r0, r3
 8002c76:	f004 fb65 	bl	8007344 <HAL_RCC_ClockConfig>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d001      	beq.n	8002c84 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002c80:	f000 f848 	bl	8002d14 <Error_Handler>
  }
}
 8002c84:	bf00      	nop
 8002c86:	3750      	adds	r7, #80	; 0x50
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}

08002c8c <HAL_FDCAN_RxFifo0Callback>:

/* USER CODE BEGIN 4 */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
 8002c94:	6039      	str	r1, [r7, #0]
	if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	f003 0301 	and.w	r3, r3, #1
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d00a      	beq.n	8002cb6 <HAL_FDCAN_RxFifo0Callback+0x2a>
	{
		if (HAL_FDCAN_GetRxMessage(&comm_controller.fdcan, FDCAN_RX_FIFO0, &comm_controller.RxHeader, comm_controller.RxData) != HAL_OK)
 8002ca0:	4b0d      	ldr	r3, [pc, #52]	; (8002cd8 <HAL_FDCAN_RxFifo0Callback+0x4c>)
 8002ca2:	4a0e      	ldr	r2, [pc, #56]	; (8002cdc <HAL_FDCAN_RxFifo0Callback+0x50>)
 8002ca4:	2140      	movs	r1, #64	; 0x40
 8002ca6:	480e      	ldr	r0, [pc, #56]	; (8002ce0 <HAL_FDCAN_RxFifo0Callback+0x54>)
 8002ca8:	f002 faba 	bl	8005220 <HAL_FDCAN_GetRxMessage>
 8002cac:	4603      	mov	r3, r0
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d001      	beq.n	8002cb6 <HAL_FDCAN_RxFifo0Callback+0x2a>
		{
			Error_Handler();
 8002cb2:	f000 f82f 	bl	8002d14 <Error_Handler>
		}
	}
	currentState = RECEIVE_MESSAGE;
 8002cb6:	4b0b      	ldr	r3, [pc, #44]	; (8002ce4 <HAL_FDCAN_RxFifo0Callback+0x58>)
 8002cb8:	2203      	movs	r2, #3
 8002cba:	701a      	strb	r2, [r3, #0]
	if (HAL_FDCAN_ActivateNotification(&comm_controller.fdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	2101      	movs	r1, #1
 8002cc0:	4807      	ldr	r0, [pc, #28]	; (8002ce0 <HAL_FDCAN_RxFifo0Callback+0x54>)
 8002cc2:	f002 fb87 	bl	80053d4 <HAL_FDCAN_ActivateNotification>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d001      	beq.n	8002cd0 <HAL_FDCAN_RxFifo0Callback+0x44>
	{
		Error_Handler();
 8002ccc:	f000 f822 	bl	8002d14 <Error_Handler>
	}
}
 8002cd0:	bf00      	nop
 8002cd2:	3708      	adds	r7, #8
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	200002a8 	.word	0x200002a8
 8002cdc:	2000021c 	.word	0x2000021c
 8002ce0:	20000244 	.word	0x20000244
 8002ce4:	2000037f 	.word	0x2000037f

08002ce8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b083      	sub	sp, #12
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3){
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a05      	ldr	r2, [pc, #20]	; (8002d0c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d102      	bne.n	8002d00 <HAL_TIM_PeriodElapsedCallback+0x18>
		currentState = READ_IMU;
 8002cfa:	4b05      	ldr	r3, [pc, #20]	; (8002d10 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	701a      	strb	r2, [r3, #0]

	}
}
 8002d00:	bf00      	nop
 8002d02:	370c      	adds	r7, #12
 8002d04:	46bd      	mov	sp, r7
 8002d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0a:	4770      	bx	lr
 8002d0c:	40000400 	.word	0x40000400
 8002d10:	2000037f 	.word	0x2000037f

08002d14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d18:	b672      	cpsid	i
}
 8002d1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d1c:	e7fe      	b.n	8002d1c <Error_Handler+0x8>
	...

08002d20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b083      	sub	sp, #12
 8002d24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d26:	4b0f      	ldr	r3, [pc, #60]	; (8002d64 <HAL_MspInit+0x44>)
 8002d28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d2a:	4a0e      	ldr	r2, [pc, #56]	; (8002d64 <HAL_MspInit+0x44>)
 8002d2c:	f043 0301 	orr.w	r3, r3, #1
 8002d30:	6613      	str	r3, [r2, #96]	; 0x60
 8002d32:	4b0c      	ldr	r3, [pc, #48]	; (8002d64 <HAL_MspInit+0x44>)
 8002d34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d36:	f003 0301 	and.w	r3, r3, #1
 8002d3a:	607b      	str	r3, [r7, #4]
 8002d3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d3e:	4b09      	ldr	r3, [pc, #36]	; (8002d64 <HAL_MspInit+0x44>)
 8002d40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d42:	4a08      	ldr	r2, [pc, #32]	; (8002d64 <HAL_MspInit+0x44>)
 8002d44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d48:	6593      	str	r3, [r2, #88]	; 0x58
 8002d4a:	4b06      	ldr	r3, [pc, #24]	; (8002d64 <HAL_MspInit+0x44>)
 8002d4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d52:	603b      	str	r3, [r7, #0]
 8002d54:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d56:	bf00      	nop
 8002d58:	370c      	adds	r7, #12
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr
 8002d62:	bf00      	nop
 8002d64:	40021000 	.word	0x40021000

08002d68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002d6c:	e7fe      	b.n	8002d6c <NMI_Handler+0x4>

08002d6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d6e:	b480      	push	{r7}
 8002d70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d72:	e7fe      	b.n	8002d72 <HardFault_Handler+0x4>

08002d74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d74:	b480      	push	{r7}
 8002d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d78:	e7fe      	b.n	8002d78 <MemManage_Handler+0x4>

08002d7a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d7a:	b480      	push	{r7}
 8002d7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d7e:	e7fe      	b.n	8002d7e <BusFault_Handler+0x4>

08002d80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d80:	b480      	push	{r7}
 8002d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d84:	e7fe      	b.n	8002d84 <UsageFault_Handler+0x4>

08002d86 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d86:	b480      	push	{r7}
 8002d88:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d8a:	bf00      	nop
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr

08002d94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d98:	bf00      	nop
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr

08002da2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002da2:	b480      	push	{r7}
 8002da4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002da6:	bf00      	nop
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr

08002db0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002db4:	f000 faa0 	bl	80032f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002db8:	bf00      	nop
 8002dba:	bd80      	pop	{r7, pc}

08002dbc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8002dc0:	4802      	ldr	r0, [pc, #8]	; (8002dcc <DMA1_Channel1_IRQHandler+0x10>)
 8002dc2:	f001 ff18 	bl	8004bf6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002dc6:	bf00      	nop
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	bf00      	nop
 8002dcc:	200000e4 	.word	0x200000e4

08002dd0 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002dd4:	4802      	ldr	r0, [pc, #8]	; (8002de0 <FDCAN1_IT0_IRQHandler+0x10>)
 8002dd6:	f002 fbe3 	bl	80055a0 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8002dda:	bf00      	nop
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	20000144 	.word	0x20000144

08002de4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002de8:	4802      	ldr	r0, [pc, #8]	; (8002df4 <TIM3_IRQHandler+0x10>)
 8002dea:	f004 ffe5 	bl	8007db8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002dee:	bf00      	nop
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	200003c4 	.word	0x200003c4

08002df8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b086      	sub	sp, #24
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e00:	4a14      	ldr	r2, [pc, #80]	; (8002e54 <_sbrk+0x5c>)
 8002e02:	4b15      	ldr	r3, [pc, #84]	; (8002e58 <_sbrk+0x60>)
 8002e04:	1ad3      	subs	r3, r2, r3
 8002e06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e0c:	4b13      	ldr	r3, [pc, #76]	; (8002e5c <_sbrk+0x64>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d102      	bne.n	8002e1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e14:	4b11      	ldr	r3, [pc, #68]	; (8002e5c <_sbrk+0x64>)
 8002e16:	4a12      	ldr	r2, [pc, #72]	; (8002e60 <_sbrk+0x68>)
 8002e18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e1a:	4b10      	ldr	r3, [pc, #64]	; (8002e5c <_sbrk+0x64>)
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4413      	add	r3, r2
 8002e22:	693a      	ldr	r2, [r7, #16]
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d207      	bcs.n	8002e38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e28:	f006 fb74 	bl	8009514 <__errno>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	220c      	movs	r2, #12
 8002e30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002e36:	e009      	b.n	8002e4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e38:	4b08      	ldr	r3, [pc, #32]	; (8002e5c <_sbrk+0x64>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e3e:	4b07      	ldr	r3, [pc, #28]	; (8002e5c <_sbrk+0x64>)
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	4413      	add	r3, r2
 8002e46:	4a05      	ldr	r2, [pc, #20]	; (8002e5c <_sbrk+0x64>)
 8002e48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	3718      	adds	r7, #24
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	20020000 	.word	0x20020000
 8002e58:	00000400 	.word	0x00000400
 8002e5c:	200003c0 	.word	0x200003c0
 8002e60:	20000680 	.word	0x20000680

08002e64 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002e64:	b480      	push	{r7}
 8002e66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002e68:	4b06      	ldr	r3, [pc, #24]	; (8002e84 <SystemInit+0x20>)
 8002e6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e6e:	4a05      	ldr	r2, [pc, #20]	; (8002e84 <SystemInit+0x20>)
 8002e70:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002e74:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e78:	bf00      	nop
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr
 8002e82:	bf00      	nop
 8002e84:	e000ed00 	.word	0xe000ed00

08002e88 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b088      	sub	sp, #32
 8002e8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e8e:	f107 0310 	add.w	r3, r7, #16
 8002e92:	2200      	movs	r2, #0
 8002e94:	601a      	str	r2, [r3, #0]
 8002e96:	605a      	str	r2, [r3, #4]
 8002e98:	609a      	str	r2, [r3, #8]
 8002e9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e9c:	1d3b      	adds	r3, r7, #4
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	601a      	str	r2, [r3, #0]
 8002ea2:	605a      	str	r2, [r3, #4]
 8002ea4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002ea6:	4b1e      	ldr	r3, [pc, #120]	; (8002f20 <MX_TIM3_Init+0x98>)
 8002ea8:	4a1e      	ldr	r2, [pc, #120]	; (8002f24 <MX_TIM3_Init+0x9c>)
 8002eaa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 6399;
 8002eac:	4b1c      	ldr	r3, [pc, #112]	; (8002f20 <MX_TIM3_Init+0x98>)
 8002eae:	f641 02ff 	movw	r2, #6399	; 0x18ff
 8002eb2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002eb4:	4b1a      	ldr	r3, [pc, #104]	; (8002f20 <MX_TIM3_Init+0x98>)
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 499;
 8002eba:	4b19      	ldr	r3, [pc, #100]	; (8002f20 <MX_TIM3_Init+0x98>)
 8002ebc:	f240 12f3 	movw	r2, #499	; 0x1f3
 8002ec0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ec2:	4b17      	ldr	r3, [pc, #92]	; (8002f20 <MX_TIM3_Init+0x98>)
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ec8:	4b15      	ldr	r3, [pc, #84]	; (8002f20 <MX_TIM3_Init+0x98>)
 8002eca:	2200      	movs	r2, #0
 8002ecc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002ece:	4814      	ldr	r0, [pc, #80]	; (8002f20 <MX_TIM3_Init+0x98>)
 8002ed0:	f004 fea2 	bl	8007c18 <HAL_TIM_Base_Init>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d001      	beq.n	8002ede <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8002eda:	f7ff ff1b 	bl	8002d14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ede:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ee2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002ee4:	f107 0310 	add.w	r3, r7, #16
 8002ee8:	4619      	mov	r1, r3
 8002eea:	480d      	ldr	r0, [pc, #52]	; (8002f20 <MX_TIM3_Init+0x98>)
 8002eec:	f005 f8e4 	bl	80080b8 <HAL_TIM_ConfigClockSource>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d001      	beq.n	8002efa <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8002ef6:	f7ff ff0d 	bl	8002d14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002efa:	2300      	movs	r3, #0
 8002efc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002efe:	2300      	movs	r3, #0
 8002f00:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002f02:	1d3b      	adds	r3, r7, #4
 8002f04:	4619      	mov	r1, r3
 8002f06:	4806      	ldr	r0, [pc, #24]	; (8002f20 <MX_TIM3_Init+0x98>)
 8002f08:	f005 fb58 	bl	80085bc <HAL_TIMEx_MasterConfigSynchronization>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d001      	beq.n	8002f16 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8002f12:	f7ff feff 	bl	8002d14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002f16:	bf00      	nop
 8002f18:	3720      	adds	r7, #32
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	200003c4 	.word	0x200003c4
 8002f24:	40000400 	.word	0x40000400

08002f28 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a0d      	ldr	r2, [pc, #52]	; (8002f6c <HAL_TIM_Base_MspInit+0x44>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d113      	bne.n	8002f62 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002f3a:	4b0d      	ldr	r3, [pc, #52]	; (8002f70 <HAL_TIM_Base_MspInit+0x48>)
 8002f3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f3e:	4a0c      	ldr	r2, [pc, #48]	; (8002f70 <HAL_TIM_Base_MspInit+0x48>)
 8002f40:	f043 0302 	orr.w	r3, r3, #2
 8002f44:	6593      	str	r3, [r2, #88]	; 0x58
 8002f46:	4b0a      	ldr	r3, [pc, #40]	; (8002f70 <HAL_TIM_Base_MspInit+0x48>)
 8002f48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f4a:	f003 0302 	and.w	r3, r3, #2
 8002f4e:	60fb      	str	r3, [r7, #12]
 8002f50:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002f52:	2200      	movs	r2, #0
 8002f54:	2100      	movs	r1, #0
 8002f56:	201d      	movs	r0, #29
 8002f58:	f001 fcf5 	bl	8004946 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002f5c:	201d      	movs	r0, #29
 8002f5e:	f001 fd0c 	bl	800497a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002f62:	bf00      	nop
 8002f64:	3710      	adds	r7, #16
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	40000400 	.word	0x40000400
 8002f70:	40021000 	.word	0x40021000

08002f74 <MX_UART4_Init>:
UART_HandleTypeDef huart4;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002f78:	4b22      	ldr	r3, [pc, #136]	; (8003004 <MX_UART4_Init+0x90>)
 8002f7a:	4a23      	ldr	r2, [pc, #140]	; (8003008 <MX_UART4_Init+0x94>)
 8002f7c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002f7e:	4b21      	ldr	r3, [pc, #132]	; (8003004 <MX_UART4_Init+0x90>)
 8002f80:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002f84:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002f86:	4b1f      	ldr	r3, [pc, #124]	; (8003004 <MX_UART4_Init+0x90>)
 8002f88:	2200      	movs	r2, #0
 8002f8a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002f8c:	4b1d      	ldr	r3, [pc, #116]	; (8003004 <MX_UART4_Init+0x90>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002f92:	4b1c      	ldr	r3, [pc, #112]	; (8003004 <MX_UART4_Init+0x90>)
 8002f94:	2200      	movs	r2, #0
 8002f96:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002f98:	4b1a      	ldr	r3, [pc, #104]	; (8003004 <MX_UART4_Init+0x90>)
 8002f9a:	220c      	movs	r2, #12
 8002f9c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f9e:	4b19      	ldr	r3, [pc, #100]	; (8003004 <MX_UART4_Init+0x90>)
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002fa4:	4b17      	ldr	r3, [pc, #92]	; (8003004 <MX_UART4_Init+0x90>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002faa:	4b16      	ldr	r3, [pc, #88]	; (8003004 <MX_UART4_Init+0x90>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002fb0:	4b14      	ldr	r3, [pc, #80]	; (8003004 <MX_UART4_Init+0x90>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002fb6:	4b13      	ldr	r3, [pc, #76]	; (8003004 <MX_UART4_Init+0x90>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002fbc:	4811      	ldr	r0, [pc, #68]	; (8003004 <MX_UART4_Init+0x90>)
 8002fbe:	f005 fbd9 	bl	8008774 <HAL_UART_Init>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d001      	beq.n	8002fcc <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8002fc8:	f7ff fea4 	bl	8002d14 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002fcc:	2100      	movs	r1, #0
 8002fce:	480d      	ldr	r0, [pc, #52]	; (8003004 <MX_UART4_Init+0x90>)
 8002fd0:	f006 f90a 	bl	80091e8 <HAL_UARTEx_SetTxFifoThreshold>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d001      	beq.n	8002fde <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8002fda:	f7ff fe9b 	bl	8002d14 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002fde:	2100      	movs	r1, #0
 8002fe0:	4808      	ldr	r0, [pc, #32]	; (8003004 <MX_UART4_Init+0x90>)
 8002fe2:	f006 f93f 	bl	8009264 <HAL_UARTEx_SetRxFifoThreshold>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d001      	beq.n	8002ff0 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8002fec:	f7ff fe92 	bl	8002d14 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8002ff0:	4804      	ldr	r0, [pc, #16]	; (8003004 <MX_UART4_Init+0x90>)
 8002ff2:	f006 f8c0 	bl	8009176 <HAL_UARTEx_DisableFifoMode>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d001      	beq.n	8003000 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8002ffc:	f7ff fe8a 	bl	8002d14 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8003000:	bf00      	nop
 8003002:	bd80      	pop	{r7, pc}
 8003004:	20000410 	.word	0x20000410
 8003008:	40004c00 	.word	0x40004c00

0800300c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003010:	4b22      	ldr	r3, [pc, #136]	; (800309c <MX_USART3_UART_Init+0x90>)
 8003012:	4a23      	ldr	r2, [pc, #140]	; (80030a0 <MX_USART3_UART_Init+0x94>)
 8003014:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003016:	4b21      	ldr	r3, [pc, #132]	; (800309c <MX_USART3_UART_Init+0x90>)
 8003018:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800301c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800301e:	4b1f      	ldr	r3, [pc, #124]	; (800309c <MX_USART3_UART_Init+0x90>)
 8003020:	2200      	movs	r2, #0
 8003022:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003024:	4b1d      	ldr	r3, [pc, #116]	; (800309c <MX_USART3_UART_Init+0x90>)
 8003026:	2200      	movs	r2, #0
 8003028:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800302a:	4b1c      	ldr	r3, [pc, #112]	; (800309c <MX_USART3_UART_Init+0x90>)
 800302c:	2200      	movs	r2, #0
 800302e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003030:	4b1a      	ldr	r3, [pc, #104]	; (800309c <MX_USART3_UART_Init+0x90>)
 8003032:	220c      	movs	r2, #12
 8003034:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003036:	4b19      	ldr	r3, [pc, #100]	; (800309c <MX_USART3_UART_Init+0x90>)
 8003038:	2200      	movs	r2, #0
 800303a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800303c:	4b17      	ldr	r3, [pc, #92]	; (800309c <MX_USART3_UART_Init+0x90>)
 800303e:	2200      	movs	r2, #0
 8003040:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003042:	4b16      	ldr	r3, [pc, #88]	; (800309c <MX_USART3_UART_Init+0x90>)
 8003044:	2200      	movs	r2, #0
 8003046:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003048:	4b14      	ldr	r3, [pc, #80]	; (800309c <MX_USART3_UART_Init+0x90>)
 800304a:	2200      	movs	r2, #0
 800304c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800304e:	4b13      	ldr	r3, [pc, #76]	; (800309c <MX_USART3_UART_Init+0x90>)
 8003050:	2200      	movs	r2, #0
 8003052:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003054:	4811      	ldr	r0, [pc, #68]	; (800309c <MX_USART3_UART_Init+0x90>)
 8003056:	f005 fb8d 	bl	8008774 <HAL_UART_Init>
 800305a:	4603      	mov	r3, r0
 800305c:	2b00      	cmp	r3, #0
 800305e:	d001      	beq.n	8003064 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8003060:	f7ff fe58 	bl	8002d14 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003064:	2100      	movs	r1, #0
 8003066:	480d      	ldr	r0, [pc, #52]	; (800309c <MX_USART3_UART_Init+0x90>)
 8003068:	f006 f8be 	bl	80091e8 <HAL_UARTEx_SetTxFifoThreshold>
 800306c:	4603      	mov	r3, r0
 800306e:	2b00      	cmp	r3, #0
 8003070:	d001      	beq.n	8003076 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8003072:	f7ff fe4f 	bl	8002d14 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003076:	2100      	movs	r1, #0
 8003078:	4808      	ldr	r0, [pc, #32]	; (800309c <MX_USART3_UART_Init+0x90>)
 800307a:	f006 f8f3 	bl	8009264 <HAL_UARTEx_SetRxFifoThreshold>
 800307e:	4603      	mov	r3, r0
 8003080:	2b00      	cmp	r3, #0
 8003082:	d001      	beq.n	8003088 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8003084:	f7ff fe46 	bl	8002d14 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8003088:	4804      	ldr	r0, [pc, #16]	; (800309c <MX_USART3_UART_Init+0x90>)
 800308a:	f006 f874 	bl	8009176 <HAL_UARTEx_DisableFifoMode>
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	d001      	beq.n	8003098 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8003094:	f7ff fe3e 	bl	8002d14 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003098:	bf00      	nop
 800309a:	bd80      	pop	{r7, pc}
 800309c:	200004a0 	.word	0x200004a0
 80030a0:	40004800 	.word	0x40004800

080030a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b0a0      	sub	sp, #128	; 0x80
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030ac:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80030b0:	2200      	movs	r2, #0
 80030b2:	601a      	str	r2, [r3, #0]
 80030b4:	605a      	str	r2, [r3, #4]
 80030b6:	609a      	str	r2, [r3, #8]
 80030b8:	60da      	str	r2, [r3, #12]
 80030ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80030bc:	f107 0318 	add.w	r3, r7, #24
 80030c0:	2254      	movs	r2, #84	; 0x54
 80030c2:	2100      	movs	r1, #0
 80030c4:	4618      	mov	r0, r3
 80030c6:	f006 fa0d 	bl	80094e4 <memset>
  if(uartHandle->Instance==UART4)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a3d      	ldr	r2, [pc, #244]	; (80031c4 <HAL_UART_MspInit+0x120>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d137      	bne.n	8003144 <HAL_UART_MspInit+0xa0>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80030d4:	2308      	movs	r3, #8
 80030d6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80030d8:	2300      	movs	r3, #0
 80030da:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80030dc:	f107 0318 	add.w	r3, r7, #24
 80030e0:	4618      	mov	r0, r3
 80030e2:	f004 fb4b 	bl	800777c <HAL_RCCEx_PeriphCLKConfig>
 80030e6:	4603      	mov	r3, r0
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d001      	beq.n	80030f0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80030ec:	f7ff fe12 	bl	8002d14 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80030f0:	4b35      	ldr	r3, [pc, #212]	; (80031c8 <HAL_UART_MspInit+0x124>)
 80030f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030f4:	4a34      	ldr	r2, [pc, #208]	; (80031c8 <HAL_UART_MspInit+0x124>)
 80030f6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80030fa:	6593      	str	r3, [r2, #88]	; 0x58
 80030fc:	4b32      	ldr	r3, [pc, #200]	; (80031c8 <HAL_UART_MspInit+0x124>)
 80030fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003100:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003104:	617b      	str	r3, [r7, #20]
 8003106:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003108:	4b2f      	ldr	r3, [pc, #188]	; (80031c8 <HAL_UART_MspInit+0x124>)
 800310a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800310c:	4a2e      	ldr	r2, [pc, #184]	; (80031c8 <HAL_UART_MspInit+0x124>)
 800310e:	f043 0304 	orr.w	r3, r3, #4
 8003112:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003114:	4b2c      	ldr	r3, [pc, #176]	; (80031c8 <HAL_UART_MspInit+0x124>)
 8003116:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003118:	f003 0304 	and.w	r3, r3, #4
 800311c:	613b      	str	r3, [r7, #16]
 800311e:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003120:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003124:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003126:	2302      	movs	r3, #2
 8003128:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800312a:	2300      	movs	r3, #0
 800312c:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800312e:	2300      	movs	r3, #0
 8003130:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8003132:	2305      	movs	r3, #5
 8003134:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003136:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800313a:	4619      	mov	r1, r3
 800313c:	4823      	ldr	r0, [pc, #140]	; (80031cc <HAL_UART_MspInit+0x128>)
 800313e:	f002 fcb9 	bl	8005ab4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003142:	e03b      	b.n	80031bc <HAL_UART_MspInit+0x118>
  else if(uartHandle->Instance==USART3)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a21      	ldr	r2, [pc, #132]	; (80031d0 <HAL_UART_MspInit+0x12c>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d136      	bne.n	80031bc <HAL_UART_MspInit+0x118>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800314e:	2304      	movs	r3, #4
 8003150:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003152:	2300      	movs	r3, #0
 8003154:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003156:	f107 0318 	add.w	r3, r7, #24
 800315a:	4618      	mov	r0, r3
 800315c:	f004 fb0e 	bl	800777c <HAL_RCCEx_PeriphCLKConfig>
 8003160:	4603      	mov	r3, r0
 8003162:	2b00      	cmp	r3, #0
 8003164:	d001      	beq.n	800316a <HAL_UART_MspInit+0xc6>
      Error_Handler();
 8003166:	f7ff fdd5 	bl	8002d14 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800316a:	4b17      	ldr	r3, [pc, #92]	; (80031c8 <HAL_UART_MspInit+0x124>)
 800316c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800316e:	4a16      	ldr	r2, [pc, #88]	; (80031c8 <HAL_UART_MspInit+0x124>)
 8003170:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003174:	6593      	str	r3, [r2, #88]	; 0x58
 8003176:	4b14      	ldr	r3, [pc, #80]	; (80031c8 <HAL_UART_MspInit+0x124>)
 8003178:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800317a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800317e:	60fb      	str	r3, [r7, #12]
 8003180:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003182:	4b11      	ldr	r3, [pc, #68]	; (80031c8 <HAL_UART_MspInit+0x124>)
 8003184:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003186:	4a10      	ldr	r2, [pc, #64]	; (80031c8 <HAL_UART_MspInit+0x124>)
 8003188:	f043 0302 	orr.w	r3, r3, #2
 800318c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800318e:	4b0e      	ldr	r3, [pc, #56]	; (80031c8 <HAL_UART_MspInit+0x124>)
 8003190:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003192:	f003 0302 	and.w	r3, r3, #2
 8003196:	60bb      	str	r3, [r7, #8]
 8003198:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800319a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800319e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031a0:	2302      	movs	r3, #2
 80031a2:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a4:	2300      	movs	r3, #0
 80031a6:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031a8:	2300      	movs	r3, #0
 80031aa:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80031ac:	2307      	movs	r3, #7
 80031ae:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031b0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80031b4:	4619      	mov	r1, r3
 80031b6:	4807      	ldr	r0, [pc, #28]	; (80031d4 <HAL_UART_MspInit+0x130>)
 80031b8:	f002 fc7c 	bl	8005ab4 <HAL_GPIO_Init>
}
 80031bc:	bf00      	nop
 80031be:	3780      	adds	r7, #128	; 0x80
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	40004c00 	.word	0x40004c00
 80031c8:	40021000 	.word	0x40021000
 80031cc:	48000800 	.word	0x48000800
 80031d0:	40004800 	.word	0x40004800
 80031d4:	48000400 	.word	0x48000400

080031d8 <version_init>:
 */


#include "version.h"

void version_init(FwVersion* version){
 80031d8:	b480      	push	{r7}
 80031da:	b083      	sub	sp, #12
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
	version->version[0] = HW_VERSION;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2201      	movs	r2, #1
 80031e4:	701a      	strb	r2, [r3, #0]
	version->version[1] = SW_MAJOR_VERSION;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2200      	movs	r2, #0
 80031ea:	705a      	strb	r2, [r3, #1]
	version->version[2] = SW_MINOR_VERSION;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2201      	movs	r2, #1
 80031f0:	709a      	strb	r2, [r3, #2]
}
 80031f2:	bf00      	nop
 80031f4:	370c      	adds	r7, #12
 80031f6:	46bd      	mov	sp, r7
 80031f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fc:	4770      	bx	lr
	...

08003200 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003200:	480d      	ldr	r0, [pc, #52]	; (8003238 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003202:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003204:	480d      	ldr	r0, [pc, #52]	; (800323c <LoopForever+0x6>)
  ldr r1, =_edata
 8003206:	490e      	ldr	r1, [pc, #56]	; (8003240 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003208:	4a0e      	ldr	r2, [pc, #56]	; (8003244 <LoopForever+0xe>)
  movs r3, #0
 800320a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800320c:	e002      	b.n	8003214 <LoopCopyDataInit>

0800320e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800320e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003210:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003212:	3304      	adds	r3, #4

08003214 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003214:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003216:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003218:	d3f9      	bcc.n	800320e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800321a:	4a0b      	ldr	r2, [pc, #44]	; (8003248 <LoopForever+0x12>)
  ldr r4, =_ebss
 800321c:	4c0b      	ldr	r4, [pc, #44]	; (800324c <LoopForever+0x16>)
  movs r3, #0
 800321e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003220:	e001      	b.n	8003226 <LoopFillZerobss>

08003222 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003222:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003224:	3204      	adds	r2, #4

08003226 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003226:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003228:	d3fb      	bcc.n	8003222 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800322a:	f7ff fe1b 	bl	8002e64 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800322e:	f006 f977 	bl	8009520 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003232:	f7ff fc53 	bl	8002adc <main>

08003236 <LoopForever>:

LoopForever:
    b LoopForever
 8003236:	e7fe      	b.n	8003236 <LoopForever>
  ldr   r0, =_estack
 8003238:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800323c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003240:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8003244:	08009600 	.word	0x08009600
  ldr r2, =_sbss
 8003248:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800324c:	2000067c 	.word	0x2000067c

08003250 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003250:	e7fe      	b.n	8003250 <ADC1_2_IRQHandler>

08003252 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003252:	b580      	push	{r7, lr}
 8003254:	b082      	sub	sp, #8
 8003256:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003258:	2300      	movs	r3, #0
 800325a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800325c:	2003      	movs	r0, #3
 800325e:	f001 fb67 	bl	8004930 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003262:	200f      	movs	r0, #15
 8003264:	f000 f80e 	bl	8003284 <HAL_InitTick>
 8003268:	4603      	mov	r3, r0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d002      	beq.n	8003274 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	71fb      	strb	r3, [r7, #7]
 8003272:	e001      	b.n	8003278 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003274:	f7ff fd54 	bl	8002d20 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003278:	79fb      	ldrb	r3, [r7, #7]

}
 800327a:	4618      	mov	r0, r3
 800327c:	3708      	adds	r7, #8
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}
	...

08003284 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b084      	sub	sp, #16
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800328c:	2300      	movs	r3, #0
 800328e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003290:	4b16      	ldr	r3, [pc, #88]	; (80032ec <HAL_InitTick+0x68>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d022      	beq.n	80032de <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003298:	4b15      	ldr	r3, [pc, #84]	; (80032f0 <HAL_InitTick+0x6c>)
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	4b13      	ldr	r3, [pc, #76]	; (80032ec <HAL_InitTick+0x68>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80032a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80032a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80032ac:	4618      	mov	r0, r3
 80032ae:	f001 fb72 	bl	8004996 <HAL_SYSTICK_Config>
 80032b2:	4603      	mov	r3, r0
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d10f      	bne.n	80032d8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2b0f      	cmp	r3, #15
 80032bc:	d809      	bhi.n	80032d2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032be:	2200      	movs	r2, #0
 80032c0:	6879      	ldr	r1, [r7, #4]
 80032c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80032c6:	f001 fb3e 	bl	8004946 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80032ca:	4a0a      	ldr	r2, [pc, #40]	; (80032f4 <HAL_InitTick+0x70>)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6013      	str	r3, [r2, #0]
 80032d0:	e007      	b.n	80032e2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
 80032d4:	73fb      	strb	r3, [r7, #15]
 80032d6:	e004      	b.n	80032e2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	73fb      	strb	r3, [r7, #15]
 80032dc:	e001      	b.n	80032e2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80032e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	3710      	adds	r7, #16
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}
 80032ec:	20000008 	.word	0x20000008
 80032f0:	20000000 	.word	0x20000000
 80032f4:	20000004 	.word	0x20000004

080032f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032f8:	b480      	push	{r7}
 80032fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032fc:	4b05      	ldr	r3, [pc, #20]	; (8003314 <HAL_IncTick+0x1c>)
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	4b05      	ldr	r3, [pc, #20]	; (8003318 <HAL_IncTick+0x20>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4413      	add	r3, r2
 8003306:	4a03      	ldr	r2, [pc, #12]	; (8003314 <HAL_IncTick+0x1c>)
 8003308:	6013      	str	r3, [r2, #0]
}
 800330a:	bf00      	nop
 800330c:	46bd      	mov	sp, r7
 800330e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003312:	4770      	bx	lr
 8003314:	20000530 	.word	0x20000530
 8003318:	20000008 	.word	0x20000008

0800331c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800331c:	b480      	push	{r7}
 800331e:	af00      	add	r7, sp, #0
  return uwTick;
 8003320:	4b03      	ldr	r3, [pc, #12]	; (8003330 <HAL_GetTick+0x14>)
 8003322:	681b      	ldr	r3, [r3, #0]
}
 8003324:	4618      	mov	r0, r3
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	20000530 	.word	0x20000530

08003334 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b084      	sub	sp, #16
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800333c:	f7ff ffee 	bl	800331c <HAL_GetTick>
 8003340:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800334c:	d004      	beq.n	8003358 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800334e:	4b09      	ldr	r3, [pc, #36]	; (8003374 <HAL_Delay+0x40>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	68fa      	ldr	r2, [r7, #12]
 8003354:	4413      	add	r3, r2
 8003356:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003358:	bf00      	nop
 800335a:	f7ff ffdf 	bl	800331c <HAL_GetTick>
 800335e:	4602      	mov	r2, r0
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	1ad3      	subs	r3, r2, r3
 8003364:	68fa      	ldr	r2, [r7, #12]
 8003366:	429a      	cmp	r2, r3
 8003368:	d8f7      	bhi.n	800335a <HAL_Delay+0x26>
  {
  }
}
 800336a:	bf00      	nop
 800336c:	bf00      	nop
 800336e:	3710      	adds	r7, #16
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}
 8003374:	20000008 	.word	0x20000008

08003378 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003378:	b480      	push	{r7}
 800337a:	b083      	sub	sp, #12
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	431a      	orrs	r2, r3
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	609a      	str	r2, [r3, #8]
}
 8003392:	bf00      	nop
 8003394:	370c      	adds	r7, #12
 8003396:	46bd      	mov	sp, r7
 8003398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339c:	4770      	bx	lr

0800339e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800339e:	b480      	push	{r7}
 80033a0:	b083      	sub	sp, #12
 80033a2:	af00      	add	r7, sp, #0
 80033a4:	6078      	str	r0, [r7, #4]
 80033a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	431a      	orrs	r2, r3
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	609a      	str	r2, [r3, #8]
}
 80033b8:	bf00      	nop
 80033ba:	370c      	adds	r7, #12
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr

080033c4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	370c      	adds	r7, #12
 80033d8:	46bd      	mov	sp, r7
 80033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033de:	4770      	bx	lr

080033e0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b087      	sub	sp, #28
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	60f8      	str	r0, [r7, #12]
 80033e8:	60b9      	str	r1, [r7, #8]
 80033ea:	607a      	str	r2, [r7, #4]
 80033ec:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	3360      	adds	r3, #96	; 0x60
 80033f2:	461a      	mov	r2, r3
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	009b      	lsls	r3, r3, #2
 80033f8:	4413      	add	r3, r2
 80033fa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	4b08      	ldr	r3, [pc, #32]	; (8003424 <LL_ADC_SetOffset+0x44>)
 8003402:	4013      	ands	r3, r2
 8003404:	687a      	ldr	r2, [r7, #4]
 8003406:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800340a:	683a      	ldr	r2, [r7, #0]
 800340c:	430a      	orrs	r2, r1
 800340e:	4313      	orrs	r3, r2
 8003410:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003418:	bf00      	nop
 800341a:	371c      	adds	r7, #28
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr
 8003424:	03fff000 	.word	0x03fff000

08003428 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003428:	b480      	push	{r7}
 800342a:	b085      	sub	sp, #20
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
 8003430:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	3360      	adds	r3, #96	; 0x60
 8003436:	461a      	mov	r2, r3
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	4413      	add	r3, r2
 800343e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003448:	4618      	mov	r0, r3
 800344a:	3714      	adds	r7, #20
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr

08003454 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003454:	b480      	push	{r7}
 8003456:	b087      	sub	sp, #28
 8003458:	af00      	add	r7, sp, #0
 800345a:	60f8      	str	r0, [r7, #12]
 800345c:	60b9      	str	r1, [r7, #8]
 800345e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	3360      	adds	r3, #96	; 0x60
 8003464:	461a      	mov	r2, r3
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	4413      	add	r3, r2
 800346c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	431a      	orrs	r2, r3
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800347e:	bf00      	nop
 8003480:	371c      	adds	r7, #28
 8003482:	46bd      	mov	sp, r7
 8003484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003488:	4770      	bx	lr

0800348a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800348a:	b480      	push	{r7}
 800348c:	b087      	sub	sp, #28
 800348e:	af00      	add	r7, sp, #0
 8003490:	60f8      	str	r0, [r7, #12]
 8003492:	60b9      	str	r1, [r7, #8]
 8003494:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	3360      	adds	r3, #96	; 0x60
 800349a:	461a      	mov	r2, r3
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	4413      	add	r3, r2
 80034a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	431a      	orrs	r2, r3
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80034b4:	bf00      	nop
 80034b6:	371c      	adds	r7, #28
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr

080034c0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b087      	sub	sp, #28
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	60f8      	str	r0, [r7, #12]
 80034c8:	60b9      	str	r1, [r7, #8]
 80034ca:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	3360      	adds	r3, #96	; 0x60
 80034d0:	461a      	mov	r2, r3
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	009b      	lsls	r3, r3, #2
 80034d6:	4413      	add	r3, r2
 80034d8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	431a      	orrs	r2, r3
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80034ea:	bf00      	nop
 80034ec:	371c      	adds	r7, #28
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr

080034f6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80034f6:	b480      	push	{r7}
 80034f8:	b083      	sub	sp, #12
 80034fa:	af00      	add	r7, sp, #0
 80034fc:	6078      	str	r0, [r7, #4]
 80034fe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	695b      	ldr	r3, [r3, #20]
 8003504:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	431a      	orrs	r2, r3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	615a      	str	r2, [r3, #20]
}
 8003510:	bf00      	nop
 8003512:	370c      	adds	r7, #12
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr

0800351c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800352c:	2b00      	cmp	r3, #0
 800352e:	d101      	bne.n	8003534 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003530:	2301      	movs	r3, #1
 8003532:	e000      	b.n	8003536 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003534:	2300      	movs	r3, #0
}
 8003536:	4618      	mov	r0, r3
 8003538:	370c      	adds	r7, #12
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr

08003542 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003542:	b480      	push	{r7}
 8003544:	b087      	sub	sp, #28
 8003546:	af00      	add	r7, sp, #0
 8003548:	60f8      	str	r0, [r7, #12]
 800354a:	60b9      	str	r1, [r7, #8]
 800354c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	3330      	adds	r3, #48	; 0x30
 8003552:	461a      	mov	r2, r3
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	0a1b      	lsrs	r3, r3, #8
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	f003 030c 	and.w	r3, r3, #12
 800355e:	4413      	add	r3, r2
 8003560:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	68bb      	ldr	r3, [r7, #8]
 8003568:	f003 031f 	and.w	r3, r3, #31
 800356c:	211f      	movs	r1, #31
 800356e:	fa01 f303 	lsl.w	r3, r1, r3
 8003572:	43db      	mvns	r3, r3
 8003574:	401a      	ands	r2, r3
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	0e9b      	lsrs	r3, r3, #26
 800357a:	f003 011f 	and.w	r1, r3, #31
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	f003 031f 	and.w	r3, r3, #31
 8003584:	fa01 f303 	lsl.w	r3, r1, r3
 8003588:	431a      	orrs	r2, r3
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800358e:	bf00      	nop
 8003590:	371c      	adds	r7, #28
 8003592:	46bd      	mov	sp, r7
 8003594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003598:	4770      	bx	lr

0800359a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800359a:	b480      	push	{r7}
 800359c:	b087      	sub	sp, #28
 800359e:	af00      	add	r7, sp, #0
 80035a0:	60f8      	str	r0, [r7, #12]
 80035a2:	60b9      	str	r1, [r7, #8]
 80035a4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	3314      	adds	r3, #20
 80035aa:	461a      	mov	r2, r3
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	0e5b      	lsrs	r3, r3, #25
 80035b0:	009b      	lsls	r3, r3, #2
 80035b2:	f003 0304 	and.w	r3, r3, #4
 80035b6:	4413      	add	r3, r2
 80035b8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	0d1b      	lsrs	r3, r3, #20
 80035c2:	f003 031f 	and.w	r3, r3, #31
 80035c6:	2107      	movs	r1, #7
 80035c8:	fa01 f303 	lsl.w	r3, r1, r3
 80035cc:	43db      	mvns	r3, r3
 80035ce:	401a      	ands	r2, r3
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	0d1b      	lsrs	r3, r3, #20
 80035d4:	f003 031f 	and.w	r3, r3, #31
 80035d8:	6879      	ldr	r1, [r7, #4]
 80035da:	fa01 f303 	lsl.w	r3, r1, r3
 80035de:	431a      	orrs	r2, r3
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80035e4:	bf00      	nop
 80035e6:	371c      	adds	r7, #28
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr

080035f0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b085      	sub	sp, #20
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	60f8      	str	r0, [r7, #12]
 80035f8:	60b9      	str	r1, [r7, #8]
 80035fa:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	4a0f      	ldr	r2, [pc, #60]	; (800363c <LL_ADC_SetChannelSingleDiff+0x4c>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d10a      	bne.n	800361a <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003610:	431a      	orrs	r2, r3
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8003618:	e00a      	b.n	8003630 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003626:	43db      	mvns	r3, r3
 8003628:	401a      	ands	r2, r3
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8003630:	bf00      	nop
 8003632:	3714      	adds	r7, #20
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr
 800363c:	407f0000 	.word	0x407f0000

08003640 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003640:	b480      	push	{r7}
 8003642:	b083      	sub	sp, #12
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	f003 031f 	and.w	r3, r3, #31
}
 8003650:	4618      	mov	r0, r3
 8003652:	370c      	adds	r7, #12
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr

0800365c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800366c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003670:	687a      	ldr	r2, [r7, #4]
 8003672:	6093      	str	r3, [r2, #8]
}
 8003674:	bf00      	nop
 8003676:	370c      	adds	r7, #12
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003690:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003694:	d101      	bne.n	800369a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003696:	2301      	movs	r3, #1
 8003698:	e000      	b.n	800369c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800369a:	2300      	movs	r3, #0
}
 800369c:	4618      	mov	r0, r3
 800369e:	370c      	adds	r7, #12
 80036a0:	46bd      	mov	sp, r7
 80036a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a6:	4770      	bx	lr

080036a8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b083      	sub	sp, #12
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80036b8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80036bc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80036c4:	bf00      	nop
 80036c6:	370c      	adds	r7, #12
 80036c8:	46bd      	mov	sp, r7
 80036ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ce:	4770      	bx	lr

080036d0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b083      	sub	sp, #12
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036e0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80036e4:	d101      	bne.n	80036ea <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80036e6:	2301      	movs	r3, #1
 80036e8:	e000      	b.n	80036ec <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80036ea:	2300      	movs	r3, #0
}
 80036ec:	4618      	mov	r0, r3
 80036ee:	370c      	adds	r7, #12
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr

080036f8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b083      	sub	sp, #12
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003708:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800370c:	f043 0201 	orr.w	r2, r3, #1
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003714:	bf00      	nop
 8003716:	370c      	adds	r7, #12
 8003718:	46bd      	mov	sp, r7
 800371a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371e:	4770      	bx	lr

08003720 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	f003 0301 	and.w	r3, r3, #1
 8003730:	2b01      	cmp	r3, #1
 8003732:	d101      	bne.n	8003738 <LL_ADC_IsEnabled+0x18>
 8003734:	2301      	movs	r3, #1
 8003736:	e000      	b.n	800373a <LL_ADC_IsEnabled+0x1a>
 8003738:	2300      	movs	r3, #0
}
 800373a:	4618      	mov	r0, r3
 800373c:	370c      	adds	r7, #12
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr

08003746 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003746:	b480      	push	{r7}
 8003748:	b083      	sub	sp, #12
 800374a:	af00      	add	r7, sp, #0
 800374c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003756:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800375a:	f043 0204 	orr.w	r2, r3, #4
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003762:	bf00      	nop
 8003764:	370c      	adds	r7, #12
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr

0800376e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800376e:	b480      	push	{r7}
 8003770:	b083      	sub	sp, #12
 8003772:	af00      	add	r7, sp, #0
 8003774:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	f003 0304 	and.w	r3, r3, #4
 800377e:	2b04      	cmp	r3, #4
 8003780:	d101      	bne.n	8003786 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003782:	2301      	movs	r3, #1
 8003784:	e000      	b.n	8003788 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003786:	2300      	movs	r3, #0
}
 8003788:	4618      	mov	r0, r3
 800378a:	370c      	adds	r7, #12
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr

08003794 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003794:	b480      	push	{r7}
 8003796:	b083      	sub	sp, #12
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	f003 0308 	and.w	r3, r3, #8
 80037a4:	2b08      	cmp	r3, #8
 80037a6:	d101      	bne.n	80037ac <LL_ADC_INJ_IsConversionOngoing+0x18>
 80037a8:	2301      	movs	r3, #1
 80037aa:	e000      	b.n	80037ae <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80037ac:	2300      	movs	r3, #0
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	370c      	adds	r7, #12
 80037b2:	46bd      	mov	sp, r7
 80037b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b8:	4770      	bx	lr
	...

080037bc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80037bc:	b590      	push	{r4, r7, lr}
 80037be:	b089      	sub	sp, #36	; 0x24
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037c4:	2300      	movs	r3, #0
 80037c6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80037c8:	2300      	movs	r3, #0
 80037ca:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d101      	bne.n	80037d6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e1af      	b.n	8003b36 <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	695b      	ldr	r3, [r3, #20]
 80037da:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d109      	bne.n	80037f8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80037e4:	6878      	ldr	r0, [r7, #4]
 80037e6:	f7fd f853 	bl	8000890 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2200      	movs	r2, #0
 80037ee:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2200      	movs	r2, #0
 80037f4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4618      	mov	r0, r3
 80037fe:	f7ff ff3f 	bl	8003680 <LL_ADC_IsDeepPowerDownEnabled>
 8003802:	4603      	mov	r3, r0
 8003804:	2b00      	cmp	r3, #0
 8003806:	d004      	beq.n	8003812 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4618      	mov	r0, r3
 800380e:	f7ff ff25 	bl	800365c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4618      	mov	r0, r3
 8003818:	f7ff ff5a 	bl	80036d0 <LL_ADC_IsInternalRegulatorEnabled>
 800381c:	4603      	mov	r3, r0
 800381e:	2b00      	cmp	r3, #0
 8003820:	d115      	bne.n	800384e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4618      	mov	r0, r3
 8003828:	f7ff ff3e 	bl	80036a8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800382c:	4b9f      	ldr	r3, [pc, #636]	; (8003aac <HAL_ADC_Init+0x2f0>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	099b      	lsrs	r3, r3, #6
 8003832:	4a9f      	ldr	r2, [pc, #636]	; (8003ab0 <HAL_ADC_Init+0x2f4>)
 8003834:	fba2 2303 	umull	r2, r3, r2, r3
 8003838:	099b      	lsrs	r3, r3, #6
 800383a:	3301      	adds	r3, #1
 800383c:	005b      	lsls	r3, r3, #1
 800383e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003840:	e002      	b.n	8003848 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	3b01      	subs	r3, #1
 8003846:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d1f9      	bne.n	8003842 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4618      	mov	r0, r3
 8003854:	f7ff ff3c 	bl	80036d0 <LL_ADC_IsInternalRegulatorEnabled>
 8003858:	4603      	mov	r3, r0
 800385a:	2b00      	cmp	r3, #0
 800385c:	d10d      	bne.n	800387a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003862:	f043 0210 	orr.w	r2, r3, #16
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800386e:	f043 0201 	orr.w	r2, r3, #1
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4618      	mov	r0, r3
 8003880:	f7ff ff75 	bl	800376e <LL_ADC_REG_IsConversionOngoing>
 8003884:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800388a:	f003 0310 	and.w	r3, r3, #16
 800388e:	2b00      	cmp	r3, #0
 8003890:	f040 8148 	bne.w	8003b24 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	2b00      	cmp	r3, #0
 8003898:	f040 8144 	bne.w	8003b24 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038a0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80038a4:	f043 0202 	orr.w	r2, r3, #2
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4618      	mov	r0, r3
 80038b2:	f7ff ff35 	bl	8003720 <LL_ADC_IsEnabled>
 80038b6:	4603      	mov	r3, r0
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d141      	bne.n	8003940 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80038c4:	d004      	beq.n	80038d0 <HAL_ADC_Init+0x114>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a7a      	ldr	r2, [pc, #488]	; (8003ab4 <HAL_ADC_Init+0x2f8>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d10f      	bne.n	80038f0 <HAL_ADC_Init+0x134>
 80038d0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80038d4:	f7ff ff24 	bl	8003720 <LL_ADC_IsEnabled>
 80038d8:	4604      	mov	r4, r0
 80038da:	4876      	ldr	r0, [pc, #472]	; (8003ab4 <HAL_ADC_Init+0x2f8>)
 80038dc:	f7ff ff20 	bl	8003720 <LL_ADC_IsEnabled>
 80038e0:	4603      	mov	r3, r0
 80038e2:	4323      	orrs	r3, r4
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	bf0c      	ite	eq
 80038e8:	2301      	moveq	r3, #1
 80038ea:	2300      	movne	r3, #0
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	e012      	b.n	8003916 <HAL_ADC_Init+0x15a>
 80038f0:	4871      	ldr	r0, [pc, #452]	; (8003ab8 <HAL_ADC_Init+0x2fc>)
 80038f2:	f7ff ff15 	bl	8003720 <LL_ADC_IsEnabled>
 80038f6:	4604      	mov	r4, r0
 80038f8:	4870      	ldr	r0, [pc, #448]	; (8003abc <HAL_ADC_Init+0x300>)
 80038fa:	f7ff ff11 	bl	8003720 <LL_ADC_IsEnabled>
 80038fe:	4603      	mov	r3, r0
 8003900:	431c      	orrs	r4, r3
 8003902:	486f      	ldr	r0, [pc, #444]	; (8003ac0 <HAL_ADC_Init+0x304>)
 8003904:	f7ff ff0c 	bl	8003720 <LL_ADC_IsEnabled>
 8003908:	4603      	mov	r3, r0
 800390a:	4323      	orrs	r3, r4
 800390c:	2b00      	cmp	r3, #0
 800390e:	bf0c      	ite	eq
 8003910:	2301      	moveq	r3, #1
 8003912:	2300      	movne	r3, #0
 8003914:	b2db      	uxtb	r3, r3
 8003916:	2b00      	cmp	r3, #0
 8003918:	d012      	beq.n	8003940 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003922:	d004      	beq.n	800392e <HAL_ADC_Init+0x172>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a62      	ldr	r2, [pc, #392]	; (8003ab4 <HAL_ADC_Init+0x2f8>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d101      	bne.n	8003932 <HAL_ADC_Init+0x176>
 800392e:	4a65      	ldr	r2, [pc, #404]	; (8003ac4 <HAL_ADC_Init+0x308>)
 8003930:	e000      	b.n	8003934 <HAL_ADC_Init+0x178>
 8003932:	4a65      	ldr	r2, [pc, #404]	; (8003ac8 <HAL_ADC_Init+0x30c>)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	4619      	mov	r1, r3
 800393a:	4610      	mov	r0, r2
 800393c:	f7ff fd1c 	bl	8003378 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	7f5b      	ldrb	r3, [r3, #29]
 8003944:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800394a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003950:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8003956:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800395e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003960:	4313      	orrs	r3, r2
 8003962:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800396a:	2b01      	cmp	r3, #1
 800396c:	d106      	bne.n	800397c <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003972:	3b01      	subs	r3, #1
 8003974:	045b      	lsls	r3, r3, #17
 8003976:	69ba      	ldr	r2, [r7, #24]
 8003978:	4313      	orrs	r3, r2
 800397a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003980:	2b00      	cmp	r3, #0
 8003982:	d009      	beq.n	8003998 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003988:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003990:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003992:	69ba      	ldr	r2, [r7, #24]
 8003994:	4313      	orrs	r3, r2
 8003996:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	68da      	ldr	r2, [r3, #12]
 800399e:	4b4b      	ldr	r3, [pc, #300]	; (8003acc <HAL_ADC_Init+0x310>)
 80039a0:	4013      	ands	r3, r2
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	6812      	ldr	r2, [r2, #0]
 80039a6:	69b9      	ldr	r1, [r7, #24]
 80039a8:	430b      	orrs	r3, r1
 80039aa:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	691b      	ldr	r3, [r3, #16]
 80039b2:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	430a      	orrs	r2, r1
 80039c0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4618      	mov	r0, r3
 80039c8:	f7ff fed1 	bl	800376e <LL_ADC_REG_IsConversionOngoing>
 80039cc:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4618      	mov	r0, r3
 80039d4:	f7ff fede 	bl	8003794 <LL_ADC_INJ_IsConversionOngoing>
 80039d8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d17f      	bne.n	8003ae0 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d17c      	bne.n	8003ae0 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80039ea:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80039f2:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80039f4:	4313      	orrs	r3, r2
 80039f6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	68db      	ldr	r3, [r3, #12]
 80039fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003a02:	f023 0302 	bic.w	r3, r3, #2
 8003a06:	687a      	ldr	r2, [r7, #4]
 8003a08:	6812      	ldr	r2, [r2, #0]
 8003a0a:	69b9      	ldr	r1, [r7, #24]
 8003a0c:	430b      	orrs	r3, r1
 8003a0e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	691b      	ldr	r3, [r3, #16]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d017      	beq.n	8003a48 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	691a      	ldr	r2, [r3, #16]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003a26:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003a30:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003a34:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	6911      	ldr	r1, [r2, #16]
 8003a3c:	687a      	ldr	r2, [r7, #4]
 8003a3e:	6812      	ldr	r2, [r2, #0]
 8003a40:	430b      	orrs	r3, r1
 8003a42:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8003a46:	e013      	b.n	8003a70 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	691a      	ldr	r2, [r3, #16]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003a56:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003a60:	687a      	ldr	r2, [r7, #4]
 8003a62:	6812      	ldr	r2, [r2, #0]
 8003a64:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003a68:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003a6c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	d12a      	bne.n	8003ad0 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	691b      	ldr	r3, [r3, #16]
 8003a80:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003a84:	f023 0304 	bic.w	r3, r3, #4
 8003a88:	687a      	ldr	r2, [r7, #4]
 8003a8a:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8003a8c:	687a      	ldr	r2, [r7, #4]
 8003a8e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003a90:	4311      	orrs	r1, r2
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003a96:	4311      	orrs	r1, r2
 8003a98:	687a      	ldr	r2, [r7, #4]
 8003a9a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003a9c:	430a      	orrs	r2, r1
 8003a9e:	431a      	orrs	r2, r3
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f042 0201 	orr.w	r2, r2, #1
 8003aa8:	611a      	str	r2, [r3, #16]
 8003aaa:	e019      	b.n	8003ae0 <HAL_ADC_Init+0x324>
 8003aac:	20000000 	.word	0x20000000
 8003ab0:	053e2d63 	.word	0x053e2d63
 8003ab4:	50000100 	.word	0x50000100
 8003ab8:	50000400 	.word	0x50000400
 8003abc:	50000500 	.word	0x50000500
 8003ac0:	50000600 	.word	0x50000600
 8003ac4:	50000300 	.word	0x50000300
 8003ac8:	50000700 	.word	0x50000700
 8003acc:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	691a      	ldr	r2, [r3, #16]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f022 0201 	bic.w	r2, r2, #1
 8003ade:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	695b      	ldr	r3, [r3, #20]
 8003ae4:	2b01      	cmp	r3, #1
 8003ae6:	d10c      	bne.n	8003b02 <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aee:	f023 010f 	bic.w	r1, r3, #15
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6a1b      	ldr	r3, [r3, #32]
 8003af6:	1e5a      	subs	r2, r3, #1
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	430a      	orrs	r2, r1
 8003afe:	631a      	str	r2, [r3, #48]	; 0x30
 8003b00:	e007      	b.n	8003b12 <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f022 020f 	bic.w	r2, r2, #15
 8003b10:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b16:	f023 0303 	bic.w	r3, r3, #3
 8003b1a:	f043 0201 	orr.w	r2, r3, #1
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	65da      	str	r2, [r3, #92]	; 0x5c
 8003b22:	e007      	b.n	8003b34 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b28:	f043 0210 	orr.w	r2, r3, #16
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003b34:	7ffb      	ldrb	r3, [r7, #31]
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3724      	adds	r7, #36	; 0x24
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd90      	pop	{r4, r7, pc}
 8003b3e:	bf00      	nop

08003b40 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b086      	sub	sp, #24
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	60f8      	str	r0, [r7, #12]
 8003b48:	60b9      	str	r1, [r7, #8]
 8003b4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b54:	d004      	beq.n	8003b60 <HAL_ADC_Start_DMA+0x20>
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a5a      	ldr	r2, [pc, #360]	; (8003cc4 <HAL_ADC_Start_DMA+0x184>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d101      	bne.n	8003b64 <HAL_ADC_Start_DMA+0x24>
 8003b60:	4b59      	ldr	r3, [pc, #356]	; (8003cc8 <HAL_ADC_Start_DMA+0x188>)
 8003b62:	e000      	b.n	8003b66 <HAL_ADC_Start_DMA+0x26>
 8003b64:	4b59      	ldr	r3, [pc, #356]	; (8003ccc <HAL_ADC_Start_DMA+0x18c>)
 8003b66:	4618      	mov	r0, r3
 8003b68:	f7ff fd6a 	bl	8003640 <LL_ADC_GetMultimode>
 8003b6c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4618      	mov	r0, r3
 8003b74:	f7ff fdfb 	bl	800376e <LL_ADC_REG_IsConversionOngoing>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	f040 809b 	bne.w	8003cb6 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	d101      	bne.n	8003b8e <HAL_ADC_Start_DMA+0x4e>
 8003b8a:	2302      	movs	r3, #2
 8003b8c:	e096      	b.n	8003cbc <HAL_ADC_Start_DMA+0x17c>
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	2201      	movs	r2, #1
 8003b92:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a4d      	ldr	r2, [pc, #308]	; (8003cd0 <HAL_ADC_Start_DMA+0x190>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d008      	beq.n	8003bb2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d005      	beq.n	8003bb2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	2b05      	cmp	r3, #5
 8003baa:	d002      	beq.n	8003bb2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	2b09      	cmp	r3, #9
 8003bb0:	d17a      	bne.n	8003ca8 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003bb2:	68f8      	ldr	r0, [r7, #12]
 8003bb4:	f000 fcf6 	bl	80045a4 <ADC_Enable>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003bbc:	7dfb      	ldrb	r3, [r7, #23]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d16d      	bne.n	8003c9e <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bc6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003bca:	f023 0301 	bic.w	r3, r3, #1
 8003bce:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a3a      	ldr	r2, [pc, #232]	; (8003cc4 <HAL_ADC_Start_DMA+0x184>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d009      	beq.n	8003bf4 <HAL_ADC_Start_DMA+0xb4>
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a3b      	ldr	r2, [pc, #236]	; (8003cd4 <HAL_ADC_Start_DMA+0x194>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d002      	beq.n	8003bf0 <HAL_ADC_Start_DMA+0xb0>
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	e003      	b.n	8003bf8 <HAL_ADC_Start_DMA+0xb8>
 8003bf0:	4b39      	ldr	r3, [pc, #228]	; (8003cd8 <HAL_ADC_Start_DMA+0x198>)
 8003bf2:	e001      	b.n	8003bf8 <HAL_ADC_Start_DMA+0xb8>
 8003bf4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003bf8:	68fa      	ldr	r2, [r7, #12]
 8003bfa:	6812      	ldr	r2, [r2, #0]
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d002      	beq.n	8003c06 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d105      	bne.n	8003c12 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c0a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c16:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d006      	beq.n	8003c2c <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c22:	f023 0206 	bic.w	r2, r3, #6
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	661a      	str	r2, [r3, #96]	; 0x60
 8003c2a:	e002      	b.n	8003c32 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c36:	4a29      	ldr	r2, [pc, #164]	; (8003cdc <HAL_ADC_Start_DMA+0x19c>)
 8003c38:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c3e:	4a28      	ldr	r2, [pc, #160]	; (8003ce0 <HAL_ADC_Start_DMA+0x1a0>)
 8003c40:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c46:	4a27      	ldr	r2, [pc, #156]	; (8003ce4 <HAL_ADC_Start_DMA+0x1a4>)
 8003c48:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	221c      	movs	r2, #28
 8003c50:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	685a      	ldr	r2, [r3, #4]
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f042 0210 	orr.w	r2, r2, #16
 8003c68:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	68da      	ldr	r2, [r3, #12]
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f042 0201 	orr.w	r2, r2, #1
 8003c78:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	3340      	adds	r3, #64	; 0x40
 8003c84:	4619      	mov	r1, r3
 8003c86:	68ba      	ldr	r2, [r7, #8]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	f000 ff39 	bl	8004b00 <HAL_DMA_Start_IT>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4618      	mov	r0, r3
 8003c98:	f7ff fd55 	bl	8003746 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003c9c:	e00d      	b.n	8003cba <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8003ca6:	e008      	b.n	8003cba <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8003cb4:	e001      	b.n	8003cba <HAL_ADC_Start_DMA+0x17a>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003cb6:	2302      	movs	r3, #2
 8003cb8:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003cba:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	3718      	adds	r7, #24
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bd80      	pop	{r7, pc}
 8003cc4:	50000100 	.word	0x50000100
 8003cc8:	50000300 	.word	0x50000300
 8003ccc:	50000700 	.word	0x50000700
 8003cd0:	50000600 	.word	0x50000600
 8003cd4:	50000500 	.word	0x50000500
 8003cd8:	50000400 	.word	0x50000400
 8003cdc:	08004669 	.word	0x08004669
 8003ce0:	08004741 	.word	0x08004741
 8003ce4:	0800475d 	.word	0x0800475d

08003ce8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003cf0:	bf00      	nop
 8003cf2:	370c      	adds	r7, #12
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr

08003cfc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003d04:	bf00      	nop
 8003d06:	370c      	adds	r7, #12
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr

08003d10 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b083      	sub	sp, #12
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003d18:	bf00      	nop
 8003d1a:	370c      	adds	r7, #12
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr

08003d24 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b0b6      	sub	sp, #216	; 0xd8
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
 8003d2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003d34:	2300      	movs	r3, #0
 8003d36:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d102      	bne.n	8003d48 <HAL_ADC_ConfigChannel+0x24>
 8003d42:	2302      	movs	r3, #2
 8003d44:	f000 bc13 	b.w	800456e <HAL_ADC_ConfigChannel+0x84a>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4618      	mov	r0, r3
 8003d56:	f7ff fd0a 	bl	800376e <LL_ADC_REG_IsConversionOngoing>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	f040 83f3 	bne.w	8004548 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6818      	ldr	r0, [r3, #0]
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	6859      	ldr	r1, [r3, #4]
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	461a      	mov	r2, r3
 8003d70:	f7ff fbe7 	bl	8003542 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f7ff fcf8 	bl	800376e <LL_ADC_REG_IsConversionOngoing>
 8003d7e:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4618      	mov	r0, r3
 8003d88:	f7ff fd04 	bl	8003794 <LL_ADC_INJ_IsConversionOngoing>
 8003d8c:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003d90:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	f040 81d9 	bne.w	800414c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003d9a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	f040 81d4 	bne.w	800414c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003dac:	d10f      	bne.n	8003dce <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6818      	ldr	r0, [r3, #0]
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	2200      	movs	r2, #0
 8003db8:	4619      	mov	r1, r3
 8003dba:	f7ff fbee 	bl	800359a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f7ff fb95 	bl	80034f6 <LL_ADC_SetSamplingTimeCommonConfig>
 8003dcc:	e00e      	b.n	8003dec <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6818      	ldr	r0, [r3, #0]
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	6819      	ldr	r1, [r3, #0]
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	461a      	mov	r2, r3
 8003ddc:	f7ff fbdd 	bl	800359a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	2100      	movs	r1, #0
 8003de6:	4618      	mov	r0, r3
 8003de8:	f7ff fb85 	bl	80034f6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	695a      	ldr	r2, [r3, #20]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	08db      	lsrs	r3, r3, #3
 8003df8:	f003 0303 	and.w	r3, r3, #3
 8003dfc:	005b      	lsls	r3, r3, #1
 8003dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003e02:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	691b      	ldr	r3, [r3, #16]
 8003e0a:	2b04      	cmp	r3, #4
 8003e0c:	d022      	beq.n	8003e54 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6818      	ldr	r0, [r3, #0]
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	6919      	ldr	r1, [r3, #16]
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003e1e:	f7ff fadf 	bl	80033e0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6818      	ldr	r0, [r3, #0]
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	6919      	ldr	r1, [r3, #16]
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	699b      	ldr	r3, [r3, #24]
 8003e2e:	461a      	mov	r2, r3
 8003e30:	f7ff fb2b 	bl	800348a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6818      	ldr	r0, [r3, #0]
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	6919      	ldr	r1, [r3, #16]
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	7f1b      	ldrb	r3, [r3, #28]
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d102      	bne.n	8003e4a <HAL_ADC_ConfigChannel+0x126>
 8003e44:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e48:	e000      	b.n	8003e4c <HAL_ADC_ConfigChannel+0x128>
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	461a      	mov	r2, r3
 8003e4e:	f7ff fb37 	bl	80034c0 <LL_ADC_SetOffsetSaturation>
 8003e52:	e17b      	b.n	800414c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2100      	movs	r1, #0
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f7ff fae4 	bl	8003428 <LL_ADC_GetOffsetChannel>
 8003e60:	4603      	mov	r3, r0
 8003e62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d10a      	bne.n	8003e80 <HAL_ADC_ConfigChannel+0x15c>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	2100      	movs	r1, #0
 8003e70:	4618      	mov	r0, r3
 8003e72:	f7ff fad9 	bl	8003428 <LL_ADC_GetOffsetChannel>
 8003e76:	4603      	mov	r3, r0
 8003e78:	0e9b      	lsrs	r3, r3, #26
 8003e7a:	f003 021f 	and.w	r2, r3, #31
 8003e7e:	e01e      	b.n	8003ebe <HAL_ADC_ConfigChannel+0x19a>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	2100      	movs	r1, #0
 8003e86:	4618      	mov	r0, r3
 8003e88:	f7ff face 	bl	8003428 <LL_ADC_GetOffsetChannel>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e92:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003e96:	fa93 f3a3 	rbit	r3, r3
 8003e9a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003e9e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003ea2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003ea6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d101      	bne.n	8003eb2 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8003eae:	2320      	movs	r3, #32
 8003eb0:	e004      	b.n	8003ebc <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8003eb2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003eb6:	fab3 f383 	clz	r3, r3
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d105      	bne.n	8003ed6 <HAL_ADC_ConfigChannel+0x1b2>
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	0e9b      	lsrs	r3, r3, #26
 8003ed0:	f003 031f 	and.w	r3, r3, #31
 8003ed4:	e018      	b.n	8003f08 <HAL_ADC_ConfigChannel+0x1e4>
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ede:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003ee2:	fa93 f3a3 	rbit	r3, r3
 8003ee6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8003eea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003eee:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003ef2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d101      	bne.n	8003efe <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8003efa:	2320      	movs	r3, #32
 8003efc:	e004      	b.n	8003f08 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8003efe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003f02:	fab3 f383 	clz	r3, r3
 8003f06:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003f08:	429a      	cmp	r2, r3
 8003f0a:	d106      	bne.n	8003f1a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	2200      	movs	r2, #0
 8003f12:	2100      	movs	r1, #0
 8003f14:	4618      	mov	r0, r3
 8003f16:	f7ff fa9d 	bl	8003454 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	2101      	movs	r1, #1
 8003f20:	4618      	mov	r0, r3
 8003f22:	f7ff fa81 	bl	8003428 <LL_ADC_GetOffsetChannel>
 8003f26:	4603      	mov	r3, r0
 8003f28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d10a      	bne.n	8003f46 <HAL_ADC_ConfigChannel+0x222>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	2101      	movs	r1, #1
 8003f36:	4618      	mov	r0, r3
 8003f38:	f7ff fa76 	bl	8003428 <LL_ADC_GetOffsetChannel>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	0e9b      	lsrs	r3, r3, #26
 8003f40:	f003 021f 	and.w	r2, r3, #31
 8003f44:	e01e      	b.n	8003f84 <HAL_ADC_ConfigChannel+0x260>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	2101      	movs	r1, #1
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f7ff fa6b 	bl	8003428 <LL_ADC_GetOffsetChannel>
 8003f52:	4603      	mov	r3, r0
 8003f54:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f58:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003f5c:	fa93 f3a3 	rbit	r3, r3
 8003f60:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003f64:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003f68:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8003f6c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d101      	bne.n	8003f78 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003f74:	2320      	movs	r3, #32
 8003f76:	e004      	b.n	8003f82 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003f78:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003f7c:	fab3 f383 	clz	r3, r3
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d105      	bne.n	8003f9c <HAL_ADC_ConfigChannel+0x278>
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	0e9b      	lsrs	r3, r3, #26
 8003f96:	f003 031f 	and.w	r3, r3, #31
 8003f9a:	e018      	b.n	8003fce <HAL_ADC_ConfigChannel+0x2aa>
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fa4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003fa8:	fa93 f3a3 	rbit	r3, r3
 8003fac:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003fb0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003fb4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003fb8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d101      	bne.n	8003fc4 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003fc0:	2320      	movs	r3, #32
 8003fc2:	e004      	b.n	8003fce <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8003fc4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003fc8:	fab3 f383 	clz	r3, r3
 8003fcc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	d106      	bne.n	8003fe0 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	2101      	movs	r1, #1
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f7ff fa3a 	bl	8003454 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	2102      	movs	r1, #2
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f7ff fa1e 	bl	8003428 <LL_ADC_GetOffsetChannel>
 8003fec:	4603      	mov	r3, r0
 8003fee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d10a      	bne.n	800400c <HAL_ADC_ConfigChannel+0x2e8>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	2102      	movs	r1, #2
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f7ff fa13 	bl	8003428 <LL_ADC_GetOffsetChannel>
 8004002:	4603      	mov	r3, r0
 8004004:	0e9b      	lsrs	r3, r3, #26
 8004006:	f003 021f 	and.w	r2, r3, #31
 800400a:	e01e      	b.n	800404a <HAL_ADC_ConfigChannel+0x326>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	2102      	movs	r1, #2
 8004012:	4618      	mov	r0, r3
 8004014:	f7ff fa08 	bl	8003428 <LL_ADC_GetOffsetChannel>
 8004018:	4603      	mov	r3, r0
 800401a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800401e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004022:	fa93 f3a3 	rbit	r3, r3
 8004026:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800402a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800402e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8004032:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004036:	2b00      	cmp	r3, #0
 8004038:	d101      	bne.n	800403e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800403a:	2320      	movs	r3, #32
 800403c:	e004      	b.n	8004048 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800403e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004042:	fab3 f383 	clz	r3, r3
 8004046:	b2db      	uxtb	r3, r3
 8004048:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004052:	2b00      	cmp	r3, #0
 8004054:	d105      	bne.n	8004062 <HAL_ADC_ConfigChannel+0x33e>
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	0e9b      	lsrs	r3, r3, #26
 800405c:	f003 031f 	and.w	r3, r3, #31
 8004060:	e016      	b.n	8004090 <HAL_ADC_ConfigChannel+0x36c>
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800406a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800406e:	fa93 f3a3 	rbit	r3, r3
 8004072:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8004074:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004076:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800407a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800407e:	2b00      	cmp	r3, #0
 8004080:	d101      	bne.n	8004086 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8004082:	2320      	movs	r3, #32
 8004084:	e004      	b.n	8004090 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8004086:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800408a:	fab3 f383 	clz	r3, r3
 800408e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004090:	429a      	cmp	r2, r3
 8004092:	d106      	bne.n	80040a2 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	2200      	movs	r2, #0
 800409a:	2102      	movs	r1, #2
 800409c:	4618      	mov	r0, r3
 800409e:	f7ff f9d9 	bl	8003454 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	2103      	movs	r1, #3
 80040a8:	4618      	mov	r0, r3
 80040aa:	f7ff f9bd 	bl	8003428 <LL_ADC_GetOffsetChannel>
 80040ae:	4603      	mov	r3, r0
 80040b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d10a      	bne.n	80040ce <HAL_ADC_ConfigChannel+0x3aa>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	2103      	movs	r1, #3
 80040be:	4618      	mov	r0, r3
 80040c0:	f7ff f9b2 	bl	8003428 <LL_ADC_GetOffsetChannel>
 80040c4:	4603      	mov	r3, r0
 80040c6:	0e9b      	lsrs	r3, r3, #26
 80040c8:	f003 021f 	and.w	r2, r3, #31
 80040cc:	e017      	b.n	80040fe <HAL_ADC_ConfigChannel+0x3da>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	2103      	movs	r1, #3
 80040d4:	4618      	mov	r0, r3
 80040d6:	f7ff f9a7 	bl	8003428 <LL_ADC_GetOffsetChannel>
 80040da:	4603      	mov	r3, r0
 80040dc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80040e0:	fa93 f3a3 	rbit	r3, r3
 80040e4:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80040e6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80040e8:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80040ea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d101      	bne.n	80040f4 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80040f0:	2320      	movs	r3, #32
 80040f2:	e003      	b.n	80040fc <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80040f4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80040f6:	fab3 f383 	clz	r3, r3
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004106:	2b00      	cmp	r3, #0
 8004108:	d105      	bne.n	8004116 <HAL_ADC_ConfigChannel+0x3f2>
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	0e9b      	lsrs	r3, r3, #26
 8004110:	f003 031f 	and.w	r3, r3, #31
 8004114:	e011      	b.n	800413a <HAL_ADC_ConfigChannel+0x416>
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800411c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800411e:	fa93 f3a3 	rbit	r3, r3
 8004122:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8004124:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004126:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8004128:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800412a:	2b00      	cmp	r3, #0
 800412c:	d101      	bne.n	8004132 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800412e:	2320      	movs	r3, #32
 8004130:	e003      	b.n	800413a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8004132:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004134:	fab3 f383 	clz	r3, r3
 8004138:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800413a:	429a      	cmp	r2, r3
 800413c:	d106      	bne.n	800414c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	2200      	movs	r2, #0
 8004144:	2103      	movs	r1, #3
 8004146:	4618      	mov	r0, r3
 8004148:	f7ff f984 	bl	8003454 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4618      	mov	r0, r3
 8004152:	f7ff fae5 	bl	8003720 <LL_ADC_IsEnabled>
 8004156:	4603      	mov	r3, r0
 8004158:	2b00      	cmp	r3, #0
 800415a:	f040 813d 	bne.w	80043d8 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6818      	ldr	r0, [r3, #0]
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	6819      	ldr	r1, [r3, #0]
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	68db      	ldr	r3, [r3, #12]
 800416a:	461a      	mov	r2, r3
 800416c:	f7ff fa40 	bl	80035f0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	68db      	ldr	r3, [r3, #12]
 8004174:	4aa2      	ldr	r2, [pc, #648]	; (8004400 <HAL_ADC_ConfigChannel+0x6dc>)
 8004176:	4293      	cmp	r3, r2
 8004178:	f040 812e 	bne.w	80043d8 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004188:	2b00      	cmp	r3, #0
 800418a:	d10b      	bne.n	80041a4 <HAL_ADC_ConfigChannel+0x480>
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	0e9b      	lsrs	r3, r3, #26
 8004192:	3301      	adds	r3, #1
 8004194:	f003 031f 	and.w	r3, r3, #31
 8004198:	2b09      	cmp	r3, #9
 800419a:	bf94      	ite	ls
 800419c:	2301      	movls	r3, #1
 800419e:	2300      	movhi	r3, #0
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	e019      	b.n	80041d8 <HAL_ADC_ConfigChannel+0x4b4>
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041ac:	fa93 f3a3 	rbit	r3, r3
 80041b0:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80041b2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80041b4:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80041b6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d101      	bne.n	80041c0 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80041bc:	2320      	movs	r3, #32
 80041be:	e003      	b.n	80041c8 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80041c0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80041c2:	fab3 f383 	clz	r3, r3
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	3301      	adds	r3, #1
 80041ca:	f003 031f 	and.w	r3, r3, #31
 80041ce:	2b09      	cmp	r3, #9
 80041d0:	bf94      	ite	ls
 80041d2:	2301      	movls	r3, #1
 80041d4:	2300      	movhi	r3, #0
 80041d6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d079      	beq.n	80042d0 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d107      	bne.n	80041f8 <HAL_ADC_ConfigChannel+0x4d4>
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	0e9b      	lsrs	r3, r3, #26
 80041ee:	3301      	adds	r3, #1
 80041f0:	069b      	lsls	r3, r3, #26
 80041f2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80041f6:	e015      	b.n	8004224 <HAL_ADC_ConfigChannel+0x500>
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004200:	fa93 f3a3 	rbit	r3, r3
 8004204:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004206:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004208:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800420a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800420c:	2b00      	cmp	r3, #0
 800420e:	d101      	bne.n	8004214 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8004210:	2320      	movs	r3, #32
 8004212:	e003      	b.n	800421c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8004214:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004216:	fab3 f383 	clz	r3, r3
 800421a:	b2db      	uxtb	r3, r3
 800421c:	3301      	adds	r3, #1
 800421e:	069b      	lsls	r3, r3, #26
 8004220:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800422c:	2b00      	cmp	r3, #0
 800422e:	d109      	bne.n	8004244 <HAL_ADC_ConfigChannel+0x520>
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	0e9b      	lsrs	r3, r3, #26
 8004236:	3301      	adds	r3, #1
 8004238:	f003 031f 	and.w	r3, r3, #31
 800423c:	2101      	movs	r1, #1
 800423e:	fa01 f303 	lsl.w	r3, r1, r3
 8004242:	e017      	b.n	8004274 <HAL_ADC_ConfigChannel+0x550>
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800424a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800424c:	fa93 f3a3 	rbit	r3, r3
 8004250:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8004252:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004254:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8004256:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004258:	2b00      	cmp	r3, #0
 800425a:	d101      	bne.n	8004260 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800425c:	2320      	movs	r3, #32
 800425e:	e003      	b.n	8004268 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8004260:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004262:	fab3 f383 	clz	r3, r3
 8004266:	b2db      	uxtb	r3, r3
 8004268:	3301      	adds	r3, #1
 800426a:	f003 031f 	and.w	r3, r3, #31
 800426e:	2101      	movs	r1, #1
 8004270:	fa01 f303 	lsl.w	r3, r1, r3
 8004274:	ea42 0103 	orr.w	r1, r2, r3
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004280:	2b00      	cmp	r3, #0
 8004282:	d10a      	bne.n	800429a <HAL_ADC_ConfigChannel+0x576>
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	0e9b      	lsrs	r3, r3, #26
 800428a:	3301      	adds	r3, #1
 800428c:	f003 021f 	and.w	r2, r3, #31
 8004290:	4613      	mov	r3, r2
 8004292:	005b      	lsls	r3, r3, #1
 8004294:	4413      	add	r3, r2
 8004296:	051b      	lsls	r3, r3, #20
 8004298:	e018      	b.n	80042cc <HAL_ADC_ConfigChannel+0x5a8>
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042a2:	fa93 f3a3 	rbit	r3, r3
 80042a6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80042a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80042ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d101      	bne.n	80042b6 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80042b2:	2320      	movs	r3, #32
 80042b4:	e003      	b.n	80042be <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80042b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042b8:	fab3 f383 	clz	r3, r3
 80042bc:	b2db      	uxtb	r3, r3
 80042be:	3301      	adds	r3, #1
 80042c0:	f003 021f 	and.w	r2, r3, #31
 80042c4:	4613      	mov	r3, r2
 80042c6:	005b      	lsls	r3, r3, #1
 80042c8:	4413      	add	r3, r2
 80042ca:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80042cc:	430b      	orrs	r3, r1
 80042ce:	e07e      	b.n	80043ce <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d107      	bne.n	80042ec <HAL_ADC_ConfigChannel+0x5c8>
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	0e9b      	lsrs	r3, r3, #26
 80042e2:	3301      	adds	r3, #1
 80042e4:	069b      	lsls	r3, r3, #26
 80042e6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80042ea:	e015      	b.n	8004318 <HAL_ADC_ConfigChannel+0x5f4>
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042f4:	fa93 f3a3 	rbit	r3, r3
 80042f8:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80042fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042fc:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80042fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004300:	2b00      	cmp	r3, #0
 8004302:	d101      	bne.n	8004308 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8004304:	2320      	movs	r3, #32
 8004306:	e003      	b.n	8004310 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8004308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800430a:	fab3 f383 	clz	r3, r3
 800430e:	b2db      	uxtb	r3, r3
 8004310:	3301      	adds	r3, #1
 8004312:	069b      	lsls	r3, r3, #26
 8004314:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004320:	2b00      	cmp	r3, #0
 8004322:	d109      	bne.n	8004338 <HAL_ADC_ConfigChannel+0x614>
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	0e9b      	lsrs	r3, r3, #26
 800432a:	3301      	adds	r3, #1
 800432c:	f003 031f 	and.w	r3, r3, #31
 8004330:	2101      	movs	r1, #1
 8004332:	fa01 f303 	lsl.w	r3, r1, r3
 8004336:	e017      	b.n	8004368 <HAL_ADC_ConfigChannel+0x644>
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800433e:	6a3b      	ldr	r3, [r7, #32]
 8004340:	fa93 f3a3 	rbit	r3, r3
 8004344:	61fb      	str	r3, [r7, #28]
  return result;
 8004346:	69fb      	ldr	r3, [r7, #28]
 8004348:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800434a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800434c:	2b00      	cmp	r3, #0
 800434e:	d101      	bne.n	8004354 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8004350:	2320      	movs	r3, #32
 8004352:	e003      	b.n	800435c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8004354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004356:	fab3 f383 	clz	r3, r3
 800435a:	b2db      	uxtb	r3, r3
 800435c:	3301      	adds	r3, #1
 800435e:	f003 031f 	and.w	r3, r3, #31
 8004362:	2101      	movs	r1, #1
 8004364:	fa01 f303 	lsl.w	r3, r1, r3
 8004368:	ea42 0103 	orr.w	r1, r2, r3
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004374:	2b00      	cmp	r3, #0
 8004376:	d10d      	bne.n	8004394 <HAL_ADC_ConfigChannel+0x670>
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	0e9b      	lsrs	r3, r3, #26
 800437e:	3301      	adds	r3, #1
 8004380:	f003 021f 	and.w	r2, r3, #31
 8004384:	4613      	mov	r3, r2
 8004386:	005b      	lsls	r3, r3, #1
 8004388:	4413      	add	r3, r2
 800438a:	3b1e      	subs	r3, #30
 800438c:	051b      	lsls	r3, r3, #20
 800438e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004392:	e01b      	b.n	80043cc <HAL_ADC_ConfigChannel+0x6a8>
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	fa93 f3a3 	rbit	r3, r3
 80043a0:	613b      	str	r3, [r7, #16]
  return result;
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80043a6:	69bb      	ldr	r3, [r7, #24]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d101      	bne.n	80043b0 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80043ac:	2320      	movs	r3, #32
 80043ae:	e003      	b.n	80043b8 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80043b0:	69bb      	ldr	r3, [r7, #24]
 80043b2:	fab3 f383 	clz	r3, r3
 80043b6:	b2db      	uxtb	r3, r3
 80043b8:	3301      	adds	r3, #1
 80043ba:	f003 021f 	and.w	r2, r3, #31
 80043be:	4613      	mov	r3, r2
 80043c0:	005b      	lsls	r3, r3, #1
 80043c2:	4413      	add	r3, r2
 80043c4:	3b1e      	subs	r3, #30
 80043c6:	051b      	lsls	r3, r3, #20
 80043c8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80043cc:	430b      	orrs	r3, r1
 80043ce:	683a      	ldr	r2, [r7, #0]
 80043d0:	6892      	ldr	r2, [r2, #8]
 80043d2:	4619      	mov	r1, r3
 80043d4:	f7ff f8e1 	bl	800359a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	4b09      	ldr	r3, [pc, #36]	; (8004404 <HAL_ADC_ConfigChannel+0x6e0>)
 80043de:	4013      	ands	r3, r2
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	f000 80be 	beq.w	8004562 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80043ee:	d004      	beq.n	80043fa <HAL_ADC_ConfigChannel+0x6d6>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a04      	ldr	r2, [pc, #16]	; (8004408 <HAL_ADC_ConfigChannel+0x6e4>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d10a      	bne.n	8004410 <HAL_ADC_ConfigChannel+0x6ec>
 80043fa:	4b04      	ldr	r3, [pc, #16]	; (800440c <HAL_ADC_ConfigChannel+0x6e8>)
 80043fc:	e009      	b.n	8004412 <HAL_ADC_ConfigChannel+0x6ee>
 80043fe:	bf00      	nop
 8004400:	407f0000 	.word	0x407f0000
 8004404:	80080000 	.word	0x80080000
 8004408:	50000100 	.word	0x50000100
 800440c:	50000300 	.word	0x50000300
 8004410:	4b59      	ldr	r3, [pc, #356]	; (8004578 <HAL_ADC_ConfigChannel+0x854>)
 8004412:	4618      	mov	r0, r3
 8004414:	f7fe ffd6 	bl	80033c4 <LL_ADC_GetCommonPathInternalCh>
 8004418:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a56      	ldr	r2, [pc, #344]	; (800457c <HAL_ADC_ConfigChannel+0x858>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d004      	beq.n	8004430 <HAL_ADC_ConfigChannel+0x70c>
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a55      	ldr	r2, [pc, #340]	; (8004580 <HAL_ADC_ConfigChannel+0x85c>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d13a      	bne.n	80044a6 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004430:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004434:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004438:	2b00      	cmp	r3, #0
 800443a:	d134      	bne.n	80044a6 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004444:	d005      	beq.n	8004452 <HAL_ADC_ConfigChannel+0x72e>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a4e      	ldr	r2, [pc, #312]	; (8004584 <HAL_ADC_ConfigChannel+0x860>)
 800444c:	4293      	cmp	r3, r2
 800444e:	f040 8085 	bne.w	800455c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800445a:	d004      	beq.n	8004466 <HAL_ADC_ConfigChannel+0x742>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a49      	ldr	r2, [pc, #292]	; (8004588 <HAL_ADC_ConfigChannel+0x864>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d101      	bne.n	800446a <HAL_ADC_ConfigChannel+0x746>
 8004466:	4a49      	ldr	r2, [pc, #292]	; (800458c <HAL_ADC_ConfigChannel+0x868>)
 8004468:	e000      	b.n	800446c <HAL_ADC_ConfigChannel+0x748>
 800446a:	4a43      	ldr	r2, [pc, #268]	; (8004578 <HAL_ADC_ConfigChannel+0x854>)
 800446c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004470:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004474:	4619      	mov	r1, r3
 8004476:	4610      	mov	r0, r2
 8004478:	f7fe ff91 	bl	800339e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800447c:	4b44      	ldr	r3, [pc, #272]	; (8004590 <HAL_ADC_ConfigChannel+0x86c>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	099b      	lsrs	r3, r3, #6
 8004482:	4a44      	ldr	r2, [pc, #272]	; (8004594 <HAL_ADC_ConfigChannel+0x870>)
 8004484:	fba2 2303 	umull	r2, r3, r2, r3
 8004488:	099b      	lsrs	r3, r3, #6
 800448a:	1c5a      	adds	r2, r3, #1
 800448c:	4613      	mov	r3, r2
 800448e:	005b      	lsls	r3, r3, #1
 8004490:	4413      	add	r3, r2
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004496:	e002      	b.n	800449e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	3b01      	subs	r3, #1
 800449c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d1f9      	bne.n	8004498 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80044a4:	e05a      	b.n	800455c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a3b      	ldr	r2, [pc, #236]	; (8004598 <HAL_ADC_ConfigChannel+0x874>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d125      	bne.n	80044fc <HAL_ADC_ConfigChannel+0x7d8>
 80044b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80044b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d11f      	bne.n	80044fc <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a31      	ldr	r2, [pc, #196]	; (8004588 <HAL_ADC_ConfigChannel+0x864>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d104      	bne.n	80044d0 <HAL_ADC_ConfigChannel+0x7ac>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4a34      	ldr	r2, [pc, #208]	; (800459c <HAL_ADC_ConfigChannel+0x878>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d047      	beq.n	8004560 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80044d8:	d004      	beq.n	80044e4 <HAL_ADC_ConfigChannel+0x7c0>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a2a      	ldr	r2, [pc, #168]	; (8004588 <HAL_ADC_ConfigChannel+0x864>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d101      	bne.n	80044e8 <HAL_ADC_ConfigChannel+0x7c4>
 80044e4:	4a29      	ldr	r2, [pc, #164]	; (800458c <HAL_ADC_ConfigChannel+0x868>)
 80044e6:	e000      	b.n	80044ea <HAL_ADC_ConfigChannel+0x7c6>
 80044e8:	4a23      	ldr	r2, [pc, #140]	; (8004578 <HAL_ADC_ConfigChannel+0x854>)
 80044ea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80044ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80044f2:	4619      	mov	r1, r3
 80044f4:	4610      	mov	r0, r2
 80044f6:	f7fe ff52 	bl	800339e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80044fa:	e031      	b.n	8004560 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a27      	ldr	r2, [pc, #156]	; (80045a0 <HAL_ADC_ConfigChannel+0x87c>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d12d      	bne.n	8004562 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004506:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800450a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800450e:	2b00      	cmp	r3, #0
 8004510:	d127      	bne.n	8004562 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a1c      	ldr	r2, [pc, #112]	; (8004588 <HAL_ADC_ConfigChannel+0x864>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d022      	beq.n	8004562 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004524:	d004      	beq.n	8004530 <HAL_ADC_ConfigChannel+0x80c>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a17      	ldr	r2, [pc, #92]	; (8004588 <HAL_ADC_ConfigChannel+0x864>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d101      	bne.n	8004534 <HAL_ADC_ConfigChannel+0x810>
 8004530:	4a16      	ldr	r2, [pc, #88]	; (800458c <HAL_ADC_ConfigChannel+0x868>)
 8004532:	e000      	b.n	8004536 <HAL_ADC_ConfigChannel+0x812>
 8004534:	4a10      	ldr	r2, [pc, #64]	; (8004578 <HAL_ADC_ConfigChannel+0x854>)
 8004536:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800453a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800453e:	4619      	mov	r1, r3
 8004540:	4610      	mov	r0, r2
 8004542:	f7fe ff2c 	bl	800339e <LL_ADC_SetCommonPathInternalCh>
 8004546:	e00c      	b.n	8004562 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800454c:	f043 0220 	orr.w	r2, r3, #32
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004554:	2301      	movs	r3, #1
 8004556:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800455a:	e002      	b.n	8004562 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800455c:	bf00      	nop
 800455e:	e000      	b.n	8004562 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004560:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800456a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800456e:	4618      	mov	r0, r3
 8004570:	37d8      	adds	r7, #216	; 0xd8
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
 8004576:	bf00      	nop
 8004578:	50000700 	.word	0x50000700
 800457c:	c3210000 	.word	0xc3210000
 8004580:	90c00010 	.word	0x90c00010
 8004584:	50000600 	.word	0x50000600
 8004588:	50000100 	.word	0x50000100
 800458c:	50000300 	.word	0x50000300
 8004590:	20000000 	.word	0x20000000
 8004594:	053e2d63 	.word	0x053e2d63
 8004598:	c7520000 	.word	0xc7520000
 800459c:	50000500 	.word	0x50000500
 80045a0:	cb840000 	.word	0xcb840000

080045a4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b084      	sub	sp, #16
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4618      	mov	r0, r3
 80045b2:	f7ff f8b5 	bl	8003720 <LL_ADC_IsEnabled>
 80045b6:	4603      	mov	r3, r0
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d14d      	bne.n	8004658 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	689a      	ldr	r2, [r3, #8]
 80045c2:	4b28      	ldr	r3, [pc, #160]	; (8004664 <ADC_Enable+0xc0>)
 80045c4:	4013      	ands	r3, r2
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d00d      	beq.n	80045e6 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045ce:	f043 0210 	orr.w	r2, r3, #16
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045da:	f043 0201 	orr.w	r2, r3, #1
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	e039      	b.n	800465a <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4618      	mov	r0, r3
 80045ec:	f7ff f884 	bl	80036f8 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80045f0:	f7fe fe94 	bl	800331c <HAL_GetTick>
 80045f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045f6:	e028      	b.n	800464a <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4618      	mov	r0, r3
 80045fe:	f7ff f88f 	bl	8003720 <LL_ADC_IsEnabled>
 8004602:	4603      	mov	r3, r0
 8004604:	2b00      	cmp	r3, #0
 8004606:	d104      	bne.n	8004612 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4618      	mov	r0, r3
 800460e:	f7ff f873 	bl	80036f8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004612:	f7fe fe83 	bl	800331c <HAL_GetTick>
 8004616:	4602      	mov	r2, r0
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	1ad3      	subs	r3, r2, r3
 800461c:	2b02      	cmp	r3, #2
 800461e:	d914      	bls.n	800464a <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0301 	and.w	r3, r3, #1
 800462a:	2b01      	cmp	r3, #1
 800462c:	d00d      	beq.n	800464a <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004632:	f043 0210 	orr.w	r2, r3, #16
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800463e:	f043 0201 	orr.w	r2, r3, #1
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	e007      	b.n	800465a <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f003 0301 	and.w	r3, r3, #1
 8004654:	2b01      	cmp	r3, #1
 8004656:	d1cf      	bne.n	80045f8 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004658:	2300      	movs	r3, #0
}
 800465a:	4618      	mov	r0, r3
 800465c:	3710      	adds	r7, #16
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}
 8004662:	bf00      	nop
 8004664:	8000003f 	.word	0x8000003f

08004668 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b084      	sub	sp, #16
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004674:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800467a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800467e:	2b00      	cmp	r3, #0
 8004680:	d14b      	bne.n	800471a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004686:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f003 0308 	and.w	r3, r3, #8
 8004698:	2b00      	cmp	r3, #0
 800469a:	d021      	beq.n	80046e0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4618      	mov	r0, r3
 80046a2:	f7fe ff3b 	bl	800351c <LL_ADC_REG_IsTriggerSourceSWStart>
 80046a6:	4603      	mov	r3, r0
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d032      	beq.n	8004712 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	68db      	ldr	r3, [r3, #12]
 80046b2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d12b      	bne.n	8004712 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046be:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d11f      	bne.n	8004712 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046d6:	f043 0201 	orr.w	r2, r3, #1
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	65da      	str	r2, [r3, #92]	; 0x5c
 80046de:	e018      	b.n	8004712 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	f003 0302 	and.w	r3, r3, #2
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d111      	bne.n	8004712 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d105      	bne.n	8004712 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800470a:	f043 0201 	orr.w	r2, r3, #1
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004712:	68f8      	ldr	r0, [r7, #12]
 8004714:	f7ff fae8 	bl	8003ce8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004718:	e00e      	b.n	8004738 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800471e:	f003 0310 	and.w	r3, r3, #16
 8004722:	2b00      	cmp	r3, #0
 8004724:	d003      	beq.n	800472e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004726:	68f8      	ldr	r0, [r7, #12]
 8004728:	f7ff faf2 	bl	8003d10 <HAL_ADC_ErrorCallback>
}
 800472c:	e004      	b.n	8004738 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004732:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004734:	6878      	ldr	r0, [r7, #4]
 8004736:	4798      	blx	r3
}
 8004738:	bf00      	nop
 800473a:	3710      	adds	r7, #16
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}

08004740 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b084      	sub	sp, #16
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800474c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800474e:	68f8      	ldr	r0, [r7, #12]
 8004750:	f7ff fad4 	bl	8003cfc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004754:	bf00      	nop
 8004756:	3710      	adds	r7, #16
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}

0800475c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004768:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800476e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800477a:	f043 0204 	orr.w	r2, r3, #4
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004782:	68f8      	ldr	r0, [r7, #12]
 8004784:	f7ff fac4 	bl	8003d10 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004788:	bf00      	nop
 800478a:	3710      	adds	r7, #16
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}

08004790 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004790:	b480      	push	{r7}
 8004792:	b085      	sub	sp, #20
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	f003 0307 	and.w	r3, r3, #7
 800479e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80047a0:	4b0c      	ldr	r3, [pc, #48]	; (80047d4 <__NVIC_SetPriorityGrouping+0x44>)
 80047a2:	68db      	ldr	r3, [r3, #12]
 80047a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80047a6:	68ba      	ldr	r2, [r7, #8]
 80047a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80047ac:	4013      	ands	r3, r2
 80047ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80047b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80047bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80047c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80047c2:	4a04      	ldr	r2, [pc, #16]	; (80047d4 <__NVIC_SetPriorityGrouping+0x44>)
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	60d3      	str	r3, [r2, #12]
}
 80047c8:	bf00      	nop
 80047ca:	3714      	adds	r7, #20
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr
 80047d4:	e000ed00 	.word	0xe000ed00

080047d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80047d8:	b480      	push	{r7}
 80047da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80047dc:	4b04      	ldr	r3, [pc, #16]	; (80047f0 <__NVIC_GetPriorityGrouping+0x18>)
 80047de:	68db      	ldr	r3, [r3, #12]
 80047e0:	0a1b      	lsrs	r3, r3, #8
 80047e2:	f003 0307 	and.w	r3, r3, #7
}
 80047e6:	4618      	mov	r0, r3
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr
 80047f0:	e000ed00 	.word	0xe000ed00

080047f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b083      	sub	sp, #12
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	4603      	mov	r3, r0
 80047fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80047fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004802:	2b00      	cmp	r3, #0
 8004804:	db0b      	blt.n	800481e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004806:	79fb      	ldrb	r3, [r7, #7]
 8004808:	f003 021f 	and.w	r2, r3, #31
 800480c:	4907      	ldr	r1, [pc, #28]	; (800482c <__NVIC_EnableIRQ+0x38>)
 800480e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004812:	095b      	lsrs	r3, r3, #5
 8004814:	2001      	movs	r0, #1
 8004816:	fa00 f202 	lsl.w	r2, r0, r2
 800481a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800481e:	bf00      	nop
 8004820:	370c      	adds	r7, #12
 8004822:	46bd      	mov	sp, r7
 8004824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004828:	4770      	bx	lr
 800482a:	bf00      	nop
 800482c:	e000e100 	.word	0xe000e100

08004830 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	4603      	mov	r3, r0
 8004838:	6039      	str	r1, [r7, #0]
 800483a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800483c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004840:	2b00      	cmp	r3, #0
 8004842:	db0a      	blt.n	800485a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	b2da      	uxtb	r2, r3
 8004848:	490c      	ldr	r1, [pc, #48]	; (800487c <__NVIC_SetPriority+0x4c>)
 800484a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800484e:	0112      	lsls	r2, r2, #4
 8004850:	b2d2      	uxtb	r2, r2
 8004852:	440b      	add	r3, r1
 8004854:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004858:	e00a      	b.n	8004870 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	b2da      	uxtb	r2, r3
 800485e:	4908      	ldr	r1, [pc, #32]	; (8004880 <__NVIC_SetPriority+0x50>)
 8004860:	79fb      	ldrb	r3, [r7, #7]
 8004862:	f003 030f 	and.w	r3, r3, #15
 8004866:	3b04      	subs	r3, #4
 8004868:	0112      	lsls	r2, r2, #4
 800486a:	b2d2      	uxtb	r2, r2
 800486c:	440b      	add	r3, r1
 800486e:	761a      	strb	r2, [r3, #24]
}
 8004870:	bf00      	nop
 8004872:	370c      	adds	r7, #12
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr
 800487c:	e000e100 	.word	0xe000e100
 8004880:	e000ed00 	.word	0xe000ed00

08004884 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004884:	b480      	push	{r7}
 8004886:	b089      	sub	sp, #36	; 0x24
 8004888:	af00      	add	r7, sp, #0
 800488a:	60f8      	str	r0, [r7, #12]
 800488c:	60b9      	str	r1, [r7, #8]
 800488e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f003 0307 	and.w	r3, r3, #7
 8004896:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004898:	69fb      	ldr	r3, [r7, #28]
 800489a:	f1c3 0307 	rsb	r3, r3, #7
 800489e:	2b04      	cmp	r3, #4
 80048a0:	bf28      	it	cs
 80048a2:	2304      	movcs	r3, #4
 80048a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80048a6:	69fb      	ldr	r3, [r7, #28]
 80048a8:	3304      	adds	r3, #4
 80048aa:	2b06      	cmp	r3, #6
 80048ac:	d902      	bls.n	80048b4 <NVIC_EncodePriority+0x30>
 80048ae:	69fb      	ldr	r3, [r7, #28]
 80048b0:	3b03      	subs	r3, #3
 80048b2:	e000      	b.n	80048b6 <NVIC_EncodePriority+0x32>
 80048b4:	2300      	movs	r3, #0
 80048b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048b8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80048bc:	69bb      	ldr	r3, [r7, #24]
 80048be:	fa02 f303 	lsl.w	r3, r2, r3
 80048c2:	43da      	mvns	r2, r3
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	401a      	ands	r2, r3
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80048cc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	fa01 f303 	lsl.w	r3, r1, r3
 80048d6:	43d9      	mvns	r1, r3
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048dc:	4313      	orrs	r3, r2
         );
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3724      	adds	r7, #36	; 0x24
 80048e2:	46bd      	mov	sp, r7
 80048e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e8:	4770      	bx	lr
	...

080048ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b082      	sub	sp, #8
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	3b01      	subs	r3, #1
 80048f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80048fc:	d301      	bcc.n	8004902 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80048fe:	2301      	movs	r3, #1
 8004900:	e00f      	b.n	8004922 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004902:	4a0a      	ldr	r2, [pc, #40]	; (800492c <SysTick_Config+0x40>)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	3b01      	subs	r3, #1
 8004908:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800490a:	210f      	movs	r1, #15
 800490c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004910:	f7ff ff8e 	bl	8004830 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004914:	4b05      	ldr	r3, [pc, #20]	; (800492c <SysTick_Config+0x40>)
 8004916:	2200      	movs	r2, #0
 8004918:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800491a:	4b04      	ldr	r3, [pc, #16]	; (800492c <SysTick_Config+0x40>)
 800491c:	2207      	movs	r2, #7
 800491e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004920:	2300      	movs	r3, #0
}
 8004922:	4618      	mov	r0, r3
 8004924:	3708      	adds	r7, #8
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}
 800492a:	bf00      	nop
 800492c:	e000e010 	.word	0xe000e010

08004930 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b082      	sub	sp, #8
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004938:	6878      	ldr	r0, [r7, #4]
 800493a:	f7ff ff29 	bl	8004790 <__NVIC_SetPriorityGrouping>
}
 800493e:	bf00      	nop
 8004940:	3708      	adds	r7, #8
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}

08004946 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004946:	b580      	push	{r7, lr}
 8004948:	b086      	sub	sp, #24
 800494a:	af00      	add	r7, sp, #0
 800494c:	4603      	mov	r3, r0
 800494e:	60b9      	str	r1, [r7, #8]
 8004950:	607a      	str	r2, [r7, #4]
 8004952:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004954:	f7ff ff40 	bl	80047d8 <__NVIC_GetPriorityGrouping>
 8004958:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800495a:	687a      	ldr	r2, [r7, #4]
 800495c:	68b9      	ldr	r1, [r7, #8]
 800495e:	6978      	ldr	r0, [r7, #20]
 8004960:	f7ff ff90 	bl	8004884 <NVIC_EncodePriority>
 8004964:	4602      	mov	r2, r0
 8004966:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800496a:	4611      	mov	r1, r2
 800496c:	4618      	mov	r0, r3
 800496e:	f7ff ff5f 	bl	8004830 <__NVIC_SetPriority>
}
 8004972:	bf00      	nop
 8004974:	3718      	adds	r7, #24
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}

0800497a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800497a:	b580      	push	{r7, lr}
 800497c:	b082      	sub	sp, #8
 800497e:	af00      	add	r7, sp, #0
 8004980:	4603      	mov	r3, r0
 8004982:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004984:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004988:	4618      	mov	r0, r3
 800498a:	f7ff ff33 	bl	80047f4 <__NVIC_EnableIRQ>
}
 800498e:	bf00      	nop
 8004990:	3708      	adds	r7, #8
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}

08004996 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004996:	b580      	push	{r7, lr}
 8004998:	b082      	sub	sp, #8
 800499a:	af00      	add	r7, sp, #0
 800499c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f7ff ffa4 	bl	80048ec <SysTick_Config>
 80049a4:	4603      	mov	r3, r0
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3708      	adds	r7, #8
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}
	...

080049b0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b084      	sub	sp, #16
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d101      	bne.n	80049c2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e08d      	b.n	8004ade <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	461a      	mov	r2, r3
 80049c8:	4b47      	ldr	r3, [pc, #284]	; (8004ae8 <HAL_DMA_Init+0x138>)
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d80f      	bhi.n	80049ee <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	461a      	mov	r2, r3
 80049d4:	4b45      	ldr	r3, [pc, #276]	; (8004aec <HAL_DMA_Init+0x13c>)
 80049d6:	4413      	add	r3, r2
 80049d8:	4a45      	ldr	r2, [pc, #276]	; (8004af0 <HAL_DMA_Init+0x140>)
 80049da:	fba2 2303 	umull	r2, r3, r2, r3
 80049de:	091b      	lsrs	r3, r3, #4
 80049e0:	009a      	lsls	r2, r3, #2
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	4a42      	ldr	r2, [pc, #264]	; (8004af4 <HAL_DMA_Init+0x144>)
 80049ea:	641a      	str	r2, [r3, #64]	; 0x40
 80049ec:	e00e      	b.n	8004a0c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	461a      	mov	r2, r3
 80049f4:	4b40      	ldr	r3, [pc, #256]	; (8004af8 <HAL_DMA_Init+0x148>)
 80049f6:	4413      	add	r3, r2
 80049f8:	4a3d      	ldr	r2, [pc, #244]	; (8004af0 <HAL_DMA_Init+0x140>)
 80049fa:	fba2 2303 	umull	r2, r3, r2, r3
 80049fe:	091b      	lsrs	r3, r3, #4
 8004a00:	009a      	lsls	r2, r3, #2
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	4a3c      	ldr	r2, [pc, #240]	; (8004afc <HAL_DMA_Init+0x14c>)
 8004a0a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2202      	movs	r2, #2
 8004a10:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004a22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a26:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004a30:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	691b      	ldr	r3, [r3, #16]
 8004a36:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	699b      	ldr	r3, [r3, #24]
 8004a42:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a48:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6a1b      	ldr	r3, [r3, #32]
 8004a4e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004a50:	68fa      	ldr	r2, [r7, #12]
 8004a52:	4313      	orrs	r3, r2
 8004a54:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	68fa      	ldr	r2, [r7, #12]
 8004a5c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f000 f9b6 	bl	8004dd0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004a6c:	d102      	bne.n	8004a74 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2200      	movs	r2, #0
 8004a72:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	685a      	ldr	r2, [r3, #4]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a7c:	b2d2      	uxtb	r2, r2
 8004a7e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a84:	687a      	ldr	r2, [r7, #4]
 8004a86:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004a88:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d010      	beq.n	8004ab4 <HAL_DMA_Init+0x104>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	2b04      	cmp	r3, #4
 8004a98:	d80c      	bhi.n	8004ab4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	f000 f9d6 	bl	8004e4c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aac:	687a      	ldr	r2, [r7, #4]
 8004aae:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004ab0:	605a      	str	r2, [r3, #4]
 8004ab2:	e008      	b.n	8004ac6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2201      	movs	r2, #1
 8004ad0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004adc:	2300      	movs	r3, #0
}
 8004ade:	4618      	mov	r0, r3
 8004ae0:	3710      	adds	r7, #16
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd80      	pop	{r7, pc}
 8004ae6:	bf00      	nop
 8004ae8:	40020407 	.word	0x40020407
 8004aec:	bffdfff8 	.word	0xbffdfff8
 8004af0:	cccccccd 	.word	0xcccccccd
 8004af4:	40020000 	.word	0x40020000
 8004af8:	bffdfbf8 	.word	0xbffdfbf8
 8004afc:	40020400 	.word	0x40020400

08004b00 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b086      	sub	sp, #24
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	60f8      	str	r0, [r7, #12]
 8004b08:	60b9      	str	r1, [r7, #8]
 8004b0a:	607a      	str	r2, [r7, #4]
 8004b0c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	d101      	bne.n	8004b20 <HAL_DMA_Start_IT+0x20>
 8004b1c:	2302      	movs	r3, #2
 8004b1e:	e066      	b.n	8004bee <HAL_DMA_Start_IT+0xee>
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2201      	movs	r2, #1
 8004b24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004b2e:	b2db      	uxtb	r3, r3
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d155      	bne.n	8004be0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	2202      	movs	r2, #2
 8004b38:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f022 0201 	bic.w	r2, r2, #1
 8004b50:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	687a      	ldr	r2, [r7, #4]
 8004b56:	68b9      	ldr	r1, [r7, #8]
 8004b58:	68f8      	ldr	r0, [r7, #12]
 8004b5a:	f000 f8fb 	bl	8004d54 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d008      	beq.n	8004b78 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	681a      	ldr	r2, [r3, #0]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f042 020e 	orr.w	r2, r2, #14
 8004b74:	601a      	str	r2, [r3, #0]
 8004b76:	e00f      	b.n	8004b98 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f022 0204 	bic.w	r2, r2, #4
 8004b86:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f042 020a 	orr.w	r2, r2, #10
 8004b96:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d007      	beq.n	8004bb6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bb0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bb4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d007      	beq.n	8004bce <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bc8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bcc:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f042 0201 	orr.w	r2, r2, #1
 8004bdc:	601a      	str	r2, [r3, #0]
 8004bde:	e005      	b.n	8004bec <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2200      	movs	r2, #0
 8004be4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004be8:	2302      	movs	r3, #2
 8004bea:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004bec:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	3718      	adds	r7, #24
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}

08004bf6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004bf6:	b580      	push	{r7, lr}
 8004bf8:	b084      	sub	sp, #16
 8004bfa:	af00      	add	r7, sp, #0
 8004bfc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c12:	f003 031f 	and.w	r3, r3, #31
 8004c16:	2204      	movs	r2, #4
 8004c18:	409a      	lsls	r2, r3
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	4013      	ands	r3, r2
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d026      	beq.n	8004c70 <HAL_DMA_IRQHandler+0x7a>
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	f003 0304 	and.w	r3, r3, #4
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d021      	beq.n	8004c70 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f003 0320 	and.w	r3, r3, #32
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d107      	bne.n	8004c4a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f022 0204 	bic.w	r2, r2, #4
 8004c48:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c4e:	f003 021f 	and.w	r2, r3, #31
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c56:	2104      	movs	r1, #4
 8004c58:	fa01 f202 	lsl.w	r2, r1, r2
 8004c5c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d071      	beq.n	8004d4a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004c6e:	e06c      	b.n	8004d4a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c74:	f003 031f 	and.w	r3, r3, #31
 8004c78:	2202      	movs	r2, #2
 8004c7a:	409a      	lsls	r2, r3
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	4013      	ands	r3, r2
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d02e      	beq.n	8004ce2 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	f003 0302 	and.w	r3, r3, #2
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d029      	beq.n	8004ce2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f003 0320 	and.w	r3, r3, #32
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d10b      	bne.n	8004cb4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f022 020a 	bic.w	r2, r2, #10
 8004caa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cb8:	f003 021f 	and.w	r2, r3, #31
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc0:	2102      	movs	r1, #2
 8004cc2:	fa01 f202 	lsl.w	r2, r1, r2
 8004cc6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d038      	beq.n	8004d4a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cdc:	6878      	ldr	r0, [r7, #4]
 8004cde:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004ce0:	e033      	b.n	8004d4a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ce6:	f003 031f 	and.w	r3, r3, #31
 8004cea:	2208      	movs	r2, #8
 8004cec:	409a      	lsls	r2, r3
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	4013      	ands	r3, r2
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d02a      	beq.n	8004d4c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	f003 0308 	and.w	r3, r3, #8
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d025      	beq.n	8004d4c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f022 020e 	bic.w	r2, r2, #14
 8004d0e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d14:	f003 021f 	and.w	r2, r3, #31
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d1c:	2101      	movs	r1, #1
 8004d1e:	fa01 f202 	lsl.w	r2, r1, r2
 8004d22:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2201      	movs	r2, #1
 8004d28:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2200      	movs	r2, #0
 8004d36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d004      	beq.n	8004d4c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004d4a:	bf00      	nop
 8004d4c:	bf00      	nop
}
 8004d4e:	3710      	adds	r7, #16
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bd80      	pop	{r7, pc}

08004d54 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d54:	b480      	push	{r7}
 8004d56:	b085      	sub	sp, #20
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	60f8      	str	r0, [r7, #12]
 8004d5c:	60b9      	str	r1, [r7, #8]
 8004d5e:	607a      	str	r2, [r7, #4]
 8004d60:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d66:	68fa      	ldr	r2, [r7, #12]
 8004d68:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004d6a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d004      	beq.n	8004d7e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d78:	68fa      	ldr	r2, [r7, #12]
 8004d7a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004d7c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d82:	f003 021f 	and.w	r2, r3, #31
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d8a:	2101      	movs	r1, #1
 8004d8c:	fa01 f202 	lsl.w	r2, r1, r2
 8004d90:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	683a      	ldr	r2, [r7, #0]
 8004d98:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	689b      	ldr	r3, [r3, #8]
 8004d9e:	2b10      	cmp	r3, #16
 8004da0:	d108      	bne.n	8004db4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	687a      	ldr	r2, [r7, #4]
 8004da8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	68ba      	ldr	r2, [r7, #8]
 8004db0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004db2:	e007      	b.n	8004dc4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	68ba      	ldr	r2, [r7, #8]
 8004dba:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	687a      	ldr	r2, [r7, #4]
 8004dc2:	60da      	str	r2, [r3, #12]
}
 8004dc4:	bf00      	nop
 8004dc6:	3714      	adds	r7, #20
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dce:	4770      	bx	lr

08004dd0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b087      	sub	sp, #28
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	461a      	mov	r2, r3
 8004dde:	4b16      	ldr	r3, [pc, #88]	; (8004e38 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d802      	bhi.n	8004dea <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004de4:	4b15      	ldr	r3, [pc, #84]	; (8004e3c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004de6:	617b      	str	r3, [r7, #20]
 8004de8:	e001      	b.n	8004dee <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8004dea:	4b15      	ldr	r3, [pc, #84]	; (8004e40 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004dec:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	b2db      	uxtb	r3, r3
 8004df8:	3b08      	subs	r3, #8
 8004dfa:	4a12      	ldr	r2, [pc, #72]	; (8004e44 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004dfc:	fba2 2303 	umull	r2, r3, r2, r3
 8004e00:	091b      	lsrs	r3, r3, #4
 8004e02:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e08:	089b      	lsrs	r3, r3, #2
 8004e0a:	009a      	lsls	r2, r3, #2
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	4413      	add	r3, r2
 8004e10:	461a      	mov	r2, r3
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a0b      	ldr	r2, [pc, #44]	; (8004e48 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004e1a:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	f003 031f 	and.w	r3, r3, #31
 8004e22:	2201      	movs	r2, #1
 8004e24:	409a      	lsls	r2, r3
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004e2a:	bf00      	nop
 8004e2c:	371c      	adds	r7, #28
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e34:	4770      	bx	lr
 8004e36:	bf00      	nop
 8004e38:	40020407 	.word	0x40020407
 8004e3c:	40020800 	.word	0x40020800
 8004e40:	40020820 	.word	0x40020820
 8004e44:	cccccccd 	.word	0xcccccccd
 8004e48:	40020880 	.word	0x40020880

08004e4c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b085      	sub	sp, #20
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004e5c:	68fa      	ldr	r2, [r7, #12]
 8004e5e:	4b0b      	ldr	r3, [pc, #44]	; (8004e8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004e60:	4413      	add	r3, r2
 8004e62:	009b      	lsls	r3, r3, #2
 8004e64:	461a      	mov	r2, r3
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	4a08      	ldr	r2, [pc, #32]	; (8004e90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004e6e:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	3b01      	subs	r3, #1
 8004e74:	f003 031f 	and.w	r3, r3, #31
 8004e78:	2201      	movs	r2, #1
 8004e7a:	409a      	lsls	r2, r3
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004e80:	bf00      	nop
 8004e82:	3714      	adds	r7, #20
 8004e84:	46bd      	mov	sp, r7
 8004e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8a:	4770      	bx	lr
 8004e8c:	1000823f 	.word	0x1000823f
 8004e90:	40020940 	.word	0x40020940

08004e94 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b084      	sub	sp, #16
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d101      	bne.n	8004ea6 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e147      	b.n	8005136 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d106      	bne.n	8004ec0 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f7fd fca2 	bl	8002804 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	699a      	ldr	r2, [r3, #24]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f022 0210 	bic.w	r2, r2, #16
 8004ece:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004ed0:	f7fe fa24 	bl	800331c <HAL_GetTick>
 8004ed4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004ed6:	e012      	b.n	8004efe <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004ed8:	f7fe fa20 	bl	800331c <HAL_GetTick>
 8004edc:	4602      	mov	r2, r0
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	1ad3      	subs	r3, r2, r3
 8004ee2:	2b0a      	cmp	r3, #10
 8004ee4:	d90b      	bls.n	8004efe <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004eea:	f043 0201 	orr.w	r2, r3, #1
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2203      	movs	r2, #3
 8004ef6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	e11b      	b.n	8005136 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	699b      	ldr	r3, [r3, #24]
 8004f04:	f003 0308 	and.w	r3, r3, #8
 8004f08:	2b08      	cmp	r3, #8
 8004f0a:	d0e5      	beq.n	8004ed8 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	699a      	ldr	r2, [r3, #24]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f042 0201 	orr.w	r2, r2, #1
 8004f1a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004f1c:	f7fe f9fe 	bl	800331c <HAL_GetTick>
 8004f20:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004f22:	e012      	b.n	8004f4a <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004f24:	f7fe f9fa 	bl	800331c <HAL_GetTick>
 8004f28:	4602      	mov	r2, r0
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	1ad3      	subs	r3, r2, r3
 8004f2e:	2b0a      	cmp	r3, #10
 8004f30:	d90b      	bls.n	8004f4a <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f36:	f043 0201 	orr.w	r2, r3, #1
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2203      	movs	r2, #3
 8004f42:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8004f46:	2301      	movs	r3, #1
 8004f48:	e0f5      	b.n	8005136 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	699b      	ldr	r3, [r3, #24]
 8004f50:	f003 0301 	and.w	r3, r3, #1
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d0e5      	beq.n	8004f24 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	699a      	ldr	r2, [r3, #24]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f042 0202 	orr.w	r2, r2, #2
 8004f66:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a74      	ldr	r2, [pc, #464]	; (8005140 <HAL_FDCAN_Init+0x2ac>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d103      	bne.n	8004f7a <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8004f72:	4a74      	ldr	r2, [pc, #464]	; (8005144 <HAL_FDCAN_Init+0x2b0>)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	7c1b      	ldrb	r3, [r3, #16]
 8004f7e:	2b01      	cmp	r3, #1
 8004f80:	d108      	bne.n	8004f94 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	699a      	ldr	r2, [r3, #24]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f90:	619a      	str	r2, [r3, #24]
 8004f92:	e007      	b.n	8004fa4 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	699a      	ldr	r2, [r3, #24]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004fa2:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	7c5b      	ldrb	r3, [r3, #17]
 8004fa8:	2b01      	cmp	r3, #1
 8004faa:	d108      	bne.n	8004fbe <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	699a      	ldr	r2, [r3, #24]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004fba:	619a      	str	r2, [r3, #24]
 8004fbc:	e007      	b.n	8004fce <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	699a      	ldr	r2, [r3, #24]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004fcc:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	7c9b      	ldrb	r3, [r3, #18]
 8004fd2:	2b01      	cmp	r3, #1
 8004fd4:	d108      	bne.n	8004fe8 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	699a      	ldr	r2, [r3, #24]
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004fe4:	619a      	str	r2, [r3, #24]
 8004fe6:	e007      	b.n	8004ff8 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	699a      	ldr	r2, [r3, #24]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004ff6:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	699b      	ldr	r3, [r3, #24]
 8004ffe:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	689a      	ldr	r2, [r3, #8]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	430a      	orrs	r2, r1
 800500c:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	699a      	ldr	r2, [r3, #24]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 800501c:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	691a      	ldr	r2, [r3, #16]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f022 0210 	bic.w	r2, r2, #16
 800502c:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	68db      	ldr	r3, [r3, #12]
 8005032:	2b01      	cmp	r3, #1
 8005034:	d108      	bne.n	8005048 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	699a      	ldr	r2, [r3, #24]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f042 0204 	orr.w	r2, r2, #4
 8005044:	619a      	str	r2, [r3, #24]
 8005046:	e02c      	b.n	80050a2 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	68db      	ldr	r3, [r3, #12]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d028      	beq.n	80050a2 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	68db      	ldr	r3, [r3, #12]
 8005054:	2b02      	cmp	r3, #2
 8005056:	d01c      	beq.n	8005092 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	699a      	ldr	r2, [r3, #24]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005066:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	691a      	ldr	r2, [r3, #16]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f042 0210 	orr.w	r2, r2, #16
 8005076:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	68db      	ldr	r3, [r3, #12]
 800507c:	2b03      	cmp	r3, #3
 800507e:	d110      	bne.n	80050a2 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	699a      	ldr	r2, [r3, #24]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f042 0220 	orr.w	r2, r2, #32
 800508e:	619a      	str	r2, [r3, #24]
 8005090:	e007      	b.n	80050a2 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	699a      	ldr	r2, [r3, #24]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f042 0220 	orr.w	r2, r2, #32
 80050a0:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	699b      	ldr	r3, [r3, #24]
 80050a6:	3b01      	subs	r3, #1
 80050a8:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	69db      	ldr	r3, [r3, #28]
 80050ae:	3b01      	subs	r3, #1
 80050b0:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80050b2:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6a1b      	ldr	r3, [r3, #32]
 80050b8:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80050ba:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	695b      	ldr	r3, [r3, #20]
 80050c2:	3b01      	subs	r3, #1
 80050c4:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80050ca:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80050cc:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80050d6:	d115      	bne.n	8005104 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050dc:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050e2:	3b01      	subs	r3, #1
 80050e4:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80050e6:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ec:	3b01      	subs	r3, #1
 80050ee:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80050f0:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050f8:	3b01      	subs	r3, #1
 80050fa:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005100:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005102:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	430a      	orrs	r2, r1
 8005116:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f000 fbe2 	bl	80058e4 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2200      	movs	r2, #0
 8005124:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2200      	movs	r2, #0
 800512a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2201      	movs	r2, #1
 8005130:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8005134:	2300      	movs	r3, #0
}
 8005136:	4618      	mov	r0, r3
 8005138:	3710      	adds	r7, #16
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}
 800513e:	bf00      	nop
 8005140:	40006400 	.word	0x40006400
 8005144:	40006500 	.word	0x40006500

08005148 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8005148:	b480      	push	{r7}
 800514a:	b083      	sub	sp, #12
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005156:	b2db      	uxtb	r3, r3
 8005158:	2b01      	cmp	r3, #1
 800515a:	d110      	bne.n	800517e <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2202      	movs	r2, #2
 8005160:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	699a      	ldr	r2, [r3, #24]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f022 0201 	bic.w	r2, r2, #1
 8005172:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2200      	movs	r2, #0
 8005178:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 800517a:	2300      	movs	r3, #0
 800517c:	e006      	b.n	800518c <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005182:	f043 0204 	orr.w	r2, r3, #4
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800518a:	2301      	movs	r3, #1
  }
}
 800518c:	4618      	mov	r0, r3
 800518e:	370c      	adds	r7, #12
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr

08005198 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b086      	sub	sp, #24
 800519c:	af00      	add	r7, sp, #0
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80051aa:	b2db      	uxtb	r3, r3
 80051ac:	2b02      	cmp	r3, #2
 80051ae:	d12c      	bne.n	800520a <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80051b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d007      	beq.n	80051d0 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051c4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	e023      	b.n	8005218 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80051d8:	0c1b      	lsrs	r3, r3, #16
 80051da:	f003 0303 	and.w	r3, r3, #3
 80051de:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	687a      	ldr	r2, [r7, #4]
 80051e4:	68b9      	ldr	r1, [r7, #8]
 80051e6:	68f8      	ldr	r0, [r7, #12]
 80051e8:	f000 fbe8 	bl	80059bc <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2101      	movs	r1, #1
 80051f2:	697a      	ldr	r2, [r7, #20]
 80051f4:	fa01 f202 	lsl.w	r2, r1, r2
 80051f8:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80051fc:	2201      	movs	r2, #1
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	409a      	lsls	r2, r3
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 8005206:	2300      	movs	r3, #0
 8005208:	e006      	b.n	8005218 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800520e:	f043 0208 	orr.w	r2, r3, #8
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8005216:	2301      	movs	r3, #1
  }
}
 8005218:	4618      	mov	r0, r3
 800521a:	3718      	adds	r7, #24
 800521c:	46bd      	mov	sp, r7
 800521e:	bd80      	pop	{r7, pc}

08005220 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8005220:	b480      	push	{r7}
 8005222:	b08b      	sub	sp, #44	; 0x2c
 8005224:	af00      	add	r7, sp, #0
 8005226:	60f8      	str	r0, [r7, #12]
 8005228:	60b9      	str	r1, [r7, #8]
 800522a:	607a      	str	r2, [r7, #4]
 800522c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005234:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8005236:	7efb      	ldrb	r3, [r7, #27]
 8005238:	2b02      	cmp	r3, #2
 800523a:	f040 80bc 	bne.w	80053b6 <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800523e:	68bb      	ldr	r3, [r7, #8]
 8005240:	2b40      	cmp	r3, #64	; 0x40
 8005242:	d121      	bne.n	8005288 <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800524c:	f003 030f 	and.w	r3, r3, #15
 8005250:	2b00      	cmp	r3, #0
 8005252:	d107      	bne.n	8005264 <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005258:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	e0af      	b.n	80053c4 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800526c:	0a1b      	lsrs	r3, r3, #8
 800526e:	f003 0303 	and.w	r3, r3, #3
 8005272:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8005278:	69fa      	ldr	r2, [r7, #28]
 800527a:	4613      	mov	r3, r2
 800527c:	00db      	lsls	r3, r3, #3
 800527e:	4413      	add	r3, r2
 8005280:	00db      	lsls	r3, r3, #3
 8005282:	440b      	add	r3, r1
 8005284:	627b      	str	r3, [r7, #36]	; 0x24
 8005286:	e020      	b.n	80052ca <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005290:	f003 030f 	and.w	r3, r3, #15
 8005294:	2b00      	cmp	r3, #0
 8005296:	d107      	bne.n	80052a8 <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800529c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
 80052a6:	e08d      	b.n	80053c4 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80052b0:	0a1b      	lsrs	r3, r3, #8
 80052b2:	f003 0303 	and.w	r3, r3, #3
 80052b6:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80052bc:	69fa      	ldr	r2, [r7, #28]
 80052be:	4613      	mov	r3, r2
 80052c0:	00db      	lsls	r3, r3, #3
 80052c2:	4413      	add	r3, r2
 80052c4:	00db      	lsls	r3, r3, #3
 80052c6:	440b      	add	r3, r1
 80052c8:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80052ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d107      	bne.n	80052ee <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80052de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	0c9b      	lsrs	r3, r3, #18
 80052e4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	601a      	str	r2, [r3, #0]
 80052ec:	e005      	b.n	80052fa <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80052ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80052fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8005306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8005312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005314:	3304      	adds	r3, #4
 8005316:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8005318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	b29a      	uxth	r2, r3
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 8005322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800532e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800533a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8005346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	0e1b      	lsrs	r3, r3, #24
 800534c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8005354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	0fda      	lsrs	r2, r3, #31
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800535e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005360:	3304      	adds	r3, #4
 8005362:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8005364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005366:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8005368:	2300      	movs	r3, #0
 800536a:	623b      	str	r3, [r7, #32]
 800536c:	e00a      	b.n	8005384 <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800536e:	697a      	ldr	r2, [r7, #20]
 8005370:	6a3b      	ldr	r3, [r7, #32]
 8005372:	441a      	add	r2, r3
 8005374:	6839      	ldr	r1, [r7, #0]
 8005376:	6a3b      	ldr	r3, [r7, #32]
 8005378:	440b      	add	r3, r1
 800537a:	7812      	ldrb	r2, [r2, #0]
 800537c:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800537e:	6a3b      	ldr	r3, [r7, #32]
 8005380:	3301      	adds	r3, #1
 8005382:	623b      	str	r3, [r7, #32]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	0c1b      	lsrs	r3, r3, #16
 800538a:	4a11      	ldr	r2, [pc, #68]	; (80053d0 <HAL_FDCAN_GetRxMessage+0x1b0>)
 800538c:	5cd3      	ldrb	r3, [r2, r3]
 800538e:	461a      	mov	r2, r3
 8005390:	6a3b      	ldr	r3, [r7, #32]
 8005392:	4293      	cmp	r3, r2
 8005394:	d3eb      	bcc.n	800536e <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	2b40      	cmp	r3, #64	; 0x40
 800539a:	d105      	bne.n	80053a8 <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	69fa      	ldr	r2, [r7, #28]
 80053a2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 80053a6:	e004      	b.n	80053b2 <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	69fa      	ldr	r2, [r7, #28]
 80053ae:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 80053b2:	2300      	movs	r3, #0
 80053b4:	e006      	b.n	80053c4 <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053ba:	f043 0208 	orr.w	r2, r3, #8
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
  }
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	372c      	adds	r7, #44	; 0x2c
 80053c8:	46bd      	mov	sp, r7
 80053ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ce:	4770      	bx	lr
 80053d0:	080095b8 	.word	0x080095b8

080053d4 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b087      	sub	sp, #28
 80053d8:	af00      	add	r7, sp, #0
 80053da:	60f8      	str	r0, [r7, #12]
 80053dc:	60b9      	str	r1, [r7, #8]
 80053de:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80053e6:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80053e8:	7dfb      	ldrb	r3, [r7, #23]
 80053ea:	2b01      	cmp	r3, #1
 80053ec:	d003      	beq.n	80053f6 <HAL_FDCAN_ActivateNotification+0x22>
 80053ee:	7dfb      	ldrb	r3, [r7, #23]
 80053f0:	2b02      	cmp	r3, #2
 80053f2:	f040 80c8 	bne.w	8005586 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053fc:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	f003 0307 	and.w	r3, r3, #7
 8005404:	2b00      	cmp	r3, #0
 8005406:	d004      	beq.n	8005412 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	f003 0301 	and.w	r3, r3, #1
 800540e:	2b00      	cmp	r3, #0
 8005410:	d03b      	beq.n	800548a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8005418:	2b00      	cmp	r3, #0
 800541a:	d004      	beq.n	8005426 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 800541c:	693b      	ldr	r3, [r7, #16]
 800541e:	f003 0302 	and.w	r3, r3, #2
 8005422:	2b00      	cmp	r3, #0
 8005424:	d031      	beq.n	800548a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 800542c:	2b00      	cmp	r3, #0
 800542e:	d004      	beq.n	800543a <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	f003 0304 	and.w	r3, r3, #4
 8005436:	2b00      	cmp	r3, #0
 8005438:	d027      	beq.n	800548a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8005440:	2b00      	cmp	r3, #0
 8005442:	d004      	beq.n	800544e <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	f003 0308 	and.w	r3, r3, #8
 800544a:	2b00      	cmp	r3, #0
 800544c:	d01d      	beq.n	800548a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8005454:	2b00      	cmp	r3, #0
 8005456:	d004      	beq.n	8005462 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8005458:	693b      	ldr	r3, [r7, #16]
 800545a:	f003 0310 	and.w	r3, r3, #16
 800545e:	2b00      	cmp	r3, #0
 8005460:	d013      	beq.n	800548a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8005468:	2b00      	cmp	r3, #0
 800546a:	d004      	beq.n	8005476 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 800546c:	693b      	ldr	r3, [r7, #16]
 800546e:	f003 0320 	and.w	r3, r3, #32
 8005472:	2b00      	cmp	r3, #0
 8005474:	d009      	beq.n	800548a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 800547c:	2b00      	cmp	r3, #0
 800547e:	d00c      	beq.n	800549a <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8005480:	693b      	ldr	r3, [r7, #16]
 8005482:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005486:	2b00      	cmp	r3, #0
 8005488:	d107      	bne.n	800549a <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f042 0201 	orr.w	r2, r2, #1
 8005498:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	f003 0307 	and.w	r3, r3, #7
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d004      	beq.n	80054ae <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	f003 0301 	and.w	r3, r3, #1
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d13b      	bne.n	8005526 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d004      	beq.n	80054c2 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80054b8:	693b      	ldr	r3, [r7, #16]
 80054ba:	f003 0302 	and.w	r3, r3, #2
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d131      	bne.n	8005526 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d004      	beq.n	80054d6 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	f003 0304 	and.w	r3, r3, #4
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d127      	bne.n	8005526 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d004      	beq.n	80054ea <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80054e0:	693b      	ldr	r3, [r7, #16]
 80054e2:	f003 0308 	and.w	r3, r3, #8
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d11d      	bne.n	8005526 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d004      	beq.n	80054fe <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80054f4:	693b      	ldr	r3, [r7, #16]
 80054f6:	f003 0310 	and.w	r3, r3, #16
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d113      	bne.n	8005526 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8005504:	2b00      	cmp	r3, #0
 8005506:	d004      	beq.n	8005512 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	f003 0320 	and.w	r3, r3, #32
 800550e:	2b00      	cmp	r3, #0
 8005510:	d109      	bne.n	8005526 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8005518:	2b00      	cmp	r3, #0
 800551a:	d00c      	beq.n	8005536 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005522:	2b00      	cmp	r3, #0
 8005524:	d007      	beq.n	8005536 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f042 0202 	orr.w	r2, r2, #2
 8005534:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800553c:	2b00      	cmp	r3, #0
 800553e:	d009      	beq.n	8005554 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	687a      	ldr	r2, [r7, #4]
 800554e:	430a      	orrs	r2, r1
 8005550:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800555a:	2b00      	cmp	r3, #0
 800555c:	d009      	beq.n	8005572 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	687a      	ldr	r2, [r7, #4]
 800556c:	430a      	orrs	r2, r1
 800556e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	68ba      	ldr	r2, [r7, #8]
 800557e:	430a      	orrs	r2, r1
 8005580:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 8005582:	2300      	movs	r3, #0
 8005584:	e006      	b.n	8005594 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800558a:	f043 0202 	orr.w	r2, r3, #2
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8005592:	2301      	movs	r3, #1
  }
}
 8005594:	4618      	mov	r0, r3
 8005596:	371c      	adds	r7, #28
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr

080055a0 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b08a      	sub	sp, #40	; 0x28
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
  uint32_t Errors;
  uint32_t ErrorStatusITs;
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055ae:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80055b2:	627b      	str	r3, [r7, #36]	; 0x24
  TxEventFifoITs &= hfdcan->Instance->IE;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055bc:	4013      	ands	r3, r2
 80055be:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055c6:	f003 0307 	and.w	r3, r3, #7
 80055ca:	623b      	str	r3, [r7, #32]
  RxFifo0ITs &= hfdcan->Instance->IE;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055d2:	6a3a      	ldr	r2, [r7, #32]
 80055d4:	4013      	ands	r3, r2
 80055d6:	623b      	str	r3, [r7, #32]
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055de:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80055e2:	61fb      	str	r3, [r7, #28]
  RxFifo1ITs &= hfdcan->Instance->IE;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055ea:	69fa      	ldr	r2, [r7, #28]
 80055ec:	4013      	ands	r3, r2
 80055ee:	61fb      	str	r3, [r7, #28]
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055f6:	f403 0371 	and.w	r3, r3, #15794176	; 0xf10000
 80055fa:	61bb      	str	r3, [r7, #24]
  Errors &= hfdcan->Instance->IE;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005602:	69ba      	ldr	r2, [r7, #24]
 8005604:	4013      	ands	r3, r2
 8005606:	61bb      	str	r3, [r7, #24]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800560e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8005612:	617b      	str	r3, [r7, #20]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800561a:	697a      	ldr	r2, [r7, #20]
 800561c:	4013      	ands	r3, r2
 800561e:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005626:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800562a:	2b00      	cmp	r3, #0
 800562c:	d00d      	beq.n	800564a <HAL_FDCAN_IRQHandler+0xaa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005634:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005638:	2b00      	cmp	r3, #0
 800563a:	d006      	beq.n	800564a <HAL_FDCAN_IRQHandler+0xaa>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	2240      	movs	r2, #64	; 0x40
 8005642:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	f000 f92e 	bl	80058a6 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005650:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005654:	2b00      	cmp	r3, #0
 8005656:	d01b      	beq.n	8005690 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800565e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005662:	2b00      	cmp	r3, #0
 8005664:	d014      	beq.n	8005690 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800566e:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005678:	693a      	ldr	r2, [r7, #16]
 800567a:	4013      	ands	r3, r2
 800567c:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005686:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8005688:	6939      	ldr	r1, [r7, #16]
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f000 f8ec 	bl	8005868 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8005690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005692:	2b00      	cmp	r3, #0
 8005694:	d007      	beq.n	80056a6 <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800569c:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800569e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80056a0:	6878      	ldr	r0, [r7, #4]
 80056a2:	f000 f8b6 	bl	8005812 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80056a6:	6a3b      	ldr	r3, [r7, #32]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d007      	beq.n	80056bc <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	6a3a      	ldr	r2, [r7, #32]
 80056b2:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80056b4:	6a39      	ldr	r1, [r7, #32]
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	f7fd fae8 	bl	8002c8c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80056bc:	69fb      	ldr	r3, [r7, #28]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d007      	beq.n	80056d2 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	69fa      	ldr	r2, [r7, #28]
 80056c8:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80056ca:	69f9      	ldr	r1, [r7, #28]
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	f000 f8ab 	bl	8005828 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d00e      	beq.n	80056fe <HAL_FDCAN_IRQHandler+0x15e>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d007      	beq.n	80056fe <HAL_FDCAN_IRQHandler+0x15e>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80056f6:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80056f8:	6878      	ldr	r0, [r7, #4]
 80056fa:	f000 f8a0 	bl	800583e <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005704:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005708:	2b00      	cmp	r3, #0
 800570a:	d01a      	beq.n	8005742 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005712:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005716:	2b00      	cmp	r3, #0
 8005718:	d013      	beq.n	8005742 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8005722:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800572c:	68fa      	ldr	r2, [r7, #12]
 800572e:	4013      	ands	r3, r2
 8005730:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	2280      	movs	r2, #128	; 0x80
 8005738:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800573a:	68f9      	ldr	r1, [r7, #12]
 800573c:	6878      	ldr	r0, [r7, #4]
 800573e:	f000 f888 	bl	8005852 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005748:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800574c:	2b00      	cmp	r3, #0
 800574e:	d00e      	beq.n	800576e <HAL_FDCAN_IRQHandler+0x1ce>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005756:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800575a:	2b00      	cmp	r3, #0
 800575c:	d007      	beq.n	800576e <HAL_FDCAN_IRQHandler+0x1ce>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005766:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f000 f888 	bl	800587e <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005774:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005778:	2b00      	cmp	r3, #0
 800577a:	d00e      	beq.n	800579a <HAL_FDCAN_IRQHandler+0x1fa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005782:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005786:	2b00      	cmp	r3, #0
 8005788:	d007      	beq.n	800579a <HAL_FDCAN_IRQHandler+0x1fa>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005792:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8005794:	6878      	ldr	r0, [r7, #4]
 8005796:	f000 f87c 	bl	8005892 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d011      	beq.n	80057cc <HAL_FDCAN_IRQHandler+0x22c>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d00a      	beq.n	80057cc <HAL_FDCAN_IRQHandler+0x22c>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80057be:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057c4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d007      	beq.n	80057e2 <HAL_FDCAN_IRQHandler+0x242>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	697a      	ldr	r2, [r7, #20]
 80057d8:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80057da:	6979      	ldr	r1, [r7, #20]
 80057dc:	6878      	ldr	r0, [r7, #4]
 80057de:	f000 f876 	bl	80058ce <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80057e2:	69bb      	ldr	r3, [r7, #24]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d009      	beq.n	80057fc <HAL_FDCAN_IRQHandler+0x25c>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	69ba      	ldr	r2, [r7, #24]
 80057ee:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80057f4:	69bb      	ldr	r3, [r7, #24]
 80057f6:	431a      	orrs	r2, r3
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005800:	2b00      	cmp	r3, #0
 8005802:	d002      	beq.n	800580a <HAL_FDCAN_IRQHandler+0x26a>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f000 f858 	bl	80058ba <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800580a:	bf00      	nop
 800580c:	3728      	adds	r7, #40	; 0x28
 800580e:	46bd      	mov	sp, r7
 8005810:	bd80      	pop	{r7, pc}

08005812 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8005812:	b480      	push	{r7}
 8005814:	b083      	sub	sp, #12
 8005816:	af00      	add	r7, sp, #0
 8005818:	6078      	str	r0, [r7, #4]
 800581a:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 800581c:	bf00      	nop
 800581e:	370c      	adds	r7, #12
 8005820:	46bd      	mov	sp, r7
 8005822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005826:	4770      	bx	lr

08005828 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8005828:	b480      	push	{r7}
 800582a:	b083      	sub	sp, #12
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
 8005830:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8005832:	bf00      	nop
 8005834:	370c      	adds	r7, #12
 8005836:	46bd      	mov	sp, r7
 8005838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583c:	4770      	bx	lr

0800583e <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800583e:	b480      	push	{r7}
 8005840:	b083      	sub	sp, #12
 8005842:	af00      	add	r7, sp, #0
 8005844:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8005846:	bf00      	nop
 8005848:	370c      	adds	r7, #12
 800584a:	46bd      	mov	sp, r7
 800584c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005850:	4770      	bx	lr

08005852 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005852:	b480      	push	{r7}
 8005854:	b083      	sub	sp, #12
 8005856:	af00      	add	r7, sp, #0
 8005858:	6078      	str	r0, [r7, #4]
 800585a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800585c:	bf00      	nop
 800585e:	370c      	adds	r7, #12
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr

08005868 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005868:	b480      	push	{r7}
 800586a:	b083      	sub	sp, #12
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
 8005870:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005872:	bf00      	nop
 8005874:	370c      	adds	r7, #12
 8005876:	46bd      	mov	sp, r7
 8005878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587c:	4770      	bx	lr

0800587e <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800587e:	b480      	push	{r7}
 8005880:	b083      	sub	sp, #12
 8005882:	af00      	add	r7, sp, #0
 8005884:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8005886:	bf00      	nop
 8005888:	370c      	adds	r7, #12
 800588a:	46bd      	mov	sp, r7
 800588c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005890:	4770      	bx	lr

08005892 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005892:	b480      	push	{r7}
 8005894:	b083      	sub	sp, #12
 8005896:	af00      	add	r7, sp, #0
 8005898:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800589a:	bf00      	nop
 800589c:	370c      	adds	r7, #12
 800589e:	46bd      	mov	sp, r7
 80058a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a4:	4770      	bx	lr

080058a6 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80058a6:	b480      	push	{r7}
 80058a8:	b083      	sub	sp, #12
 80058aa:	af00      	add	r7, sp, #0
 80058ac:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80058ae:	bf00      	nop
 80058b0:	370c      	adds	r7, #12
 80058b2:	46bd      	mov	sp, r7
 80058b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b8:	4770      	bx	lr

080058ba <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80058ba:	b480      	push	{r7}
 80058bc:	b083      	sub	sp, #12
 80058be:	af00      	add	r7, sp, #0
 80058c0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80058c2:	bf00      	nop
 80058c4:	370c      	adds	r7, #12
 80058c6:	46bd      	mov	sp, r7
 80058c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058cc:	4770      	bx	lr

080058ce <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80058ce:	b480      	push	{r7}
 80058d0:	b083      	sub	sp, #12
 80058d2:	af00      	add	r7, sp, #0
 80058d4:	6078      	str	r0, [r7, #4]
 80058d6:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80058d8:	bf00      	nop
 80058da:	370c      	adds	r7, #12
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr

080058e4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b085      	sub	sp, #20
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80058ec:	4b30      	ldr	r3, [pc, #192]	; (80059b0 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 80058ee:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a2f      	ldr	r2, [pc, #188]	; (80059b4 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d103      	bne.n	8005902 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005900:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4a2c      	ldr	r2, [pc, #176]	; (80059b8 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d103      	bne.n	8005914 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	f503 63d4 	add.w	r3, r3, #1696	; 0x6a0
 8005912:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	68ba      	ldr	r2, [r7, #8]
 8005918:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005922:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800592a:	041a      	lsls	r2, r3, #16
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	430a      	orrs	r2, r1
 8005932:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	f103 0270 	add.w	r2, r3, #112	; 0x70
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005948:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005950:	061a      	lsls	r2, r3, #24
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	430a      	orrs	r2, r1
 8005958:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	60fb      	str	r3, [r7, #12]
 8005988:	e005      	b.n	8005996 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2200      	movs	r2, #0
 800598e:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	3304      	adds	r3, #4
 8005994:	60fb      	str	r3, [r7, #12]
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800599c:	68fa      	ldr	r2, [r7, #12]
 800599e:	429a      	cmp	r2, r3
 80059a0:	d3f3      	bcc.n	800598a <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 80059a2:	bf00      	nop
 80059a4:	bf00      	nop
 80059a6:	3714      	adds	r7, #20
 80059a8:	46bd      	mov	sp, r7
 80059aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ae:	4770      	bx	lr
 80059b0:	4000a400 	.word	0x4000a400
 80059b4:	40006800 	.word	0x40006800
 80059b8:	40006c00 	.word	0x40006c00

080059bc <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 80059bc:	b480      	push	{r7}
 80059be:	b089      	sub	sp, #36	; 0x24
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	60f8      	str	r0, [r7, #12]
 80059c4:	60b9      	str	r1, [r7, #8]
 80059c6:	607a      	str	r2, [r7, #4]
 80059c8:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80059ca:	68bb      	ldr	r3, [r7, #8]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d10a      	bne.n	80059e8 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80059da:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80059e2:	4313      	orrs	r3, r2
 80059e4:	61fb      	str	r3, [r7, #28]
 80059e6:	e00a      	b.n	80059fe <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80059f0:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80059f2:	68bb      	ldr	r3, [r7, #8]
 80059f4:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80059f6:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80059f8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80059fc:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	6a1b      	ldr	r3, [r3, #32]
 8005a02:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005a08:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8005a0e:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8005a14:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005a22:	683a      	ldr	r2, [r7, #0]
 8005a24:	4613      	mov	r3, r2
 8005a26:	00db      	lsls	r3, r3, #3
 8005a28:	4413      	add	r3, r2
 8005a2a:	00db      	lsls	r3, r3, #3
 8005a2c:	440b      	add	r3, r1
 8005a2e:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8005a30:	69bb      	ldr	r3, [r7, #24]
 8005a32:	69fa      	ldr	r2, [r7, #28]
 8005a34:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005a36:	69bb      	ldr	r3, [r7, #24]
 8005a38:	3304      	adds	r3, #4
 8005a3a:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8005a3c:	69bb      	ldr	r3, [r7, #24]
 8005a3e:	693a      	ldr	r2, [r7, #16]
 8005a40:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005a42:	69bb      	ldr	r3, [r7, #24]
 8005a44:	3304      	adds	r3, #4
 8005a46:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8005a48:	2300      	movs	r3, #0
 8005a4a:	617b      	str	r3, [r7, #20]
 8005a4c:	e020      	b.n	8005a90 <FDCAN_CopyMessageToRAM+0xd4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	3303      	adds	r3, #3
 8005a52:	687a      	ldr	r2, [r7, #4]
 8005a54:	4413      	add	r3, r2
 8005a56:	781b      	ldrb	r3, [r3, #0]
 8005a58:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	3302      	adds	r3, #2
 8005a5e:	6879      	ldr	r1, [r7, #4]
 8005a60:	440b      	add	r3, r1
 8005a62:	781b      	ldrb	r3, [r3, #0]
 8005a64:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005a66:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	3301      	adds	r3, #1
 8005a6c:	6879      	ldr	r1, [r7, #4]
 8005a6e:	440b      	add	r3, r1
 8005a70:	781b      	ldrb	r3, [r3, #0]
 8005a72:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005a74:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8005a76:	6879      	ldr	r1, [r7, #4]
 8005a78:	697a      	ldr	r2, [r7, #20]
 8005a7a:	440a      	add	r2, r1
 8005a7c:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005a7e:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005a80:	69bb      	ldr	r3, [r7, #24]
 8005a82:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8005a84:	69bb      	ldr	r3, [r7, #24]
 8005a86:	3304      	adds	r3, #4
 8005a88:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	3304      	adds	r3, #4
 8005a8e:	617b      	str	r3, [r7, #20]
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	68db      	ldr	r3, [r3, #12]
 8005a94:	0c1b      	lsrs	r3, r3, #16
 8005a96:	4a06      	ldr	r2, [pc, #24]	; (8005ab0 <FDCAN_CopyMessageToRAM+0xf4>)
 8005a98:	5cd3      	ldrb	r3, [r2, r3]
 8005a9a:	461a      	mov	r2, r3
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d3d5      	bcc.n	8005a4e <FDCAN_CopyMessageToRAM+0x92>
  }
}
 8005aa2:	bf00      	nop
 8005aa4:	bf00      	nop
 8005aa6:	3724      	adds	r7, #36	; 0x24
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aae:	4770      	bx	lr
 8005ab0:	080095b8 	.word	0x080095b8

08005ab4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b087      	sub	sp, #28
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
 8005abc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005abe:	2300      	movs	r3, #0
 8005ac0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005ac2:	e15a      	b.n	8005d7a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	681a      	ldr	r2, [r3, #0]
 8005ac8:	2101      	movs	r1, #1
 8005aca:	697b      	ldr	r3, [r7, #20]
 8005acc:	fa01 f303 	lsl.w	r3, r1, r3
 8005ad0:	4013      	ands	r3, r2
 8005ad2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	f000 814c 	beq.w	8005d74 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	685b      	ldr	r3, [r3, #4]
 8005ae0:	f003 0303 	and.w	r3, r3, #3
 8005ae4:	2b01      	cmp	r3, #1
 8005ae6:	d005      	beq.n	8005af4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005af0:	2b02      	cmp	r3, #2
 8005af2:	d130      	bne.n	8005b56 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	689b      	ldr	r3, [r3, #8]
 8005af8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	005b      	lsls	r3, r3, #1
 8005afe:	2203      	movs	r2, #3
 8005b00:	fa02 f303 	lsl.w	r3, r2, r3
 8005b04:	43db      	mvns	r3, r3
 8005b06:	693a      	ldr	r2, [r7, #16]
 8005b08:	4013      	ands	r3, r2
 8005b0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	68da      	ldr	r2, [r3, #12]
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	005b      	lsls	r3, r3, #1
 8005b14:	fa02 f303 	lsl.w	r3, r2, r3
 8005b18:	693a      	ldr	r2, [r7, #16]
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	693a      	ldr	r2, [r7, #16]
 8005b22:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b32:	43db      	mvns	r3, r3
 8005b34:	693a      	ldr	r2, [r7, #16]
 8005b36:	4013      	ands	r3, r2
 8005b38:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	091b      	lsrs	r3, r3, #4
 8005b40:	f003 0201 	and.w	r2, r3, #1
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	fa02 f303 	lsl.w	r3, r2, r3
 8005b4a:	693a      	ldr	r2, [r7, #16]
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	693a      	ldr	r2, [r7, #16]
 8005b54:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	685b      	ldr	r3, [r3, #4]
 8005b5a:	f003 0303 	and.w	r3, r3, #3
 8005b5e:	2b03      	cmp	r3, #3
 8005b60:	d017      	beq.n	8005b92 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	68db      	ldr	r3, [r3, #12]
 8005b66:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	005b      	lsls	r3, r3, #1
 8005b6c:	2203      	movs	r2, #3
 8005b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b72:	43db      	mvns	r3, r3
 8005b74:	693a      	ldr	r2, [r7, #16]
 8005b76:	4013      	ands	r3, r2
 8005b78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	689a      	ldr	r2, [r3, #8]
 8005b7e:	697b      	ldr	r3, [r7, #20]
 8005b80:	005b      	lsls	r3, r3, #1
 8005b82:	fa02 f303 	lsl.w	r3, r2, r3
 8005b86:	693a      	ldr	r2, [r7, #16]
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	693a      	ldr	r2, [r7, #16]
 8005b90:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	f003 0303 	and.w	r3, r3, #3
 8005b9a:	2b02      	cmp	r3, #2
 8005b9c:	d123      	bne.n	8005be6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005b9e:	697b      	ldr	r3, [r7, #20]
 8005ba0:	08da      	lsrs	r2, r3, #3
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	3208      	adds	r2, #8
 8005ba6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005baa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	f003 0307 	and.w	r3, r3, #7
 8005bb2:	009b      	lsls	r3, r3, #2
 8005bb4:	220f      	movs	r2, #15
 8005bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8005bba:	43db      	mvns	r3, r3
 8005bbc:	693a      	ldr	r2, [r7, #16]
 8005bbe:	4013      	ands	r3, r2
 8005bc0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	691a      	ldr	r2, [r3, #16]
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	f003 0307 	and.w	r3, r3, #7
 8005bcc:	009b      	lsls	r3, r3, #2
 8005bce:	fa02 f303 	lsl.w	r3, r2, r3
 8005bd2:	693a      	ldr	r2, [r7, #16]
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	08da      	lsrs	r2, r3, #3
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	3208      	adds	r2, #8
 8005be0:	6939      	ldr	r1, [r7, #16]
 8005be2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005bec:	697b      	ldr	r3, [r7, #20]
 8005bee:	005b      	lsls	r3, r3, #1
 8005bf0:	2203      	movs	r2, #3
 8005bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8005bf6:	43db      	mvns	r3, r3
 8005bf8:	693a      	ldr	r2, [r7, #16]
 8005bfa:	4013      	ands	r3, r2
 8005bfc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	f003 0203 	and.w	r2, r3, #3
 8005c06:	697b      	ldr	r3, [r7, #20]
 8005c08:	005b      	lsls	r3, r3, #1
 8005c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c0e:	693a      	ldr	r2, [r7, #16]
 8005c10:	4313      	orrs	r3, r2
 8005c12:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	693a      	ldr	r2, [r7, #16]
 8005c18:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	f000 80a6 	beq.w	8005d74 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c28:	4b5b      	ldr	r3, [pc, #364]	; (8005d98 <HAL_GPIO_Init+0x2e4>)
 8005c2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c2c:	4a5a      	ldr	r2, [pc, #360]	; (8005d98 <HAL_GPIO_Init+0x2e4>)
 8005c2e:	f043 0301 	orr.w	r3, r3, #1
 8005c32:	6613      	str	r3, [r2, #96]	; 0x60
 8005c34:	4b58      	ldr	r3, [pc, #352]	; (8005d98 <HAL_GPIO_Init+0x2e4>)
 8005c36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c38:	f003 0301 	and.w	r3, r3, #1
 8005c3c:	60bb      	str	r3, [r7, #8]
 8005c3e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005c40:	4a56      	ldr	r2, [pc, #344]	; (8005d9c <HAL_GPIO_Init+0x2e8>)
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	089b      	lsrs	r3, r3, #2
 8005c46:	3302      	adds	r3, #2
 8005c48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c4c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	f003 0303 	and.w	r3, r3, #3
 8005c54:	009b      	lsls	r3, r3, #2
 8005c56:	220f      	movs	r2, #15
 8005c58:	fa02 f303 	lsl.w	r3, r2, r3
 8005c5c:	43db      	mvns	r3, r3
 8005c5e:	693a      	ldr	r2, [r7, #16]
 8005c60:	4013      	ands	r3, r2
 8005c62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005c6a:	d01f      	beq.n	8005cac <HAL_GPIO_Init+0x1f8>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	4a4c      	ldr	r2, [pc, #304]	; (8005da0 <HAL_GPIO_Init+0x2ec>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d019      	beq.n	8005ca8 <HAL_GPIO_Init+0x1f4>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	4a4b      	ldr	r2, [pc, #300]	; (8005da4 <HAL_GPIO_Init+0x2f0>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d013      	beq.n	8005ca4 <HAL_GPIO_Init+0x1f0>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	4a4a      	ldr	r2, [pc, #296]	; (8005da8 <HAL_GPIO_Init+0x2f4>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d00d      	beq.n	8005ca0 <HAL_GPIO_Init+0x1ec>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	4a49      	ldr	r2, [pc, #292]	; (8005dac <HAL_GPIO_Init+0x2f8>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d007      	beq.n	8005c9c <HAL_GPIO_Init+0x1e8>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	4a48      	ldr	r2, [pc, #288]	; (8005db0 <HAL_GPIO_Init+0x2fc>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d101      	bne.n	8005c98 <HAL_GPIO_Init+0x1e4>
 8005c94:	2305      	movs	r3, #5
 8005c96:	e00a      	b.n	8005cae <HAL_GPIO_Init+0x1fa>
 8005c98:	2306      	movs	r3, #6
 8005c9a:	e008      	b.n	8005cae <HAL_GPIO_Init+0x1fa>
 8005c9c:	2304      	movs	r3, #4
 8005c9e:	e006      	b.n	8005cae <HAL_GPIO_Init+0x1fa>
 8005ca0:	2303      	movs	r3, #3
 8005ca2:	e004      	b.n	8005cae <HAL_GPIO_Init+0x1fa>
 8005ca4:	2302      	movs	r3, #2
 8005ca6:	e002      	b.n	8005cae <HAL_GPIO_Init+0x1fa>
 8005ca8:	2301      	movs	r3, #1
 8005caa:	e000      	b.n	8005cae <HAL_GPIO_Init+0x1fa>
 8005cac:	2300      	movs	r3, #0
 8005cae:	697a      	ldr	r2, [r7, #20]
 8005cb0:	f002 0203 	and.w	r2, r2, #3
 8005cb4:	0092      	lsls	r2, r2, #2
 8005cb6:	4093      	lsls	r3, r2
 8005cb8:	693a      	ldr	r2, [r7, #16]
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005cbe:	4937      	ldr	r1, [pc, #220]	; (8005d9c <HAL_GPIO_Init+0x2e8>)
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	089b      	lsrs	r3, r3, #2
 8005cc4:	3302      	adds	r3, #2
 8005cc6:	693a      	ldr	r2, [r7, #16]
 8005cc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005ccc:	4b39      	ldr	r3, [pc, #228]	; (8005db4 <HAL_GPIO_Init+0x300>)
 8005cce:	689b      	ldr	r3, [r3, #8]
 8005cd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	43db      	mvns	r3, r3
 8005cd6:	693a      	ldr	r2, [r7, #16]
 8005cd8:	4013      	ands	r3, r2
 8005cda:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d003      	beq.n	8005cf0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005ce8:	693a      	ldr	r2, [r7, #16]
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	4313      	orrs	r3, r2
 8005cee:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005cf0:	4a30      	ldr	r2, [pc, #192]	; (8005db4 <HAL_GPIO_Init+0x300>)
 8005cf2:	693b      	ldr	r3, [r7, #16]
 8005cf4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005cf6:	4b2f      	ldr	r3, [pc, #188]	; (8005db4 <HAL_GPIO_Init+0x300>)
 8005cf8:	68db      	ldr	r3, [r3, #12]
 8005cfa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	43db      	mvns	r3, r3
 8005d00:	693a      	ldr	r2, [r7, #16]
 8005d02:	4013      	ands	r3, r2
 8005d04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d003      	beq.n	8005d1a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005d12:	693a      	ldr	r2, [r7, #16]
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	4313      	orrs	r3, r2
 8005d18:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005d1a:	4a26      	ldr	r2, [pc, #152]	; (8005db4 <HAL_GPIO_Init+0x300>)
 8005d1c:	693b      	ldr	r3, [r7, #16]
 8005d1e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005d20:	4b24      	ldr	r3, [pc, #144]	; (8005db4 <HAL_GPIO_Init+0x300>)
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	43db      	mvns	r3, r3
 8005d2a:	693a      	ldr	r2, [r7, #16]
 8005d2c:	4013      	ands	r3, r2
 8005d2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d003      	beq.n	8005d44 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005d3c:	693a      	ldr	r2, [r7, #16]
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	4313      	orrs	r3, r2
 8005d42:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005d44:	4a1b      	ldr	r2, [pc, #108]	; (8005db4 <HAL_GPIO_Init+0x300>)
 8005d46:	693b      	ldr	r3, [r7, #16]
 8005d48:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005d4a:	4b1a      	ldr	r3, [pc, #104]	; (8005db4 <HAL_GPIO_Init+0x300>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	43db      	mvns	r3, r3
 8005d54:	693a      	ldr	r2, [r7, #16]
 8005d56:	4013      	ands	r3, r2
 8005d58:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d003      	beq.n	8005d6e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005d66:	693a      	ldr	r2, [r7, #16]
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005d6e:	4a11      	ldr	r2, [pc, #68]	; (8005db4 <HAL_GPIO_Init+0x300>)
 8005d70:	693b      	ldr	r3, [r7, #16]
 8005d72:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	3301      	adds	r3, #1
 8005d78:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	681a      	ldr	r2, [r3, #0]
 8005d7e:	697b      	ldr	r3, [r7, #20]
 8005d80:	fa22 f303 	lsr.w	r3, r2, r3
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	f47f ae9d 	bne.w	8005ac4 <HAL_GPIO_Init+0x10>
  }
}
 8005d8a:	bf00      	nop
 8005d8c:	bf00      	nop
 8005d8e:	371c      	adds	r7, #28
 8005d90:	46bd      	mov	sp, r7
 8005d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d96:	4770      	bx	lr
 8005d98:	40021000 	.word	0x40021000
 8005d9c:	40010000 	.word	0x40010000
 8005da0:	48000400 	.word	0x48000400
 8005da4:	48000800 	.word	0x48000800
 8005da8:	48000c00 	.word	0x48000c00
 8005dac:	48001000 	.word	0x48001000
 8005db0:	48001400 	.word	0x48001400
 8005db4:	40010400 	.word	0x40010400

08005db8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b083      	sub	sp, #12
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
 8005dc0:	460b      	mov	r3, r1
 8005dc2:	807b      	strh	r3, [r7, #2]
 8005dc4:	4613      	mov	r3, r2
 8005dc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005dc8:	787b      	ldrb	r3, [r7, #1]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d003      	beq.n	8005dd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005dce:	887a      	ldrh	r2, [r7, #2]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005dd4:	e002      	b.n	8005ddc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005dd6:	887a      	ldrh	r2, [r7, #2]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005ddc:	bf00      	nop
 8005dde:	370c      	adds	r7, #12
 8005de0:	46bd      	mov	sp, r7
 8005de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de6:	4770      	bx	lr

08005de8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b082      	sub	sp, #8
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d101      	bne.n	8005dfa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	e081      	b.n	8005efe <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e00:	b2db      	uxtb	r3, r3
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d106      	bne.n	8005e14 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f7fc fdee 	bl	80029f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2224      	movs	r2, #36	; 0x24
 8005e18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	681a      	ldr	r2, [r3, #0]
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f022 0201 	bic.w	r2, r2, #1
 8005e2a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	685a      	ldr	r2, [r3, #4]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005e38:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	689a      	ldr	r2, [r3, #8]
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005e48:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	68db      	ldr	r3, [r3, #12]
 8005e4e:	2b01      	cmp	r3, #1
 8005e50:	d107      	bne.n	8005e62 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	689a      	ldr	r2, [r3, #8]
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005e5e:	609a      	str	r2, [r3, #8]
 8005e60:	e006      	b.n	8005e70 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	689a      	ldr	r2, [r3, #8]
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005e6e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	68db      	ldr	r3, [r3, #12]
 8005e74:	2b02      	cmp	r3, #2
 8005e76:	d104      	bne.n	8005e82 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005e80:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	687a      	ldr	r2, [r7, #4]
 8005e8a:	6812      	ldr	r2, [r2, #0]
 8005e8c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005e90:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e94:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	68da      	ldr	r2, [r3, #12]
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005ea4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	691a      	ldr	r2, [r3, #16]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	695b      	ldr	r3, [r3, #20]
 8005eae:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	699b      	ldr	r3, [r3, #24]
 8005eb6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	430a      	orrs	r2, r1
 8005ebe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	69d9      	ldr	r1, [r3, #28]
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6a1a      	ldr	r2, [r3, #32]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	430a      	orrs	r2, r1
 8005ece:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f042 0201 	orr.w	r2, r2, #1
 8005ede:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2220      	movs	r2, #32
 8005eea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005efc:	2300      	movs	r3, #0
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	3708      	adds	r7, #8
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd80      	pop	{r7, pc}
	...

08005f08 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b088      	sub	sp, #32
 8005f0c:	af02      	add	r7, sp, #8
 8005f0e:	60f8      	str	r0, [r7, #12]
 8005f10:	607a      	str	r2, [r7, #4]
 8005f12:	461a      	mov	r2, r3
 8005f14:	460b      	mov	r3, r1
 8005f16:	817b      	strh	r3, [r7, #10]
 8005f18:	4613      	mov	r3, r2
 8005f1a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f22:	b2db      	uxtb	r3, r3
 8005f24:	2b20      	cmp	r3, #32
 8005f26:	f040 80da 	bne.w	80060de <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005f30:	2b01      	cmp	r3, #1
 8005f32:	d101      	bne.n	8005f38 <HAL_I2C_Master_Transmit+0x30>
 8005f34:	2302      	movs	r3, #2
 8005f36:	e0d3      	b.n	80060e0 <HAL_I2C_Master_Transmit+0x1d8>
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005f40:	f7fd f9ec 	bl	800331c <HAL_GetTick>
 8005f44:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	9300      	str	r3, [sp, #0]
 8005f4a:	2319      	movs	r3, #25
 8005f4c:	2201      	movs	r2, #1
 8005f4e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005f52:	68f8      	ldr	r0, [r7, #12]
 8005f54:	f000 fb4e 	bl	80065f4 <I2C_WaitOnFlagUntilTimeout>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d001      	beq.n	8005f62 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e0be      	b.n	80060e0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	2221      	movs	r2, #33	; 0x21
 8005f66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2210      	movs	r2, #16
 8005f6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2200      	movs	r2, #0
 8005f76:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	687a      	ldr	r2, [r7, #4]
 8005f7c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	893a      	ldrh	r2, [r7, #8]
 8005f82:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2200      	movs	r2, #0
 8005f88:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f8e:	b29b      	uxth	r3, r3
 8005f90:	2bff      	cmp	r3, #255	; 0xff
 8005f92:	d90e      	bls.n	8005fb2 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	22ff      	movs	r2, #255	; 0xff
 8005f98:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f9e:	b2da      	uxtb	r2, r3
 8005fa0:	8979      	ldrh	r1, [r7, #10]
 8005fa2:	4b51      	ldr	r3, [pc, #324]	; (80060e8 <HAL_I2C_Master_Transmit+0x1e0>)
 8005fa4:	9300      	str	r3, [sp, #0]
 8005fa6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005faa:	68f8      	ldr	r0, [r7, #12]
 8005fac:	f000 fd44 	bl	8006a38 <I2C_TransferConfig>
 8005fb0:	e06c      	b.n	800608c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fb6:	b29a      	uxth	r2, r3
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fc0:	b2da      	uxtb	r2, r3
 8005fc2:	8979      	ldrh	r1, [r7, #10]
 8005fc4:	4b48      	ldr	r3, [pc, #288]	; (80060e8 <HAL_I2C_Master_Transmit+0x1e0>)
 8005fc6:	9300      	str	r3, [sp, #0]
 8005fc8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005fcc:	68f8      	ldr	r0, [r7, #12]
 8005fce:	f000 fd33 	bl	8006a38 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005fd2:	e05b      	b.n	800608c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005fd4:	697a      	ldr	r2, [r7, #20]
 8005fd6:	6a39      	ldr	r1, [r7, #32]
 8005fd8:	68f8      	ldr	r0, [r7, #12]
 8005fda:	f000 fb4b 	bl	8006674 <I2C_WaitOnTXISFlagUntilTimeout>
 8005fde:	4603      	mov	r3, r0
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d001      	beq.n	8005fe8 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	e07b      	b.n	80060e0 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fec:	781a      	ldrb	r2, [r3, #0]
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ff8:	1c5a      	adds	r2, r3, #1
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006002:	b29b      	uxth	r3, r3
 8006004:	3b01      	subs	r3, #1
 8006006:	b29a      	uxth	r2, r3
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006010:	3b01      	subs	r3, #1
 8006012:	b29a      	uxth	r2, r3
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800601c:	b29b      	uxth	r3, r3
 800601e:	2b00      	cmp	r3, #0
 8006020:	d034      	beq.n	800608c <HAL_I2C_Master_Transmit+0x184>
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006026:	2b00      	cmp	r3, #0
 8006028:	d130      	bne.n	800608c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	9300      	str	r3, [sp, #0]
 800602e:	6a3b      	ldr	r3, [r7, #32]
 8006030:	2200      	movs	r2, #0
 8006032:	2180      	movs	r1, #128	; 0x80
 8006034:	68f8      	ldr	r0, [r7, #12]
 8006036:	f000 fadd 	bl	80065f4 <I2C_WaitOnFlagUntilTimeout>
 800603a:	4603      	mov	r3, r0
 800603c:	2b00      	cmp	r3, #0
 800603e:	d001      	beq.n	8006044 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8006040:	2301      	movs	r3, #1
 8006042:	e04d      	b.n	80060e0 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006048:	b29b      	uxth	r3, r3
 800604a:	2bff      	cmp	r3, #255	; 0xff
 800604c:	d90e      	bls.n	800606c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	22ff      	movs	r2, #255	; 0xff
 8006052:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006058:	b2da      	uxtb	r2, r3
 800605a:	8979      	ldrh	r1, [r7, #10]
 800605c:	2300      	movs	r3, #0
 800605e:	9300      	str	r3, [sp, #0]
 8006060:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006064:	68f8      	ldr	r0, [r7, #12]
 8006066:	f000 fce7 	bl	8006a38 <I2C_TransferConfig>
 800606a:	e00f      	b.n	800608c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006070:	b29a      	uxth	r2, r3
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800607a:	b2da      	uxtb	r2, r3
 800607c:	8979      	ldrh	r1, [r7, #10]
 800607e:	2300      	movs	r3, #0
 8006080:	9300      	str	r3, [sp, #0]
 8006082:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006086:	68f8      	ldr	r0, [r7, #12]
 8006088:	f000 fcd6 	bl	8006a38 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006090:	b29b      	uxth	r3, r3
 8006092:	2b00      	cmp	r3, #0
 8006094:	d19e      	bne.n	8005fd4 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006096:	697a      	ldr	r2, [r7, #20]
 8006098:	6a39      	ldr	r1, [r7, #32]
 800609a:	68f8      	ldr	r0, [r7, #12]
 800609c:	f000 fb2a 	bl	80066f4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80060a0:	4603      	mov	r3, r0
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d001      	beq.n	80060aa <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	e01a      	b.n	80060e0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	2220      	movs	r2, #32
 80060b0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	6859      	ldr	r1, [r3, #4]
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	4b0b      	ldr	r3, [pc, #44]	; (80060ec <HAL_I2C_Master_Transmit+0x1e4>)
 80060be:	400b      	ands	r3, r1
 80060c0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2220      	movs	r2, #32
 80060c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2200      	movs	r2, #0
 80060ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2200      	movs	r2, #0
 80060d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80060da:	2300      	movs	r3, #0
 80060dc:	e000      	b.n	80060e0 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80060de:	2302      	movs	r3, #2
  }
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3718      	adds	r7, #24
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}
 80060e8:	80002000 	.word	0x80002000
 80060ec:	fe00e800 	.word	0xfe00e800

080060f0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b088      	sub	sp, #32
 80060f4:	af02      	add	r7, sp, #8
 80060f6:	60f8      	str	r0, [r7, #12]
 80060f8:	607a      	str	r2, [r7, #4]
 80060fa:	461a      	mov	r2, r3
 80060fc:	460b      	mov	r3, r1
 80060fe:	817b      	strh	r3, [r7, #10]
 8006100:	4613      	mov	r3, r2
 8006102:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800610a:	b2db      	uxtb	r3, r3
 800610c:	2b20      	cmp	r3, #32
 800610e:	f040 80db 	bne.w	80062c8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006118:	2b01      	cmp	r3, #1
 800611a:	d101      	bne.n	8006120 <HAL_I2C_Master_Receive+0x30>
 800611c:	2302      	movs	r3, #2
 800611e:	e0d4      	b.n	80062ca <HAL_I2C_Master_Receive+0x1da>
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2201      	movs	r2, #1
 8006124:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006128:	f7fd f8f8 	bl	800331c <HAL_GetTick>
 800612c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800612e:	697b      	ldr	r3, [r7, #20]
 8006130:	9300      	str	r3, [sp, #0]
 8006132:	2319      	movs	r3, #25
 8006134:	2201      	movs	r2, #1
 8006136:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800613a:	68f8      	ldr	r0, [r7, #12]
 800613c:	f000 fa5a 	bl	80065f4 <I2C_WaitOnFlagUntilTimeout>
 8006140:	4603      	mov	r3, r0
 8006142:	2b00      	cmp	r3, #0
 8006144:	d001      	beq.n	800614a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8006146:	2301      	movs	r3, #1
 8006148:	e0bf      	b.n	80062ca <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2222      	movs	r2, #34	; 0x22
 800614e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	2210      	movs	r2, #16
 8006156:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	2200      	movs	r2, #0
 800615e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	687a      	ldr	r2, [r7, #4]
 8006164:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	893a      	ldrh	r2, [r7, #8]
 800616a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2200      	movs	r2, #0
 8006170:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006176:	b29b      	uxth	r3, r3
 8006178:	2bff      	cmp	r3, #255	; 0xff
 800617a:	d90e      	bls.n	800619a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	22ff      	movs	r2, #255	; 0xff
 8006180:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006186:	b2da      	uxtb	r2, r3
 8006188:	8979      	ldrh	r1, [r7, #10]
 800618a:	4b52      	ldr	r3, [pc, #328]	; (80062d4 <HAL_I2C_Master_Receive+0x1e4>)
 800618c:	9300      	str	r3, [sp, #0]
 800618e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006192:	68f8      	ldr	r0, [r7, #12]
 8006194:	f000 fc50 	bl	8006a38 <I2C_TransferConfig>
 8006198:	e06d      	b.n	8006276 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800619e:	b29a      	uxth	r2, r3
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061a8:	b2da      	uxtb	r2, r3
 80061aa:	8979      	ldrh	r1, [r7, #10]
 80061ac:	4b49      	ldr	r3, [pc, #292]	; (80062d4 <HAL_I2C_Master_Receive+0x1e4>)
 80061ae:	9300      	str	r3, [sp, #0]
 80061b0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80061b4:	68f8      	ldr	r0, [r7, #12]
 80061b6:	f000 fc3f 	bl	8006a38 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80061ba:	e05c      	b.n	8006276 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80061bc:	697a      	ldr	r2, [r7, #20]
 80061be:	6a39      	ldr	r1, [r7, #32]
 80061c0:	68f8      	ldr	r0, [r7, #12]
 80061c2:	f000 fad3 	bl	800676c <I2C_WaitOnRXNEFlagUntilTimeout>
 80061c6:	4603      	mov	r3, r0
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d001      	beq.n	80061d0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80061cc:	2301      	movs	r3, #1
 80061ce:	e07c      	b.n	80062ca <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061da:	b2d2      	uxtb	r2, r2
 80061dc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061e2:	1c5a      	adds	r2, r3, #1
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061ec:	3b01      	subs	r3, #1
 80061ee:	b29a      	uxth	r2, r3
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	3b01      	subs	r3, #1
 80061fc:	b29a      	uxth	r2, r3
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006206:	b29b      	uxth	r3, r3
 8006208:	2b00      	cmp	r3, #0
 800620a:	d034      	beq.n	8006276 <HAL_I2C_Master_Receive+0x186>
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006210:	2b00      	cmp	r3, #0
 8006212:	d130      	bne.n	8006276 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	9300      	str	r3, [sp, #0]
 8006218:	6a3b      	ldr	r3, [r7, #32]
 800621a:	2200      	movs	r2, #0
 800621c:	2180      	movs	r1, #128	; 0x80
 800621e:	68f8      	ldr	r0, [r7, #12]
 8006220:	f000 f9e8 	bl	80065f4 <I2C_WaitOnFlagUntilTimeout>
 8006224:	4603      	mov	r3, r0
 8006226:	2b00      	cmp	r3, #0
 8006228:	d001      	beq.n	800622e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800622a:	2301      	movs	r3, #1
 800622c:	e04d      	b.n	80062ca <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006232:	b29b      	uxth	r3, r3
 8006234:	2bff      	cmp	r3, #255	; 0xff
 8006236:	d90e      	bls.n	8006256 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	22ff      	movs	r2, #255	; 0xff
 800623c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006242:	b2da      	uxtb	r2, r3
 8006244:	8979      	ldrh	r1, [r7, #10]
 8006246:	2300      	movs	r3, #0
 8006248:	9300      	str	r3, [sp, #0]
 800624a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800624e:	68f8      	ldr	r0, [r7, #12]
 8006250:	f000 fbf2 	bl	8006a38 <I2C_TransferConfig>
 8006254:	e00f      	b.n	8006276 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800625a:	b29a      	uxth	r2, r3
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006264:	b2da      	uxtb	r2, r3
 8006266:	8979      	ldrh	r1, [r7, #10]
 8006268:	2300      	movs	r3, #0
 800626a:	9300      	str	r3, [sp, #0]
 800626c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006270:	68f8      	ldr	r0, [r7, #12]
 8006272:	f000 fbe1 	bl	8006a38 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800627a:	b29b      	uxth	r3, r3
 800627c:	2b00      	cmp	r3, #0
 800627e:	d19d      	bne.n	80061bc <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006280:	697a      	ldr	r2, [r7, #20]
 8006282:	6a39      	ldr	r1, [r7, #32]
 8006284:	68f8      	ldr	r0, [r7, #12]
 8006286:	f000 fa35 	bl	80066f4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800628a:	4603      	mov	r3, r0
 800628c:	2b00      	cmp	r3, #0
 800628e:	d001      	beq.n	8006294 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8006290:	2301      	movs	r3, #1
 8006292:	e01a      	b.n	80062ca <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	2220      	movs	r2, #32
 800629a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	6859      	ldr	r1, [r3, #4]
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681a      	ldr	r2, [r3, #0]
 80062a6:	4b0c      	ldr	r3, [pc, #48]	; (80062d8 <HAL_I2C_Master_Receive+0x1e8>)
 80062a8:	400b      	ands	r3, r1
 80062aa:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	2220      	movs	r2, #32
 80062b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2200      	movs	r2, #0
 80062b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	2200      	movs	r2, #0
 80062c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80062c4:	2300      	movs	r3, #0
 80062c6:	e000      	b.n	80062ca <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80062c8:	2302      	movs	r3, #2
  }
}
 80062ca:	4618      	mov	r0, r3
 80062cc:	3718      	adds	r7, #24
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bd80      	pop	{r7, pc}
 80062d2:	bf00      	nop
 80062d4:	80002400 	.word	0x80002400
 80062d8:	fe00e800 	.word	0xfe00e800

080062dc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b088      	sub	sp, #32
 80062e0:	af02      	add	r7, sp, #8
 80062e2:	60f8      	str	r0, [r7, #12]
 80062e4:	4608      	mov	r0, r1
 80062e6:	4611      	mov	r1, r2
 80062e8:	461a      	mov	r2, r3
 80062ea:	4603      	mov	r3, r0
 80062ec:	817b      	strh	r3, [r7, #10]
 80062ee:	460b      	mov	r3, r1
 80062f0:	813b      	strh	r3, [r7, #8]
 80062f2:	4613      	mov	r3, r2
 80062f4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80062fc:	b2db      	uxtb	r3, r3
 80062fe:	2b20      	cmp	r3, #32
 8006300:	f040 80f9 	bne.w	80064f6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006304:	6a3b      	ldr	r3, [r7, #32]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d002      	beq.n	8006310 <HAL_I2C_Mem_Write+0x34>
 800630a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800630c:	2b00      	cmp	r3, #0
 800630e:	d105      	bne.n	800631c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006316:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006318:	2301      	movs	r3, #1
 800631a:	e0ed      	b.n	80064f8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006322:	2b01      	cmp	r3, #1
 8006324:	d101      	bne.n	800632a <HAL_I2C_Mem_Write+0x4e>
 8006326:	2302      	movs	r3, #2
 8006328:	e0e6      	b.n	80064f8 <HAL_I2C_Mem_Write+0x21c>
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	2201      	movs	r2, #1
 800632e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006332:	f7fc fff3 	bl	800331c <HAL_GetTick>
 8006336:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	9300      	str	r3, [sp, #0]
 800633c:	2319      	movs	r3, #25
 800633e:	2201      	movs	r2, #1
 8006340:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006344:	68f8      	ldr	r0, [r7, #12]
 8006346:	f000 f955 	bl	80065f4 <I2C_WaitOnFlagUntilTimeout>
 800634a:	4603      	mov	r3, r0
 800634c:	2b00      	cmp	r3, #0
 800634e:	d001      	beq.n	8006354 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006350:	2301      	movs	r3, #1
 8006352:	e0d1      	b.n	80064f8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	2221      	movs	r2, #33	; 0x21
 8006358:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	2240      	movs	r2, #64	; 0x40
 8006360:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2200      	movs	r2, #0
 8006368:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	6a3a      	ldr	r2, [r7, #32]
 800636e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006374:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2200      	movs	r2, #0
 800637a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800637c:	88f8      	ldrh	r0, [r7, #6]
 800637e:	893a      	ldrh	r2, [r7, #8]
 8006380:	8979      	ldrh	r1, [r7, #10]
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	9301      	str	r3, [sp, #4]
 8006386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006388:	9300      	str	r3, [sp, #0]
 800638a:	4603      	mov	r3, r0
 800638c:	68f8      	ldr	r0, [r7, #12]
 800638e:	f000 f8b9 	bl	8006504 <I2C_RequestMemoryWrite>
 8006392:	4603      	mov	r3, r0
 8006394:	2b00      	cmp	r3, #0
 8006396:	d005      	beq.n	80063a4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	2200      	movs	r2, #0
 800639c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80063a0:	2301      	movs	r3, #1
 80063a2:	e0a9      	b.n	80064f8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063a8:	b29b      	uxth	r3, r3
 80063aa:	2bff      	cmp	r3, #255	; 0xff
 80063ac:	d90e      	bls.n	80063cc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	22ff      	movs	r2, #255	; 0xff
 80063b2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063b8:	b2da      	uxtb	r2, r3
 80063ba:	8979      	ldrh	r1, [r7, #10]
 80063bc:	2300      	movs	r3, #0
 80063be:	9300      	str	r3, [sp, #0]
 80063c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80063c4:	68f8      	ldr	r0, [r7, #12]
 80063c6:	f000 fb37 	bl	8006a38 <I2C_TransferConfig>
 80063ca:	e00f      	b.n	80063ec <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063d0:	b29a      	uxth	r2, r3
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063da:	b2da      	uxtb	r2, r3
 80063dc:	8979      	ldrh	r1, [r7, #10]
 80063de:	2300      	movs	r3, #0
 80063e0:	9300      	str	r3, [sp, #0]
 80063e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80063e6:	68f8      	ldr	r0, [r7, #12]
 80063e8:	f000 fb26 	bl	8006a38 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80063ec:	697a      	ldr	r2, [r7, #20]
 80063ee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80063f0:	68f8      	ldr	r0, [r7, #12]
 80063f2:	f000 f93f 	bl	8006674 <I2C_WaitOnTXISFlagUntilTimeout>
 80063f6:	4603      	mov	r3, r0
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d001      	beq.n	8006400 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80063fc:	2301      	movs	r3, #1
 80063fe:	e07b      	b.n	80064f8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006404:	781a      	ldrb	r2, [r3, #0]
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006410:	1c5a      	adds	r2, r3, #1
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800641a:	b29b      	uxth	r3, r3
 800641c:	3b01      	subs	r3, #1
 800641e:	b29a      	uxth	r2, r3
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006428:	3b01      	subs	r3, #1
 800642a:	b29a      	uxth	r2, r3
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006434:	b29b      	uxth	r3, r3
 8006436:	2b00      	cmp	r3, #0
 8006438:	d034      	beq.n	80064a4 <HAL_I2C_Mem_Write+0x1c8>
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800643e:	2b00      	cmp	r3, #0
 8006440:	d130      	bne.n	80064a4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006442:	697b      	ldr	r3, [r7, #20]
 8006444:	9300      	str	r3, [sp, #0]
 8006446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006448:	2200      	movs	r2, #0
 800644a:	2180      	movs	r1, #128	; 0x80
 800644c:	68f8      	ldr	r0, [r7, #12]
 800644e:	f000 f8d1 	bl	80065f4 <I2C_WaitOnFlagUntilTimeout>
 8006452:	4603      	mov	r3, r0
 8006454:	2b00      	cmp	r3, #0
 8006456:	d001      	beq.n	800645c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006458:	2301      	movs	r3, #1
 800645a:	e04d      	b.n	80064f8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006460:	b29b      	uxth	r3, r3
 8006462:	2bff      	cmp	r3, #255	; 0xff
 8006464:	d90e      	bls.n	8006484 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	22ff      	movs	r2, #255	; 0xff
 800646a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006470:	b2da      	uxtb	r2, r3
 8006472:	8979      	ldrh	r1, [r7, #10]
 8006474:	2300      	movs	r3, #0
 8006476:	9300      	str	r3, [sp, #0]
 8006478:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800647c:	68f8      	ldr	r0, [r7, #12]
 800647e:	f000 fadb 	bl	8006a38 <I2C_TransferConfig>
 8006482:	e00f      	b.n	80064a4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006488:	b29a      	uxth	r2, r3
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006492:	b2da      	uxtb	r2, r3
 8006494:	8979      	ldrh	r1, [r7, #10]
 8006496:	2300      	movs	r3, #0
 8006498:	9300      	str	r3, [sp, #0]
 800649a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800649e:	68f8      	ldr	r0, [r7, #12]
 80064a0:	f000 faca 	bl	8006a38 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064a8:	b29b      	uxth	r3, r3
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d19e      	bne.n	80063ec <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80064ae:	697a      	ldr	r2, [r7, #20]
 80064b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80064b2:	68f8      	ldr	r0, [r7, #12]
 80064b4:	f000 f91e 	bl	80066f4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80064b8:	4603      	mov	r3, r0
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d001      	beq.n	80064c2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80064be:	2301      	movs	r3, #1
 80064c0:	e01a      	b.n	80064f8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	2220      	movs	r2, #32
 80064c8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	6859      	ldr	r1, [r3, #4]
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681a      	ldr	r2, [r3, #0]
 80064d4:	4b0a      	ldr	r3, [pc, #40]	; (8006500 <HAL_I2C_Mem_Write+0x224>)
 80064d6:	400b      	ands	r3, r1
 80064d8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2220      	movs	r2, #32
 80064de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	2200      	movs	r2, #0
 80064e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	2200      	movs	r2, #0
 80064ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80064f2:	2300      	movs	r3, #0
 80064f4:	e000      	b.n	80064f8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80064f6:	2302      	movs	r3, #2
  }
}
 80064f8:	4618      	mov	r0, r3
 80064fa:	3718      	adds	r7, #24
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd80      	pop	{r7, pc}
 8006500:	fe00e800 	.word	0xfe00e800

08006504 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b086      	sub	sp, #24
 8006508:	af02      	add	r7, sp, #8
 800650a:	60f8      	str	r0, [r7, #12]
 800650c:	4608      	mov	r0, r1
 800650e:	4611      	mov	r1, r2
 8006510:	461a      	mov	r2, r3
 8006512:	4603      	mov	r3, r0
 8006514:	817b      	strh	r3, [r7, #10]
 8006516:	460b      	mov	r3, r1
 8006518:	813b      	strh	r3, [r7, #8]
 800651a:	4613      	mov	r3, r2
 800651c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800651e:	88fb      	ldrh	r3, [r7, #6]
 8006520:	b2da      	uxtb	r2, r3
 8006522:	8979      	ldrh	r1, [r7, #10]
 8006524:	4b20      	ldr	r3, [pc, #128]	; (80065a8 <I2C_RequestMemoryWrite+0xa4>)
 8006526:	9300      	str	r3, [sp, #0]
 8006528:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800652c:	68f8      	ldr	r0, [r7, #12]
 800652e:	f000 fa83 	bl	8006a38 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006532:	69fa      	ldr	r2, [r7, #28]
 8006534:	69b9      	ldr	r1, [r7, #24]
 8006536:	68f8      	ldr	r0, [r7, #12]
 8006538:	f000 f89c 	bl	8006674 <I2C_WaitOnTXISFlagUntilTimeout>
 800653c:	4603      	mov	r3, r0
 800653e:	2b00      	cmp	r3, #0
 8006540:	d001      	beq.n	8006546 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006542:	2301      	movs	r3, #1
 8006544:	e02c      	b.n	80065a0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006546:	88fb      	ldrh	r3, [r7, #6]
 8006548:	2b01      	cmp	r3, #1
 800654a:	d105      	bne.n	8006558 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800654c:	893b      	ldrh	r3, [r7, #8]
 800654e:	b2da      	uxtb	r2, r3
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	629a      	str	r2, [r3, #40]	; 0x28
 8006556:	e015      	b.n	8006584 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006558:	893b      	ldrh	r3, [r7, #8]
 800655a:	0a1b      	lsrs	r3, r3, #8
 800655c:	b29b      	uxth	r3, r3
 800655e:	b2da      	uxtb	r2, r3
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006566:	69fa      	ldr	r2, [r7, #28]
 8006568:	69b9      	ldr	r1, [r7, #24]
 800656a:	68f8      	ldr	r0, [r7, #12]
 800656c:	f000 f882 	bl	8006674 <I2C_WaitOnTXISFlagUntilTimeout>
 8006570:	4603      	mov	r3, r0
 8006572:	2b00      	cmp	r3, #0
 8006574:	d001      	beq.n	800657a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006576:	2301      	movs	r3, #1
 8006578:	e012      	b.n	80065a0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800657a:	893b      	ldrh	r3, [r7, #8]
 800657c:	b2da      	uxtb	r2, r3
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006584:	69fb      	ldr	r3, [r7, #28]
 8006586:	9300      	str	r3, [sp, #0]
 8006588:	69bb      	ldr	r3, [r7, #24]
 800658a:	2200      	movs	r2, #0
 800658c:	2180      	movs	r1, #128	; 0x80
 800658e:	68f8      	ldr	r0, [r7, #12]
 8006590:	f000 f830 	bl	80065f4 <I2C_WaitOnFlagUntilTimeout>
 8006594:	4603      	mov	r3, r0
 8006596:	2b00      	cmp	r3, #0
 8006598:	d001      	beq.n	800659e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800659a:	2301      	movs	r3, #1
 800659c:	e000      	b.n	80065a0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800659e:	2300      	movs	r3, #0
}
 80065a0:	4618      	mov	r0, r3
 80065a2:	3710      	adds	r7, #16
 80065a4:	46bd      	mov	sp, r7
 80065a6:	bd80      	pop	{r7, pc}
 80065a8:	80002000 	.word	0x80002000

080065ac <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80065ac:	b480      	push	{r7}
 80065ae:	b083      	sub	sp, #12
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	699b      	ldr	r3, [r3, #24]
 80065ba:	f003 0302 	and.w	r3, r3, #2
 80065be:	2b02      	cmp	r3, #2
 80065c0:	d103      	bne.n	80065ca <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	2200      	movs	r2, #0
 80065c8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	699b      	ldr	r3, [r3, #24]
 80065d0:	f003 0301 	and.w	r3, r3, #1
 80065d4:	2b01      	cmp	r3, #1
 80065d6:	d007      	beq.n	80065e8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	699a      	ldr	r2, [r3, #24]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f042 0201 	orr.w	r2, r2, #1
 80065e6:	619a      	str	r2, [r3, #24]
  }
}
 80065e8:	bf00      	nop
 80065ea:	370c      	adds	r7, #12
 80065ec:	46bd      	mov	sp, r7
 80065ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f2:	4770      	bx	lr

080065f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b084      	sub	sp, #16
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	60f8      	str	r0, [r7, #12]
 80065fc:	60b9      	str	r1, [r7, #8]
 80065fe:	603b      	str	r3, [r7, #0]
 8006600:	4613      	mov	r3, r2
 8006602:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006604:	e022      	b.n	800664c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800660c:	d01e      	beq.n	800664c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800660e:	f7fc fe85 	bl	800331c <HAL_GetTick>
 8006612:	4602      	mov	r2, r0
 8006614:	69bb      	ldr	r3, [r7, #24]
 8006616:	1ad3      	subs	r3, r2, r3
 8006618:	683a      	ldr	r2, [r7, #0]
 800661a:	429a      	cmp	r2, r3
 800661c:	d302      	bcc.n	8006624 <I2C_WaitOnFlagUntilTimeout+0x30>
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d113      	bne.n	800664c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006628:	f043 0220 	orr.w	r2, r3, #32
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	2220      	movs	r2, #32
 8006634:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2200      	movs	r2, #0
 800663c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	2200      	movs	r2, #0
 8006644:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8006648:	2301      	movs	r3, #1
 800664a:	e00f      	b.n	800666c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	699a      	ldr	r2, [r3, #24]
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	4013      	ands	r3, r2
 8006656:	68ba      	ldr	r2, [r7, #8]
 8006658:	429a      	cmp	r2, r3
 800665a:	bf0c      	ite	eq
 800665c:	2301      	moveq	r3, #1
 800665e:	2300      	movne	r3, #0
 8006660:	b2db      	uxtb	r3, r3
 8006662:	461a      	mov	r2, r3
 8006664:	79fb      	ldrb	r3, [r7, #7]
 8006666:	429a      	cmp	r2, r3
 8006668:	d0cd      	beq.n	8006606 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800666a:	2300      	movs	r3, #0
}
 800666c:	4618      	mov	r0, r3
 800666e:	3710      	adds	r7, #16
 8006670:	46bd      	mov	sp, r7
 8006672:	bd80      	pop	{r7, pc}

08006674 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b084      	sub	sp, #16
 8006678:	af00      	add	r7, sp, #0
 800667a:	60f8      	str	r0, [r7, #12]
 800667c:	60b9      	str	r1, [r7, #8]
 800667e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006680:	e02c      	b.n	80066dc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006682:	687a      	ldr	r2, [r7, #4]
 8006684:	68b9      	ldr	r1, [r7, #8]
 8006686:	68f8      	ldr	r0, [r7, #12]
 8006688:	f000 f8ea 	bl	8006860 <I2C_IsErrorOccurred>
 800668c:	4603      	mov	r3, r0
 800668e:	2b00      	cmp	r3, #0
 8006690:	d001      	beq.n	8006696 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006692:	2301      	movs	r3, #1
 8006694:	e02a      	b.n	80066ec <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800669c:	d01e      	beq.n	80066dc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800669e:	f7fc fe3d 	bl	800331c <HAL_GetTick>
 80066a2:	4602      	mov	r2, r0
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	1ad3      	subs	r3, r2, r3
 80066a8:	68ba      	ldr	r2, [r7, #8]
 80066aa:	429a      	cmp	r2, r3
 80066ac:	d302      	bcc.n	80066b4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d113      	bne.n	80066dc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066b8:	f043 0220 	orr.w	r2, r3, #32
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2220      	movs	r2, #32
 80066c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2200      	movs	r2, #0
 80066cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	2200      	movs	r2, #0
 80066d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80066d8:	2301      	movs	r3, #1
 80066da:	e007      	b.n	80066ec <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	699b      	ldr	r3, [r3, #24]
 80066e2:	f003 0302 	and.w	r3, r3, #2
 80066e6:	2b02      	cmp	r3, #2
 80066e8:	d1cb      	bne.n	8006682 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80066ea:	2300      	movs	r3, #0
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	3710      	adds	r7, #16
 80066f0:	46bd      	mov	sp, r7
 80066f2:	bd80      	pop	{r7, pc}

080066f4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b084      	sub	sp, #16
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	60f8      	str	r0, [r7, #12]
 80066fc:	60b9      	str	r1, [r7, #8]
 80066fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006700:	e028      	b.n	8006754 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006702:	687a      	ldr	r2, [r7, #4]
 8006704:	68b9      	ldr	r1, [r7, #8]
 8006706:	68f8      	ldr	r0, [r7, #12]
 8006708:	f000 f8aa 	bl	8006860 <I2C_IsErrorOccurred>
 800670c:	4603      	mov	r3, r0
 800670e:	2b00      	cmp	r3, #0
 8006710:	d001      	beq.n	8006716 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006712:	2301      	movs	r3, #1
 8006714:	e026      	b.n	8006764 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006716:	f7fc fe01 	bl	800331c <HAL_GetTick>
 800671a:	4602      	mov	r2, r0
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	1ad3      	subs	r3, r2, r3
 8006720:	68ba      	ldr	r2, [r7, #8]
 8006722:	429a      	cmp	r2, r3
 8006724:	d302      	bcc.n	800672c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d113      	bne.n	8006754 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006730:	f043 0220 	orr.w	r2, r3, #32
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	2220      	movs	r2, #32
 800673c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	2200      	movs	r2, #0
 8006744:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	2200      	movs	r2, #0
 800674c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006750:	2301      	movs	r3, #1
 8006752:	e007      	b.n	8006764 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	699b      	ldr	r3, [r3, #24]
 800675a:	f003 0320 	and.w	r3, r3, #32
 800675e:	2b20      	cmp	r3, #32
 8006760:	d1cf      	bne.n	8006702 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006762:	2300      	movs	r3, #0
}
 8006764:	4618      	mov	r0, r3
 8006766:	3710      	adds	r7, #16
 8006768:	46bd      	mov	sp, r7
 800676a:	bd80      	pop	{r7, pc}

0800676c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b084      	sub	sp, #16
 8006770:	af00      	add	r7, sp, #0
 8006772:	60f8      	str	r0, [r7, #12]
 8006774:	60b9      	str	r1, [r7, #8]
 8006776:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006778:	e064      	b.n	8006844 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800677a:	687a      	ldr	r2, [r7, #4]
 800677c:	68b9      	ldr	r1, [r7, #8]
 800677e:	68f8      	ldr	r0, [r7, #12]
 8006780:	f000 f86e 	bl	8006860 <I2C_IsErrorOccurred>
 8006784:	4603      	mov	r3, r0
 8006786:	2b00      	cmp	r3, #0
 8006788:	d001      	beq.n	800678e <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800678a:	2301      	movs	r3, #1
 800678c:	e062      	b.n	8006854 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	699b      	ldr	r3, [r3, #24]
 8006794:	f003 0320 	and.w	r3, r3, #32
 8006798:	2b20      	cmp	r3, #32
 800679a:	d138      	bne.n	800680e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	699b      	ldr	r3, [r3, #24]
 80067a2:	f003 0304 	and.w	r3, r3, #4
 80067a6:	2b04      	cmp	r3, #4
 80067a8:	d105      	bne.n	80067b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d001      	beq.n	80067b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80067b2:	2300      	movs	r3, #0
 80067b4:	e04e      	b.n	8006854 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	699b      	ldr	r3, [r3, #24]
 80067bc:	f003 0310 	and.w	r3, r3, #16
 80067c0:	2b10      	cmp	r3, #16
 80067c2:	d107      	bne.n	80067d4 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	2210      	movs	r2, #16
 80067ca:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	2204      	movs	r2, #4
 80067d0:	645a      	str	r2, [r3, #68]	; 0x44
 80067d2:	e002      	b.n	80067da <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	2200      	movs	r2, #0
 80067d8:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	2220      	movs	r2, #32
 80067e0:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	6859      	ldr	r1, [r3, #4]
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681a      	ldr	r2, [r3, #0]
 80067ec:	4b1b      	ldr	r3, [pc, #108]	; (800685c <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 80067ee:	400b      	ands	r3, r1
 80067f0:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	2220      	movs	r2, #32
 80067f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	2200      	movs	r2, #0
 80067fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	2200      	movs	r2, #0
 8006806:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	e022      	b.n	8006854 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800680e:	f7fc fd85 	bl	800331c <HAL_GetTick>
 8006812:	4602      	mov	r2, r0
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	1ad3      	subs	r3, r2, r3
 8006818:	68ba      	ldr	r2, [r7, #8]
 800681a:	429a      	cmp	r2, r3
 800681c:	d302      	bcc.n	8006824 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d10f      	bne.n	8006844 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006828:	f043 0220 	orr.w	r2, r3, #32
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2220      	movs	r2, #32
 8006834:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	2200      	movs	r2, #0
 800683c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006840:	2301      	movs	r3, #1
 8006842:	e007      	b.n	8006854 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	699b      	ldr	r3, [r3, #24]
 800684a:	f003 0304 	and.w	r3, r3, #4
 800684e:	2b04      	cmp	r3, #4
 8006850:	d193      	bne.n	800677a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006852:	2300      	movs	r3, #0
}
 8006854:	4618      	mov	r0, r3
 8006856:	3710      	adds	r7, #16
 8006858:	46bd      	mov	sp, r7
 800685a:	bd80      	pop	{r7, pc}
 800685c:	fe00e800 	.word	0xfe00e800

08006860 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b08a      	sub	sp, #40	; 0x28
 8006864:	af00      	add	r7, sp, #0
 8006866:	60f8      	str	r0, [r7, #12]
 8006868:	60b9      	str	r1, [r7, #8]
 800686a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800686c:	2300      	movs	r3, #0
 800686e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	699b      	ldr	r3, [r3, #24]
 8006878:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800687a:	2300      	movs	r3, #0
 800687c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006882:	69bb      	ldr	r3, [r7, #24]
 8006884:	f003 0310 	and.w	r3, r3, #16
 8006888:	2b00      	cmp	r3, #0
 800688a:	d075      	beq.n	8006978 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	2210      	movs	r2, #16
 8006892:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006894:	e056      	b.n	8006944 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800689c:	d052      	beq.n	8006944 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800689e:	f7fc fd3d 	bl	800331c <HAL_GetTick>
 80068a2:	4602      	mov	r2, r0
 80068a4:	69fb      	ldr	r3, [r7, #28]
 80068a6:	1ad3      	subs	r3, r2, r3
 80068a8:	68ba      	ldr	r2, [r7, #8]
 80068aa:	429a      	cmp	r2, r3
 80068ac:	d302      	bcc.n	80068b4 <I2C_IsErrorOccurred+0x54>
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d147      	bne.n	8006944 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80068be:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80068c6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	699b      	ldr	r3, [r3, #24]
 80068ce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80068d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80068d6:	d12e      	bne.n	8006936 <I2C_IsErrorOccurred+0xd6>
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80068de:	d02a      	beq.n	8006936 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80068e0:	7cfb      	ldrb	r3, [r7, #19]
 80068e2:	2b20      	cmp	r3, #32
 80068e4:	d027      	beq.n	8006936 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	685a      	ldr	r2, [r3, #4]
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80068f4:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80068f6:	f7fc fd11 	bl	800331c <HAL_GetTick>
 80068fa:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80068fc:	e01b      	b.n	8006936 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80068fe:	f7fc fd0d 	bl	800331c <HAL_GetTick>
 8006902:	4602      	mov	r2, r0
 8006904:	69fb      	ldr	r3, [r7, #28]
 8006906:	1ad3      	subs	r3, r2, r3
 8006908:	2b19      	cmp	r3, #25
 800690a:	d914      	bls.n	8006936 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006910:	f043 0220 	orr.w	r2, r3, #32
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	2220      	movs	r2, #32
 800691c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	2200      	movs	r2, #0
 8006924:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	2200      	movs	r2, #0
 800692c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8006930:	2301      	movs	r3, #1
 8006932:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	699b      	ldr	r3, [r3, #24]
 800693c:	f003 0320 	and.w	r3, r3, #32
 8006940:	2b20      	cmp	r3, #32
 8006942:	d1dc      	bne.n	80068fe <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	699b      	ldr	r3, [r3, #24]
 800694a:	f003 0320 	and.w	r3, r3, #32
 800694e:	2b20      	cmp	r3, #32
 8006950:	d003      	beq.n	800695a <I2C_IsErrorOccurred+0xfa>
 8006952:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006956:	2b00      	cmp	r3, #0
 8006958:	d09d      	beq.n	8006896 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800695a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800695e:	2b00      	cmp	r3, #0
 8006960:	d103      	bne.n	800696a <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	2220      	movs	r2, #32
 8006968:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800696a:	6a3b      	ldr	r3, [r7, #32]
 800696c:	f043 0304 	orr.w	r3, r3, #4
 8006970:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006972:	2301      	movs	r3, #1
 8006974:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	699b      	ldr	r3, [r3, #24]
 800697e:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006980:	69bb      	ldr	r3, [r7, #24]
 8006982:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006986:	2b00      	cmp	r3, #0
 8006988:	d00b      	beq.n	80069a2 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800698a:	6a3b      	ldr	r3, [r7, #32]
 800698c:	f043 0301 	orr.w	r3, r3, #1
 8006990:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f44f 7280 	mov.w	r2, #256	; 0x100
 800699a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800699c:	2301      	movs	r3, #1
 800699e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80069a2:	69bb      	ldr	r3, [r7, #24]
 80069a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d00b      	beq.n	80069c4 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80069ac:	6a3b      	ldr	r3, [r7, #32]
 80069ae:	f043 0308 	orr.w	r3, r3, #8
 80069b2:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80069bc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80069be:	2301      	movs	r3, #1
 80069c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80069c4:	69bb      	ldr	r3, [r7, #24]
 80069c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d00b      	beq.n	80069e6 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80069ce:	6a3b      	ldr	r3, [r7, #32]
 80069d0:	f043 0302 	orr.w	r3, r3, #2
 80069d4:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80069de:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80069e0:	2301      	movs	r3, #1
 80069e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80069e6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d01c      	beq.n	8006a28 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80069ee:	68f8      	ldr	r0, [r7, #12]
 80069f0:	f7ff fddc 	bl	80065ac <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	6859      	ldr	r1, [r3, #4]
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681a      	ldr	r2, [r3, #0]
 80069fe:	4b0d      	ldr	r3, [pc, #52]	; (8006a34 <I2C_IsErrorOccurred+0x1d4>)
 8006a00:	400b      	ands	r3, r1
 8006a02:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006a08:	6a3b      	ldr	r3, [r7, #32]
 8006a0a:	431a      	orrs	r2, r3
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	2220      	movs	r2, #32
 8006a14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	2200      	movs	r2, #0
 8006a24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8006a28:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	3728      	adds	r7, #40	; 0x28
 8006a30:	46bd      	mov	sp, r7
 8006a32:	bd80      	pop	{r7, pc}
 8006a34:	fe00e800 	.word	0xfe00e800

08006a38 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b087      	sub	sp, #28
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	60f8      	str	r0, [r7, #12]
 8006a40:	607b      	str	r3, [r7, #4]
 8006a42:	460b      	mov	r3, r1
 8006a44:	817b      	strh	r3, [r7, #10]
 8006a46:	4613      	mov	r3, r2
 8006a48:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006a4a:	897b      	ldrh	r3, [r7, #10]
 8006a4c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006a50:	7a7b      	ldrb	r3, [r7, #9]
 8006a52:	041b      	lsls	r3, r3, #16
 8006a54:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006a58:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006a5e:	6a3b      	ldr	r3, [r7, #32]
 8006a60:	4313      	orrs	r3, r2
 8006a62:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006a66:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	685a      	ldr	r2, [r3, #4]
 8006a6e:	6a3b      	ldr	r3, [r7, #32]
 8006a70:	0d5b      	lsrs	r3, r3, #21
 8006a72:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8006a76:	4b08      	ldr	r3, [pc, #32]	; (8006a98 <I2C_TransferConfig+0x60>)
 8006a78:	430b      	orrs	r3, r1
 8006a7a:	43db      	mvns	r3, r3
 8006a7c:	ea02 0103 	and.w	r1, r2, r3
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	697a      	ldr	r2, [r7, #20]
 8006a86:	430a      	orrs	r2, r1
 8006a88:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006a8a:	bf00      	nop
 8006a8c:	371c      	adds	r7, #28
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a94:	4770      	bx	lr
 8006a96:	bf00      	nop
 8006a98:	03ff63ff 	.word	0x03ff63ff

08006a9c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b083      	sub	sp, #12
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
 8006aa4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006aac:	b2db      	uxtb	r3, r3
 8006aae:	2b20      	cmp	r3, #32
 8006ab0:	d138      	bne.n	8006b24 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006ab8:	2b01      	cmp	r3, #1
 8006aba:	d101      	bne.n	8006ac0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006abc:	2302      	movs	r3, #2
 8006abe:	e032      	b.n	8006b26 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2224      	movs	r2, #36	; 0x24
 8006acc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	681a      	ldr	r2, [r3, #0]
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f022 0201 	bic.w	r2, r2, #1
 8006ade:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	681a      	ldr	r2, [r3, #0]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006aee:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	6819      	ldr	r1, [r3, #0]
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	683a      	ldr	r2, [r7, #0]
 8006afc:	430a      	orrs	r2, r1
 8006afe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	681a      	ldr	r2, [r3, #0]
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f042 0201 	orr.w	r2, r2, #1
 8006b0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2220      	movs	r2, #32
 8006b14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006b20:	2300      	movs	r3, #0
 8006b22:	e000      	b.n	8006b26 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006b24:	2302      	movs	r3, #2
  }
}
 8006b26:	4618      	mov	r0, r3
 8006b28:	370c      	adds	r7, #12
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b30:	4770      	bx	lr

08006b32 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006b32:	b480      	push	{r7}
 8006b34:	b085      	sub	sp, #20
 8006b36:	af00      	add	r7, sp, #0
 8006b38:	6078      	str	r0, [r7, #4]
 8006b3a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006b42:	b2db      	uxtb	r3, r3
 8006b44:	2b20      	cmp	r3, #32
 8006b46:	d139      	bne.n	8006bbc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006b4e:	2b01      	cmp	r3, #1
 8006b50:	d101      	bne.n	8006b56 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006b52:	2302      	movs	r3, #2
 8006b54:	e033      	b.n	8006bbe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2201      	movs	r2, #1
 8006b5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2224      	movs	r2, #36	; 0x24
 8006b62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	681a      	ldr	r2, [r3, #0]
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f022 0201 	bic.w	r2, r2, #1
 8006b74:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006b84:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	021b      	lsls	r3, r3, #8
 8006b8a:	68fa      	ldr	r2, [r7, #12]
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	68fa      	ldr	r2, [r7, #12]
 8006b96:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	681a      	ldr	r2, [r3, #0]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f042 0201 	orr.w	r2, r2, #1
 8006ba6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2220      	movs	r2, #32
 8006bac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	e000      	b.n	8006bbe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006bbc:	2302      	movs	r3, #2
  }
}
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	3714      	adds	r7, #20
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc8:	4770      	bx	lr
	...

08006bcc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006bcc:	b480      	push	{r7}
 8006bce:	b085      	sub	sp, #20
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d141      	bne.n	8006c5e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006bda:	4b4b      	ldr	r3, [pc, #300]	; (8006d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006be2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006be6:	d131      	bne.n	8006c4c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006be8:	4b47      	ldr	r3, [pc, #284]	; (8006d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006bea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006bee:	4a46      	ldr	r2, [pc, #280]	; (8006d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006bf0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006bf4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006bf8:	4b43      	ldr	r3, [pc, #268]	; (8006d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006c00:	4a41      	ldr	r2, [pc, #260]	; (8006d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006c06:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006c08:	4b40      	ldr	r3, [pc, #256]	; (8006d0c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	2232      	movs	r2, #50	; 0x32
 8006c0e:	fb02 f303 	mul.w	r3, r2, r3
 8006c12:	4a3f      	ldr	r2, [pc, #252]	; (8006d10 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006c14:	fba2 2303 	umull	r2, r3, r2, r3
 8006c18:	0c9b      	lsrs	r3, r3, #18
 8006c1a:	3301      	adds	r3, #1
 8006c1c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006c1e:	e002      	b.n	8006c26 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	3b01      	subs	r3, #1
 8006c24:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006c26:	4b38      	ldr	r3, [pc, #224]	; (8006d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c28:	695b      	ldr	r3, [r3, #20]
 8006c2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c32:	d102      	bne.n	8006c3a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d1f2      	bne.n	8006c20 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006c3a:	4b33      	ldr	r3, [pc, #204]	; (8006d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c3c:	695b      	ldr	r3, [r3, #20]
 8006c3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c42:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c46:	d158      	bne.n	8006cfa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006c48:	2303      	movs	r3, #3
 8006c4a:	e057      	b.n	8006cfc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006c4c:	4b2e      	ldr	r3, [pc, #184]	; (8006d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006c52:	4a2d      	ldr	r2, [pc, #180]	; (8006d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006c58:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006c5c:	e04d      	b.n	8006cfa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c64:	d141      	bne.n	8006cea <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006c66:	4b28      	ldr	r3, [pc, #160]	; (8006d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006c6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c72:	d131      	bne.n	8006cd8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006c74:	4b24      	ldr	r3, [pc, #144]	; (8006d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c76:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006c7a:	4a23      	ldr	r2, [pc, #140]	; (8006d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c80:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006c84:	4b20      	ldr	r3, [pc, #128]	; (8006d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006c8c:	4a1e      	ldr	r2, [pc, #120]	; (8006d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006c92:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006c94:	4b1d      	ldr	r3, [pc, #116]	; (8006d0c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	2232      	movs	r2, #50	; 0x32
 8006c9a:	fb02 f303 	mul.w	r3, r2, r3
 8006c9e:	4a1c      	ldr	r2, [pc, #112]	; (8006d10 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006ca0:	fba2 2303 	umull	r2, r3, r2, r3
 8006ca4:	0c9b      	lsrs	r3, r3, #18
 8006ca6:	3301      	adds	r3, #1
 8006ca8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006caa:	e002      	b.n	8006cb2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	3b01      	subs	r3, #1
 8006cb0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006cb2:	4b15      	ldr	r3, [pc, #84]	; (8006d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cb4:	695b      	ldr	r3, [r3, #20]
 8006cb6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006cba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cbe:	d102      	bne.n	8006cc6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d1f2      	bne.n	8006cac <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006cc6:	4b10      	ldr	r3, [pc, #64]	; (8006d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cc8:	695b      	ldr	r3, [r3, #20]
 8006cca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006cce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cd2:	d112      	bne.n	8006cfa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006cd4:	2303      	movs	r3, #3
 8006cd6:	e011      	b.n	8006cfc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006cd8:	4b0b      	ldr	r3, [pc, #44]	; (8006d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cda:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006cde:	4a0a      	ldr	r2, [pc, #40]	; (8006d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ce0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ce4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006ce8:	e007      	b.n	8006cfa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006cea:	4b07      	ldr	r3, [pc, #28]	; (8006d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006cf2:	4a05      	ldr	r2, [pc, #20]	; (8006d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cf4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006cf8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006cfa:	2300      	movs	r3, #0
}
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	3714      	adds	r7, #20
 8006d00:	46bd      	mov	sp, r7
 8006d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d06:	4770      	bx	lr
 8006d08:	40007000 	.word	0x40007000
 8006d0c:	20000000 	.word	0x20000000
 8006d10:	431bde83 	.word	0x431bde83

08006d14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b088      	sub	sp, #32
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d101      	bne.n	8006d26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006d22:	2301      	movs	r3, #1
 8006d24:	e306      	b.n	8007334 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f003 0301 	and.w	r3, r3, #1
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d075      	beq.n	8006e1e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006d32:	4b97      	ldr	r3, [pc, #604]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006d34:	689b      	ldr	r3, [r3, #8]
 8006d36:	f003 030c 	and.w	r3, r3, #12
 8006d3a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006d3c:	4b94      	ldr	r3, [pc, #592]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006d3e:	68db      	ldr	r3, [r3, #12]
 8006d40:	f003 0303 	and.w	r3, r3, #3
 8006d44:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006d46:	69bb      	ldr	r3, [r7, #24]
 8006d48:	2b0c      	cmp	r3, #12
 8006d4a:	d102      	bne.n	8006d52 <HAL_RCC_OscConfig+0x3e>
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	2b03      	cmp	r3, #3
 8006d50:	d002      	beq.n	8006d58 <HAL_RCC_OscConfig+0x44>
 8006d52:	69bb      	ldr	r3, [r7, #24]
 8006d54:	2b08      	cmp	r3, #8
 8006d56:	d10b      	bne.n	8006d70 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d58:	4b8d      	ldr	r3, [pc, #564]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d05b      	beq.n	8006e1c <HAL_RCC_OscConfig+0x108>
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	685b      	ldr	r3, [r3, #4]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d157      	bne.n	8006e1c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	e2e1      	b.n	8007334 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d78:	d106      	bne.n	8006d88 <HAL_RCC_OscConfig+0x74>
 8006d7a:	4b85      	ldr	r3, [pc, #532]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4a84      	ldr	r2, [pc, #528]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006d80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d84:	6013      	str	r3, [r2, #0]
 8006d86:	e01d      	b.n	8006dc4 <HAL_RCC_OscConfig+0xb0>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	685b      	ldr	r3, [r3, #4]
 8006d8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006d90:	d10c      	bne.n	8006dac <HAL_RCC_OscConfig+0x98>
 8006d92:	4b7f      	ldr	r3, [pc, #508]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	4a7e      	ldr	r2, [pc, #504]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006d98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006d9c:	6013      	str	r3, [r2, #0]
 8006d9e:	4b7c      	ldr	r3, [pc, #496]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	4a7b      	ldr	r2, [pc, #492]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006da4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006da8:	6013      	str	r3, [r2, #0]
 8006daa:	e00b      	b.n	8006dc4 <HAL_RCC_OscConfig+0xb0>
 8006dac:	4b78      	ldr	r3, [pc, #480]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4a77      	ldr	r2, [pc, #476]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006db2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006db6:	6013      	str	r3, [r2, #0]
 8006db8:	4b75      	ldr	r3, [pc, #468]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4a74      	ldr	r2, [pc, #464]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006dbe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006dc2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	685b      	ldr	r3, [r3, #4]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d013      	beq.n	8006df4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dcc:	f7fc faa6 	bl	800331c <HAL_GetTick>
 8006dd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006dd2:	e008      	b.n	8006de6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006dd4:	f7fc faa2 	bl	800331c <HAL_GetTick>
 8006dd8:	4602      	mov	r2, r0
 8006dda:	693b      	ldr	r3, [r7, #16]
 8006ddc:	1ad3      	subs	r3, r2, r3
 8006dde:	2b64      	cmp	r3, #100	; 0x64
 8006de0:	d901      	bls.n	8006de6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006de2:	2303      	movs	r3, #3
 8006de4:	e2a6      	b.n	8007334 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006de6:	4b6a      	ldr	r3, [pc, #424]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d0f0      	beq.n	8006dd4 <HAL_RCC_OscConfig+0xc0>
 8006df2:	e014      	b.n	8006e1e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006df4:	f7fc fa92 	bl	800331c <HAL_GetTick>
 8006df8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006dfa:	e008      	b.n	8006e0e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006dfc:	f7fc fa8e 	bl	800331c <HAL_GetTick>
 8006e00:	4602      	mov	r2, r0
 8006e02:	693b      	ldr	r3, [r7, #16]
 8006e04:	1ad3      	subs	r3, r2, r3
 8006e06:	2b64      	cmp	r3, #100	; 0x64
 8006e08:	d901      	bls.n	8006e0e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006e0a:	2303      	movs	r3, #3
 8006e0c:	e292      	b.n	8007334 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006e0e:	4b60      	ldr	r3, [pc, #384]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d1f0      	bne.n	8006dfc <HAL_RCC_OscConfig+0xe8>
 8006e1a:	e000      	b.n	8006e1e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f003 0302 	and.w	r3, r3, #2
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d075      	beq.n	8006f16 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006e2a:	4b59      	ldr	r3, [pc, #356]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006e2c:	689b      	ldr	r3, [r3, #8]
 8006e2e:	f003 030c 	and.w	r3, r3, #12
 8006e32:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006e34:	4b56      	ldr	r3, [pc, #344]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006e36:	68db      	ldr	r3, [r3, #12]
 8006e38:	f003 0303 	and.w	r3, r3, #3
 8006e3c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006e3e:	69bb      	ldr	r3, [r7, #24]
 8006e40:	2b0c      	cmp	r3, #12
 8006e42:	d102      	bne.n	8006e4a <HAL_RCC_OscConfig+0x136>
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	2b02      	cmp	r3, #2
 8006e48:	d002      	beq.n	8006e50 <HAL_RCC_OscConfig+0x13c>
 8006e4a:	69bb      	ldr	r3, [r7, #24]
 8006e4c:	2b04      	cmp	r3, #4
 8006e4e:	d11f      	bne.n	8006e90 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006e50:	4b4f      	ldr	r3, [pc, #316]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d005      	beq.n	8006e68 <HAL_RCC_OscConfig+0x154>
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	68db      	ldr	r3, [r3, #12]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d101      	bne.n	8006e68 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006e64:	2301      	movs	r3, #1
 8006e66:	e265      	b.n	8007334 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e68:	4b49      	ldr	r3, [pc, #292]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006e6a:	685b      	ldr	r3, [r3, #4]
 8006e6c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	691b      	ldr	r3, [r3, #16]
 8006e74:	061b      	lsls	r3, r3, #24
 8006e76:	4946      	ldr	r1, [pc, #280]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006e78:	4313      	orrs	r3, r2
 8006e7a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006e7c:	4b45      	ldr	r3, [pc, #276]	; (8006f94 <HAL_RCC_OscConfig+0x280>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4618      	mov	r0, r3
 8006e82:	f7fc f9ff 	bl	8003284 <HAL_InitTick>
 8006e86:	4603      	mov	r3, r0
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d043      	beq.n	8006f14 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	e251      	b.n	8007334 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	68db      	ldr	r3, [r3, #12]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d023      	beq.n	8006ee0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006e98:	4b3d      	ldr	r3, [pc, #244]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4a3c      	ldr	r2, [pc, #240]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006e9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ea2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ea4:	f7fc fa3a 	bl	800331c <HAL_GetTick>
 8006ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006eaa:	e008      	b.n	8006ebe <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006eac:	f7fc fa36 	bl	800331c <HAL_GetTick>
 8006eb0:	4602      	mov	r2, r0
 8006eb2:	693b      	ldr	r3, [r7, #16]
 8006eb4:	1ad3      	subs	r3, r2, r3
 8006eb6:	2b02      	cmp	r3, #2
 8006eb8:	d901      	bls.n	8006ebe <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006eba:	2303      	movs	r3, #3
 8006ebc:	e23a      	b.n	8007334 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006ebe:	4b34      	ldr	r3, [pc, #208]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d0f0      	beq.n	8006eac <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006eca:	4b31      	ldr	r3, [pc, #196]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006ecc:	685b      	ldr	r3, [r3, #4]
 8006ece:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	691b      	ldr	r3, [r3, #16]
 8006ed6:	061b      	lsls	r3, r3, #24
 8006ed8:	492d      	ldr	r1, [pc, #180]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006eda:	4313      	orrs	r3, r2
 8006edc:	604b      	str	r3, [r1, #4]
 8006ede:	e01a      	b.n	8006f16 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006ee0:	4b2b      	ldr	r3, [pc, #172]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	4a2a      	ldr	r2, [pc, #168]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006ee6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006eea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006eec:	f7fc fa16 	bl	800331c <HAL_GetTick>
 8006ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006ef2:	e008      	b.n	8006f06 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006ef4:	f7fc fa12 	bl	800331c <HAL_GetTick>
 8006ef8:	4602      	mov	r2, r0
 8006efa:	693b      	ldr	r3, [r7, #16]
 8006efc:	1ad3      	subs	r3, r2, r3
 8006efe:	2b02      	cmp	r3, #2
 8006f00:	d901      	bls.n	8006f06 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006f02:	2303      	movs	r3, #3
 8006f04:	e216      	b.n	8007334 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006f06:	4b22      	ldr	r3, [pc, #136]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d1f0      	bne.n	8006ef4 <HAL_RCC_OscConfig+0x1e0>
 8006f12:	e000      	b.n	8006f16 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006f14:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f003 0308 	and.w	r3, r3, #8
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d041      	beq.n	8006fa6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	695b      	ldr	r3, [r3, #20]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d01c      	beq.n	8006f64 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006f2a:	4b19      	ldr	r3, [pc, #100]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006f2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006f30:	4a17      	ldr	r2, [pc, #92]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006f32:	f043 0301 	orr.w	r3, r3, #1
 8006f36:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f3a:	f7fc f9ef 	bl	800331c <HAL_GetTick>
 8006f3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006f40:	e008      	b.n	8006f54 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f42:	f7fc f9eb 	bl	800331c <HAL_GetTick>
 8006f46:	4602      	mov	r2, r0
 8006f48:	693b      	ldr	r3, [r7, #16]
 8006f4a:	1ad3      	subs	r3, r2, r3
 8006f4c:	2b02      	cmp	r3, #2
 8006f4e:	d901      	bls.n	8006f54 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006f50:	2303      	movs	r3, #3
 8006f52:	e1ef      	b.n	8007334 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006f54:	4b0e      	ldr	r3, [pc, #56]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006f56:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006f5a:	f003 0302 	and.w	r3, r3, #2
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d0ef      	beq.n	8006f42 <HAL_RCC_OscConfig+0x22e>
 8006f62:	e020      	b.n	8006fa6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f64:	4b0a      	ldr	r3, [pc, #40]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006f66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006f6a:	4a09      	ldr	r2, [pc, #36]	; (8006f90 <HAL_RCC_OscConfig+0x27c>)
 8006f6c:	f023 0301 	bic.w	r3, r3, #1
 8006f70:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f74:	f7fc f9d2 	bl	800331c <HAL_GetTick>
 8006f78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006f7a:	e00d      	b.n	8006f98 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f7c:	f7fc f9ce 	bl	800331c <HAL_GetTick>
 8006f80:	4602      	mov	r2, r0
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	1ad3      	subs	r3, r2, r3
 8006f86:	2b02      	cmp	r3, #2
 8006f88:	d906      	bls.n	8006f98 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006f8a:	2303      	movs	r3, #3
 8006f8c:	e1d2      	b.n	8007334 <HAL_RCC_OscConfig+0x620>
 8006f8e:	bf00      	nop
 8006f90:	40021000 	.word	0x40021000
 8006f94:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006f98:	4b8c      	ldr	r3, [pc, #560]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 8006f9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006f9e:	f003 0302 	and.w	r3, r3, #2
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d1ea      	bne.n	8006f7c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f003 0304 	and.w	r3, r3, #4
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	f000 80a6 	beq.w	8007100 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006fb8:	4b84      	ldr	r3, [pc, #528]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 8006fba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d101      	bne.n	8006fc8 <HAL_RCC_OscConfig+0x2b4>
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	e000      	b.n	8006fca <HAL_RCC_OscConfig+0x2b6>
 8006fc8:	2300      	movs	r3, #0
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d00d      	beq.n	8006fea <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006fce:	4b7f      	ldr	r3, [pc, #508]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 8006fd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fd2:	4a7e      	ldr	r2, [pc, #504]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 8006fd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006fd8:	6593      	str	r3, [r2, #88]	; 0x58
 8006fda:	4b7c      	ldr	r3, [pc, #496]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 8006fdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fe2:	60fb      	str	r3, [r7, #12]
 8006fe4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006fea:	4b79      	ldr	r3, [pc, #484]	; (80071d0 <HAL_RCC_OscConfig+0x4bc>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d118      	bne.n	8007028 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006ff6:	4b76      	ldr	r3, [pc, #472]	; (80071d0 <HAL_RCC_OscConfig+0x4bc>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4a75      	ldr	r2, [pc, #468]	; (80071d0 <HAL_RCC_OscConfig+0x4bc>)
 8006ffc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007000:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007002:	f7fc f98b 	bl	800331c <HAL_GetTick>
 8007006:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007008:	e008      	b.n	800701c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800700a:	f7fc f987 	bl	800331c <HAL_GetTick>
 800700e:	4602      	mov	r2, r0
 8007010:	693b      	ldr	r3, [r7, #16]
 8007012:	1ad3      	subs	r3, r2, r3
 8007014:	2b02      	cmp	r3, #2
 8007016:	d901      	bls.n	800701c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8007018:	2303      	movs	r3, #3
 800701a:	e18b      	b.n	8007334 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800701c:	4b6c      	ldr	r3, [pc, #432]	; (80071d0 <HAL_RCC_OscConfig+0x4bc>)
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007024:	2b00      	cmp	r3, #0
 8007026:	d0f0      	beq.n	800700a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	689b      	ldr	r3, [r3, #8]
 800702c:	2b01      	cmp	r3, #1
 800702e:	d108      	bne.n	8007042 <HAL_RCC_OscConfig+0x32e>
 8007030:	4b66      	ldr	r3, [pc, #408]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 8007032:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007036:	4a65      	ldr	r2, [pc, #404]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 8007038:	f043 0301 	orr.w	r3, r3, #1
 800703c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007040:	e024      	b.n	800708c <HAL_RCC_OscConfig+0x378>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	689b      	ldr	r3, [r3, #8]
 8007046:	2b05      	cmp	r3, #5
 8007048:	d110      	bne.n	800706c <HAL_RCC_OscConfig+0x358>
 800704a:	4b60      	ldr	r3, [pc, #384]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 800704c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007050:	4a5e      	ldr	r2, [pc, #376]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 8007052:	f043 0304 	orr.w	r3, r3, #4
 8007056:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800705a:	4b5c      	ldr	r3, [pc, #368]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 800705c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007060:	4a5a      	ldr	r2, [pc, #360]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 8007062:	f043 0301 	orr.w	r3, r3, #1
 8007066:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800706a:	e00f      	b.n	800708c <HAL_RCC_OscConfig+0x378>
 800706c:	4b57      	ldr	r3, [pc, #348]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 800706e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007072:	4a56      	ldr	r2, [pc, #344]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 8007074:	f023 0301 	bic.w	r3, r3, #1
 8007078:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800707c:	4b53      	ldr	r3, [pc, #332]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 800707e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007082:	4a52      	ldr	r2, [pc, #328]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 8007084:	f023 0304 	bic.w	r3, r3, #4
 8007088:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	689b      	ldr	r3, [r3, #8]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d016      	beq.n	80070c2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007094:	f7fc f942 	bl	800331c <HAL_GetTick>
 8007098:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800709a:	e00a      	b.n	80070b2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800709c:	f7fc f93e 	bl	800331c <HAL_GetTick>
 80070a0:	4602      	mov	r2, r0
 80070a2:	693b      	ldr	r3, [r7, #16]
 80070a4:	1ad3      	subs	r3, r2, r3
 80070a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d901      	bls.n	80070b2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80070ae:	2303      	movs	r3, #3
 80070b0:	e140      	b.n	8007334 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80070b2:	4b46      	ldr	r3, [pc, #280]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 80070b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070b8:	f003 0302 	and.w	r3, r3, #2
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d0ed      	beq.n	800709c <HAL_RCC_OscConfig+0x388>
 80070c0:	e015      	b.n	80070ee <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070c2:	f7fc f92b 	bl	800331c <HAL_GetTick>
 80070c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80070c8:	e00a      	b.n	80070e0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070ca:	f7fc f927 	bl	800331c <HAL_GetTick>
 80070ce:	4602      	mov	r2, r0
 80070d0:	693b      	ldr	r3, [r7, #16]
 80070d2:	1ad3      	subs	r3, r2, r3
 80070d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80070d8:	4293      	cmp	r3, r2
 80070da:	d901      	bls.n	80070e0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80070dc:	2303      	movs	r3, #3
 80070de:	e129      	b.n	8007334 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80070e0:	4b3a      	ldr	r3, [pc, #232]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 80070e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070e6:	f003 0302 	and.w	r3, r3, #2
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d1ed      	bne.n	80070ca <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80070ee:	7ffb      	ldrb	r3, [r7, #31]
 80070f0:	2b01      	cmp	r3, #1
 80070f2:	d105      	bne.n	8007100 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80070f4:	4b35      	ldr	r3, [pc, #212]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 80070f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070f8:	4a34      	ldr	r2, [pc, #208]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 80070fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80070fe:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f003 0320 	and.w	r3, r3, #32
 8007108:	2b00      	cmp	r3, #0
 800710a:	d03c      	beq.n	8007186 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	699b      	ldr	r3, [r3, #24]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d01c      	beq.n	800714e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007114:	4b2d      	ldr	r3, [pc, #180]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 8007116:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800711a:	4a2c      	ldr	r2, [pc, #176]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 800711c:	f043 0301 	orr.w	r3, r3, #1
 8007120:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007124:	f7fc f8fa 	bl	800331c <HAL_GetTick>
 8007128:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800712a:	e008      	b.n	800713e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800712c:	f7fc f8f6 	bl	800331c <HAL_GetTick>
 8007130:	4602      	mov	r2, r0
 8007132:	693b      	ldr	r3, [r7, #16]
 8007134:	1ad3      	subs	r3, r2, r3
 8007136:	2b02      	cmp	r3, #2
 8007138:	d901      	bls.n	800713e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800713a:	2303      	movs	r3, #3
 800713c:	e0fa      	b.n	8007334 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800713e:	4b23      	ldr	r3, [pc, #140]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 8007140:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007144:	f003 0302 	and.w	r3, r3, #2
 8007148:	2b00      	cmp	r3, #0
 800714a:	d0ef      	beq.n	800712c <HAL_RCC_OscConfig+0x418>
 800714c:	e01b      	b.n	8007186 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800714e:	4b1f      	ldr	r3, [pc, #124]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 8007150:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007154:	4a1d      	ldr	r2, [pc, #116]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 8007156:	f023 0301 	bic.w	r3, r3, #1
 800715a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800715e:	f7fc f8dd 	bl	800331c <HAL_GetTick>
 8007162:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007164:	e008      	b.n	8007178 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007166:	f7fc f8d9 	bl	800331c <HAL_GetTick>
 800716a:	4602      	mov	r2, r0
 800716c:	693b      	ldr	r3, [r7, #16]
 800716e:	1ad3      	subs	r3, r2, r3
 8007170:	2b02      	cmp	r3, #2
 8007172:	d901      	bls.n	8007178 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8007174:	2303      	movs	r3, #3
 8007176:	e0dd      	b.n	8007334 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007178:	4b14      	ldr	r3, [pc, #80]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 800717a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800717e:	f003 0302 	and.w	r3, r3, #2
 8007182:	2b00      	cmp	r3, #0
 8007184:	d1ef      	bne.n	8007166 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	69db      	ldr	r3, [r3, #28]
 800718a:	2b00      	cmp	r3, #0
 800718c:	f000 80d1 	beq.w	8007332 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007190:	4b0e      	ldr	r3, [pc, #56]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 8007192:	689b      	ldr	r3, [r3, #8]
 8007194:	f003 030c 	and.w	r3, r3, #12
 8007198:	2b0c      	cmp	r3, #12
 800719a:	f000 808b 	beq.w	80072b4 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	69db      	ldr	r3, [r3, #28]
 80071a2:	2b02      	cmp	r3, #2
 80071a4:	d15e      	bne.n	8007264 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80071a6:	4b09      	ldr	r3, [pc, #36]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a08      	ldr	r2, [pc, #32]	; (80071cc <HAL_RCC_OscConfig+0x4b8>)
 80071ac:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80071b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071b2:	f7fc f8b3 	bl	800331c <HAL_GetTick>
 80071b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80071b8:	e00c      	b.n	80071d4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80071ba:	f7fc f8af 	bl	800331c <HAL_GetTick>
 80071be:	4602      	mov	r2, r0
 80071c0:	693b      	ldr	r3, [r7, #16]
 80071c2:	1ad3      	subs	r3, r2, r3
 80071c4:	2b02      	cmp	r3, #2
 80071c6:	d905      	bls.n	80071d4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80071c8:	2303      	movs	r3, #3
 80071ca:	e0b3      	b.n	8007334 <HAL_RCC_OscConfig+0x620>
 80071cc:	40021000 	.word	0x40021000
 80071d0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80071d4:	4b59      	ldr	r3, [pc, #356]	; (800733c <HAL_RCC_OscConfig+0x628>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d1ec      	bne.n	80071ba <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80071e0:	4b56      	ldr	r3, [pc, #344]	; (800733c <HAL_RCC_OscConfig+0x628>)
 80071e2:	68da      	ldr	r2, [r3, #12]
 80071e4:	4b56      	ldr	r3, [pc, #344]	; (8007340 <HAL_RCC_OscConfig+0x62c>)
 80071e6:	4013      	ands	r3, r2
 80071e8:	687a      	ldr	r2, [r7, #4]
 80071ea:	6a11      	ldr	r1, [r2, #32]
 80071ec:	687a      	ldr	r2, [r7, #4]
 80071ee:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80071f0:	3a01      	subs	r2, #1
 80071f2:	0112      	lsls	r2, r2, #4
 80071f4:	4311      	orrs	r1, r2
 80071f6:	687a      	ldr	r2, [r7, #4]
 80071f8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80071fa:	0212      	lsls	r2, r2, #8
 80071fc:	4311      	orrs	r1, r2
 80071fe:	687a      	ldr	r2, [r7, #4]
 8007200:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007202:	0852      	lsrs	r2, r2, #1
 8007204:	3a01      	subs	r2, #1
 8007206:	0552      	lsls	r2, r2, #21
 8007208:	4311      	orrs	r1, r2
 800720a:	687a      	ldr	r2, [r7, #4]
 800720c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800720e:	0852      	lsrs	r2, r2, #1
 8007210:	3a01      	subs	r2, #1
 8007212:	0652      	lsls	r2, r2, #25
 8007214:	4311      	orrs	r1, r2
 8007216:	687a      	ldr	r2, [r7, #4]
 8007218:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800721a:	06d2      	lsls	r2, r2, #27
 800721c:	430a      	orrs	r2, r1
 800721e:	4947      	ldr	r1, [pc, #284]	; (800733c <HAL_RCC_OscConfig+0x628>)
 8007220:	4313      	orrs	r3, r2
 8007222:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007224:	4b45      	ldr	r3, [pc, #276]	; (800733c <HAL_RCC_OscConfig+0x628>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	4a44      	ldr	r2, [pc, #272]	; (800733c <HAL_RCC_OscConfig+0x628>)
 800722a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800722e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007230:	4b42      	ldr	r3, [pc, #264]	; (800733c <HAL_RCC_OscConfig+0x628>)
 8007232:	68db      	ldr	r3, [r3, #12]
 8007234:	4a41      	ldr	r2, [pc, #260]	; (800733c <HAL_RCC_OscConfig+0x628>)
 8007236:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800723a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800723c:	f7fc f86e 	bl	800331c <HAL_GetTick>
 8007240:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007242:	e008      	b.n	8007256 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007244:	f7fc f86a 	bl	800331c <HAL_GetTick>
 8007248:	4602      	mov	r2, r0
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	1ad3      	subs	r3, r2, r3
 800724e:	2b02      	cmp	r3, #2
 8007250:	d901      	bls.n	8007256 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8007252:	2303      	movs	r3, #3
 8007254:	e06e      	b.n	8007334 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007256:	4b39      	ldr	r3, [pc, #228]	; (800733c <HAL_RCC_OscConfig+0x628>)
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800725e:	2b00      	cmp	r3, #0
 8007260:	d0f0      	beq.n	8007244 <HAL_RCC_OscConfig+0x530>
 8007262:	e066      	b.n	8007332 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007264:	4b35      	ldr	r3, [pc, #212]	; (800733c <HAL_RCC_OscConfig+0x628>)
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4a34      	ldr	r2, [pc, #208]	; (800733c <HAL_RCC_OscConfig+0x628>)
 800726a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800726e:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8007270:	4b32      	ldr	r3, [pc, #200]	; (800733c <HAL_RCC_OscConfig+0x628>)
 8007272:	68db      	ldr	r3, [r3, #12]
 8007274:	4a31      	ldr	r2, [pc, #196]	; (800733c <HAL_RCC_OscConfig+0x628>)
 8007276:	f023 0303 	bic.w	r3, r3, #3
 800727a:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800727c:	4b2f      	ldr	r3, [pc, #188]	; (800733c <HAL_RCC_OscConfig+0x628>)
 800727e:	68db      	ldr	r3, [r3, #12]
 8007280:	4a2e      	ldr	r2, [pc, #184]	; (800733c <HAL_RCC_OscConfig+0x628>)
 8007282:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8007286:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800728a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800728c:	f7fc f846 	bl	800331c <HAL_GetTick>
 8007290:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007292:	e008      	b.n	80072a6 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007294:	f7fc f842 	bl	800331c <HAL_GetTick>
 8007298:	4602      	mov	r2, r0
 800729a:	693b      	ldr	r3, [r7, #16]
 800729c:	1ad3      	subs	r3, r2, r3
 800729e:	2b02      	cmp	r3, #2
 80072a0:	d901      	bls.n	80072a6 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 80072a2:	2303      	movs	r3, #3
 80072a4:	e046      	b.n	8007334 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80072a6:	4b25      	ldr	r3, [pc, #148]	; (800733c <HAL_RCC_OscConfig+0x628>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d1f0      	bne.n	8007294 <HAL_RCC_OscConfig+0x580>
 80072b2:	e03e      	b.n	8007332 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	69db      	ldr	r3, [r3, #28]
 80072b8:	2b01      	cmp	r3, #1
 80072ba:	d101      	bne.n	80072c0 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 80072bc:	2301      	movs	r3, #1
 80072be:	e039      	b.n	8007334 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80072c0:	4b1e      	ldr	r3, [pc, #120]	; (800733c <HAL_RCC_OscConfig+0x628>)
 80072c2:	68db      	ldr	r3, [r3, #12]
 80072c4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80072c6:	697b      	ldr	r3, [r7, #20]
 80072c8:	f003 0203 	and.w	r2, r3, #3
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	6a1b      	ldr	r3, [r3, #32]
 80072d0:	429a      	cmp	r2, r3
 80072d2:	d12c      	bne.n	800732e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80072d4:	697b      	ldr	r3, [r7, #20]
 80072d6:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072de:	3b01      	subs	r3, #1
 80072e0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80072e2:	429a      	cmp	r2, r3
 80072e4:	d123      	bne.n	800732e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80072e6:	697b      	ldr	r3, [r7, #20]
 80072e8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072f0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80072f2:	429a      	cmp	r2, r3
 80072f4:	d11b      	bne.n	800732e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80072f6:	697b      	ldr	r3, [r7, #20]
 80072f8:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007300:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007302:	429a      	cmp	r2, r3
 8007304:	d113      	bne.n	800732e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007310:	085b      	lsrs	r3, r3, #1
 8007312:	3b01      	subs	r3, #1
 8007314:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007316:	429a      	cmp	r2, r3
 8007318:	d109      	bne.n	800732e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007324:	085b      	lsrs	r3, r3, #1
 8007326:	3b01      	subs	r3, #1
 8007328:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800732a:	429a      	cmp	r2, r3
 800732c:	d001      	beq.n	8007332 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 800732e:	2301      	movs	r3, #1
 8007330:	e000      	b.n	8007334 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8007332:	2300      	movs	r3, #0
}
 8007334:	4618      	mov	r0, r3
 8007336:	3720      	adds	r7, #32
 8007338:	46bd      	mov	sp, r7
 800733a:	bd80      	pop	{r7, pc}
 800733c:	40021000 	.word	0x40021000
 8007340:	019f800c 	.word	0x019f800c

08007344 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b086      	sub	sp, #24
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
 800734c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800734e:	2300      	movs	r3, #0
 8007350:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d101      	bne.n	800735c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007358:	2301      	movs	r3, #1
 800735a:	e11e      	b.n	800759a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800735c:	4b91      	ldr	r3, [pc, #580]	; (80075a4 <HAL_RCC_ClockConfig+0x260>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f003 030f 	and.w	r3, r3, #15
 8007364:	683a      	ldr	r2, [r7, #0]
 8007366:	429a      	cmp	r2, r3
 8007368:	d910      	bls.n	800738c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800736a:	4b8e      	ldr	r3, [pc, #568]	; (80075a4 <HAL_RCC_ClockConfig+0x260>)
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f023 020f 	bic.w	r2, r3, #15
 8007372:	498c      	ldr	r1, [pc, #560]	; (80075a4 <HAL_RCC_ClockConfig+0x260>)
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	4313      	orrs	r3, r2
 8007378:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800737a:	4b8a      	ldr	r3, [pc, #552]	; (80075a4 <HAL_RCC_ClockConfig+0x260>)
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f003 030f 	and.w	r3, r3, #15
 8007382:	683a      	ldr	r2, [r7, #0]
 8007384:	429a      	cmp	r2, r3
 8007386:	d001      	beq.n	800738c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007388:	2301      	movs	r3, #1
 800738a:	e106      	b.n	800759a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f003 0301 	and.w	r3, r3, #1
 8007394:	2b00      	cmp	r3, #0
 8007396:	d073      	beq.n	8007480 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	685b      	ldr	r3, [r3, #4]
 800739c:	2b03      	cmp	r3, #3
 800739e:	d129      	bne.n	80073f4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80073a0:	4b81      	ldr	r3, [pc, #516]	; (80075a8 <HAL_RCC_ClockConfig+0x264>)
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d101      	bne.n	80073b0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80073ac:	2301      	movs	r3, #1
 80073ae:	e0f4      	b.n	800759a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80073b0:	f000 f99e 	bl	80076f0 <RCC_GetSysClockFreqFromPLLSource>
 80073b4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80073b6:	693b      	ldr	r3, [r7, #16]
 80073b8:	4a7c      	ldr	r2, [pc, #496]	; (80075ac <HAL_RCC_ClockConfig+0x268>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d93f      	bls.n	800743e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80073be:	4b7a      	ldr	r3, [pc, #488]	; (80075a8 <HAL_RCC_ClockConfig+0x264>)
 80073c0:	689b      	ldr	r3, [r3, #8]
 80073c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d009      	beq.n	80073de <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d033      	beq.n	800743e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d12f      	bne.n	800743e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80073de:	4b72      	ldr	r3, [pc, #456]	; (80075a8 <HAL_RCC_ClockConfig+0x264>)
 80073e0:	689b      	ldr	r3, [r3, #8]
 80073e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80073e6:	4a70      	ldr	r2, [pc, #448]	; (80075a8 <HAL_RCC_ClockConfig+0x264>)
 80073e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80073ec:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80073ee:	2380      	movs	r3, #128	; 0x80
 80073f0:	617b      	str	r3, [r7, #20]
 80073f2:	e024      	b.n	800743e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	2b02      	cmp	r3, #2
 80073fa:	d107      	bne.n	800740c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80073fc:	4b6a      	ldr	r3, [pc, #424]	; (80075a8 <HAL_RCC_ClockConfig+0x264>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007404:	2b00      	cmp	r3, #0
 8007406:	d109      	bne.n	800741c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007408:	2301      	movs	r3, #1
 800740a:	e0c6      	b.n	800759a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800740c:	4b66      	ldr	r3, [pc, #408]	; (80075a8 <HAL_RCC_ClockConfig+0x264>)
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007414:	2b00      	cmp	r3, #0
 8007416:	d101      	bne.n	800741c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007418:	2301      	movs	r3, #1
 800741a:	e0be      	b.n	800759a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800741c:	f000 f8ce 	bl	80075bc <HAL_RCC_GetSysClockFreq>
 8007420:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8007422:	693b      	ldr	r3, [r7, #16]
 8007424:	4a61      	ldr	r2, [pc, #388]	; (80075ac <HAL_RCC_ClockConfig+0x268>)
 8007426:	4293      	cmp	r3, r2
 8007428:	d909      	bls.n	800743e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800742a:	4b5f      	ldr	r3, [pc, #380]	; (80075a8 <HAL_RCC_ClockConfig+0x264>)
 800742c:	689b      	ldr	r3, [r3, #8]
 800742e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007432:	4a5d      	ldr	r2, [pc, #372]	; (80075a8 <HAL_RCC_ClockConfig+0x264>)
 8007434:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007438:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800743a:	2380      	movs	r3, #128	; 0x80
 800743c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800743e:	4b5a      	ldr	r3, [pc, #360]	; (80075a8 <HAL_RCC_ClockConfig+0x264>)
 8007440:	689b      	ldr	r3, [r3, #8]
 8007442:	f023 0203 	bic.w	r2, r3, #3
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	685b      	ldr	r3, [r3, #4]
 800744a:	4957      	ldr	r1, [pc, #348]	; (80075a8 <HAL_RCC_ClockConfig+0x264>)
 800744c:	4313      	orrs	r3, r2
 800744e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007450:	f7fb ff64 	bl	800331c <HAL_GetTick>
 8007454:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007456:	e00a      	b.n	800746e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007458:	f7fb ff60 	bl	800331c <HAL_GetTick>
 800745c:	4602      	mov	r2, r0
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	1ad3      	subs	r3, r2, r3
 8007462:	f241 3288 	movw	r2, #5000	; 0x1388
 8007466:	4293      	cmp	r3, r2
 8007468:	d901      	bls.n	800746e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800746a:	2303      	movs	r3, #3
 800746c:	e095      	b.n	800759a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800746e:	4b4e      	ldr	r3, [pc, #312]	; (80075a8 <HAL_RCC_ClockConfig+0x264>)
 8007470:	689b      	ldr	r3, [r3, #8]
 8007472:	f003 020c 	and.w	r2, r3, #12
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	685b      	ldr	r3, [r3, #4]
 800747a:	009b      	lsls	r3, r3, #2
 800747c:	429a      	cmp	r2, r3
 800747e:	d1eb      	bne.n	8007458 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f003 0302 	and.w	r3, r3, #2
 8007488:	2b00      	cmp	r3, #0
 800748a:	d023      	beq.n	80074d4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f003 0304 	and.w	r3, r3, #4
 8007494:	2b00      	cmp	r3, #0
 8007496:	d005      	beq.n	80074a4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007498:	4b43      	ldr	r3, [pc, #268]	; (80075a8 <HAL_RCC_ClockConfig+0x264>)
 800749a:	689b      	ldr	r3, [r3, #8]
 800749c:	4a42      	ldr	r2, [pc, #264]	; (80075a8 <HAL_RCC_ClockConfig+0x264>)
 800749e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80074a2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f003 0308 	and.w	r3, r3, #8
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d007      	beq.n	80074c0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80074b0:	4b3d      	ldr	r3, [pc, #244]	; (80075a8 <HAL_RCC_ClockConfig+0x264>)
 80074b2:	689b      	ldr	r3, [r3, #8]
 80074b4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80074b8:	4a3b      	ldr	r2, [pc, #236]	; (80075a8 <HAL_RCC_ClockConfig+0x264>)
 80074ba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80074be:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80074c0:	4b39      	ldr	r3, [pc, #228]	; (80075a8 <HAL_RCC_ClockConfig+0x264>)
 80074c2:	689b      	ldr	r3, [r3, #8]
 80074c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	689b      	ldr	r3, [r3, #8]
 80074cc:	4936      	ldr	r1, [pc, #216]	; (80075a8 <HAL_RCC_ClockConfig+0x264>)
 80074ce:	4313      	orrs	r3, r2
 80074d0:	608b      	str	r3, [r1, #8]
 80074d2:	e008      	b.n	80074e6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80074d4:	697b      	ldr	r3, [r7, #20]
 80074d6:	2b80      	cmp	r3, #128	; 0x80
 80074d8:	d105      	bne.n	80074e6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80074da:	4b33      	ldr	r3, [pc, #204]	; (80075a8 <HAL_RCC_ClockConfig+0x264>)
 80074dc:	689b      	ldr	r3, [r3, #8]
 80074de:	4a32      	ldr	r2, [pc, #200]	; (80075a8 <HAL_RCC_ClockConfig+0x264>)
 80074e0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80074e4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80074e6:	4b2f      	ldr	r3, [pc, #188]	; (80075a4 <HAL_RCC_ClockConfig+0x260>)
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f003 030f 	and.w	r3, r3, #15
 80074ee:	683a      	ldr	r2, [r7, #0]
 80074f0:	429a      	cmp	r2, r3
 80074f2:	d21d      	bcs.n	8007530 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80074f4:	4b2b      	ldr	r3, [pc, #172]	; (80075a4 <HAL_RCC_ClockConfig+0x260>)
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f023 020f 	bic.w	r2, r3, #15
 80074fc:	4929      	ldr	r1, [pc, #164]	; (80075a4 <HAL_RCC_ClockConfig+0x260>)
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	4313      	orrs	r3, r2
 8007502:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007504:	f7fb ff0a 	bl	800331c <HAL_GetTick>
 8007508:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800750a:	e00a      	b.n	8007522 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800750c:	f7fb ff06 	bl	800331c <HAL_GetTick>
 8007510:	4602      	mov	r2, r0
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	1ad3      	subs	r3, r2, r3
 8007516:	f241 3288 	movw	r2, #5000	; 0x1388
 800751a:	4293      	cmp	r3, r2
 800751c:	d901      	bls.n	8007522 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800751e:	2303      	movs	r3, #3
 8007520:	e03b      	b.n	800759a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007522:	4b20      	ldr	r3, [pc, #128]	; (80075a4 <HAL_RCC_ClockConfig+0x260>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f003 030f 	and.w	r3, r3, #15
 800752a:	683a      	ldr	r2, [r7, #0]
 800752c:	429a      	cmp	r2, r3
 800752e:	d1ed      	bne.n	800750c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f003 0304 	and.w	r3, r3, #4
 8007538:	2b00      	cmp	r3, #0
 800753a:	d008      	beq.n	800754e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800753c:	4b1a      	ldr	r3, [pc, #104]	; (80075a8 <HAL_RCC_ClockConfig+0x264>)
 800753e:	689b      	ldr	r3, [r3, #8]
 8007540:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	68db      	ldr	r3, [r3, #12]
 8007548:	4917      	ldr	r1, [pc, #92]	; (80075a8 <HAL_RCC_ClockConfig+0x264>)
 800754a:	4313      	orrs	r3, r2
 800754c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f003 0308 	and.w	r3, r3, #8
 8007556:	2b00      	cmp	r3, #0
 8007558:	d009      	beq.n	800756e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800755a:	4b13      	ldr	r3, [pc, #76]	; (80075a8 <HAL_RCC_ClockConfig+0x264>)
 800755c:	689b      	ldr	r3, [r3, #8]
 800755e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	691b      	ldr	r3, [r3, #16]
 8007566:	00db      	lsls	r3, r3, #3
 8007568:	490f      	ldr	r1, [pc, #60]	; (80075a8 <HAL_RCC_ClockConfig+0x264>)
 800756a:	4313      	orrs	r3, r2
 800756c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800756e:	f000 f825 	bl	80075bc <HAL_RCC_GetSysClockFreq>
 8007572:	4602      	mov	r2, r0
 8007574:	4b0c      	ldr	r3, [pc, #48]	; (80075a8 <HAL_RCC_ClockConfig+0x264>)
 8007576:	689b      	ldr	r3, [r3, #8]
 8007578:	091b      	lsrs	r3, r3, #4
 800757a:	f003 030f 	and.w	r3, r3, #15
 800757e:	490c      	ldr	r1, [pc, #48]	; (80075b0 <HAL_RCC_ClockConfig+0x26c>)
 8007580:	5ccb      	ldrb	r3, [r1, r3]
 8007582:	f003 031f 	and.w	r3, r3, #31
 8007586:	fa22 f303 	lsr.w	r3, r2, r3
 800758a:	4a0a      	ldr	r2, [pc, #40]	; (80075b4 <HAL_RCC_ClockConfig+0x270>)
 800758c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800758e:	4b0a      	ldr	r3, [pc, #40]	; (80075b8 <HAL_RCC_ClockConfig+0x274>)
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	4618      	mov	r0, r3
 8007594:	f7fb fe76 	bl	8003284 <HAL_InitTick>
 8007598:	4603      	mov	r3, r0
}
 800759a:	4618      	mov	r0, r3
 800759c:	3718      	adds	r7, #24
 800759e:	46bd      	mov	sp, r7
 80075a0:	bd80      	pop	{r7, pc}
 80075a2:	bf00      	nop
 80075a4:	40022000 	.word	0x40022000
 80075a8:	40021000 	.word	0x40021000
 80075ac:	04c4b400 	.word	0x04c4b400
 80075b0:	080095a0 	.word	0x080095a0
 80075b4:	20000000 	.word	0x20000000
 80075b8:	20000004 	.word	0x20000004

080075bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80075bc:	b480      	push	{r7}
 80075be:	b087      	sub	sp, #28
 80075c0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80075c2:	4b2c      	ldr	r3, [pc, #176]	; (8007674 <HAL_RCC_GetSysClockFreq+0xb8>)
 80075c4:	689b      	ldr	r3, [r3, #8]
 80075c6:	f003 030c 	and.w	r3, r3, #12
 80075ca:	2b04      	cmp	r3, #4
 80075cc:	d102      	bne.n	80075d4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80075ce:	4b2a      	ldr	r3, [pc, #168]	; (8007678 <HAL_RCC_GetSysClockFreq+0xbc>)
 80075d0:	613b      	str	r3, [r7, #16]
 80075d2:	e047      	b.n	8007664 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80075d4:	4b27      	ldr	r3, [pc, #156]	; (8007674 <HAL_RCC_GetSysClockFreq+0xb8>)
 80075d6:	689b      	ldr	r3, [r3, #8]
 80075d8:	f003 030c 	and.w	r3, r3, #12
 80075dc:	2b08      	cmp	r3, #8
 80075de:	d102      	bne.n	80075e6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80075e0:	4b26      	ldr	r3, [pc, #152]	; (800767c <HAL_RCC_GetSysClockFreq+0xc0>)
 80075e2:	613b      	str	r3, [r7, #16]
 80075e4:	e03e      	b.n	8007664 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80075e6:	4b23      	ldr	r3, [pc, #140]	; (8007674 <HAL_RCC_GetSysClockFreq+0xb8>)
 80075e8:	689b      	ldr	r3, [r3, #8]
 80075ea:	f003 030c 	and.w	r3, r3, #12
 80075ee:	2b0c      	cmp	r3, #12
 80075f0:	d136      	bne.n	8007660 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80075f2:	4b20      	ldr	r3, [pc, #128]	; (8007674 <HAL_RCC_GetSysClockFreq+0xb8>)
 80075f4:	68db      	ldr	r3, [r3, #12]
 80075f6:	f003 0303 	and.w	r3, r3, #3
 80075fa:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80075fc:	4b1d      	ldr	r3, [pc, #116]	; (8007674 <HAL_RCC_GetSysClockFreq+0xb8>)
 80075fe:	68db      	ldr	r3, [r3, #12]
 8007600:	091b      	lsrs	r3, r3, #4
 8007602:	f003 030f 	and.w	r3, r3, #15
 8007606:	3301      	adds	r3, #1
 8007608:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	2b03      	cmp	r3, #3
 800760e:	d10c      	bne.n	800762a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007610:	4a1a      	ldr	r2, [pc, #104]	; (800767c <HAL_RCC_GetSysClockFreq+0xc0>)
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	fbb2 f3f3 	udiv	r3, r2, r3
 8007618:	4a16      	ldr	r2, [pc, #88]	; (8007674 <HAL_RCC_GetSysClockFreq+0xb8>)
 800761a:	68d2      	ldr	r2, [r2, #12]
 800761c:	0a12      	lsrs	r2, r2, #8
 800761e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007622:	fb02 f303 	mul.w	r3, r2, r3
 8007626:	617b      	str	r3, [r7, #20]
      break;
 8007628:	e00c      	b.n	8007644 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800762a:	4a13      	ldr	r2, [pc, #76]	; (8007678 <HAL_RCC_GetSysClockFreq+0xbc>)
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007632:	4a10      	ldr	r2, [pc, #64]	; (8007674 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007634:	68d2      	ldr	r2, [r2, #12]
 8007636:	0a12      	lsrs	r2, r2, #8
 8007638:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800763c:	fb02 f303 	mul.w	r3, r2, r3
 8007640:	617b      	str	r3, [r7, #20]
      break;
 8007642:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007644:	4b0b      	ldr	r3, [pc, #44]	; (8007674 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007646:	68db      	ldr	r3, [r3, #12]
 8007648:	0e5b      	lsrs	r3, r3, #25
 800764a:	f003 0303 	and.w	r3, r3, #3
 800764e:	3301      	adds	r3, #1
 8007650:	005b      	lsls	r3, r3, #1
 8007652:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007654:	697a      	ldr	r2, [r7, #20]
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	fbb2 f3f3 	udiv	r3, r2, r3
 800765c:	613b      	str	r3, [r7, #16]
 800765e:	e001      	b.n	8007664 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007660:	2300      	movs	r3, #0
 8007662:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007664:	693b      	ldr	r3, [r7, #16]
}
 8007666:	4618      	mov	r0, r3
 8007668:	371c      	adds	r7, #28
 800766a:	46bd      	mov	sp, r7
 800766c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007670:	4770      	bx	lr
 8007672:	bf00      	nop
 8007674:	40021000 	.word	0x40021000
 8007678:	00f42400 	.word	0x00f42400
 800767c:	007a1200 	.word	0x007a1200

08007680 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007680:	b480      	push	{r7}
 8007682:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007684:	4b03      	ldr	r3, [pc, #12]	; (8007694 <HAL_RCC_GetHCLKFreq+0x14>)
 8007686:	681b      	ldr	r3, [r3, #0]
}
 8007688:	4618      	mov	r0, r3
 800768a:	46bd      	mov	sp, r7
 800768c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007690:	4770      	bx	lr
 8007692:	bf00      	nop
 8007694:	20000000 	.word	0x20000000

08007698 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800769c:	f7ff fff0 	bl	8007680 <HAL_RCC_GetHCLKFreq>
 80076a0:	4602      	mov	r2, r0
 80076a2:	4b06      	ldr	r3, [pc, #24]	; (80076bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80076a4:	689b      	ldr	r3, [r3, #8]
 80076a6:	0a1b      	lsrs	r3, r3, #8
 80076a8:	f003 0307 	and.w	r3, r3, #7
 80076ac:	4904      	ldr	r1, [pc, #16]	; (80076c0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80076ae:	5ccb      	ldrb	r3, [r1, r3]
 80076b0:	f003 031f 	and.w	r3, r3, #31
 80076b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80076b8:	4618      	mov	r0, r3
 80076ba:	bd80      	pop	{r7, pc}
 80076bc:	40021000 	.word	0x40021000
 80076c0:	080095b0 	.word	0x080095b0

080076c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80076c8:	f7ff ffda 	bl	8007680 <HAL_RCC_GetHCLKFreq>
 80076cc:	4602      	mov	r2, r0
 80076ce:	4b06      	ldr	r3, [pc, #24]	; (80076e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80076d0:	689b      	ldr	r3, [r3, #8]
 80076d2:	0adb      	lsrs	r3, r3, #11
 80076d4:	f003 0307 	and.w	r3, r3, #7
 80076d8:	4904      	ldr	r1, [pc, #16]	; (80076ec <HAL_RCC_GetPCLK2Freq+0x28>)
 80076da:	5ccb      	ldrb	r3, [r1, r3]
 80076dc:	f003 031f 	and.w	r3, r3, #31
 80076e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80076e4:	4618      	mov	r0, r3
 80076e6:	bd80      	pop	{r7, pc}
 80076e8:	40021000 	.word	0x40021000
 80076ec:	080095b0 	.word	0x080095b0

080076f0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b087      	sub	sp, #28
 80076f4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80076f6:	4b1e      	ldr	r3, [pc, #120]	; (8007770 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80076f8:	68db      	ldr	r3, [r3, #12]
 80076fa:	f003 0303 	and.w	r3, r3, #3
 80076fe:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007700:	4b1b      	ldr	r3, [pc, #108]	; (8007770 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007702:	68db      	ldr	r3, [r3, #12]
 8007704:	091b      	lsrs	r3, r3, #4
 8007706:	f003 030f 	and.w	r3, r3, #15
 800770a:	3301      	adds	r3, #1
 800770c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800770e:	693b      	ldr	r3, [r7, #16]
 8007710:	2b03      	cmp	r3, #3
 8007712:	d10c      	bne.n	800772e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007714:	4a17      	ldr	r2, [pc, #92]	; (8007774 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	fbb2 f3f3 	udiv	r3, r2, r3
 800771c:	4a14      	ldr	r2, [pc, #80]	; (8007770 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800771e:	68d2      	ldr	r2, [r2, #12]
 8007720:	0a12      	lsrs	r2, r2, #8
 8007722:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007726:	fb02 f303 	mul.w	r3, r2, r3
 800772a:	617b      	str	r3, [r7, #20]
    break;
 800772c:	e00c      	b.n	8007748 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800772e:	4a12      	ldr	r2, [pc, #72]	; (8007778 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	fbb2 f3f3 	udiv	r3, r2, r3
 8007736:	4a0e      	ldr	r2, [pc, #56]	; (8007770 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007738:	68d2      	ldr	r2, [r2, #12]
 800773a:	0a12      	lsrs	r2, r2, #8
 800773c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007740:	fb02 f303 	mul.w	r3, r2, r3
 8007744:	617b      	str	r3, [r7, #20]
    break;
 8007746:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007748:	4b09      	ldr	r3, [pc, #36]	; (8007770 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800774a:	68db      	ldr	r3, [r3, #12]
 800774c:	0e5b      	lsrs	r3, r3, #25
 800774e:	f003 0303 	and.w	r3, r3, #3
 8007752:	3301      	adds	r3, #1
 8007754:	005b      	lsls	r3, r3, #1
 8007756:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007758:	697a      	ldr	r2, [r7, #20]
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007760:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007762:	687b      	ldr	r3, [r7, #4]
}
 8007764:	4618      	mov	r0, r3
 8007766:	371c      	adds	r7, #28
 8007768:	46bd      	mov	sp, r7
 800776a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776e:	4770      	bx	lr
 8007770:	40021000 	.word	0x40021000
 8007774:	007a1200 	.word	0x007a1200
 8007778:	00f42400 	.word	0x00f42400

0800777c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b086      	sub	sp, #24
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007784:	2300      	movs	r3, #0
 8007786:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007788:	2300      	movs	r3, #0
 800778a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007794:	2b00      	cmp	r3, #0
 8007796:	f000 8098 	beq.w	80078ca <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800779a:	2300      	movs	r3, #0
 800779c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800779e:	4b43      	ldr	r3, [pc, #268]	; (80078ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80077a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d10d      	bne.n	80077c6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80077aa:	4b40      	ldr	r3, [pc, #256]	; (80078ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80077ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077ae:	4a3f      	ldr	r2, [pc, #252]	; (80078ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80077b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80077b4:	6593      	str	r3, [r2, #88]	; 0x58
 80077b6:	4b3d      	ldr	r3, [pc, #244]	; (80078ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80077b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80077be:	60bb      	str	r3, [r7, #8]
 80077c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80077c2:	2301      	movs	r3, #1
 80077c4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80077c6:	4b3a      	ldr	r3, [pc, #232]	; (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	4a39      	ldr	r2, [pc, #228]	; (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80077cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80077d0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80077d2:	f7fb fda3 	bl	800331c <HAL_GetTick>
 80077d6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80077d8:	e009      	b.n	80077ee <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80077da:	f7fb fd9f 	bl	800331c <HAL_GetTick>
 80077de:	4602      	mov	r2, r0
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	1ad3      	subs	r3, r2, r3
 80077e4:	2b02      	cmp	r3, #2
 80077e6:	d902      	bls.n	80077ee <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80077e8:	2303      	movs	r3, #3
 80077ea:	74fb      	strb	r3, [r7, #19]
        break;
 80077ec:	e005      	b.n	80077fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80077ee:	4b30      	ldr	r3, [pc, #192]	; (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d0ef      	beq.n	80077da <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80077fa:	7cfb      	ldrb	r3, [r7, #19]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d159      	bne.n	80078b4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007800:	4b2a      	ldr	r3, [pc, #168]	; (80078ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007802:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007806:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800780a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800780c:	697b      	ldr	r3, [r7, #20]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d01e      	beq.n	8007850 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007816:	697a      	ldr	r2, [r7, #20]
 8007818:	429a      	cmp	r2, r3
 800781a:	d019      	beq.n	8007850 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800781c:	4b23      	ldr	r3, [pc, #140]	; (80078ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800781e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007822:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007826:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007828:	4b20      	ldr	r3, [pc, #128]	; (80078ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800782a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800782e:	4a1f      	ldr	r2, [pc, #124]	; (80078ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007830:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007834:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007838:	4b1c      	ldr	r3, [pc, #112]	; (80078ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800783a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800783e:	4a1b      	ldr	r2, [pc, #108]	; (80078ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007840:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007844:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007848:	4a18      	ldr	r2, [pc, #96]	; (80078ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800784a:	697b      	ldr	r3, [r7, #20]
 800784c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007850:	697b      	ldr	r3, [r7, #20]
 8007852:	f003 0301 	and.w	r3, r3, #1
 8007856:	2b00      	cmp	r3, #0
 8007858:	d016      	beq.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800785a:	f7fb fd5f 	bl	800331c <HAL_GetTick>
 800785e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007860:	e00b      	b.n	800787a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007862:	f7fb fd5b 	bl	800331c <HAL_GetTick>
 8007866:	4602      	mov	r2, r0
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	1ad3      	subs	r3, r2, r3
 800786c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007870:	4293      	cmp	r3, r2
 8007872:	d902      	bls.n	800787a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8007874:	2303      	movs	r3, #3
 8007876:	74fb      	strb	r3, [r7, #19]
            break;
 8007878:	e006      	b.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800787a:	4b0c      	ldr	r3, [pc, #48]	; (80078ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800787c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007880:	f003 0302 	and.w	r3, r3, #2
 8007884:	2b00      	cmp	r3, #0
 8007886:	d0ec      	beq.n	8007862 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007888:	7cfb      	ldrb	r3, [r7, #19]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d10b      	bne.n	80078a6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800788e:	4b07      	ldr	r3, [pc, #28]	; (80078ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007890:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007894:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800789c:	4903      	ldr	r1, [pc, #12]	; (80078ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800789e:	4313      	orrs	r3, r2
 80078a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80078a4:	e008      	b.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80078a6:	7cfb      	ldrb	r3, [r7, #19]
 80078a8:	74bb      	strb	r3, [r7, #18]
 80078aa:	e005      	b.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80078ac:	40021000 	.word	0x40021000
 80078b0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078b4:	7cfb      	ldrb	r3, [r7, #19]
 80078b6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80078b8:	7c7b      	ldrb	r3, [r7, #17]
 80078ba:	2b01      	cmp	r3, #1
 80078bc:	d105      	bne.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80078be:	4ba7      	ldr	r3, [pc, #668]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078c2:	4aa6      	ldr	r2, [pc, #664]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80078c8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f003 0301 	and.w	r3, r3, #1
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d00a      	beq.n	80078ec <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80078d6:	4ba1      	ldr	r3, [pc, #644]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80078dc:	f023 0203 	bic.w	r2, r3, #3
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	685b      	ldr	r3, [r3, #4]
 80078e4:	499d      	ldr	r1, [pc, #628]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078e6:	4313      	orrs	r3, r2
 80078e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	f003 0302 	and.w	r3, r3, #2
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d00a      	beq.n	800790e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80078f8:	4b98      	ldr	r3, [pc, #608]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80078fe:	f023 020c 	bic.w	r2, r3, #12
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	689b      	ldr	r3, [r3, #8]
 8007906:	4995      	ldr	r1, [pc, #596]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007908:	4313      	orrs	r3, r2
 800790a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f003 0304 	and.w	r3, r3, #4
 8007916:	2b00      	cmp	r3, #0
 8007918:	d00a      	beq.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800791a:	4b90      	ldr	r3, [pc, #576]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800791c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007920:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	68db      	ldr	r3, [r3, #12]
 8007928:	498c      	ldr	r1, [pc, #560]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800792a:	4313      	orrs	r3, r2
 800792c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f003 0308 	and.w	r3, r3, #8
 8007938:	2b00      	cmp	r3, #0
 800793a:	d00a      	beq.n	8007952 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800793c:	4b87      	ldr	r3, [pc, #540]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800793e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007942:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	691b      	ldr	r3, [r3, #16]
 800794a:	4984      	ldr	r1, [pc, #528]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800794c:	4313      	orrs	r3, r2
 800794e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f003 0310 	and.w	r3, r3, #16
 800795a:	2b00      	cmp	r3, #0
 800795c:	d00a      	beq.n	8007974 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800795e:	4b7f      	ldr	r3, [pc, #508]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007960:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007964:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	695b      	ldr	r3, [r3, #20]
 800796c:	497b      	ldr	r1, [pc, #492]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800796e:	4313      	orrs	r3, r2
 8007970:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f003 0320 	and.w	r3, r3, #32
 800797c:	2b00      	cmp	r3, #0
 800797e:	d00a      	beq.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007980:	4b76      	ldr	r3, [pc, #472]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007982:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007986:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	699b      	ldr	r3, [r3, #24]
 800798e:	4973      	ldr	r1, [pc, #460]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007990:	4313      	orrs	r3, r2
 8007992:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d00a      	beq.n	80079b8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80079a2:	4b6e      	ldr	r3, [pc, #440]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079a8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	69db      	ldr	r3, [r3, #28]
 80079b0:	496a      	ldr	r1, [pc, #424]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079b2:	4313      	orrs	r3, r2
 80079b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d00a      	beq.n	80079da <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80079c4:	4b65      	ldr	r3, [pc, #404]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079ca:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6a1b      	ldr	r3, [r3, #32]
 80079d2:	4962      	ldr	r1, [pc, #392]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079d4:	4313      	orrs	r3, r2
 80079d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d00a      	beq.n	80079fc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80079e6:	4b5d      	ldr	r3, [pc, #372]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079f4:	4959      	ldr	r1, [pc, #356]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079f6:	4313      	orrs	r3, r2
 80079f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d00a      	beq.n	8007a1e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007a08:	4b54      	ldr	r3, [pc, #336]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007a0e:	f023 0203 	bic.w	r2, r3, #3
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a16:	4951      	ldr	r1, [pc, #324]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a18:	4313      	orrs	r3, r2
 8007a1a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d00a      	beq.n	8007a40 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007a2a:	4b4c      	ldr	r3, [pc, #304]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a30:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a38:	4948      	ldr	r1, [pc, #288]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a3a:	4313      	orrs	r3, r2
 8007a3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d015      	beq.n	8007a78 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007a4c:	4b43      	ldr	r3, [pc, #268]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a52:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a5a:	4940      	ldr	r1, [pc, #256]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a6a:	d105      	bne.n	8007a78 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007a6c:	4b3b      	ldr	r3, [pc, #236]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a6e:	68db      	ldr	r3, [r3, #12]
 8007a70:	4a3a      	ldr	r2, [pc, #232]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007a76:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d015      	beq.n	8007ab0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007a84:	4b35      	ldr	r3, [pc, #212]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a8a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a92:	4932      	ldr	r1, [pc, #200]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a94:	4313      	orrs	r3, r2
 8007a96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a9e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007aa2:	d105      	bne.n	8007ab0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007aa4:	4b2d      	ldr	r3, [pc, #180]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007aa6:	68db      	ldr	r3, [r3, #12]
 8007aa8:	4a2c      	ldr	r2, [pc, #176]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007aaa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007aae:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d015      	beq.n	8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007abc:	4b27      	ldr	r3, [pc, #156]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ac2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aca:	4924      	ldr	r1, [pc, #144]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007acc:	4313      	orrs	r3, r2
 8007ace:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ad6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007ada:	d105      	bne.n	8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007adc:	4b1f      	ldr	r3, [pc, #124]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ade:	68db      	ldr	r3, [r3, #12]
 8007ae0:	4a1e      	ldr	r2, [pc, #120]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ae2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007ae6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d015      	beq.n	8007b20 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007af4:	4b19      	ldr	r3, [pc, #100]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007afa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b02:	4916      	ldr	r1, [pc, #88]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b04:	4313      	orrs	r3, r2
 8007b06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b0e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007b12:	d105      	bne.n	8007b20 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007b14:	4b11      	ldr	r3, [pc, #68]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b16:	68db      	ldr	r3, [r3, #12]
 8007b18:	4a10      	ldr	r2, [pc, #64]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007b1e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d019      	beq.n	8007b60 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007b2c:	4b0b      	ldr	r3, [pc, #44]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b32:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b3a:	4908      	ldr	r1, [pc, #32]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b3c:	4313      	orrs	r3, r2
 8007b3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b46:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007b4a:	d109      	bne.n	8007b60 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007b4c:	4b03      	ldr	r3, [pc, #12]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b4e:	68db      	ldr	r3, [r3, #12]
 8007b50:	4a02      	ldr	r2, [pc, #8]	; (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b52:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007b56:	60d3      	str	r3, [r2, #12]
 8007b58:	e002      	b.n	8007b60 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8007b5a:	bf00      	nop
 8007b5c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d015      	beq.n	8007b98 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007b6c:	4b29      	ldr	r3, [pc, #164]	; (8007c14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b72:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b7a:	4926      	ldr	r1, [pc, #152]	; (8007c14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007b7c:	4313      	orrs	r3, r2
 8007b7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b86:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007b8a:	d105      	bne.n	8007b98 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007b8c:	4b21      	ldr	r3, [pc, #132]	; (8007c14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007b8e:	68db      	ldr	r3, [r3, #12]
 8007b90:	4a20      	ldr	r2, [pc, #128]	; (8007c14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007b92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b96:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d015      	beq.n	8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007ba4:	4b1b      	ldr	r3, [pc, #108]	; (8007c14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007baa:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007bb2:	4918      	ldr	r1, [pc, #96]	; (8007c14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007bb4:	4313      	orrs	r3, r2
 8007bb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007bbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bc2:	d105      	bne.n	8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007bc4:	4b13      	ldr	r3, [pc, #76]	; (8007c14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007bc6:	68db      	ldr	r3, [r3, #12]
 8007bc8:	4a12      	ldr	r2, [pc, #72]	; (8007c14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007bca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007bce:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d015      	beq.n	8007c08 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007bdc:	4b0d      	ldr	r3, [pc, #52]	; (8007c14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007bde:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007be2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007bea:	490a      	ldr	r1, [pc, #40]	; (8007c14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007bec:	4313      	orrs	r3, r2
 8007bee:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007bf6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007bfa:	d105      	bne.n	8007c08 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007bfc:	4b05      	ldr	r3, [pc, #20]	; (8007c14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007bfe:	68db      	ldr	r3, [r3, #12]
 8007c00:	4a04      	ldr	r2, [pc, #16]	; (8007c14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007c02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007c06:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007c08:	7cbb      	ldrb	r3, [r7, #18]
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	3718      	adds	r7, #24
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bd80      	pop	{r7, pc}
 8007c12:	bf00      	nop
 8007c14:	40021000 	.word	0x40021000

08007c18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b082      	sub	sp, #8
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d101      	bne.n	8007c2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007c26:	2301      	movs	r3, #1
 8007c28:	e049      	b.n	8007cbe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c30:	b2db      	uxtb	r3, r3
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d106      	bne.n	8007c44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2200      	movs	r2, #0
 8007c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007c3e:	6878      	ldr	r0, [r7, #4]
 8007c40:	f7fb f972 	bl	8002f28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2202      	movs	r2, #2
 8007c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681a      	ldr	r2, [r3, #0]
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	3304      	adds	r3, #4
 8007c54:	4619      	mov	r1, r3
 8007c56:	4610      	mov	r0, r2
 8007c58:	f000 fb6c 	bl	8008334 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2201      	movs	r2, #1
 8007c60:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2201      	movs	r2, #1
 8007c68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2201      	movs	r2, #1
 8007c70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2201      	movs	r2, #1
 8007c78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2201      	movs	r2, #1
 8007c80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2201      	movs	r2, #1
 8007c88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2201      	movs	r2, #1
 8007c90:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2201      	movs	r2, #1
 8007c98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2201      	movs	r2, #1
 8007ca8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2201      	movs	r2, #1
 8007cb0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007cbc:	2300      	movs	r3, #0
}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	3708      	adds	r7, #8
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bd80      	pop	{r7, pc}
	...

08007cc8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007cc8:	b480      	push	{r7}
 8007cca:	b085      	sub	sp, #20
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cd6:	b2db      	uxtb	r3, r3
 8007cd8:	2b01      	cmp	r3, #1
 8007cda:	d001      	beq.n	8007ce0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007cdc:	2301      	movs	r3, #1
 8007cde:	e054      	b.n	8007d8a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2202      	movs	r2, #2
 8007ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	68da      	ldr	r2, [r3, #12]
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f042 0201 	orr.w	r2, r2, #1
 8007cf6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	4a26      	ldr	r2, [pc, #152]	; (8007d98 <HAL_TIM_Base_Start_IT+0xd0>)
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d022      	beq.n	8007d48 <HAL_TIM_Base_Start_IT+0x80>
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d0a:	d01d      	beq.n	8007d48 <HAL_TIM_Base_Start_IT+0x80>
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4a22      	ldr	r2, [pc, #136]	; (8007d9c <HAL_TIM_Base_Start_IT+0xd4>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d018      	beq.n	8007d48 <HAL_TIM_Base_Start_IT+0x80>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4a21      	ldr	r2, [pc, #132]	; (8007da0 <HAL_TIM_Base_Start_IT+0xd8>)
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	d013      	beq.n	8007d48 <HAL_TIM_Base_Start_IT+0x80>
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	4a1f      	ldr	r2, [pc, #124]	; (8007da4 <HAL_TIM_Base_Start_IT+0xdc>)
 8007d26:	4293      	cmp	r3, r2
 8007d28:	d00e      	beq.n	8007d48 <HAL_TIM_Base_Start_IT+0x80>
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	4a1e      	ldr	r2, [pc, #120]	; (8007da8 <HAL_TIM_Base_Start_IT+0xe0>)
 8007d30:	4293      	cmp	r3, r2
 8007d32:	d009      	beq.n	8007d48 <HAL_TIM_Base_Start_IT+0x80>
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	4a1c      	ldr	r2, [pc, #112]	; (8007dac <HAL_TIM_Base_Start_IT+0xe4>)
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d004      	beq.n	8007d48 <HAL_TIM_Base_Start_IT+0x80>
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	4a1b      	ldr	r2, [pc, #108]	; (8007db0 <HAL_TIM_Base_Start_IT+0xe8>)
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d115      	bne.n	8007d74 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	689a      	ldr	r2, [r3, #8]
 8007d4e:	4b19      	ldr	r3, [pc, #100]	; (8007db4 <HAL_TIM_Base_Start_IT+0xec>)
 8007d50:	4013      	ands	r3, r2
 8007d52:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	2b06      	cmp	r3, #6
 8007d58:	d015      	beq.n	8007d86 <HAL_TIM_Base_Start_IT+0xbe>
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d60:	d011      	beq.n	8007d86 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	681a      	ldr	r2, [r3, #0]
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f042 0201 	orr.w	r2, r2, #1
 8007d70:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d72:	e008      	b.n	8007d86 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	681a      	ldr	r2, [r3, #0]
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f042 0201 	orr.w	r2, r2, #1
 8007d82:	601a      	str	r2, [r3, #0]
 8007d84:	e000      	b.n	8007d88 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d86:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007d88:	2300      	movs	r3, #0
}
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	3714      	adds	r7, #20
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d94:	4770      	bx	lr
 8007d96:	bf00      	nop
 8007d98:	40012c00 	.word	0x40012c00
 8007d9c:	40000400 	.word	0x40000400
 8007da0:	40000800 	.word	0x40000800
 8007da4:	40000c00 	.word	0x40000c00
 8007da8:	40013400 	.word	0x40013400
 8007dac:	40014000 	.word	0x40014000
 8007db0:	40015000 	.word	0x40015000
 8007db4:	00010007 	.word	0x00010007

08007db8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b082      	sub	sp, #8
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	691b      	ldr	r3, [r3, #16]
 8007dc6:	f003 0302 	and.w	r3, r3, #2
 8007dca:	2b02      	cmp	r3, #2
 8007dcc:	d122      	bne.n	8007e14 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	68db      	ldr	r3, [r3, #12]
 8007dd4:	f003 0302 	and.w	r3, r3, #2
 8007dd8:	2b02      	cmp	r3, #2
 8007dda:	d11b      	bne.n	8007e14 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f06f 0202 	mvn.w	r2, #2
 8007de4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2201      	movs	r2, #1
 8007dea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	699b      	ldr	r3, [r3, #24]
 8007df2:	f003 0303 	and.w	r3, r3, #3
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d003      	beq.n	8007e02 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007dfa:	6878      	ldr	r0, [r7, #4]
 8007dfc:	f000 fa7c 	bl	80082f8 <HAL_TIM_IC_CaptureCallback>
 8007e00:	e005      	b.n	8007e0e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e02:	6878      	ldr	r0, [r7, #4]
 8007e04:	f000 fa6e 	bl	80082e4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e08:	6878      	ldr	r0, [r7, #4]
 8007e0a:	f000 fa7f 	bl	800830c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2200      	movs	r2, #0
 8007e12:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	691b      	ldr	r3, [r3, #16]
 8007e1a:	f003 0304 	and.w	r3, r3, #4
 8007e1e:	2b04      	cmp	r3, #4
 8007e20:	d122      	bne.n	8007e68 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	68db      	ldr	r3, [r3, #12]
 8007e28:	f003 0304 	and.w	r3, r3, #4
 8007e2c:	2b04      	cmp	r3, #4
 8007e2e:	d11b      	bne.n	8007e68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f06f 0204 	mvn.w	r2, #4
 8007e38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2202      	movs	r2, #2
 8007e3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	699b      	ldr	r3, [r3, #24]
 8007e46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d003      	beq.n	8007e56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	f000 fa52 	bl	80082f8 <HAL_TIM_IC_CaptureCallback>
 8007e54:	e005      	b.n	8007e62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e56:	6878      	ldr	r0, [r7, #4]
 8007e58:	f000 fa44 	bl	80082e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e5c:	6878      	ldr	r0, [r7, #4]
 8007e5e:	f000 fa55 	bl	800830c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2200      	movs	r2, #0
 8007e66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	691b      	ldr	r3, [r3, #16]
 8007e6e:	f003 0308 	and.w	r3, r3, #8
 8007e72:	2b08      	cmp	r3, #8
 8007e74:	d122      	bne.n	8007ebc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	68db      	ldr	r3, [r3, #12]
 8007e7c:	f003 0308 	and.w	r3, r3, #8
 8007e80:	2b08      	cmp	r3, #8
 8007e82:	d11b      	bne.n	8007ebc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f06f 0208 	mvn.w	r2, #8
 8007e8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2204      	movs	r2, #4
 8007e92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	69db      	ldr	r3, [r3, #28]
 8007e9a:	f003 0303 	and.w	r3, r3, #3
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d003      	beq.n	8007eaa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ea2:	6878      	ldr	r0, [r7, #4]
 8007ea4:	f000 fa28 	bl	80082f8 <HAL_TIM_IC_CaptureCallback>
 8007ea8:	e005      	b.n	8007eb6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007eaa:	6878      	ldr	r0, [r7, #4]
 8007eac:	f000 fa1a 	bl	80082e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007eb0:	6878      	ldr	r0, [r7, #4]
 8007eb2:	f000 fa2b 	bl	800830c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	691b      	ldr	r3, [r3, #16]
 8007ec2:	f003 0310 	and.w	r3, r3, #16
 8007ec6:	2b10      	cmp	r3, #16
 8007ec8:	d122      	bne.n	8007f10 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	68db      	ldr	r3, [r3, #12]
 8007ed0:	f003 0310 	and.w	r3, r3, #16
 8007ed4:	2b10      	cmp	r3, #16
 8007ed6:	d11b      	bne.n	8007f10 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f06f 0210 	mvn.w	r2, #16
 8007ee0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2208      	movs	r2, #8
 8007ee6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	69db      	ldr	r3, [r3, #28]
 8007eee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d003      	beq.n	8007efe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ef6:	6878      	ldr	r0, [r7, #4]
 8007ef8:	f000 f9fe 	bl	80082f8 <HAL_TIM_IC_CaptureCallback>
 8007efc:	e005      	b.n	8007f0a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f000 f9f0 	bl	80082e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f04:	6878      	ldr	r0, [r7, #4]
 8007f06:	f000 fa01 	bl	800830c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	691b      	ldr	r3, [r3, #16]
 8007f16:	f003 0301 	and.w	r3, r3, #1
 8007f1a:	2b01      	cmp	r3, #1
 8007f1c:	d10e      	bne.n	8007f3c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	68db      	ldr	r3, [r3, #12]
 8007f24:	f003 0301 	and.w	r3, r3, #1
 8007f28:	2b01      	cmp	r3, #1
 8007f2a:	d107      	bne.n	8007f3c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f06f 0201 	mvn.w	r2, #1
 8007f34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007f36:	6878      	ldr	r0, [r7, #4]
 8007f38:	f7fa fed6 	bl	8002ce8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	691b      	ldr	r3, [r3, #16]
 8007f42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f46:	2b80      	cmp	r3, #128	; 0x80
 8007f48:	d10e      	bne.n	8007f68 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	68db      	ldr	r3, [r3, #12]
 8007f50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f54:	2b80      	cmp	r3, #128	; 0x80
 8007f56:	d107      	bne.n	8007f68 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007f60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	f000 fbca 	bl	80086fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	691b      	ldr	r3, [r3, #16]
 8007f6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f76:	d10e      	bne.n	8007f96 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	68db      	ldr	r3, [r3, #12]
 8007f7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f82:	2b80      	cmp	r3, #128	; 0x80
 8007f84:	d107      	bne.n	8007f96 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007f8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007f90:	6878      	ldr	r0, [r7, #4]
 8007f92:	f000 fbbd 	bl	8008710 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	691b      	ldr	r3, [r3, #16]
 8007f9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fa0:	2b40      	cmp	r3, #64	; 0x40
 8007fa2:	d10e      	bne.n	8007fc2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	68db      	ldr	r3, [r3, #12]
 8007faa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fae:	2b40      	cmp	r3, #64	; 0x40
 8007fb0:	d107      	bne.n	8007fc2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007fba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007fbc:	6878      	ldr	r0, [r7, #4]
 8007fbe:	f000 f9af 	bl	8008320 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	691b      	ldr	r3, [r3, #16]
 8007fc8:	f003 0320 	and.w	r3, r3, #32
 8007fcc:	2b20      	cmp	r3, #32
 8007fce:	d10e      	bne.n	8007fee <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	68db      	ldr	r3, [r3, #12]
 8007fd6:	f003 0320 	and.w	r3, r3, #32
 8007fda:	2b20      	cmp	r3, #32
 8007fdc:	d107      	bne.n	8007fee <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f06f 0220 	mvn.w	r2, #32
 8007fe6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007fe8:	6878      	ldr	r0, [r7, #4]
 8007fea:	f000 fb7d 	bl	80086e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	691b      	ldr	r3, [r3, #16]
 8007ff4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007ff8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007ffc:	d10f      	bne.n	800801e <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	68db      	ldr	r3, [r3, #12]
 8008004:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008008:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800800c:	d107      	bne.n	800801e <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8008016:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008018:	6878      	ldr	r0, [r7, #4]
 800801a:	f000 fb83 	bl	8008724 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	691b      	ldr	r3, [r3, #16]
 8008024:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008028:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800802c:	d10f      	bne.n	800804e <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	68db      	ldr	r3, [r3, #12]
 8008034:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008038:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800803c:	d107      	bne.n	800804e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8008046:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8008048:	6878      	ldr	r0, [r7, #4]
 800804a:	f000 fb75 	bl	8008738 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	691b      	ldr	r3, [r3, #16]
 8008054:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008058:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800805c:	d10f      	bne.n	800807e <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	68db      	ldr	r3, [r3, #12]
 8008064:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008068:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800806c:	d107      	bne.n	800807e <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8008076:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f000 fb67 	bl	800874c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	691b      	ldr	r3, [r3, #16]
 8008084:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008088:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800808c:	d10f      	bne.n	80080ae <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	68db      	ldr	r3, [r3, #12]
 8008094:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008098:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800809c:	d107      	bne.n	80080ae <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80080a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80080a8:	6878      	ldr	r0, [r7, #4]
 80080aa:	f000 fb59 	bl	8008760 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80080ae:	bf00      	nop
 80080b0:	3708      	adds	r7, #8
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bd80      	pop	{r7, pc}
	...

080080b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b084      	sub	sp, #16
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
 80080c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80080c2:	2300      	movs	r3, #0
 80080c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80080cc:	2b01      	cmp	r3, #1
 80080ce:	d101      	bne.n	80080d4 <HAL_TIM_ConfigClockSource+0x1c>
 80080d0:	2302      	movs	r3, #2
 80080d2:	e0f6      	b.n	80082c2 <HAL_TIM_ConfigClockSource+0x20a>
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2201      	movs	r2, #1
 80080d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2202      	movs	r2, #2
 80080e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	689b      	ldr	r3, [r3, #8]
 80080ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80080ec:	68bb      	ldr	r3, [r7, #8]
 80080ee:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80080f2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80080f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80080f8:	68bb      	ldr	r3, [r7, #8]
 80080fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80080fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	68ba      	ldr	r2, [r7, #8]
 8008106:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	4a6f      	ldr	r2, [pc, #444]	; (80082cc <HAL_TIM_ConfigClockSource+0x214>)
 800810e:	4293      	cmp	r3, r2
 8008110:	f000 80c1 	beq.w	8008296 <HAL_TIM_ConfigClockSource+0x1de>
 8008114:	4a6d      	ldr	r2, [pc, #436]	; (80082cc <HAL_TIM_ConfigClockSource+0x214>)
 8008116:	4293      	cmp	r3, r2
 8008118:	f200 80c6 	bhi.w	80082a8 <HAL_TIM_ConfigClockSource+0x1f0>
 800811c:	4a6c      	ldr	r2, [pc, #432]	; (80082d0 <HAL_TIM_ConfigClockSource+0x218>)
 800811e:	4293      	cmp	r3, r2
 8008120:	f000 80b9 	beq.w	8008296 <HAL_TIM_ConfigClockSource+0x1de>
 8008124:	4a6a      	ldr	r2, [pc, #424]	; (80082d0 <HAL_TIM_ConfigClockSource+0x218>)
 8008126:	4293      	cmp	r3, r2
 8008128:	f200 80be 	bhi.w	80082a8 <HAL_TIM_ConfigClockSource+0x1f0>
 800812c:	4a69      	ldr	r2, [pc, #420]	; (80082d4 <HAL_TIM_ConfigClockSource+0x21c>)
 800812e:	4293      	cmp	r3, r2
 8008130:	f000 80b1 	beq.w	8008296 <HAL_TIM_ConfigClockSource+0x1de>
 8008134:	4a67      	ldr	r2, [pc, #412]	; (80082d4 <HAL_TIM_ConfigClockSource+0x21c>)
 8008136:	4293      	cmp	r3, r2
 8008138:	f200 80b6 	bhi.w	80082a8 <HAL_TIM_ConfigClockSource+0x1f0>
 800813c:	4a66      	ldr	r2, [pc, #408]	; (80082d8 <HAL_TIM_ConfigClockSource+0x220>)
 800813e:	4293      	cmp	r3, r2
 8008140:	f000 80a9 	beq.w	8008296 <HAL_TIM_ConfigClockSource+0x1de>
 8008144:	4a64      	ldr	r2, [pc, #400]	; (80082d8 <HAL_TIM_ConfigClockSource+0x220>)
 8008146:	4293      	cmp	r3, r2
 8008148:	f200 80ae 	bhi.w	80082a8 <HAL_TIM_ConfigClockSource+0x1f0>
 800814c:	4a63      	ldr	r2, [pc, #396]	; (80082dc <HAL_TIM_ConfigClockSource+0x224>)
 800814e:	4293      	cmp	r3, r2
 8008150:	f000 80a1 	beq.w	8008296 <HAL_TIM_ConfigClockSource+0x1de>
 8008154:	4a61      	ldr	r2, [pc, #388]	; (80082dc <HAL_TIM_ConfigClockSource+0x224>)
 8008156:	4293      	cmp	r3, r2
 8008158:	f200 80a6 	bhi.w	80082a8 <HAL_TIM_ConfigClockSource+0x1f0>
 800815c:	4a60      	ldr	r2, [pc, #384]	; (80082e0 <HAL_TIM_ConfigClockSource+0x228>)
 800815e:	4293      	cmp	r3, r2
 8008160:	f000 8099 	beq.w	8008296 <HAL_TIM_ConfigClockSource+0x1de>
 8008164:	4a5e      	ldr	r2, [pc, #376]	; (80082e0 <HAL_TIM_ConfigClockSource+0x228>)
 8008166:	4293      	cmp	r3, r2
 8008168:	f200 809e 	bhi.w	80082a8 <HAL_TIM_ConfigClockSource+0x1f0>
 800816c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8008170:	f000 8091 	beq.w	8008296 <HAL_TIM_ConfigClockSource+0x1de>
 8008174:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8008178:	f200 8096 	bhi.w	80082a8 <HAL_TIM_ConfigClockSource+0x1f0>
 800817c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008180:	f000 8089 	beq.w	8008296 <HAL_TIM_ConfigClockSource+0x1de>
 8008184:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008188:	f200 808e 	bhi.w	80082a8 <HAL_TIM_ConfigClockSource+0x1f0>
 800818c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008190:	d03e      	beq.n	8008210 <HAL_TIM_ConfigClockSource+0x158>
 8008192:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008196:	f200 8087 	bhi.w	80082a8 <HAL_TIM_ConfigClockSource+0x1f0>
 800819a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800819e:	f000 8086 	beq.w	80082ae <HAL_TIM_ConfigClockSource+0x1f6>
 80081a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081a6:	d87f      	bhi.n	80082a8 <HAL_TIM_ConfigClockSource+0x1f0>
 80081a8:	2b70      	cmp	r3, #112	; 0x70
 80081aa:	d01a      	beq.n	80081e2 <HAL_TIM_ConfigClockSource+0x12a>
 80081ac:	2b70      	cmp	r3, #112	; 0x70
 80081ae:	d87b      	bhi.n	80082a8 <HAL_TIM_ConfigClockSource+0x1f0>
 80081b0:	2b60      	cmp	r3, #96	; 0x60
 80081b2:	d050      	beq.n	8008256 <HAL_TIM_ConfigClockSource+0x19e>
 80081b4:	2b60      	cmp	r3, #96	; 0x60
 80081b6:	d877      	bhi.n	80082a8 <HAL_TIM_ConfigClockSource+0x1f0>
 80081b8:	2b50      	cmp	r3, #80	; 0x50
 80081ba:	d03c      	beq.n	8008236 <HAL_TIM_ConfigClockSource+0x17e>
 80081bc:	2b50      	cmp	r3, #80	; 0x50
 80081be:	d873      	bhi.n	80082a8 <HAL_TIM_ConfigClockSource+0x1f0>
 80081c0:	2b40      	cmp	r3, #64	; 0x40
 80081c2:	d058      	beq.n	8008276 <HAL_TIM_ConfigClockSource+0x1be>
 80081c4:	2b40      	cmp	r3, #64	; 0x40
 80081c6:	d86f      	bhi.n	80082a8 <HAL_TIM_ConfigClockSource+0x1f0>
 80081c8:	2b30      	cmp	r3, #48	; 0x30
 80081ca:	d064      	beq.n	8008296 <HAL_TIM_ConfigClockSource+0x1de>
 80081cc:	2b30      	cmp	r3, #48	; 0x30
 80081ce:	d86b      	bhi.n	80082a8 <HAL_TIM_ConfigClockSource+0x1f0>
 80081d0:	2b20      	cmp	r3, #32
 80081d2:	d060      	beq.n	8008296 <HAL_TIM_ConfigClockSource+0x1de>
 80081d4:	2b20      	cmp	r3, #32
 80081d6:	d867      	bhi.n	80082a8 <HAL_TIM_ConfigClockSource+0x1f0>
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d05c      	beq.n	8008296 <HAL_TIM_ConfigClockSource+0x1de>
 80081dc:	2b10      	cmp	r3, #16
 80081de:	d05a      	beq.n	8008296 <HAL_TIM_ConfigClockSource+0x1de>
 80081e0:	e062      	b.n	80082a8 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	6818      	ldr	r0, [r3, #0]
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	6899      	ldr	r1, [r3, #8]
 80081ea:	683b      	ldr	r3, [r7, #0]
 80081ec:	685a      	ldr	r2, [r3, #4]
 80081ee:	683b      	ldr	r3, [r7, #0]
 80081f0:	68db      	ldr	r3, [r3, #12]
 80081f2:	f000 f9c3 	bl	800857c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	689b      	ldr	r3, [r3, #8]
 80081fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80081fe:	68bb      	ldr	r3, [r7, #8]
 8008200:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008204:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	68ba      	ldr	r2, [r7, #8]
 800820c:	609a      	str	r2, [r3, #8]
      break;
 800820e:	e04f      	b.n	80082b0 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	6818      	ldr	r0, [r3, #0]
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	6899      	ldr	r1, [r3, #8]
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	685a      	ldr	r2, [r3, #4]
 800821c:	683b      	ldr	r3, [r7, #0]
 800821e:	68db      	ldr	r3, [r3, #12]
 8008220:	f000 f9ac 	bl	800857c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	689a      	ldr	r2, [r3, #8]
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008232:	609a      	str	r2, [r3, #8]
      break;
 8008234:	e03c      	b.n	80082b0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6818      	ldr	r0, [r3, #0]
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	6859      	ldr	r1, [r3, #4]
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	68db      	ldr	r3, [r3, #12]
 8008242:	461a      	mov	r2, r3
 8008244:	f000 f91e 	bl	8008484 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	2150      	movs	r1, #80	; 0x50
 800824e:	4618      	mov	r0, r3
 8008250:	f000 f977 	bl	8008542 <TIM_ITRx_SetConfig>
      break;
 8008254:	e02c      	b.n	80082b0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6818      	ldr	r0, [r3, #0]
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	6859      	ldr	r1, [r3, #4]
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	68db      	ldr	r3, [r3, #12]
 8008262:	461a      	mov	r2, r3
 8008264:	f000 f93d 	bl	80084e2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	2160      	movs	r1, #96	; 0x60
 800826e:	4618      	mov	r0, r3
 8008270:	f000 f967 	bl	8008542 <TIM_ITRx_SetConfig>
      break;
 8008274:	e01c      	b.n	80082b0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6818      	ldr	r0, [r3, #0]
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	6859      	ldr	r1, [r3, #4]
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	68db      	ldr	r3, [r3, #12]
 8008282:	461a      	mov	r2, r3
 8008284:	f000 f8fe 	bl	8008484 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	2140      	movs	r1, #64	; 0x40
 800828e:	4618      	mov	r0, r3
 8008290:	f000 f957 	bl	8008542 <TIM_ITRx_SetConfig>
      break;
 8008294:	e00c      	b.n	80082b0 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681a      	ldr	r2, [r3, #0]
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	4619      	mov	r1, r3
 80082a0:	4610      	mov	r0, r2
 80082a2:	f000 f94e 	bl	8008542 <TIM_ITRx_SetConfig>
      break;
 80082a6:	e003      	b.n	80082b0 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80082a8:	2301      	movs	r3, #1
 80082aa:	73fb      	strb	r3, [r7, #15]
      break;
 80082ac:	e000      	b.n	80082b0 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80082ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2201      	movs	r2, #1
 80082b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2200      	movs	r2, #0
 80082bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80082c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80082c2:	4618      	mov	r0, r3
 80082c4:	3710      	adds	r7, #16
 80082c6:	46bd      	mov	sp, r7
 80082c8:	bd80      	pop	{r7, pc}
 80082ca:	bf00      	nop
 80082cc:	00100070 	.word	0x00100070
 80082d0:	00100060 	.word	0x00100060
 80082d4:	00100050 	.word	0x00100050
 80082d8:	00100040 	.word	0x00100040
 80082dc:	00100030 	.word	0x00100030
 80082e0:	00100020 	.word	0x00100020

080082e4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80082e4:	b480      	push	{r7}
 80082e6:	b083      	sub	sp, #12
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80082ec:	bf00      	nop
 80082ee:	370c      	adds	r7, #12
 80082f0:	46bd      	mov	sp, r7
 80082f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f6:	4770      	bx	lr

080082f8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80082f8:	b480      	push	{r7}
 80082fa:	b083      	sub	sp, #12
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008300:	bf00      	nop
 8008302:	370c      	adds	r7, #12
 8008304:	46bd      	mov	sp, r7
 8008306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830a:	4770      	bx	lr

0800830c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800830c:	b480      	push	{r7}
 800830e:	b083      	sub	sp, #12
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008314:	bf00      	nop
 8008316:	370c      	adds	r7, #12
 8008318:	46bd      	mov	sp, r7
 800831a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831e:	4770      	bx	lr

08008320 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008320:	b480      	push	{r7}
 8008322:	b083      	sub	sp, #12
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008328:	bf00      	nop
 800832a:	370c      	adds	r7, #12
 800832c:	46bd      	mov	sp, r7
 800832e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008332:	4770      	bx	lr

08008334 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008334:	b480      	push	{r7}
 8008336:	b085      	sub	sp, #20
 8008338:	af00      	add	r7, sp, #0
 800833a:	6078      	str	r0, [r7, #4]
 800833c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	4a46      	ldr	r2, [pc, #280]	; (8008460 <TIM_Base_SetConfig+0x12c>)
 8008348:	4293      	cmp	r3, r2
 800834a:	d017      	beq.n	800837c <TIM_Base_SetConfig+0x48>
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008352:	d013      	beq.n	800837c <TIM_Base_SetConfig+0x48>
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	4a43      	ldr	r2, [pc, #268]	; (8008464 <TIM_Base_SetConfig+0x130>)
 8008358:	4293      	cmp	r3, r2
 800835a:	d00f      	beq.n	800837c <TIM_Base_SetConfig+0x48>
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	4a42      	ldr	r2, [pc, #264]	; (8008468 <TIM_Base_SetConfig+0x134>)
 8008360:	4293      	cmp	r3, r2
 8008362:	d00b      	beq.n	800837c <TIM_Base_SetConfig+0x48>
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	4a41      	ldr	r2, [pc, #260]	; (800846c <TIM_Base_SetConfig+0x138>)
 8008368:	4293      	cmp	r3, r2
 800836a:	d007      	beq.n	800837c <TIM_Base_SetConfig+0x48>
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	4a40      	ldr	r2, [pc, #256]	; (8008470 <TIM_Base_SetConfig+0x13c>)
 8008370:	4293      	cmp	r3, r2
 8008372:	d003      	beq.n	800837c <TIM_Base_SetConfig+0x48>
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	4a3f      	ldr	r2, [pc, #252]	; (8008474 <TIM_Base_SetConfig+0x140>)
 8008378:	4293      	cmp	r3, r2
 800837a:	d108      	bne.n	800838e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008382:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	685b      	ldr	r3, [r3, #4]
 8008388:	68fa      	ldr	r2, [r7, #12]
 800838a:	4313      	orrs	r3, r2
 800838c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	4a33      	ldr	r2, [pc, #204]	; (8008460 <TIM_Base_SetConfig+0x12c>)
 8008392:	4293      	cmp	r3, r2
 8008394:	d023      	beq.n	80083de <TIM_Base_SetConfig+0xaa>
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800839c:	d01f      	beq.n	80083de <TIM_Base_SetConfig+0xaa>
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	4a30      	ldr	r2, [pc, #192]	; (8008464 <TIM_Base_SetConfig+0x130>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d01b      	beq.n	80083de <TIM_Base_SetConfig+0xaa>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	4a2f      	ldr	r2, [pc, #188]	; (8008468 <TIM_Base_SetConfig+0x134>)
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d017      	beq.n	80083de <TIM_Base_SetConfig+0xaa>
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	4a2e      	ldr	r2, [pc, #184]	; (800846c <TIM_Base_SetConfig+0x138>)
 80083b2:	4293      	cmp	r3, r2
 80083b4:	d013      	beq.n	80083de <TIM_Base_SetConfig+0xaa>
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	4a2d      	ldr	r2, [pc, #180]	; (8008470 <TIM_Base_SetConfig+0x13c>)
 80083ba:	4293      	cmp	r3, r2
 80083bc:	d00f      	beq.n	80083de <TIM_Base_SetConfig+0xaa>
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	4a2d      	ldr	r2, [pc, #180]	; (8008478 <TIM_Base_SetConfig+0x144>)
 80083c2:	4293      	cmp	r3, r2
 80083c4:	d00b      	beq.n	80083de <TIM_Base_SetConfig+0xaa>
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	4a2c      	ldr	r2, [pc, #176]	; (800847c <TIM_Base_SetConfig+0x148>)
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d007      	beq.n	80083de <TIM_Base_SetConfig+0xaa>
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	4a2b      	ldr	r2, [pc, #172]	; (8008480 <TIM_Base_SetConfig+0x14c>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d003      	beq.n	80083de <TIM_Base_SetConfig+0xaa>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	4a26      	ldr	r2, [pc, #152]	; (8008474 <TIM_Base_SetConfig+0x140>)
 80083da:	4293      	cmp	r3, r2
 80083dc:	d108      	bne.n	80083f0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80083e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	68db      	ldr	r3, [r3, #12]
 80083ea:	68fa      	ldr	r2, [r7, #12]
 80083ec:	4313      	orrs	r3, r2
 80083ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	695b      	ldr	r3, [r3, #20]
 80083fa:	4313      	orrs	r3, r2
 80083fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	68fa      	ldr	r2, [r7, #12]
 8008402:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	689a      	ldr	r2, [r3, #8]
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	681a      	ldr	r2, [r3, #0]
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	4a12      	ldr	r2, [pc, #72]	; (8008460 <TIM_Base_SetConfig+0x12c>)
 8008418:	4293      	cmp	r3, r2
 800841a:	d013      	beq.n	8008444 <TIM_Base_SetConfig+0x110>
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	4a14      	ldr	r2, [pc, #80]	; (8008470 <TIM_Base_SetConfig+0x13c>)
 8008420:	4293      	cmp	r3, r2
 8008422:	d00f      	beq.n	8008444 <TIM_Base_SetConfig+0x110>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	4a14      	ldr	r2, [pc, #80]	; (8008478 <TIM_Base_SetConfig+0x144>)
 8008428:	4293      	cmp	r3, r2
 800842a:	d00b      	beq.n	8008444 <TIM_Base_SetConfig+0x110>
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	4a13      	ldr	r2, [pc, #76]	; (800847c <TIM_Base_SetConfig+0x148>)
 8008430:	4293      	cmp	r3, r2
 8008432:	d007      	beq.n	8008444 <TIM_Base_SetConfig+0x110>
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	4a12      	ldr	r2, [pc, #72]	; (8008480 <TIM_Base_SetConfig+0x14c>)
 8008438:	4293      	cmp	r3, r2
 800843a:	d003      	beq.n	8008444 <TIM_Base_SetConfig+0x110>
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	4a0d      	ldr	r2, [pc, #52]	; (8008474 <TIM_Base_SetConfig+0x140>)
 8008440:	4293      	cmp	r3, r2
 8008442:	d103      	bne.n	800844c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	691a      	ldr	r2, [r3, #16]
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2201      	movs	r2, #1
 8008450:	615a      	str	r2, [r3, #20]
}
 8008452:	bf00      	nop
 8008454:	3714      	adds	r7, #20
 8008456:	46bd      	mov	sp, r7
 8008458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845c:	4770      	bx	lr
 800845e:	bf00      	nop
 8008460:	40012c00 	.word	0x40012c00
 8008464:	40000400 	.word	0x40000400
 8008468:	40000800 	.word	0x40000800
 800846c:	40000c00 	.word	0x40000c00
 8008470:	40013400 	.word	0x40013400
 8008474:	40015000 	.word	0x40015000
 8008478:	40014000 	.word	0x40014000
 800847c:	40014400 	.word	0x40014400
 8008480:	40014800 	.word	0x40014800

08008484 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008484:	b480      	push	{r7}
 8008486:	b087      	sub	sp, #28
 8008488:	af00      	add	r7, sp, #0
 800848a:	60f8      	str	r0, [r7, #12]
 800848c:	60b9      	str	r1, [r7, #8]
 800848e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	6a1b      	ldr	r3, [r3, #32]
 8008494:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	6a1b      	ldr	r3, [r3, #32]
 800849a:	f023 0201 	bic.w	r2, r3, #1
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	699b      	ldr	r3, [r3, #24]
 80084a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80084a8:	693b      	ldr	r3, [r7, #16]
 80084aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80084ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	011b      	lsls	r3, r3, #4
 80084b4:	693a      	ldr	r2, [r7, #16]
 80084b6:	4313      	orrs	r3, r2
 80084b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80084ba:	697b      	ldr	r3, [r7, #20]
 80084bc:	f023 030a 	bic.w	r3, r3, #10
 80084c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80084c2:	697a      	ldr	r2, [r7, #20]
 80084c4:	68bb      	ldr	r3, [r7, #8]
 80084c6:	4313      	orrs	r3, r2
 80084c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	693a      	ldr	r2, [r7, #16]
 80084ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	697a      	ldr	r2, [r7, #20]
 80084d4:	621a      	str	r2, [r3, #32]
}
 80084d6:	bf00      	nop
 80084d8:	371c      	adds	r7, #28
 80084da:	46bd      	mov	sp, r7
 80084dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e0:	4770      	bx	lr

080084e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80084e2:	b480      	push	{r7}
 80084e4:	b087      	sub	sp, #28
 80084e6:	af00      	add	r7, sp, #0
 80084e8:	60f8      	str	r0, [r7, #12]
 80084ea:	60b9      	str	r1, [r7, #8]
 80084ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	6a1b      	ldr	r3, [r3, #32]
 80084f2:	f023 0210 	bic.w	r2, r3, #16
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	699b      	ldr	r3, [r3, #24]
 80084fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	6a1b      	ldr	r3, [r3, #32]
 8008504:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008506:	697b      	ldr	r3, [r7, #20]
 8008508:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800850c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	031b      	lsls	r3, r3, #12
 8008512:	697a      	ldr	r2, [r7, #20]
 8008514:	4313      	orrs	r3, r2
 8008516:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008518:	693b      	ldr	r3, [r7, #16]
 800851a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800851e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008520:	68bb      	ldr	r3, [r7, #8]
 8008522:	011b      	lsls	r3, r3, #4
 8008524:	693a      	ldr	r2, [r7, #16]
 8008526:	4313      	orrs	r3, r2
 8008528:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	697a      	ldr	r2, [r7, #20]
 800852e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	693a      	ldr	r2, [r7, #16]
 8008534:	621a      	str	r2, [r3, #32]
}
 8008536:	bf00      	nop
 8008538:	371c      	adds	r7, #28
 800853a:	46bd      	mov	sp, r7
 800853c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008540:	4770      	bx	lr

08008542 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008542:	b480      	push	{r7}
 8008544:	b085      	sub	sp, #20
 8008546:	af00      	add	r7, sp, #0
 8008548:	6078      	str	r0, [r7, #4]
 800854a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	689b      	ldr	r3, [r3, #8]
 8008550:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8008558:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800855c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800855e:	683a      	ldr	r2, [r7, #0]
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	4313      	orrs	r3, r2
 8008564:	f043 0307 	orr.w	r3, r3, #7
 8008568:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	68fa      	ldr	r2, [r7, #12]
 800856e:	609a      	str	r2, [r3, #8]
}
 8008570:	bf00      	nop
 8008572:	3714      	adds	r7, #20
 8008574:	46bd      	mov	sp, r7
 8008576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857a:	4770      	bx	lr

0800857c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800857c:	b480      	push	{r7}
 800857e:	b087      	sub	sp, #28
 8008580:	af00      	add	r7, sp, #0
 8008582:	60f8      	str	r0, [r7, #12]
 8008584:	60b9      	str	r1, [r7, #8]
 8008586:	607a      	str	r2, [r7, #4]
 8008588:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	689b      	ldr	r3, [r3, #8]
 800858e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008590:	697b      	ldr	r3, [r7, #20]
 8008592:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008596:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008598:	683b      	ldr	r3, [r7, #0]
 800859a:	021a      	lsls	r2, r3, #8
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	431a      	orrs	r2, r3
 80085a0:	68bb      	ldr	r3, [r7, #8]
 80085a2:	4313      	orrs	r3, r2
 80085a4:	697a      	ldr	r2, [r7, #20]
 80085a6:	4313      	orrs	r3, r2
 80085a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	697a      	ldr	r2, [r7, #20]
 80085ae:	609a      	str	r2, [r3, #8]
}
 80085b0:	bf00      	nop
 80085b2:	371c      	adds	r7, #28
 80085b4:	46bd      	mov	sp, r7
 80085b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ba:	4770      	bx	lr

080085bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80085bc:	b480      	push	{r7}
 80085be:	b085      	sub	sp, #20
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
 80085c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80085cc:	2b01      	cmp	r3, #1
 80085ce:	d101      	bne.n	80085d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80085d0:	2302      	movs	r3, #2
 80085d2:	e074      	b.n	80086be <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2201      	movs	r2, #1
 80085d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2202      	movs	r2, #2
 80085e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	685b      	ldr	r3, [r3, #4]
 80085ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	689b      	ldr	r3, [r3, #8]
 80085f2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	4a34      	ldr	r2, [pc, #208]	; (80086cc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d009      	beq.n	8008612 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	4a33      	ldr	r2, [pc, #204]	; (80086d0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d004      	beq.n	8008612 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	4a31      	ldr	r2, [pc, #196]	; (80086d4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d108      	bne.n	8008624 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008618:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	685b      	ldr	r3, [r3, #4]
 800861e:	68fa      	ldr	r2, [r7, #12]
 8008620:	4313      	orrs	r3, r2
 8008622:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800862a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800862e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	68fa      	ldr	r2, [r7, #12]
 8008636:	4313      	orrs	r3, r2
 8008638:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	68fa      	ldr	r2, [r7, #12]
 8008640:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	4a21      	ldr	r2, [pc, #132]	; (80086cc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008648:	4293      	cmp	r3, r2
 800864a:	d022      	beq.n	8008692 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008654:	d01d      	beq.n	8008692 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	4a1f      	ldr	r2, [pc, #124]	; (80086d8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800865c:	4293      	cmp	r3, r2
 800865e:	d018      	beq.n	8008692 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	4a1d      	ldr	r2, [pc, #116]	; (80086dc <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8008666:	4293      	cmp	r3, r2
 8008668:	d013      	beq.n	8008692 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	4a1c      	ldr	r2, [pc, #112]	; (80086e0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8008670:	4293      	cmp	r3, r2
 8008672:	d00e      	beq.n	8008692 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	4a15      	ldr	r2, [pc, #84]	; (80086d0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800867a:	4293      	cmp	r3, r2
 800867c:	d009      	beq.n	8008692 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	4a18      	ldr	r2, [pc, #96]	; (80086e4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8008684:	4293      	cmp	r3, r2
 8008686:	d004      	beq.n	8008692 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	4a11      	ldr	r2, [pc, #68]	; (80086d4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800868e:	4293      	cmp	r3, r2
 8008690:	d10c      	bne.n	80086ac <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008692:	68bb      	ldr	r3, [r7, #8]
 8008694:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008698:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	689b      	ldr	r3, [r3, #8]
 800869e:	68ba      	ldr	r2, [r7, #8]
 80086a0:	4313      	orrs	r3, r2
 80086a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	68ba      	ldr	r2, [r7, #8]
 80086aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2201      	movs	r2, #1
 80086b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2200      	movs	r2, #0
 80086b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80086bc:	2300      	movs	r3, #0
}
 80086be:	4618      	mov	r0, r3
 80086c0:	3714      	adds	r7, #20
 80086c2:	46bd      	mov	sp, r7
 80086c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c8:	4770      	bx	lr
 80086ca:	bf00      	nop
 80086cc:	40012c00 	.word	0x40012c00
 80086d0:	40013400 	.word	0x40013400
 80086d4:	40015000 	.word	0x40015000
 80086d8:	40000400 	.word	0x40000400
 80086dc:	40000800 	.word	0x40000800
 80086e0:	40000c00 	.word	0x40000c00
 80086e4:	40014000 	.word	0x40014000

080086e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80086e8:	b480      	push	{r7}
 80086ea:	b083      	sub	sp, #12
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80086f0:	bf00      	nop
 80086f2:	370c      	adds	r7, #12
 80086f4:	46bd      	mov	sp, r7
 80086f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fa:	4770      	bx	lr

080086fc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80086fc:	b480      	push	{r7}
 80086fe:	b083      	sub	sp, #12
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008704:	bf00      	nop
 8008706:	370c      	adds	r7, #12
 8008708:	46bd      	mov	sp, r7
 800870a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870e:	4770      	bx	lr

08008710 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008710:	b480      	push	{r7}
 8008712:	b083      	sub	sp, #12
 8008714:	af00      	add	r7, sp, #0
 8008716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008718:	bf00      	nop
 800871a:	370c      	adds	r7, #12
 800871c:	46bd      	mov	sp, r7
 800871e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008722:	4770      	bx	lr

08008724 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008724:	b480      	push	{r7}
 8008726:	b083      	sub	sp, #12
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800872c:	bf00      	nop
 800872e:	370c      	adds	r7, #12
 8008730:	46bd      	mov	sp, r7
 8008732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008736:	4770      	bx	lr

08008738 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008738:	b480      	push	{r7}
 800873a:	b083      	sub	sp, #12
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008740:	bf00      	nop
 8008742:	370c      	adds	r7, #12
 8008744:	46bd      	mov	sp, r7
 8008746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874a:	4770      	bx	lr

0800874c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800874c:	b480      	push	{r7}
 800874e:	b083      	sub	sp, #12
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008754:	bf00      	nop
 8008756:	370c      	adds	r7, #12
 8008758:	46bd      	mov	sp, r7
 800875a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875e:	4770      	bx	lr

08008760 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008760:	b480      	push	{r7}
 8008762:	b083      	sub	sp, #12
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008768:	bf00      	nop
 800876a:	370c      	adds	r7, #12
 800876c:	46bd      	mov	sp, r7
 800876e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008772:	4770      	bx	lr

08008774 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008774:	b580      	push	{r7, lr}
 8008776:	b082      	sub	sp, #8
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d101      	bne.n	8008786 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008782:	2301      	movs	r3, #1
 8008784:	e042      	b.n	800880c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800878c:	2b00      	cmp	r3, #0
 800878e:	d106      	bne.n	800879e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2200      	movs	r2, #0
 8008794:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008798:	6878      	ldr	r0, [r7, #4]
 800879a:	f7fa fc83 	bl	80030a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2224      	movs	r2, #36	; 0x24
 80087a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	681a      	ldr	r2, [r3, #0]
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f022 0201 	bic.w	r2, r2, #1
 80087b4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80087b6:	6878      	ldr	r0, [r7, #4]
 80087b8:	f000 f82c 	bl	8008814 <UART_SetConfig>
 80087bc:	4603      	mov	r3, r0
 80087be:	2b01      	cmp	r3, #1
 80087c0:	d101      	bne.n	80087c6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80087c2:	2301      	movs	r3, #1
 80087c4:	e022      	b.n	800880c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d002      	beq.n	80087d4 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80087ce:	6878      	ldr	r0, [r7, #4]
 80087d0:	f000 fb1c 	bl	8008e0c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	685a      	ldr	r2, [r3, #4]
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80087e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	689a      	ldr	r2, [r3, #8]
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80087f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	681a      	ldr	r2, [r3, #0]
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	f042 0201 	orr.w	r2, r2, #1
 8008802:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f000 fba3 	bl	8008f50 <UART_CheckIdleState>
 800880a:	4603      	mov	r3, r0
}
 800880c:	4618      	mov	r0, r3
 800880e:	3708      	adds	r7, #8
 8008810:	46bd      	mov	sp, r7
 8008812:	bd80      	pop	{r7, pc}

08008814 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008814:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008818:	b08c      	sub	sp, #48	; 0x30
 800881a:	af00      	add	r7, sp, #0
 800881c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800881e:	2300      	movs	r3, #0
 8008820:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008824:	697b      	ldr	r3, [r7, #20]
 8008826:	689a      	ldr	r2, [r3, #8]
 8008828:	697b      	ldr	r3, [r7, #20]
 800882a:	691b      	ldr	r3, [r3, #16]
 800882c:	431a      	orrs	r2, r3
 800882e:	697b      	ldr	r3, [r7, #20]
 8008830:	695b      	ldr	r3, [r3, #20]
 8008832:	431a      	orrs	r2, r3
 8008834:	697b      	ldr	r3, [r7, #20]
 8008836:	69db      	ldr	r3, [r3, #28]
 8008838:	4313      	orrs	r3, r2
 800883a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800883c:	697b      	ldr	r3, [r7, #20]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	681a      	ldr	r2, [r3, #0]
 8008842:	4baa      	ldr	r3, [pc, #680]	; (8008aec <UART_SetConfig+0x2d8>)
 8008844:	4013      	ands	r3, r2
 8008846:	697a      	ldr	r2, [r7, #20]
 8008848:	6812      	ldr	r2, [r2, #0]
 800884a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800884c:	430b      	orrs	r3, r1
 800884e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008850:	697b      	ldr	r3, [r7, #20]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	685b      	ldr	r3, [r3, #4]
 8008856:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800885a:	697b      	ldr	r3, [r7, #20]
 800885c:	68da      	ldr	r2, [r3, #12]
 800885e:	697b      	ldr	r3, [r7, #20]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	430a      	orrs	r2, r1
 8008864:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008866:	697b      	ldr	r3, [r7, #20]
 8008868:	699b      	ldr	r3, [r3, #24]
 800886a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800886c:	697b      	ldr	r3, [r7, #20]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	4a9f      	ldr	r2, [pc, #636]	; (8008af0 <UART_SetConfig+0x2dc>)
 8008872:	4293      	cmp	r3, r2
 8008874:	d004      	beq.n	8008880 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008876:	697b      	ldr	r3, [r7, #20]
 8008878:	6a1b      	ldr	r3, [r3, #32]
 800887a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800887c:	4313      	orrs	r3, r2
 800887e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008880:	697b      	ldr	r3, [r7, #20]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	689b      	ldr	r3, [r3, #8]
 8008886:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800888a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800888e:	697a      	ldr	r2, [r7, #20]
 8008890:	6812      	ldr	r2, [r2, #0]
 8008892:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008894:	430b      	orrs	r3, r1
 8008896:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008898:	697b      	ldr	r3, [r7, #20]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800889e:	f023 010f 	bic.w	r1, r3, #15
 80088a2:	697b      	ldr	r3, [r7, #20]
 80088a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80088a6:	697b      	ldr	r3, [r7, #20]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	430a      	orrs	r2, r1
 80088ac:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80088ae:	697b      	ldr	r3, [r7, #20]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	4a90      	ldr	r2, [pc, #576]	; (8008af4 <UART_SetConfig+0x2e0>)
 80088b4:	4293      	cmp	r3, r2
 80088b6:	d125      	bne.n	8008904 <UART_SetConfig+0xf0>
 80088b8:	4b8f      	ldr	r3, [pc, #572]	; (8008af8 <UART_SetConfig+0x2e4>)
 80088ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088be:	f003 0303 	and.w	r3, r3, #3
 80088c2:	2b03      	cmp	r3, #3
 80088c4:	d81a      	bhi.n	80088fc <UART_SetConfig+0xe8>
 80088c6:	a201      	add	r2, pc, #4	; (adr r2, 80088cc <UART_SetConfig+0xb8>)
 80088c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088cc:	080088dd 	.word	0x080088dd
 80088d0:	080088ed 	.word	0x080088ed
 80088d4:	080088e5 	.word	0x080088e5
 80088d8:	080088f5 	.word	0x080088f5
 80088dc:	2301      	movs	r3, #1
 80088de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80088e2:	e116      	b.n	8008b12 <UART_SetConfig+0x2fe>
 80088e4:	2302      	movs	r3, #2
 80088e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80088ea:	e112      	b.n	8008b12 <UART_SetConfig+0x2fe>
 80088ec:	2304      	movs	r3, #4
 80088ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80088f2:	e10e      	b.n	8008b12 <UART_SetConfig+0x2fe>
 80088f4:	2308      	movs	r3, #8
 80088f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80088fa:	e10a      	b.n	8008b12 <UART_SetConfig+0x2fe>
 80088fc:	2310      	movs	r3, #16
 80088fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008902:	e106      	b.n	8008b12 <UART_SetConfig+0x2fe>
 8008904:	697b      	ldr	r3, [r7, #20]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	4a7c      	ldr	r2, [pc, #496]	; (8008afc <UART_SetConfig+0x2e8>)
 800890a:	4293      	cmp	r3, r2
 800890c:	d138      	bne.n	8008980 <UART_SetConfig+0x16c>
 800890e:	4b7a      	ldr	r3, [pc, #488]	; (8008af8 <UART_SetConfig+0x2e4>)
 8008910:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008914:	f003 030c 	and.w	r3, r3, #12
 8008918:	2b0c      	cmp	r3, #12
 800891a:	d82d      	bhi.n	8008978 <UART_SetConfig+0x164>
 800891c:	a201      	add	r2, pc, #4	; (adr r2, 8008924 <UART_SetConfig+0x110>)
 800891e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008922:	bf00      	nop
 8008924:	08008959 	.word	0x08008959
 8008928:	08008979 	.word	0x08008979
 800892c:	08008979 	.word	0x08008979
 8008930:	08008979 	.word	0x08008979
 8008934:	08008969 	.word	0x08008969
 8008938:	08008979 	.word	0x08008979
 800893c:	08008979 	.word	0x08008979
 8008940:	08008979 	.word	0x08008979
 8008944:	08008961 	.word	0x08008961
 8008948:	08008979 	.word	0x08008979
 800894c:	08008979 	.word	0x08008979
 8008950:	08008979 	.word	0x08008979
 8008954:	08008971 	.word	0x08008971
 8008958:	2300      	movs	r3, #0
 800895a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800895e:	e0d8      	b.n	8008b12 <UART_SetConfig+0x2fe>
 8008960:	2302      	movs	r3, #2
 8008962:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008966:	e0d4      	b.n	8008b12 <UART_SetConfig+0x2fe>
 8008968:	2304      	movs	r3, #4
 800896a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800896e:	e0d0      	b.n	8008b12 <UART_SetConfig+0x2fe>
 8008970:	2308      	movs	r3, #8
 8008972:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008976:	e0cc      	b.n	8008b12 <UART_SetConfig+0x2fe>
 8008978:	2310      	movs	r3, #16
 800897a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800897e:	e0c8      	b.n	8008b12 <UART_SetConfig+0x2fe>
 8008980:	697b      	ldr	r3, [r7, #20]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	4a5e      	ldr	r2, [pc, #376]	; (8008b00 <UART_SetConfig+0x2ec>)
 8008986:	4293      	cmp	r3, r2
 8008988:	d125      	bne.n	80089d6 <UART_SetConfig+0x1c2>
 800898a:	4b5b      	ldr	r3, [pc, #364]	; (8008af8 <UART_SetConfig+0x2e4>)
 800898c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008990:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008994:	2b30      	cmp	r3, #48	; 0x30
 8008996:	d016      	beq.n	80089c6 <UART_SetConfig+0x1b2>
 8008998:	2b30      	cmp	r3, #48	; 0x30
 800899a:	d818      	bhi.n	80089ce <UART_SetConfig+0x1ba>
 800899c:	2b20      	cmp	r3, #32
 800899e:	d00a      	beq.n	80089b6 <UART_SetConfig+0x1a2>
 80089a0:	2b20      	cmp	r3, #32
 80089a2:	d814      	bhi.n	80089ce <UART_SetConfig+0x1ba>
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d002      	beq.n	80089ae <UART_SetConfig+0x19a>
 80089a8:	2b10      	cmp	r3, #16
 80089aa:	d008      	beq.n	80089be <UART_SetConfig+0x1aa>
 80089ac:	e00f      	b.n	80089ce <UART_SetConfig+0x1ba>
 80089ae:	2300      	movs	r3, #0
 80089b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80089b4:	e0ad      	b.n	8008b12 <UART_SetConfig+0x2fe>
 80089b6:	2302      	movs	r3, #2
 80089b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80089bc:	e0a9      	b.n	8008b12 <UART_SetConfig+0x2fe>
 80089be:	2304      	movs	r3, #4
 80089c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80089c4:	e0a5      	b.n	8008b12 <UART_SetConfig+0x2fe>
 80089c6:	2308      	movs	r3, #8
 80089c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80089cc:	e0a1      	b.n	8008b12 <UART_SetConfig+0x2fe>
 80089ce:	2310      	movs	r3, #16
 80089d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80089d4:	e09d      	b.n	8008b12 <UART_SetConfig+0x2fe>
 80089d6:	697b      	ldr	r3, [r7, #20]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4a4a      	ldr	r2, [pc, #296]	; (8008b04 <UART_SetConfig+0x2f0>)
 80089dc:	4293      	cmp	r3, r2
 80089de:	d125      	bne.n	8008a2c <UART_SetConfig+0x218>
 80089e0:	4b45      	ldr	r3, [pc, #276]	; (8008af8 <UART_SetConfig+0x2e4>)
 80089e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089e6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80089ea:	2bc0      	cmp	r3, #192	; 0xc0
 80089ec:	d016      	beq.n	8008a1c <UART_SetConfig+0x208>
 80089ee:	2bc0      	cmp	r3, #192	; 0xc0
 80089f0:	d818      	bhi.n	8008a24 <UART_SetConfig+0x210>
 80089f2:	2b80      	cmp	r3, #128	; 0x80
 80089f4:	d00a      	beq.n	8008a0c <UART_SetConfig+0x1f8>
 80089f6:	2b80      	cmp	r3, #128	; 0x80
 80089f8:	d814      	bhi.n	8008a24 <UART_SetConfig+0x210>
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d002      	beq.n	8008a04 <UART_SetConfig+0x1f0>
 80089fe:	2b40      	cmp	r3, #64	; 0x40
 8008a00:	d008      	beq.n	8008a14 <UART_SetConfig+0x200>
 8008a02:	e00f      	b.n	8008a24 <UART_SetConfig+0x210>
 8008a04:	2300      	movs	r3, #0
 8008a06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a0a:	e082      	b.n	8008b12 <UART_SetConfig+0x2fe>
 8008a0c:	2302      	movs	r3, #2
 8008a0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a12:	e07e      	b.n	8008b12 <UART_SetConfig+0x2fe>
 8008a14:	2304      	movs	r3, #4
 8008a16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a1a:	e07a      	b.n	8008b12 <UART_SetConfig+0x2fe>
 8008a1c:	2308      	movs	r3, #8
 8008a1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a22:	e076      	b.n	8008b12 <UART_SetConfig+0x2fe>
 8008a24:	2310      	movs	r3, #16
 8008a26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a2a:	e072      	b.n	8008b12 <UART_SetConfig+0x2fe>
 8008a2c:	697b      	ldr	r3, [r7, #20]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	4a35      	ldr	r2, [pc, #212]	; (8008b08 <UART_SetConfig+0x2f4>)
 8008a32:	4293      	cmp	r3, r2
 8008a34:	d12a      	bne.n	8008a8c <UART_SetConfig+0x278>
 8008a36:	4b30      	ldr	r3, [pc, #192]	; (8008af8 <UART_SetConfig+0x2e4>)
 8008a38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a3c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008a40:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008a44:	d01a      	beq.n	8008a7c <UART_SetConfig+0x268>
 8008a46:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008a4a:	d81b      	bhi.n	8008a84 <UART_SetConfig+0x270>
 8008a4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a50:	d00c      	beq.n	8008a6c <UART_SetConfig+0x258>
 8008a52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a56:	d815      	bhi.n	8008a84 <UART_SetConfig+0x270>
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d003      	beq.n	8008a64 <UART_SetConfig+0x250>
 8008a5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008a60:	d008      	beq.n	8008a74 <UART_SetConfig+0x260>
 8008a62:	e00f      	b.n	8008a84 <UART_SetConfig+0x270>
 8008a64:	2300      	movs	r3, #0
 8008a66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a6a:	e052      	b.n	8008b12 <UART_SetConfig+0x2fe>
 8008a6c:	2302      	movs	r3, #2
 8008a6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a72:	e04e      	b.n	8008b12 <UART_SetConfig+0x2fe>
 8008a74:	2304      	movs	r3, #4
 8008a76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a7a:	e04a      	b.n	8008b12 <UART_SetConfig+0x2fe>
 8008a7c:	2308      	movs	r3, #8
 8008a7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a82:	e046      	b.n	8008b12 <UART_SetConfig+0x2fe>
 8008a84:	2310      	movs	r3, #16
 8008a86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a8a:	e042      	b.n	8008b12 <UART_SetConfig+0x2fe>
 8008a8c:	697b      	ldr	r3, [r7, #20]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	4a17      	ldr	r2, [pc, #92]	; (8008af0 <UART_SetConfig+0x2dc>)
 8008a92:	4293      	cmp	r3, r2
 8008a94:	d13a      	bne.n	8008b0c <UART_SetConfig+0x2f8>
 8008a96:	4b18      	ldr	r3, [pc, #96]	; (8008af8 <UART_SetConfig+0x2e4>)
 8008a98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a9c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008aa0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008aa4:	d01a      	beq.n	8008adc <UART_SetConfig+0x2c8>
 8008aa6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008aaa:	d81b      	bhi.n	8008ae4 <UART_SetConfig+0x2d0>
 8008aac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008ab0:	d00c      	beq.n	8008acc <UART_SetConfig+0x2b8>
 8008ab2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008ab6:	d815      	bhi.n	8008ae4 <UART_SetConfig+0x2d0>
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d003      	beq.n	8008ac4 <UART_SetConfig+0x2b0>
 8008abc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008ac0:	d008      	beq.n	8008ad4 <UART_SetConfig+0x2c0>
 8008ac2:	e00f      	b.n	8008ae4 <UART_SetConfig+0x2d0>
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008aca:	e022      	b.n	8008b12 <UART_SetConfig+0x2fe>
 8008acc:	2302      	movs	r3, #2
 8008ace:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008ad2:	e01e      	b.n	8008b12 <UART_SetConfig+0x2fe>
 8008ad4:	2304      	movs	r3, #4
 8008ad6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008ada:	e01a      	b.n	8008b12 <UART_SetConfig+0x2fe>
 8008adc:	2308      	movs	r3, #8
 8008ade:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008ae2:	e016      	b.n	8008b12 <UART_SetConfig+0x2fe>
 8008ae4:	2310      	movs	r3, #16
 8008ae6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008aea:	e012      	b.n	8008b12 <UART_SetConfig+0x2fe>
 8008aec:	cfff69f3 	.word	0xcfff69f3
 8008af0:	40008000 	.word	0x40008000
 8008af4:	40013800 	.word	0x40013800
 8008af8:	40021000 	.word	0x40021000
 8008afc:	40004400 	.word	0x40004400
 8008b00:	40004800 	.word	0x40004800
 8008b04:	40004c00 	.word	0x40004c00
 8008b08:	40005000 	.word	0x40005000
 8008b0c:	2310      	movs	r3, #16
 8008b0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008b12:	697b      	ldr	r3, [r7, #20]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	4aae      	ldr	r2, [pc, #696]	; (8008dd0 <UART_SetConfig+0x5bc>)
 8008b18:	4293      	cmp	r3, r2
 8008b1a:	f040 8097 	bne.w	8008c4c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008b1e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008b22:	2b08      	cmp	r3, #8
 8008b24:	d823      	bhi.n	8008b6e <UART_SetConfig+0x35a>
 8008b26:	a201      	add	r2, pc, #4	; (adr r2, 8008b2c <UART_SetConfig+0x318>)
 8008b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b2c:	08008b51 	.word	0x08008b51
 8008b30:	08008b6f 	.word	0x08008b6f
 8008b34:	08008b59 	.word	0x08008b59
 8008b38:	08008b6f 	.word	0x08008b6f
 8008b3c:	08008b5f 	.word	0x08008b5f
 8008b40:	08008b6f 	.word	0x08008b6f
 8008b44:	08008b6f 	.word	0x08008b6f
 8008b48:	08008b6f 	.word	0x08008b6f
 8008b4c:	08008b67 	.word	0x08008b67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008b50:	f7fe fda2 	bl	8007698 <HAL_RCC_GetPCLK1Freq>
 8008b54:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008b56:	e010      	b.n	8008b7a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008b58:	4b9e      	ldr	r3, [pc, #632]	; (8008dd4 <UART_SetConfig+0x5c0>)
 8008b5a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008b5c:	e00d      	b.n	8008b7a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008b5e:	f7fe fd2d 	bl	80075bc <HAL_RCC_GetSysClockFreq>
 8008b62:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008b64:	e009      	b.n	8008b7a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008b66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008b6a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008b6c:	e005      	b.n	8008b7a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8008b6e:	2300      	movs	r3, #0
 8008b70:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008b72:	2301      	movs	r3, #1
 8008b74:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008b78:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	f000 8130 	beq.w	8008de2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008b82:	697b      	ldr	r3, [r7, #20]
 8008b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b86:	4a94      	ldr	r2, [pc, #592]	; (8008dd8 <UART_SetConfig+0x5c4>)
 8008b88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008b8c:	461a      	mov	r2, r3
 8008b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b90:	fbb3 f3f2 	udiv	r3, r3, r2
 8008b94:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008b96:	697b      	ldr	r3, [r7, #20]
 8008b98:	685a      	ldr	r2, [r3, #4]
 8008b9a:	4613      	mov	r3, r2
 8008b9c:	005b      	lsls	r3, r3, #1
 8008b9e:	4413      	add	r3, r2
 8008ba0:	69ba      	ldr	r2, [r7, #24]
 8008ba2:	429a      	cmp	r2, r3
 8008ba4:	d305      	bcc.n	8008bb2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008ba6:	697b      	ldr	r3, [r7, #20]
 8008ba8:	685b      	ldr	r3, [r3, #4]
 8008baa:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008bac:	69ba      	ldr	r2, [r7, #24]
 8008bae:	429a      	cmp	r2, r3
 8008bb0:	d903      	bls.n	8008bba <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008bb8:	e113      	b.n	8008de2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	60bb      	str	r3, [r7, #8]
 8008bc0:	60fa      	str	r2, [r7, #12]
 8008bc2:	697b      	ldr	r3, [r7, #20]
 8008bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bc6:	4a84      	ldr	r2, [pc, #528]	; (8008dd8 <UART_SetConfig+0x5c4>)
 8008bc8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008bcc:	b29b      	uxth	r3, r3
 8008bce:	2200      	movs	r2, #0
 8008bd0:	603b      	str	r3, [r7, #0]
 8008bd2:	607a      	str	r2, [r7, #4]
 8008bd4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008bd8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008bdc:	f7f7 fb1c 	bl	8000218 <__aeabi_uldivmod>
 8008be0:	4602      	mov	r2, r0
 8008be2:	460b      	mov	r3, r1
 8008be4:	4610      	mov	r0, r2
 8008be6:	4619      	mov	r1, r3
 8008be8:	f04f 0200 	mov.w	r2, #0
 8008bec:	f04f 0300 	mov.w	r3, #0
 8008bf0:	020b      	lsls	r3, r1, #8
 8008bf2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008bf6:	0202      	lsls	r2, r0, #8
 8008bf8:	6979      	ldr	r1, [r7, #20]
 8008bfa:	6849      	ldr	r1, [r1, #4]
 8008bfc:	0849      	lsrs	r1, r1, #1
 8008bfe:	2000      	movs	r0, #0
 8008c00:	460c      	mov	r4, r1
 8008c02:	4605      	mov	r5, r0
 8008c04:	eb12 0804 	adds.w	r8, r2, r4
 8008c08:	eb43 0905 	adc.w	r9, r3, r5
 8008c0c:	697b      	ldr	r3, [r7, #20]
 8008c0e:	685b      	ldr	r3, [r3, #4]
 8008c10:	2200      	movs	r2, #0
 8008c12:	469a      	mov	sl, r3
 8008c14:	4693      	mov	fp, r2
 8008c16:	4652      	mov	r2, sl
 8008c18:	465b      	mov	r3, fp
 8008c1a:	4640      	mov	r0, r8
 8008c1c:	4649      	mov	r1, r9
 8008c1e:	f7f7 fafb 	bl	8000218 <__aeabi_uldivmod>
 8008c22:	4602      	mov	r2, r0
 8008c24:	460b      	mov	r3, r1
 8008c26:	4613      	mov	r3, r2
 8008c28:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008c2a:	6a3b      	ldr	r3, [r7, #32]
 8008c2c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008c30:	d308      	bcc.n	8008c44 <UART_SetConfig+0x430>
 8008c32:	6a3b      	ldr	r3, [r7, #32]
 8008c34:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008c38:	d204      	bcs.n	8008c44 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008c3a:	697b      	ldr	r3, [r7, #20]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	6a3a      	ldr	r2, [r7, #32]
 8008c40:	60da      	str	r2, [r3, #12]
 8008c42:	e0ce      	b.n	8008de2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008c44:	2301      	movs	r3, #1
 8008c46:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008c4a:	e0ca      	b.n	8008de2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008c4c:	697b      	ldr	r3, [r7, #20]
 8008c4e:	69db      	ldr	r3, [r3, #28]
 8008c50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c54:	d166      	bne.n	8008d24 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8008c56:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008c5a:	2b08      	cmp	r3, #8
 8008c5c:	d827      	bhi.n	8008cae <UART_SetConfig+0x49a>
 8008c5e:	a201      	add	r2, pc, #4	; (adr r2, 8008c64 <UART_SetConfig+0x450>)
 8008c60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c64:	08008c89 	.word	0x08008c89
 8008c68:	08008c91 	.word	0x08008c91
 8008c6c:	08008c99 	.word	0x08008c99
 8008c70:	08008caf 	.word	0x08008caf
 8008c74:	08008c9f 	.word	0x08008c9f
 8008c78:	08008caf 	.word	0x08008caf
 8008c7c:	08008caf 	.word	0x08008caf
 8008c80:	08008caf 	.word	0x08008caf
 8008c84:	08008ca7 	.word	0x08008ca7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008c88:	f7fe fd06 	bl	8007698 <HAL_RCC_GetPCLK1Freq>
 8008c8c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008c8e:	e014      	b.n	8008cba <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008c90:	f7fe fd18 	bl	80076c4 <HAL_RCC_GetPCLK2Freq>
 8008c94:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008c96:	e010      	b.n	8008cba <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008c98:	4b4e      	ldr	r3, [pc, #312]	; (8008dd4 <UART_SetConfig+0x5c0>)
 8008c9a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008c9c:	e00d      	b.n	8008cba <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008c9e:	f7fe fc8d 	bl	80075bc <HAL_RCC_GetSysClockFreq>
 8008ca2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008ca4:	e009      	b.n	8008cba <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008ca6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008caa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008cac:	e005      	b.n	8008cba <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008cae:	2300      	movs	r3, #0
 8008cb0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008cb2:	2301      	movs	r3, #1
 8008cb4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008cb8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	f000 8090 	beq.w	8008de2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008cc2:	697b      	ldr	r3, [r7, #20]
 8008cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cc6:	4a44      	ldr	r2, [pc, #272]	; (8008dd8 <UART_SetConfig+0x5c4>)
 8008cc8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008ccc:	461a      	mov	r2, r3
 8008cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cd0:	fbb3 f3f2 	udiv	r3, r3, r2
 8008cd4:	005a      	lsls	r2, r3, #1
 8008cd6:	697b      	ldr	r3, [r7, #20]
 8008cd8:	685b      	ldr	r3, [r3, #4]
 8008cda:	085b      	lsrs	r3, r3, #1
 8008cdc:	441a      	add	r2, r3
 8008cde:	697b      	ldr	r3, [r7, #20]
 8008ce0:	685b      	ldr	r3, [r3, #4]
 8008ce2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ce6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008ce8:	6a3b      	ldr	r3, [r7, #32]
 8008cea:	2b0f      	cmp	r3, #15
 8008cec:	d916      	bls.n	8008d1c <UART_SetConfig+0x508>
 8008cee:	6a3b      	ldr	r3, [r7, #32]
 8008cf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008cf4:	d212      	bcs.n	8008d1c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008cf6:	6a3b      	ldr	r3, [r7, #32]
 8008cf8:	b29b      	uxth	r3, r3
 8008cfa:	f023 030f 	bic.w	r3, r3, #15
 8008cfe:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008d00:	6a3b      	ldr	r3, [r7, #32]
 8008d02:	085b      	lsrs	r3, r3, #1
 8008d04:	b29b      	uxth	r3, r3
 8008d06:	f003 0307 	and.w	r3, r3, #7
 8008d0a:	b29a      	uxth	r2, r3
 8008d0c:	8bfb      	ldrh	r3, [r7, #30]
 8008d0e:	4313      	orrs	r3, r2
 8008d10:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008d12:	697b      	ldr	r3, [r7, #20]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	8bfa      	ldrh	r2, [r7, #30]
 8008d18:	60da      	str	r2, [r3, #12]
 8008d1a:	e062      	b.n	8008de2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008d1c:	2301      	movs	r3, #1
 8008d1e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008d22:	e05e      	b.n	8008de2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008d24:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008d28:	2b08      	cmp	r3, #8
 8008d2a:	d828      	bhi.n	8008d7e <UART_SetConfig+0x56a>
 8008d2c:	a201      	add	r2, pc, #4	; (adr r2, 8008d34 <UART_SetConfig+0x520>)
 8008d2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d32:	bf00      	nop
 8008d34:	08008d59 	.word	0x08008d59
 8008d38:	08008d61 	.word	0x08008d61
 8008d3c:	08008d69 	.word	0x08008d69
 8008d40:	08008d7f 	.word	0x08008d7f
 8008d44:	08008d6f 	.word	0x08008d6f
 8008d48:	08008d7f 	.word	0x08008d7f
 8008d4c:	08008d7f 	.word	0x08008d7f
 8008d50:	08008d7f 	.word	0x08008d7f
 8008d54:	08008d77 	.word	0x08008d77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d58:	f7fe fc9e 	bl	8007698 <HAL_RCC_GetPCLK1Freq>
 8008d5c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008d5e:	e014      	b.n	8008d8a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008d60:	f7fe fcb0 	bl	80076c4 <HAL_RCC_GetPCLK2Freq>
 8008d64:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008d66:	e010      	b.n	8008d8a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008d68:	4b1a      	ldr	r3, [pc, #104]	; (8008dd4 <UART_SetConfig+0x5c0>)
 8008d6a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008d6c:	e00d      	b.n	8008d8a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008d6e:	f7fe fc25 	bl	80075bc <HAL_RCC_GetSysClockFreq>
 8008d72:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008d74:	e009      	b.n	8008d8a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008d76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008d7a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008d7c:	e005      	b.n	8008d8a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8008d7e:	2300      	movs	r3, #0
 8008d80:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008d82:	2301      	movs	r3, #1
 8008d84:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008d88:	bf00      	nop
    }

    if (pclk != 0U)
 8008d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d028      	beq.n	8008de2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008d90:	697b      	ldr	r3, [r7, #20]
 8008d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d94:	4a10      	ldr	r2, [pc, #64]	; (8008dd8 <UART_SetConfig+0x5c4>)
 8008d96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008d9a:	461a      	mov	r2, r3
 8008d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d9e:	fbb3 f2f2 	udiv	r2, r3, r2
 8008da2:	697b      	ldr	r3, [r7, #20]
 8008da4:	685b      	ldr	r3, [r3, #4]
 8008da6:	085b      	lsrs	r3, r3, #1
 8008da8:	441a      	add	r2, r3
 8008daa:	697b      	ldr	r3, [r7, #20]
 8008dac:	685b      	ldr	r3, [r3, #4]
 8008dae:	fbb2 f3f3 	udiv	r3, r2, r3
 8008db2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008db4:	6a3b      	ldr	r3, [r7, #32]
 8008db6:	2b0f      	cmp	r3, #15
 8008db8:	d910      	bls.n	8008ddc <UART_SetConfig+0x5c8>
 8008dba:	6a3b      	ldr	r3, [r7, #32]
 8008dbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008dc0:	d20c      	bcs.n	8008ddc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008dc2:	6a3b      	ldr	r3, [r7, #32]
 8008dc4:	b29a      	uxth	r2, r3
 8008dc6:	697b      	ldr	r3, [r7, #20]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	60da      	str	r2, [r3, #12]
 8008dcc:	e009      	b.n	8008de2 <UART_SetConfig+0x5ce>
 8008dce:	bf00      	nop
 8008dd0:	40008000 	.word	0x40008000
 8008dd4:	00f42400 	.word	0x00f42400
 8008dd8:	080095c8 	.word	0x080095c8
      }
      else
      {
        ret = HAL_ERROR;
 8008ddc:	2301      	movs	r3, #1
 8008dde:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008de2:	697b      	ldr	r3, [r7, #20]
 8008de4:	2201      	movs	r2, #1
 8008de6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008dea:	697b      	ldr	r3, [r7, #20]
 8008dec:	2201      	movs	r2, #1
 8008dee:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008df2:	697b      	ldr	r3, [r7, #20]
 8008df4:	2200      	movs	r2, #0
 8008df6:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8008df8:	697b      	ldr	r3, [r7, #20]
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8008dfe:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8008e02:	4618      	mov	r0, r3
 8008e04:	3730      	adds	r7, #48	; 0x30
 8008e06:	46bd      	mov	sp, r7
 8008e08:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008e0c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008e0c:	b480      	push	{r7}
 8008e0e:	b083      	sub	sp, #12
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e18:	f003 0301 	and.w	r3, r3, #1
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d00a      	beq.n	8008e36 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	685b      	ldr	r3, [r3, #4]
 8008e26:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	430a      	orrs	r2, r1
 8008e34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e3a:	f003 0302 	and.w	r3, r3, #2
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d00a      	beq.n	8008e58 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	685b      	ldr	r3, [r3, #4]
 8008e48:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	430a      	orrs	r2, r1
 8008e56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e5c:	f003 0304 	and.w	r3, r3, #4
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d00a      	beq.n	8008e7a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	685b      	ldr	r3, [r3, #4]
 8008e6a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	430a      	orrs	r2, r1
 8008e78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e7e:	f003 0308 	and.w	r3, r3, #8
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d00a      	beq.n	8008e9c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	685b      	ldr	r3, [r3, #4]
 8008e8c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	430a      	orrs	r2, r1
 8008e9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ea0:	f003 0310 	and.w	r3, r3, #16
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d00a      	beq.n	8008ebe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	689b      	ldr	r3, [r3, #8]
 8008eae:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	430a      	orrs	r2, r1
 8008ebc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ec2:	f003 0320 	and.w	r3, r3, #32
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d00a      	beq.n	8008ee0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	689b      	ldr	r3, [r3, #8]
 8008ed0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	430a      	orrs	r2, r1
 8008ede:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ee4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d01a      	beq.n	8008f22 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	685b      	ldr	r3, [r3, #4]
 8008ef2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	430a      	orrs	r2, r1
 8008f00:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008f0a:	d10a      	bne.n	8008f22 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	685b      	ldr	r3, [r3, #4]
 8008f12:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	430a      	orrs	r2, r1
 8008f20:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d00a      	beq.n	8008f44 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	685b      	ldr	r3, [r3, #4]
 8008f34:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	430a      	orrs	r2, r1
 8008f42:	605a      	str	r2, [r3, #4]
  }
}
 8008f44:	bf00      	nop
 8008f46:	370c      	adds	r7, #12
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4e:	4770      	bx	lr

08008f50 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008f50:	b580      	push	{r7, lr}
 8008f52:	b086      	sub	sp, #24
 8008f54:	af02      	add	r7, sp, #8
 8008f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008f60:	f7fa f9dc 	bl	800331c <HAL_GetTick>
 8008f64:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	f003 0308 	and.w	r3, r3, #8
 8008f70:	2b08      	cmp	r3, #8
 8008f72:	d10e      	bne.n	8008f92 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008f74:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008f78:	9300      	str	r3, [sp, #0]
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008f82:	6878      	ldr	r0, [r7, #4]
 8008f84:	f000 f82f 	bl	8008fe6 <UART_WaitOnFlagUntilTimeout>
 8008f88:	4603      	mov	r3, r0
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d001      	beq.n	8008f92 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008f8e:	2303      	movs	r3, #3
 8008f90:	e025      	b.n	8008fde <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	f003 0304 	and.w	r3, r3, #4
 8008f9c:	2b04      	cmp	r3, #4
 8008f9e:	d10e      	bne.n	8008fbe <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008fa0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008fa4:	9300      	str	r3, [sp, #0]
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	2200      	movs	r2, #0
 8008faa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008fae:	6878      	ldr	r0, [r7, #4]
 8008fb0:	f000 f819 	bl	8008fe6 <UART_WaitOnFlagUntilTimeout>
 8008fb4:	4603      	mov	r3, r0
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d001      	beq.n	8008fbe <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008fba:	2303      	movs	r3, #3
 8008fbc:	e00f      	b.n	8008fde <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	2220      	movs	r2, #32
 8008fc2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	2220      	movs	r2, #32
 8008fca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008fdc:	2300      	movs	r3, #0
}
 8008fde:	4618      	mov	r0, r3
 8008fe0:	3710      	adds	r7, #16
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	bd80      	pop	{r7, pc}

08008fe6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008fe6:	b580      	push	{r7, lr}
 8008fe8:	b09c      	sub	sp, #112	; 0x70
 8008fea:	af00      	add	r7, sp, #0
 8008fec:	60f8      	str	r0, [r7, #12]
 8008fee:	60b9      	str	r1, [r7, #8]
 8008ff0:	603b      	str	r3, [r7, #0]
 8008ff2:	4613      	mov	r3, r2
 8008ff4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ff6:	e0a9      	b.n	800914c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ff8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008ffa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008ffe:	f000 80a5 	beq.w	800914c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009002:	f7fa f98b 	bl	800331c <HAL_GetTick>
 8009006:	4602      	mov	r2, r0
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	1ad3      	subs	r3, r2, r3
 800900c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800900e:	429a      	cmp	r2, r3
 8009010:	d302      	bcc.n	8009018 <UART_WaitOnFlagUntilTimeout+0x32>
 8009012:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009014:	2b00      	cmp	r3, #0
 8009016:	d140      	bne.n	800909a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800901e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009020:	e853 3f00 	ldrex	r3, [r3]
 8009024:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009026:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009028:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800902c:	667b      	str	r3, [r7, #100]	; 0x64
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	461a      	mov	r2, r3
 8009034:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009036:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009038:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800903a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800903c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800903e:	e841 2300 	strex	r3, r2, [r1]
 8009042:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8009044:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009046:	2b00      	cmp	r3, #0
 8009048:	d1e6      	bne.n	8009018 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	3308      	adds	r3, #8
 8009050:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009052:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009054:	e853 3f00 	ldrex	r3, [r3]
 8009058:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800905a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800905c:	f023 0301 	bic.w	r3, r3, #1
 8009060:	663b      	str	r3, [r7, #96]	; 0x60
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	3308      	adds	r3, #8
 8009068:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800906a:	64ba      	str	r2, [r7, #72]	; 0x48
 800906c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800906e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009070:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009072:	e841 2300 	strex	r3, r2, [r1]
 8009076:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009078:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800907a:	2b00      	cmp	r3, #0
 800907c:	d1e5      	bne.n	800904a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	2220      	movs	r2, #32
 8009082:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	2220      	movs	r2, #32
 800908a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	2200      	movs	r2, #0
 8009092:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8009096:	2303      	movs	r3, #3
 8009098:	e069      	b.n	800916e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	f003 0304 	and.w	r3, r3, #4
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d051      	beq.n	800914c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	69db      	ldr	r3, [r3, #28]
 80090ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80090b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80090b6:	d149      	bne.n	800914c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80090c0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090ca:	e853 3f00 	ldrex	r3, [r3]
 80090ce:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80090d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090d2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80090d6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	461a      	mov	r2, r3
 80090de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090e0:	637b      	str	r3, [r7, #52]	; 0x34
 80090e2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090e4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80090e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80090e8:	e841 2300 	strex	r3, r2, [r1]
 80090ec:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80090ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d1e6      	bne.n	80090c2 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	3308      	adds	r3, #8
 80090fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090fc:	697b      	ldr	r3, [r7, #20]
 80090fe:	e853 3f00 	ldrex	r3, [r3]
 8009102:	613b      	str	r3, [r7, #16]
   return(result);
 8009104:	693b      	ldr	r3, [r7, #16]
 8009106:	f023 0301 	bic.w	r3, r3, #1
 800910a:	66bb      	str	r3, [r7, #104]	; 0x68
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	3308      	adds	r3, #8
 8009112:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009114:	623a      	str	r2, [r7, #32]
 8009116:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009118:	69f9      	ldr	r1, [r7, #28]
 800911a:	6a3a      	ldr	r2, [r7, #32]
 800911c:	e841 2300 	strex	r3, r2, [r1]
 8009120:	61bb      	str	r3, [r7, #24]
   return(result);
 8009122:	69bb      	ldr	r3, [r7, #24]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d1e5      	bne.n	80090f4 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	2220      	movs	r2, #32
 800912c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	2220      	movs	r2, #32
 8009134:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	2220      	movs	r2, #32
 800913c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	2200      	movs	r2, #0
 8009144:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8009148:	2303      	movs	r3, #3
 800914a:	e010      	b.n	800916e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	69da      	ldr	r2, [r3, #28]
 8009152:	68bb      	ldr	r3, [r7, #8]
 8009154:	4013      	ands	r3, r2
 8009156:	68ba      	ldr	r2, [r7, #8]
 8009158:	429a      	cmp	r2, r3
 800915a:	bf0c      	ite	eq
 800915c:	2301      	moveq	r3, #1
 800915e:	2300      	movne	r3, #0
 8009160:	b2db      	uxtb	r3, r3
 8009162:	461a      	mov	r2, r3
 8009164:	79fb      	ldrb	r3, [r7, #7]
 8009166:	429a      	cmp	r2, r3
 8009168:	f43f af46 	beq.w	8008ff8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800916c:	2300      	movs	r3, #0
}
 800916e:	4618      	mov	r0, r3
 8009170:	3770      	adds	r7, #112	; 0x70
 8009172:	46bd      	mov	sp, r7
 8009174:	bd80      	pop	{r7, pc}

08009176 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009176:	b480      	push	{r7}
 8009178:	b085      	sub	sp, #20
 800917a:	af00      	add	r7, sp, #0
 800917c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009184:	2b01      	cmp	r3, #1
 8009186:	d101      	bne.n	800918c <HAL_UARTEx_DisableFifoMode+0x16>
 8009188:	2302      	movs	r3, #2
 800918a:	e027      	b.n	80091dc <HAL_UARTEx_DisableFifoMode+0x66>
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	2201      	movs	r2, #1
 8009190:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2224      	movs	r2, #36	; 0x24
 8009198:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	681a      	ldr	r2, [r3, #0]
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	f022 0201 	bic.w	r2, r2, #1
 80091b2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80091ba:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2200      	movs	r2, #0
 80091c0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	68fa      	ldr	r2, [r7, #12]
 80091c8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2220      	movs	r2, #32
 80091ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	2200      	movs	r2, #0
 80091d6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80091da:	2300      	movs	r3, #0
}
 80091dc:	4618      	mov	r0, r3
 80091de:	3714      	adds	r7, #20
 80091e0:	46bd      	mov	sp, r7
 80091e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e6:	4770      	bx	lr

080091e8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b084      	sub	sp, #16
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
 80091f0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80091f8:	2b01      	cmp	r3, #1
 80091fa:	d101      	bne.n	8009200 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80091fc:	2302      	movs	r3, #2
 80091fe:	e02d      	b.n	800925c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	2201      	movs	r2, #1
 8009204:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	2224      	movs	r2, #36	; 0x24
 800920c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	681a      	ldr	r2, [r3, #0]
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	f022 0201 	bic.w	r2, r2, #1
 8009226:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	689b      	ldr	r3, [r3, #8]
 800922e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	683a      	ldr	r2, [r7, #0]
 8009238:	430a      	orrs	r2, r1
 800923a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800923c:	6878      	ldr	r0, [r7, #4]
 800923e:	f000 f84f 	bl	80092e0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	68fa      	ldr	r2, [r7, #12]
 8009248:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	2220      	movs	r2, #32
 800924e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	2200      	movs	r2, #0
 8009256:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800925a:	2300      	movs	r3, #0
}
 800925c:	4618      	mov	r0, r3
 800925e:	3710      	adds	r7, #16
 8009260:	46bd      	mov	sp, r7
 8009262:	bd80      	pop	{r7, pc}

08009264 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009264:	b580      	push	{r7, lr}
 8009266:	b084      	sub	sp, #16
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
 800926c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009274:	2b01      	cmp	r3, #1
 8009276:	d101      	bne.n	800927c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009278:	2302      	movs	r3, #2
 800927a:	e02d      	b.n	80092d8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	2201      	movs	r2, #1
 8009280:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2224      	movs	r2, #36	; 0x24
 8009288:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	681a      	ldr	r2, [r3, #0]
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f022 0201 	bic.w	r2, r2, #1
 80092a2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	689b      	ldr	r3, [r3, #8]
 80092aa:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	683a      	ldr	r2, [r7, #0]
 80092b4:	430a      	orrs	r2, r1
 80092b6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80092b8:	6878      	ldr	r0, [r7, #4]
 80092ba:	f000 f811 	bl	80092e0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	68fa      	ldr	r2, [r7, #12]
 80092c4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	2220      	movs	r2, #32
 80092ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2200      	movs	r2, #0
 80092d2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80092d6:	2300      	movs	r3, #0
}
 80092d8:	4618      	mov	r0, r3
 80092da:	3710      	adds	r7, #16
 80092dc:	46bd      	mov	sp, r7
 80092de:	bd80      	pop	{r7, pc}

080092e0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80092e0:	b480      	push	{r7}
 80092e2:	b085      	sub	sp, #20
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d108      	bne.n	8009302 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2201      	movs	r2, #1
 80092f4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2201      	movs	r2, #1
 80092fc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009300:	e031      	b.n	8009366 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009302:	2308      	movs	r3, #8
 8009304:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009306:	2308      	movs	r3, #8
 8009308:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	689b      	ldr	r3, [r3, #8]
 8009310:	0e5b      	lsrs	r3, r3, #25
 8009312:	b2db      	uxtb	r3, r3
 8009314:	f003 0307 	and.w	r3, r3, #7
 8009318:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	689b      	ldr	r3, [r3, #8]
 8009320:	0f5b      	lsrs	r3, r3, #29
 8009322:	b2db      	uxtb	r3, r3
 8009324:	f003 0307 	and.w	r3, r3, #7
 8009328:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800932a:	7bbb      	ldrb	r3, [r7, #14]
 800932c:	7b3a      	ldrb	r2, [r7, #12]
 800932e:	4911      	ldr	r1, [pc, #68]	; (8009374 <UARTEx_SetNbDataToProcess+0x94>)
 8009330:	5c8a      	ldrb	r2, [r1, r2]
 8009332:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009336:	7b3a      	ldrb	r2, [r7, #12]
 8009338:	490f      	ldr	r1, [pc, #60]	; (8009378 <UARTEx_SetNbDataToProcess+0x98>)
 800933a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800933c:	fb93 f3f2 	sdiv	r3, r3, r2
 8009340:	b29a      	uxth	r2, r3
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009348:	7bfb      	ldrb	r3, [r7, #15]
 800934a:	7b7a      	ldrb	r2, [r7, #13]
 800934c:	4909      	ldr	r1, [pc, #36]	; (8009374 <UARTEx_SetNbDataToProcess+0x94>)
 800934e:	5c8a      	ldrb	r2, [r1, r2]
 8009350:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009354:	7b7a      	ldrb	r2, [r7, #13]
 8009356:	4908      	ldr	r1, [pc, #32]	; (8009378 <UARTEx_SetNbDataToProcess+0x98>)
 8009358:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800935a:	fb93 f3f2 	sdiv	r3, r3, r2
 800935e:	b29a      	uxth	r2, r3
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8009366:	bf00      	nop
 8009368:	3714      	adds	r7, #20
 800936a:	46bd      	mov	sp, r7
 800936c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009370:	4770      	bx	lr
 8009372:	bf00      	nop
 8009374:	080095e0 	.word	0x080095e0
 8009378:	080095e8 	.word	0x080095e8

0800937c <malloc>:
 800937c:	4b02      	ldr	r3, [pc, #8]	; (8009388 <malloc+0xc>)
 800937e:	4601      	mov	r1, r0
 8009380:	6818      	ldr	r0, [r3, #0]
 8009382:	f000 b823 	b.w	80093cc <_malloc_r>
 8009386:	bf00      	nop
 8009388:	20000058 	.word	0x20000058

0800938c <sbrk_aligned>:
 800938c:	b570      	push	{r4, r5, r6, lr}
 800938e:	4e0e      	ldr	r6, [pc, #56]	; (80093c8 <sbrk_aligned+0x3c>)
 8009390:	460c      	mov	r4, r1
 8009392:	6831      	ldr	r1, [r6, #0]
 8009394:	4605      	mov	r5, r0
 8009396:	b911      	cbnz	r1, 800939e <sbrk_aligned+0x12>
 8009398:	f000 f8ac 	bl	80094f4 <_sbrk_r>
 800939c:	6030      	str	r0, [r6, #0]
 800939e:	4621      	mov	r1, r4
 80093a0:	4628      	mov	r0, r5
 80093a2:	f000 f8a7 	bl	80094f4 <_sbrk_r>
 80093a6:	1c43      	adds	r3, r0, #1
 80093a8:	d00a      	beq.n	80093c0 <sbrk_aligned+0x34>
 80093aa:	1cc4      	adds	r4, r0, #3
 80093ac:	f024 0403 	bic.w	r4, r4, #3
 80093b0:	42a0      	cmp	r0, r4
 80093b2:	d007      	beq.n	80093c4 <sbrk_aligned+0x38>
 80093b4:	1a21      	subs	r1, r4, r0
 80093b6:	4628      	mov	r0, r5
 80093b8:	f000 f89c 	bl	80094f4 <_sbrk_r>
 80093bc:	3001      	adds	r0, #1
 80093be:	d101      	bne.n	80093c4 <sbrk_aligned+0x38>
 80093c0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80093c4:	4620      	mov	r0, r4
 80093c6:	bd70      	pop	{r4, r5, r6, pc}
 80093c8:	20000538 	.word	0x20000538

080093cc <_malloc_r>:
 80093cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80093d0:	1ccd      	adds	r5, r1, #3
 80093d2:	f025 0503 	bic.w	r5, r5, #3
 80093d6:	3508      	adds	r5, #8
 80093d8:	2d0c      	cmp	r5, #12
 80093da:	bf38      	it	cc
 80093dc:	250c      	movcc	r5, #12
 80093de:	2d00      	cmp	r5, #0
 80093e0:	4607      	mov	r7, r0
 80093e2:	db01      	blt.n	80093e8 <_malloc_r+0x1c>
 80093e4:	42a9      	cmp	r1, r5
 80093e6:	d905      	bls.n	80093f4 <_malloc_r+0x28>
 80093e8:	230c      	movs	r3, #12
 80093ea:	603b      	str	r3, [r7, #0]
 80093ec:	2600      	movs	r6, #0
 80093ee:	4630      	mov	r0, r6
 80093f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093f4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80094c8 <_malloc_r+0xfc>
 80093f8:	f000 f868 	bl	80094cc <__malloc_lock>
 80093fc:	f8d8 3000 	ldr.w	r3, [r8]
 8009400:	461c      	mov	r4, r3
 8009402:	bb5c      	cbnz	r4, 800945c <_malloc_r+0x90>
 8009404:	4629      	mov	r1, r5
 8009406:	4638      	mov	r0, r7
 8009408:	f7ff ffc0 	bl	800938c <sbrk_aligned>
 800940c:	1c43      	adds	r3, r0, #1
 800940e:	4604      	mov	r4, r0
 8009410:	d155      	bne.n	80094be <_malloc_r+0xf2>
 8009412:	f8d8 4000 	ldr.w	r4, [r8]
 8009416:	4626      	mov	r6, r4
 8009418:	2e00      	cmp	r6, #0
 800941a:	d145      	bne.n	80094a8 <_malloc_r+0xdc>
 800941c:	2c00      	cmp	r4, #0
 800941e:	d048      	beq.n	80094b2 <_malloc_r+0xe6>
 8009420:	6823      	ldr	r3, [r4, #0]
 8009422:	4631      	mov	r1, r6
 8009424:	4638      	mov	r0, r7
 8009426:	eb04 0903 	add.w	r9, r4, r3
 800942a:	f000 f863 	bl	80094f4 <_sbrk_r>
 800942e:	4581      	cmp	r9, r0
 8009430:	d13f      	bne.n	80094b2 <_malloc_r+0xe6>
 8009432:	6821      	ldr	r1, [r4, #0]
 8009434:	1a6d      	subs	r5, r5, r1
 8009436:	4629      	mov	r1, r5
 8009438:	4638      	mov	r0, r7
 800943a:	f7ff ffa7 	bl	800938c <sbrk_aligned>
 800943e:	3001      	adds	r0, #1
 8009440:	d037      	beq.n	80094b2 <_malloc_r+0xe6>
 8009442:	6823      	ldr	r3, [r4, #0]
 8009444:	442b      	add	r3, r5
 8009446:	6023      	str	r3, [r4, #0]
 8009448:	f8d8 3000 	ldr.w	r3, [r8]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d038      	beq.n	80094c2 <_malloc_r+0xf6>
 8009450:	685a      	ldr	r2, [r3, #4]
 8009452:	42a2      	cmp	r2, r4
 8009454:	d12b      	bne.n	80094ae <_malloc_r+0xe2>
 8009456:	2200      	movs	r2, #0
 8009458:	605a      	str	r2, [r3, #4]
 800945a:	e00f      	b.n	800947c <_malloc_r+0xb0>
 800945c:	6822      	ldr	r2, [r4, #0]
 800945e:	1b52      	subs	r2, r2, r5
 8009460:	d41f      	bmi.n	80094a2 <_malloc_r+0xd6>
 8009462:	2a0b      	cmp	r2, #11
 8009464:	d917      	bls.n	8009496 <_malloc_r+0xca>
 8009466:	1961      	adds	r1, r4, r5
 8009468:	42a3      	cmp	r3, r4
 800946a:	6025      	str	r5, [r4, #0]
 800946c:	bf18      	it	ne
 800946e:	6059      	strne	r1, [r3, #4]
 8009470:	6863      	ldr	r3, [r4, #4]
 8009472:	bf08      	it	eq
 8009474:	f8c8 1000 	streq.w	r1, [r8]
 8009478:	5162      	str	r2, [r4, r5]
 800947a:	604b      	str	r3, [r1, #4]
 800947c:	4638      	mov	r0, r7
 800947e:	f104 060b 	add.w	r6, r4, #11
 8009482:	f000 f829 	bl	80094d8 <__malloc_unlock>
 8009486:	f026 0607 	bic.w	r6, r6, #7
 800948a:	1d23      	adds	r3, r4, #4
 800948c:	1af2      	subs	r2, r6, r3
 800948e:	d0ae      	beq.n	80093ee <_malloc_r+0x22>
 8009490:	1b9b      	subs	r3, r3, r6
 8009492:	50a3      	str	r3, [r4, r2]
 8009494:	e7ab      	b.n	80093ee <_malloc_r+0x22>
 8009496:	42a3      	cmp	r3, r4
 8009498:	6862      	ldr	r2, [r4, #4]
 800949a:	d1dd      	bne.n	8009458 <_malloc_r+0x8c>
 800949c:	f8c8 2000 	str.w	r2, [r8]
 80094a0:	e7ec      	b.n	800947c <_malloc_r+0xb0>
 80094a2:	4623      	mov	r3, r4
 80094a4:	6864      	ldr	r4, [r4, #4]
 80094a6:	e7ac      	b.n	8009402 <_malloc_r+0x36>
 80094a8:	4634      	mov	r4, r6
 80094aa:	6876      	ldr	r6, [r6, #4]
 80094ac:	e7b4      	b.n	8009418 <_malloc_r+0x4c>
 80094ae:	4613      	mov	r3, r2
 80094b0:	e7cc      	b.n	800944c <_malloc_r+0x80>
 80094b2:	230c      	movs	r3, #12
 80094b4:	603b      	str	r3, [r7, #0]
 80094b6:	4638      	mov	r0, r7
 80094b8:	f000 f80e 	bl	80094d8 <__malloc_unlock>
 80094bc:	e797      	b.n	80093ee <_malloc_r+0x22>
 80094be:	6025      	str	r5, [r4, #0]
 80094c0:	e7dc      	b.n	800947c <_malloc_r+0xb0>
 80094c2:	605b      	str	r3, [r3, #4]
 80094c4:	deff      	udf	#255	; 0xff
 80094c6:	bf00      	nop
 80094c8:	20000534 	.word	0x20000534

080094cc <__malloc_lock>:
 80094cc:	4801      	ldr	r0, [pc, #4]	; (80094d4 <__malloc_lock+0x8>)
 80094ce:	f000 b84b 	b.w	8009568 <__retarget_lock_acquire_recursive>
 80094d2:	bf00      	nop
 80094d4:	20000678 	.word	0x20000678

080094d8 <__malloc_unlock>:
 80094d8:	4801      	ldr	r0, [pc, #4]	; (80094e0 <__malloc_unlock+0x8>)
 80094da:	f000 b846 	b.w	800956a <__retarget_lock_release_recursive>
 80094de:	bf00      	nop
 80094e0:	20000678 	.word	0x20000678

080094e4 <memset>:
 80094e4:	4402      	add	r2, r0
 80094e6:	4603      	mov	r3, r0
 80094e8:	4293      	cmp	r3, r2
 80094ea:	d100      	bne.n	80094ee <memset+0xa>
 80094ec:	4770      	bx	lr
 80094ee:	f803 1b01 	strb.w	r1, [r3], #1
 80094f2:	e7f9      	b.n	80094e8 <memset+0x4>

080094f4 <_sbrk_r>:
 80094f4:	b538      	push	{r3, r4, r5, lr}
 80094f6:	4d06      	ldr	r5, [pc, #24]	; (8009510 <_sbrk_r+0x1c>)
 80094f8:	2300      	movs	r3, #0
 80094fa:	4604      	mov	r4, r0
 80094fc:	4608      	mov	r0, r1
 80094fe:	602b      	str	r3, [r5, #0]
 8009500:	f7f9 fc7a 	bl	8002df8 <_sbrk>
 8009504:	1c43      	adds	r3, r0, #1
 8009506:	d102      	bne.n	800950e <_sbrk_r+0x1a>
 8009508:	682b      	ldr	r3, [r5, #0]
 800950a:	b103      	cbz	r3, 800950e <_sbrk_r+0x1a>
 800950c:	6023      	str	r3, [r4, #0]
 800950e:	bd38      	pop	{r3, r4, r5, pc}
 8009510:	20000674 	.word	0x20000674

08009514 <__errno>:
 8009514:	4b01      	ldr	r3, [pc, #4]	; (800951c <__errno+0x8>)
 8009516:	6818      	ldr	r0, [r3, #0]
 8009518:	4770      	bx	lr
 800951a:	bf00      	nop
 800951c:	20000058 	.word	0x20000058

08009520 <__libc_init_array>:
 8009520:	b570      	push	{r4, r5, r6, lr}
 8009522:	4d0d      	ldr	r5, [pc, #52]	; (8009558 <__libc_init_array+0x38>)
 8009524:	4c0d      	ldr	r4, [pc, #52]	; (800955c <__libc_init_array+0x3c>)
 8009526:	1b64      	subs	r4, r4, r5
 8009528:	10a4      	asrs	r4, r4, #2
 800952a:	2600      	movs	r6, #0
 800952c:	42a6      	cmp	r6, r4
 800952e:	d109      	bne.n	8009544 <__libc_init_array+0x24>
 8009530:	4d0b      	ldr	r5, [pc, #44]	; (8009560 <__libc_init_array+0x40>)
 8009532:	4c0c      	ldr	r4, [pc, #48]	; (8009564 <__libc_init_array+0x44>)
 8009534:	f000 f828 	bl	8009588 <_init>
 8009538:	1b64      	subs	r4, r4, r5
 800953a:	10a4      	asrs	r4, r4, #2
 800953c:	2600      	movs	r6, #0
 800953e:	42a6      	cmp	r6, r4
 8009540:	d105      	bne.n	800954e <__libc_init_array+0x2e>
 8009542:	bd70      	pop	{r4, r5, r6, pc}
 8009544:	f855 3b04 	ldr.w	r3, [r5], #4
 8009548:	4798      	blx	r3
 800954a:	3601      	adds	r6, #1
 800954c:	e7ee      	b.n	800952c <__libc_init_array+0xc>
 800954e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009552:	4798      	blx	r3
 8009554:	3601      	adds	r6, #1
 8009556:	e7f2      	b.n	800953e <__libc_init_array+0x1e>
 8009558:	080095f8 	.word	0x080095f8
 800955c:	080095f8 	.word	0x080095f8
 8009560:	080095f8 	.word	0x080095f8
 8009564:	080095fc 	.word	0x080095fc

08009568 <__retarget_lock_acquire_recursive>:
 8009568:	4770      	bx	lr

0800956a <__retarget_lock_release_recursive>:
 800956a:	4770      	bx	lr

0800956c <memcpy>:
 800956c:	440a      	add	r2, r1
 800956e:	4291      	cmp	r1, r2
 8009570:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8009574:	d100      	bne.n	8009578 <memcpy+0xc>
 8009576:	4770      	bx	lr
 8009578:	b510      	push	{r4, lr}
 800957a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800957e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009582:	4291      	cmp	r1, r2
 8009584:	d1f9      	bne.n	800957a <memcpy+0xe>
 8009586:	bd10      	pop	{r4, pc}

08009588 <_init>:
 8009588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800958a:	bf00      	nop
 800958c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800958e:	bc08      	pop	{r3}
 8009590:	469e      	mov	lr, r3
 8009592:	4770      	bx	lr

08009594 <_fini>:
 8009594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009596:	bf00      	nop
 8009598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800959a:	bc08      	pop	{r3}
 800959c:	469e      	mov	lr, r3
 800959e:	4770      	bx	lr
