{"_id": "51a4cc9e5fcbc945235f6cb2", "categories": {"audience": [{"fullname": "Information Technology", "fullpath": "Intended Audience :: by Industry or Sector :: Information Technology", "id": 363, "shortname": "informationtechnology"}, {"fullname": "Science/Research", "fullpath": "Intended Audience :: by Industry or Sector :: Science/Research", "id": 367, "shortname": "scienceresearch"}, {"fullname": "Developers", "fullpath": "Intended Audience :: by End-User Class :: Developers", "id": 3, "shortname": "developers"}], "database": [], "developmentstatus": [{"fullname": "2 - Pre-Alpha", "fullpath": "Development Status :: 2 - Pre-Alpha", "id": 8, "shortname": "prealpha"}], "environment": [{"fullname": "Command-line", "fullpath": "User Interface :: Textual :: Command-line", "id": 459, "shortname": "ui_commandline"}], "language": [{"fullname": "C++", "fullpath": "Programming Language :: C++", "id": 165, "shortname": "cpp"}, {"fullname": "VHDL/Verilog", "fullpath": "Programming Language :: VHDL/Verilog", "id": 551, "shortname": "vhdl_verilog"}], "license": [{"fullname": "BSD License", "fullpath": "License :: OSI-Approved Open Source :: BSD License", "id": 187, "shortname": "bsd"}], "os": [{"fullname": "OS Portable (Source code to work with many OS platforms)", "fullpath": "Operating System :: Grouping and Descriptive Categories :: OS Portable (Source code to work with many OS platforms)", "id": 436, "shortname": "os_portable"}], "topic": [{"fullname": "Code Generators", "fullpath": "Topic :: Software Development :: Code Generators", "id": 259, "shortname": "codegen"}, {"fullname": "Compilers", "fullpath": "Topic :: Software Development :: Compilers", "id": 48, "shortname": "compilers"}, {"fullname": "Electronic Design Automation (EDA)", "fullpath": "Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)", "id": 246, "shortname": "eda"}], "translation": []}, "creation_date": "2006-10-16", "developers": [{"name": "Mike Seymour", "url": "http://sourceforge.net/u/mseymour/", "username": "mseymour"}, {"name": "John Graley", "url": "http://sourceforge.net/u/jgraley/", "username": "jgraley"}, {"name": "Mukkaysh Srivastav", "url": "http://sourceforge.net/u/srimks/", "username": "srimks"}], "external_homepage": "http://inferno-cpp2v.sourceforge.net", "icon_url": null, "labels": [], "moved_to_url": "", "name": "Inferno C++ to Verilog", "preferred_support_tool": "_url", "preferred_support_url": "http://sourceforge.net/projects/inferno-cpp2v/forums/forum/623581", "private": false, "screenshots": [{"caption": "Sum numbers from 1 to 10: after transformation", "thumbnail_url": "http://sourceforge.net/p/inferno-cpp2v/screenshot/293705.jpg/thumb", "url": "http://sourceforge.net/p/inferno-cpp2v/screenshot/293705.jpg"}, {"caption": "Lower do-while loops into ifs and gotos", "thumbnail_url": "http://sourceforge.net/p/inferno-cpp2v/screenshot/293697.jpg/thumb", "url": "http://sourceforge.net/p/inferno-cpp2v/screenshot/293697.jpg"}, {"caption": "Sum numbers from 1 to 10: before transformation", "thumbnail_url": "http://sourceforge.net/p/inferno-cpp2v/screenshot/293703.jpg/thumb", "url": "http://sourceforge.net/p/inferno-cpp2v/screenshot/293703.jpg"}], "short_description": "Convert C++ software programs into synthesisable Verilog using the Clang compiler frontend to parse and SystemC for intermediates.", "shortname": "inferno-cpp2v", "socialnetworks": [], "status": "active", "summary": "", "tools": [{"label": "Summary", "mount_point": "summary", "name": "summary", "sourceforge_group_id": 179957}, {"label": "Support", "mount_point": "support", "name": "support"}, {"label": "Reviews", "mount_point": "reviews", "name": "reviews"}, {"label": "Wiki", "mount_point": "wiki", "name": "wiki"}, {"label": "Files", "mount_point": "files", "name": "files"}, {"label": "Discussion", "mount_point": "discussion", "name": "discussion"}, {"label": "Code", "mount_point": "code", "name": "svn"}], "url": "http://sourceforge.net/p/inferno-cpp2v/", "video_url": ""}
