set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {RTL_BD.vho RTL_BD_vhd.sdo}}
	{{"Fast Model"} {RTL_BD_fast.vho RTL_BD_vhd_fast.sdo}}
}
