# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab8_2_1_sim.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0_sim_netlist.v" \
"../../../../lab8_2_1_sim.srcs/sources_1/new/two_counts.v" \
"../../../../lab8_2_1_sim.srcs/sim_1/new/two_counts_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
