Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -debug typical test_uart -s test_uart.sim 
Multi-threading is on. Using 10 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ns
Compiling module work.uart_tx(CLK_PER_HALF_BIT=1041)
Compiling module work.uart_rx(CLK_PER_HALF_BIT=1041)
Compiling module work.uart_loopback(CLK_PER_HALF_BIT=1...
Compiling module work.test_uart
Built simulation snapshot test_uart.sim
