-- VHDL for IBM SMS ALD page 16.43.01.1
-- Title: 1ST-2ND-3RD SCAN CONTROLS-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/5/2020 3:49:34 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_43_01_1_1ST_2ND_3RD_SCAN_CONTROLS_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_NOT_AW:	 in STD_LOGIC;
		MS_MPLY_DOT_X_DOT_B_DOT_REGEN_1:	 in STD_LOGIC;
		MB_RA_OR_RS_OR_A_OR_S_DOT_B_DOT_NOT_BW:	 in STD_LOGIC;
		MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN_DOT_UNITS:	 in STD_LOGIC;
		MS_LB_DOT_B_CYCLE_DOT_BODY_LATCH:	 in STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_1_DOT_B0_DOT_BW:	 in STD_LOGIC;
		MS_DIV_DOT_X_DOT_B_DOT_T_DOT_NOT_MDL:	 in STD_LOGIC;
		MS_FILE_OP_TAKE_2ND_SCAN_CYCLE:	 in STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B0_DOT_NOT_BW:	 in STD_LOGIC;
		MS_MPLY_DOT_1_OR_N_OR_3_DOT_D:	 in STD_LOGIC;
		MB_DIV_DOT_X_DOT_B_DOT_S_DOT_NOT_RC:	 in STD_LOGIC;
		MS_DIV_DOT_X_DOT_B_DOT_T_DOT_MDL:	 in STD_LOGIC;
		MS_DIV_DOT_U_OR_Y_DOT_B:	 in STD_LOGIC;
		MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_NOT_RC:	 in STD_LOGIC;
		MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_NOT_RC:	 in STD_LOGIC;
		MS_DIV_DOT_2_DOT_D:	 in STD_LOGIC;
		MS_MPLY_DOT_U_OR_Y_DOT_B:	 in STD_LOGIC;
		MS_MPLY_DOT_X_DOT_B_DOT_NOT_MDL:	 in STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_3_DOT_B1_9:	 in STD_LOGIC;
		MB_DIV_DOT_X_DOT_B_DOT_S_DOT_RC:	 in STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_S:	 in STD_LOGIC;
		MB_A_OR_S_DOT_B_DOT_3_DOT_NOT_BW:	 in STD_LOGIC;
		PS_REGEN_1ST_SCAN_CTRL_STAR_ARITH:	 out STD_LOGIC;
		PS_SET_2ND_SCAN_CTRL_STAR_ARITH:	 out STD_LOGIC;
		PS_SET_3RD_SCAN_CTRL_STAR_ARITH:	 out STD_LOGIC;
		PS_RGEN_3RD_SCAN_CTRL_STAR_ARITH:	 out STD_LOGIC);
end ALD_16_43_01_1_1ST_2ND_3RD_SCAN_CONTROLS_ACC;

architecture behavioral of ALD_16_43_01_1_1ST_2ND_3RD_SCAN_CONTROLS_ACC is 

	signal OUT_3A_D: STD_LOGIC;
	signal OUT_3B_C: STD_LOGIC;
	signal OUT_3C_P: STD_LOGIC;
	signal OUT_3D_C: STD_LOGIC;
	signal OUT_2D_D: STD_LOGIC;
	signal OUT_3E_D: STD_LOGIC;
	signal OUT_3F_B: STD_LOGIC;
	signal OUT_3G_C: STD_LOGIC;
	signal OUT_2H_C: STD_LOGIC;
	signal OUT_3I_E: STD_LOGIC;
	signal OUT_DOT_1A: STD_LOGIC;
	signal OUT_DOT_2D: STD_LOGIC;
	signal OUT_DOT_1E: STD_LOGIC;
	signal OUT_DOT_2H: STD_LOGIC;

begin

	OUT_3A_D <= NOT(MS_MPLY_DOT_X_DOT_B_DOT_REGEN_1 AND MS_DIV_DOT_U_OR_Y_DOT_B AND MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_NOT_AW );
	OUT_3B_C <= NOT(MB_DIV_DOT_X_DOT_B_DOT_S_DOT_RC AND MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B0_DOT_NOT_BW AND MB_RA_OR_RS_OR_A_OR_S_DOT_B_DOT_NOT_BW );
	OUT_3C_P <= NOT(MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN_DOT_UNITS AND MS_LB_DOT_B_CYCLE_DOT_BODY_LATCH );
	OUT_3D_C <= NOT(MS_DIV_DOT_X_DOT_B_DOT_T_DOT_NOT_MDL AND MS_FILE_OP_TAKE_2ND_SCAN_CYCLE );
	OUT_2D_D <= NOT MB_MPLY_DOT_MQ_DOT_B_DOT_1_DOT_B0_DOT_BW;
	OUT_3E_D <= NOT(MS_MPLY_DOT_1_OR_N_OR_3_DOT_D AND MS_DIV_DOT_2_DOT_D AND MS_DIV_DOT_X_DOT_B_DOT_T_DOT_MDL );
	OUT_3F_B <= NOT(MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_NOT_RC AND MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_NOT_RC AND MB_DIV_DOT_X_DOT_B_DOT_S_DOT_NOT_RC );
	OUT_3G_C <= NOT(MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B0_DOT_NOT_BW AND MB_DIV_DOT_X_DOT_B_DOT_S_DOT_RC AND MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_3_DOT_B1_9 );
	OUT_2H_C <= NOT(MB_MPLY_DOT_MQ_DOT_B_DOT_S AND MB_A_OR_S_DOT_B_DOT_3_DOT_NOT_BW );
	OUT_3I_E <= NOT(MS_MPLY_DOT_X_DOT_B_DOT_NOT_MDL AND MS_DIV_DOT_U_OR_Y_DOT_B AND MS_MPLY_DOT_U_OR_Y_DOT_B );
	OUT_DOT_1A <= OUT_3A_D OR OUT_3B_C OR OUT_3C_P;
	OUT_DOT_2D <= OUT_3D_C OR OUT_2D_D;
	OUT_DOT_1E <= OUT_3E_D OR OUT_3F_B;
	OUT_DOT_2H <= OUT_3G_C OR OUT_2H_C OR OUT_3I_E;

	PS_REGEN_1ST_SCAN_CTRL_STAR_ARITH <= OUT_DOT_1A;
	PS_SET_2ND_SCAN_CTRL_STAR_ARITH <= OUT_DOT_2D;
	PS_SET_3RD_SCAN_CTRL_STAR_ARITH <= OUT_DOT_1E;
	PS_RGEN_3RD_SCAN_CTRL_STAR_ARITH <= OUT_DOT_2H;


end;
