<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="blk_mem_gen_0_synth_1" LaunchDir="F:/TL/ALter/CodeForPost/FPGAXilinxCode/verilog_prj/test_xulie3_3/exp_da.runs/blk_mem_gen_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_2_synth_1" LaunchDir="F:/TL/ALter/CodeForPost/FPGAXilinxCode/verilog_prj/test_xulie3_3/exp_da.runs/blk_mem_gen_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="F:/TL/ALter/CodeForPost/FPGAXilinxCode/verilog_prj/test_xulie3_3/exp_da.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="blk_mem_gen_0_synth_1"/>
		<Parent Id="blk_mem_gen_2_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

