Analysis & Synthesis report for HINS_PRJ_V1
Wed Nov 26 19:21:49 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component
 15. Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated
 16. Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p
 17. Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p
 18. Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram
 19. Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:rdaclr
 20. Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 21. Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14
 22. Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:wraclr
 23. Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 24. Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17
 25. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 26. Parameter Settings for User Entity Instance: HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo
 27. Parameter Settings for User Entity Instance: HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component
 28. Parameter Settings for User Entity Instance: HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen
 29. altpll Parameter Settings by Entity Instance
 30. dcfifo Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen"
 32. Port Connectivity Checks: "HINS_fog_v1:u_hins_fog_v1"
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 26 19:21:49 2025       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; HINS_PRJ_V1                                 ;
; Top-level Entity Name              ; HINS_TOP_V1                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 98                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F17I7       ;                    ;
; Top-level entity name                                            ; HINS_TOP_V1        ; HINS_PRJ_V1        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------+---------+
; ../../TOP/HINS_TOP_V1.sv         ; yes             ; User SystemVerilog HDL File        ; D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv                        ;         ;
; fifo.v                           ; yes             ; User Wizard-Generated File         ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/fifo.v                    ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File         ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/pll.v                     ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc            ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc           ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc         ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc         ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction        ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v           ;         ;
; hins_fog_v1.sv                   ; yes             ; Auto-Found SystemVerilog HDL File  ; D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/FOG/hins_fog_v1.sv                  ;         ;
; my_modulation_gen_v1.sv          ; yes             ; Auto-Found SystemVerilog HDL File  ; D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/my_modulation_gen_v1.sv             ;         ;
; adc_sync_buffer.sv               ; yes             ; Auto-Found SystemVerilog HDL File  ; D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/adc_sync_buffer.sv                  ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc           ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc           ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc              ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc         ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc              ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc            ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc               ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc         ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc           ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc       ;         ;
; db/dcfifo_r1k1.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dcfifo_r1k1.tdf        ;         ;
; db/a_graycounter_t57.tdf         ; yes             ; Auto-Generated Megafunction        ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/a_graycounter_t57.tdf  ;         ;
; db/a_graycounter_pjc.tdf         ; yes             ; Auto-Generated Megafunction        ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/a_graycounter_pjc.tdf  ;         ;
; db/altsyncram_iv61.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_iv61.tdf    ;         ;
; db/dffpipe_3dc.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dffpipe_3dc.tdf        ;         ;
; db/alt_synch_pipe_0ol.tdf        ; yes             ; Auto-Generated Megafunction        ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/alt_synch_pipe_0ol.tdf ;         ;
; db/dffpipe_hd9.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dffpipe_hd9.tdf        ;         ;
; db/alt_synch_pipe_1ol.tdf        ; yes             ; Auto-Generated Megafunction        ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/alt_synch_pipe_1ol.tdf ;         ;
; db/dffpipe_id9.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dffpipe_id9.tdf        ;         ;
; db/cmpr_f66.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/cmpr_f66.tdf           ;         ;
; my_err_signal_gen_v1.sv          ; yes             ; Auto-Found SystemVerilog HDL File  ; D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/my_err_signal_gen_v1.sv             ;         ;
; feedback_step_gen_v1.sv          ; yes             ; Auto-Found SystemVerilog HDL File  ; D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/feedback_step_gen_v1.sv             ;         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
;                                             ;                                                                                 ;
; Total combinational functions               ; 0                                                                               ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 0                                                                               ;
;     -- 3 input functions                    ; 0                                                                               ;
;     -- <=2 input functions                  ; 0                                                                               ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 0                                                                               ;
;     -- arithmetic mode                      ; 0                                                                               ;
;                                             ;                                                                                 ;
; Total registers                             ; 0                                                                               ;
;     -- Dedicated logic registers            ; 0                                                                               ;
;     -- I/O registers                        ; 0                                                                               ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 98                                                                              ;
;                                             ;                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                               ;
;                                             ;                                                                                 ;
; Total PLLs                                  ; 1                                                                               ;
;     -- PLLs                                 ; 1                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 4                                                                               ;
; Total fan-out                               ; 125                                                                             ;
; Average fan-out                             ; 0.57                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                        ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                         ; Entity Name ; Library Name ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------+-------------+--------------+
; |HINS_TOP_V1                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 98   ; 0            ; |HINS_TOP_V1                                                                ; HINS_TOP_V1 ; work         ;
;    |pll:pll_inst|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|pll:pll_inst                                                   ; pll         ; work         ;
;       |altpll:altpll_component|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|pll:pll_inst|altpll:altpll_component                           ; altpll      ; work         ;
;          |pll_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated ; pll_altpll  ; work         ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|pll:pll_inst                                                             ; pll.v           ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst ; fifo.v          ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate                                                                                                                                                                     ;
+----------------------+------------------+----------------------+----------------------+--------------------+----------------+--------------+--------------+----------------------+----------------------+---------------------+---------------------+------------+
; Name                 ; cstate.WAIT_NEXT ; cstate.RAMP_SYNC_GEN ; cstate.RATE_SYNC_GEN ; cstate.ERR_GEN_DLY ; cstate.ERR_GEN ; cstate.ACQ_H ; cstate.ACQ_L ; cstate.WAIT_STABLE_H ; cstate.WAIT_STABLE_L ; cstate.WAIT_H_STATE ; cstate.WAIT_L_STATE ; cstate.RST ;
+----------------------+------------------+----------------------+----------------------+--------------------+----------------+--------------+--------------+----------------------+----------------------+---------------------+---------------------+------------+
; cstate.RST           ; 0                ; 0                    ; 0                    ; 0                  ; 0              ; 0            ; 0            ; 0                    ; 0                    ; 0                   ; 0                   ; 0          ;
; cstate.WAIT_L_STATE  ; 0                ; 0                    ; 0                    ; 0                  ; 0              ; 0            ; 0            ; 0                    ; 0                    ; 0                   ; 1                   ; 1          ;
; cstate.WAIT_H_STATE  ; 0                ; 0                    ; 0                    ; 0                  ; 0              ; 0            ; 0            ; 0                    ; 0                    ; 1                   ; 0                   ; 1          ;
; cstate.WAIT_STABLE_L ; 0                ; 0                    ; 0                    ; 0                  ; 0              ; 0            ; 0            ; 0                    ; 1                    ; 0                   ; 0                   ; 1          ;
; cstate.WAIT_STABLE_H ; 0                ; 0                    ; 0                    ; 0                  ; 0              ; 0            ; 0            ; 1                    ; 0                    ; 0                   ; 0                   ; 1          ;
; cstate.ACQ_L         ; 0                ; 0                    ; 0                    ; 0                  ; 0              ; 0            ; 1            ; 0                    ; 0                    ; 0                   ; 0                   ; 1          ;
; cstate.ACQ_H         ; 0                ; 0                    ; 0                    ; 0                  ; 0              ; 1            ; 0            ; 0                    ; 0                    ; 0                   ; 0                   ; 1          ;
; cstate.ERR_GEN       ; 0                ; 0                    ; 0                    ; 0                  ; 1              ; 0            ; 0            ; 0                    ; 0                    ; 0                   ; 0                   ; 1          ;
; cstate.ERR_GEN_DLY   ; 0                ; 0                    ; 0                    ; 1                  ; 0              ; 0            ; 0            ; 0                    ; 0                    ; 0                   ; 0                   ; 1          ;
; cstate.RATE_SYNC_GEN ; 0                ; 0                    ; 1                    ; 0                  ; 0              ; 0            ; 0            ; 0                    ; 0                    ; 0                   ; 0                   ; 1          ;
; cstate.RAMP_SYNC_GEN ; 0                ; 1                    ; 0                    ; 0                  ; 0              ; 0            ; 0            ; 0                    ; 0                    ; 0                   ; 0                   ; 1          ;
; cstate.WAIT_NEXT     ; 1                ; 0                    ; 0                    ; 0                  ; 0              ; 0            ; 0            ; 0                    ; 0                    ; 0                   ; 0                   ; 1          ;
+----------------------+------------------+----------------------+----------------------+--------------------+----------------+--------------+--------------+----------------------+----------------------+---------------------+---------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                                                                                                              ; Reason for Removal ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|delayed_wrptr_g[0..8]                                          ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|rdptr_g[0..8]                                                  ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|wrptr_g[0..8]                                                  ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[0..8] ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[0..8] ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:wraclr|dffe12a[0]                                  ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                                  ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0..8] ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0..8] ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                                  ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                  ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                         ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                         ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                         ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                         ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                         ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                         ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                         ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                         ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                         ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                            ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0..2]                ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                         ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                         ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                         ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                         ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                         ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                         ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                         ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                         ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                         ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                            ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0..2]                 ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate~4                                                                                                                          ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate~5                                                                                                                          ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate~6                                                                                                                          ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate~7                                                                                                                          ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|my_modulation_gen_v1:u_mod_gen|o_stepTrig                                                                                                                        ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|my_modulation_gen_v1:u_mod_gen|o_status                                                                                                                          ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|sample_count[0..31]                                                                                                               ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|wait_counter[0..31]                                                                                                               ; Lost fanout        ;
; r_locked_sync2                                                                                                                                                                             ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|my_modulation_gen_v1:u_mod_gen|cnt[3..31]                                                                                                                        ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|my_modulation_gen_v1:u_mod_gen|polarity_q                                                                                                                        ; Lost fanout        ;
; r_locked_sync1                                                                                                                                                                             ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|my_modulation_gen_v1:u_mod_gen|cnt[0..2]                                                                                                                         ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate.RST                                                                                                                        ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate.WAIT_L_STATE                                                                                                               ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate.WAIT_H_STATE                                                                                                               ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate.WAIT_STABLE_L                                                                                                              ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate.WAIT_STABLE_H                                                                                                              ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate.ACQ_L                                                                                                                      ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate.ACQ_H                                                                                                                      ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate.ERR_GEN                                                                                                                    ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate.ERR_GEN_DLY                                                                                                                ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate.RATE_SYNC_GEN                                                                                                              ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate.RAMP_SYNC_GEN                                                                                                              ; Lost fanout        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate.WAIT_NEXT                                                                                                                  ; Lost fanout        ;
; Total Number of Removed Registers = 210                                                                                                                                                    ;                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                             ; Reason for Removal ; Registers Removed due to This Register                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|wait_counter[31]                                                                                 ; Lost Fanouts       ; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|wait_counter[3],                                                                                          ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|wait_counter[2],                                                                                          ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|wait_counter[1],                                                                                          ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|wait_counter[0],                                                                                          ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate.WAIT_L_STATE,                                                                                      ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate.WAIT_H_STATE,                                                                                      ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate.WAIT_STABLE_L,                                                                                     ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate.WAIT_STABLE_H                                                                                      ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate~4                                                                                         ; Lost Fanouts       ; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|sample_count[31],                                                                                         ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|sample_count[30],                                                                                         ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate.RST,                                                                                               ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate.ERR_GEN_DLY,                                                                                       ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate.RAMP_SYNC_GEN                                                                                      ;
; HINS_fog_v1:u_hins_fog_v1|my_modulation_gen_v1:u_mod_gen|o_stepTrig                                                                                       ; Lost Fanouts       ; HINS_fog_v1:u_hins_fog_v1|my_modulation_gen_v1:u_mod_gen|cnt[31],                                                                                                  ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|my_modulation_gen_v1:u_mod_gen|cnt[30],                                                                                                  ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|my_modulation_gen_v1:u_mod_gen|cnt[29],                                                                                                  ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|my_modulation_gen_v1:u_mod_gen|cnt[28],                                                                                                  ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|my_modulation_gen_v1:u_mod_gen|cnt[27]                                                                                                   ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate~6                                                                                         ; Lost Fanouts       ; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|sample_count[29],                                                                                         ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|sample_count[28],                                                                                         ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate.ACQ_L,                                                                                             ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate.ACQ_H                                                                                              ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|delayed_wrptr_g[8]            ; Lost Fanouts       ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|wrptr_g[8],                            ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0],         ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8 ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|delayed_wrptr_g[7]            ; Lost Fanouts       ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|wrptr_g[7],                            ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7 ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|delayed_wrptr_g[6]            ; Lost Fanouts       ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|wrptr_g[6],                            ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6 ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|delayed_wrptr_g[5]            ; Lost Fanouts       ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|wrptr_g[5],                            ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5 ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|delayed_wrptr_g[4]            ; Lost Fanouts       ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|wrptr_g[4],                            ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4 ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|delayed_wrptr_g[3]            ; Lost Fanouts       ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|wrptr_g[3],                            ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3 ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|delayed_wrptr_g[2]            ; Lost Fanouts       ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|wrptr_g[2],                            ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2 ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|delayed_wrptr_g[1]            ; Lost Fanouts       ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|wrptr_g[1],                            ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1 ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|delayed_wrptr_g[0]            ; Lost Fanouts       ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|wrptr_g[0],                            ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0 ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|rdptr_g[8]                    ; Lost Fanouts       ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0],         ;
;                                                                                                                                                           ;                    ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8 ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:wraclr|dffe12a[0] ; Lost Fanouts       ; r_locked_sync2, r_locked_sync1                                                                                                                                     ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|rdptr_g[7]                    ; Lost Fanouts       ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7 ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|rdptr_g[6]                    ; Lost Fanouts       ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6 ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|rdptr_g[5]                    ; Lost Fanouts       ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5 ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|rdptr_g[4]                    ; Lost Fanouts       ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4 ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|rdptr_g[3]                    ; Lost Fanouts       ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3 ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|rdptr_g[2]                    ; Lost Fanouts       ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2 ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|rdptr_g[1]                    ; Lost Fanouts       ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1 ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|rdptr_g[0]                    ; Lost Fanouts       ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0 ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate~5                                                                                         ; Lost Fanouts       ; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate.RATE_SYNC_GEN                                                                                      ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate~7                                                                                         ; Lost Fanouts       ; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate.ERR_GEN                                                                                            ;
; HINS_fog_v1:u_hins_fog_v1|my_modulation_gen_v1:u_mod_gen|o_status                                                                                         ; Lost Fanouts       ; HINS_fog_v1:u_hins_fog_v1|my_modulation_gen_v1:u_mod_gen|polarity_q                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|sample_count[11] ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|wait_counter[30] ;
; 11:1               ; 3 bits    ; 21 LEs        ; 9 LEs                ; 12 LEs                 ; No         ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|Selector3        ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|Selector6        ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|Selector2        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                          ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                           ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                     ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 10000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK2_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; -1250                 ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; DATA_WIDTH     ; 14    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                 ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTH               ; 14           ; Signed Integer                                                                                       ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                                                                                       ;
; LPM_WIDTHU              ; 8            ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                              ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                              ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                              ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                       ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                              ;
; WRITE_ACLR_SYNCH        ; ON           ; Untyped                                                                                              ;
; READ_ACLR_SYNCH         ; ON           ; Untyped                                                                                              ;
; CBXI_PARAMETER          ; dcfifo_r1k1  ; Untyped                                                                                              ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; ADC_BIT        ; 14    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                ;
; Entity Instance            ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                       ;
;     -- LPM_WIDTH           ; 14                                                                                               ;
;     -- LPM_NUMWORDS        ; 256                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                              ;
;     -- USE_EAB             ; ON                                                                                               ;
+----------------------------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen"                                                       ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_rate_sync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; o_ramp_sync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; o_adc_sum   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_low_avg   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_high_avg  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_cstate    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_nstate    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HINS_fog_v1:u_hins_fog_v1"                                                                                                ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; var_freq_cnt[9..5]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; var_freq_cnt[31..10]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; var_freq_cnt[2..0]    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; var_freq_cnt[4]       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; var_freq_cnt[3]       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; var_amp_H[9..7]       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; var_amp_H[31..13]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; var_amp_H[11..10]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; var_amp_H[6..4]       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; var_amp_H[2..0]       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; var_amp_H[12]         ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; var_amp_H[3]          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; var_amp_L[9..7]       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; var_amp_L[31..13]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; var_amp_L[11..10]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; var_amp_L[6..4]       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; var_amp_L[2..0]       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; var_amp_L[12]         ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; var_amp_L[3]          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; var_polarity          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; var_wait_cnt[5..4]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; var_wait_cnt[31..6]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; var_wait_cnt[3..2]    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; var_wait_cnt[1]       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; var_wait_cnt[0]       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; var_err_offset        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; var_avg_sel[31..4]    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; var_avg_sel[3]        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; var_avg_sel[2]        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; var_avg_sel[1]        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; var_avg_sel[0]        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; var_gain_sel[31..3]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; var_gain_sel[2]       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; var_gain_sel[1]       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; var_gain_sel[0]       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; var_fb_ON[31..1]      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; var_fb_ON[0]          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; var_const_step[6..5]  ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; var_const_step[31..7] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; var_const_step[4..3]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; var_const_step[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; var_const_step[2]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; o_step                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; o_DAC_data            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_mod_status          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_step_sync_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 98                          ;
; cycloneiii_io_obuf    ; 22                          ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Nov 26 19:21:43 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HINS_PRJ_V1 -c HINS_PRJ_V1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /github/adamshiau_fpga/intel_ip/hins/top/hins_top_v1.sv
    Info (12023): Found entity 1: HINS_TOP_V1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/fifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/pll.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at HINS_TOP_V1.sv(120): created implicit net for "RST_SYNC_N" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 120
Info (12127): Elaborating entity "HINS_TOP_V1" for the top level hierarchy
Warning (10034): Output port "DAC_DATA_OUT" at HINS_TOP_V1.sv(16) has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 16
Warning (10034): Output port "SDRAM_ADDR" at HINS_TOP_V1.sv(42) has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 42
Warning (10034): Output port "SDRAM_BA" at HINS_TOP_V1.sv(43) has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 43
Warning (10034): Output port "SDRAM_DQM" at HINS_TOP_V1.sv(49) has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 49
Warning (10034): Output port "FPGA_TX" at HINS_TOP_V1.sv(8) has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 8
Warning (10034): Output port "DBG_TX" at HINS_TOP_V1.sv(10) has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 10
Warning (10034): Output port "DAC_RST" at HINS_TOP_V1.sv(18) has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 18
Warning (10034): Output port "DAC_MOSI" at HINS_TOP_V1.sv(20) has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 20
Warning (10034): Output port "DAC_SCLK" at HINS_TOP_V1.sv(21) has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 21
Warning (10034): Output port "DAC_CS" at HINS_TOP_V1.sv(22) has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 22
Warning (10034): Output port "ADC_MOSI" at HINS_TOP_V1.sv(28) has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 28
Warning (10034): Output port "ADC_SCLK" at HINS_TOP_V1.sv(29) has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 29
Warning (10034): Output port "ADC_CS" at HINS_TOP_V1.sv(30) has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 30
Warning (10034): Output port "SDRAM_CAS_N" at HINS_TOP_V1.sv(44) has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 44
Warning (10034): Output port "SDRAM_CKE" at HINS_TOP_V1.sv(45) has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 45
Warning (10034): Output port "SDRAM_CS_N" at HINS_TOP_V1.sv(47) has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 47
Warning (10034): Output port "SDRAM_RAS_N" at HINS_TOP_V1.sv(50) has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 50
Warning (10034): Output port "SDRAM_WE_N" at HINS_TOP_V1.sv(51) has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 51
Warning (10034): Output port "EPCS_ASDO" at HINS_TOP_V1.sv(59) has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 59
Warning (10034): Output port "EPCS_DCLK" at HINS_TOP_V1.sv(61) has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 61
Warning (10034): Output port "EPCS_NCSO" at HINS_TOP_V1.sv(63) has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 63
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 102
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/pll.v Line: 106
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/pll.v Line: 106
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/pll.v Line: 106
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "-1250"
    Info (12134): Parameter "clk3_divide_by" = "1"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Warning (12125): Using design file /github/adamshiau_fpga/intel_ip/hins/hw_ip/fog/hins_fog_v1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: HINS_fog_v1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/FOG/hins_fog_v1.sv Line: 6
Info (12128): Elaborating entity "HINS_fog_v1" for hierarchy "HINS_fog_v1:u_hins_fog_v1" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 151
Warning (12125): Using design file /github/adamshiau_fpga/intel_ip/hins/hw_ip/my_modulation_gen_v1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: my_modulation_gen_v1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/my_modulation_gen_v1.sv Line: 1
Info (12128): Elaborating entity "my_modulation_gen_v1" for hierarchy "HINS_fog_v1:u_hins_fog_v1|my_modulation_gen_v1:u_mod_gen" File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/FOG/hins_fog_v1.sv Line: 74
Warning (12125): Using design file /github/adamshiau_fpga/intel_ip/hins/hw_ip/adc_sync_buffer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: adc_sync_buffer File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/adc_sync_buffer.sv Line: 7
Warning (10236): Verilog HDL Implicit Net warning at adc_sync_buffer.sv(44): created implicit net for "wrreq_sig" File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/adc_sync_buffer.sv Line: 44
Info (12128): Elaborating entity "adc_sync_buffer" for hierarchy "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo" File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/FOG/hins_fog_v1.sv Line: 85
Info (12128): Elaborating entity "fifo" for hierarchy "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst" File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/adc_sync_buffer.sv Line: 66
Info (12128): Elaborating entity "dcfifo" for hierarchy "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/fifo.v Line: 88
Info (12130): Elaborated megafunction instantiation "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/fifo.v Line: 88
Info (12133): Instantiated megafunction "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component" with the following parameter: File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/fifo.v Line: 88
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_r1k1.tdf
    Info (12023): Found entity 1: dcfifo_r1k1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dcfifo_r1k1.tdf Line: 38
Info (12128): Elaborating entity "dcfifo_r1k1" for hierarchy "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
    Info (12023): Found entity 1: a_graycounter_t57 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/a_graycounter_t57.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_t57" for hierarchy "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dcfifo_r1k1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/a_graycounter_pjc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dcfifo_r1k1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iv61.tdf
    Info (12023): Found entity 1: altsyncram_iv61 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_iv61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_iv61" for hierarchy "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dcfifo_r1k1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dffpipe_3dc.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:rdaclr" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dcfifo_r1k1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/alt_synch_pipe_0ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dcfifo_r1k1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dffpipe_hd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/alt_synch_pipe_0ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/alt_synch_pipe_1ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dcfifo_r1k1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dffpipe_id9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/alt_synch_pipe_1ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/cmpr_f66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|cmpr_f66:rdempty_eq_comp" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dcfifo_r1k1.tdf Line: 64
Warning (12125): Using design file /github/adamshiau_fpga/intel_ip/hins/hw_ip/my_err_signal_gen_v1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: my_err_signal_gen_v1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/my_err_signal_gen_v1.sv Line: 3
Info (12128): Elaborating entity "my_err_signal_gen_v1" for hierarchy "HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen" File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/FOG/hins_fog_v1.sv Line: 116
Warning (12125): Using design file /github/adamshiau_fpga/intel_ip/hins/hw_ip/feedback_step_gen_v1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: feedback_step_gen_v1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/feedback_step_gen_v1.sv Line: 6
Info (12128): Elaborating entity "feedback_step_gen_v1" for hierarchy "HINS_fog_v1:u_hins_fog_v1|feedback_step_gen_v1:u_fb_step_gen" File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/FOG/hins_fog_v1.sv Line: 140
Warning (10036): Verilog HDL or VHDL warning at feedback_step_gen_v1.sv(33): object "reg_gain_sel2" assigned a value but never read File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/feedback_step_gen_v1.sv Line: 33
Warning (10036): Verilog HDL or VHDL warning at feedback_step_gen_v1.sv(35): object "reg_trig" assigned a value but never read File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/feedback_step_gen_v1.sv Line: 35
Warning (10036): Verilog HDL or VHDL warning at feedback_step_gen_v1.sv(36): object "r_status" assigned a value but never read File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/feedback_step_gen_v1.sv Line: 36
Warning (10230): Verilog HDL assignment warning at feedback_step_gen_v1.sv(100): truncated value with size 34 to match size of target (33) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/feedback_step_gen_v1.sv Line: 100
Warning (10230): Verilog HDL assignment warning at feedback_step_gen_v1.sv(103): truncated value with size 33 to match size of target (32) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/feedback_step_gen_v1.sv Line: 103
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|q_b[0]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_iv61.tdf Line: 41
        Warning (14320): Synthesized away node "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|q_b[1]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_iv61.tdf Line: 73
        Warning (14320): Synthesized away node "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|q_b[2]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_iv61.tdf Line: 105
        Warning (14320): Synthesized away node "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|q_b[3]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_iv61.tdf Line: 137
        Warning (14320): Synthesized away node "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|q_b[4]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_iv61.tdf Line: 169
        Warning (14320): Synthesized away node "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|q_b[5]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_iv61.tdf Line: 201
        Warning (14320): Synthesized away node "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|q_b[6]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_iv61.tdf Line: 233
        Warning (14320): Synthesized away node "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|q_b[7]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_iv61.tdf Line: 265
        Warning (14320): Synthesized away node "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|q_b[8]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_iv61.tdf Line: 297
        Warning (14320): Synthesized away node "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|q_b[9]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_iv61.tdf Line: 329
        Warning (14320): Synthesized away node "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|q_b[10]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_iv61.tdf Line: 361
        Warning (14320): Synthesized away node "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|q_b[11]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_iv61.tdf Line: 393
        Warning (14320): Synthesized away node "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|q_b[12]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_iv61.tdf Line: 425
        Warning (14320): Synthesized away node "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|q_b[13]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_iv61.tdf Line: 457
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "SDA_ADC" has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 33
    Warning (13040): bidirectional pin "SCL_ADC" has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 34
    Warning (13040): bidirectional pin "SDA_EEPROM" has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 38
    Warning (13040): bidirectional pin "SCL_EEPROM" has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 39
    Warning (13040): bidirectional pin "SDRAM_DQ[0]" has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Warning (13040): bidirectional pin "SDRAM_DQ[1]" has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Warning (13040): bidirectional pin "SDRAM_DQ[2]" has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Warning (13040): bidirectional pin "SDRAM_DQ[3]" has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Warning (13040): bidirectional pin "SDRAM_DQ[4]" has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Warning (13040): bidirectional pin "SDRAM_DQ[5]" has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Warning (13040): bidirectional pin "SDRAM_DQ[6]" has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Warning (13040): bidirectional pin "SDRAM_DQ[7]" has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Warning (13040): bidirectional pin "SDRAM_DQ[8]" has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Warning (13040): bidirectional pin "SDRAM_DQ[9]" has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Warning (13040): bidirectional pin "SDRAM_DQ[10]" has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Warning (13040): bidirectional pin "SDRAM_DQ[11]" has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Warning (13040): bidirectional pin "SDRAM_DQ[12]" has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Warning (13040): bidirectional pin "SDRAM_DQ[13]" has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Warning (13040): bidirectional pin "SDRAM_DQ[14]" has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Warning (13040): bidirectional pin "SDRAM_DQ[15]" has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Warning (13040): bidirectional pin "SDA_IMU" has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 54
    Warning (13040): bidirectional pin "SCL_IMU" has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 55
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "FPGA_TX" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 8
    Warning (13410): Pin "DBG_TX" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 10
    Warning (13410): Pin "DAC_DATA_OUT[0]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 16
    Warning (13410): Pin "DAC_DATA_OUT[1]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 16
    Warning (13410): Pin "DAC_DATA_OUT[2]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 16
    Warning (13410): Pin "DAC_DATA_OUT[3]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 16
    Warning (13410): Pin "DAC_DATA_OUT[4]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 16
    Warning (13410): Pin "DAC_DATA_OUT[5]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 16
    Warning (13410): Pin "DAC_DATA_OUT[6]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 16
    Warning (13410): Pin "DAC_DATA_OUT[7]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 16
    Warning (13410): Pin "DAC_DATA_OUT[8]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 16
    Warning (13410): Pin "DAC_DATA_OUT[9]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 16
    Warning (13410): Pin "DAC_DATA_OUT[10]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 16
    Warning (13410): Pin "DAC_DATA_OUT[11]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 16
    Warning (13410): Pin "DAC_DATA_OUT[12]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 16
    Warning (13410): Pin "DAC_DATA_OUT[13]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 16
    Warning (13410): Pin "DAC_DATA_OUT[14]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 16
    Warning (13410): Pin "DAC_DATA_OUT[15]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 16
    Warning (13410): Pin "DAC_RST" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 18
    Warning (13410): Pin "DAC_MOSI" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 20
    Warning (13410): Pin "DAC_SCLK" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 21
    Warning (13410): Pin "DAC_CS" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 22
    Warning (13410): Pin "ADC_MOSI" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 28
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 29
    Warning (13410): Pin "ADC_CS" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 30
    Warning (13410): Pin "SDRAM_ADDR[0]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 42
    Warning (13410): Pin "SDRAM_ADDR[1]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 42
    Warning (13410): Pin "SDRAM_ADDR[2]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 42
    Warning (13410): Pin "SDRAM_ADDR[3]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 42
    Warning (13410): Pin "SDRAM_ADDR[4]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 42
    Warning (13410): Pin "SDRAM_ADDR[5]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 42
    Warning (13410): Pin "SDRAM_ADDR[6]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 42
    Warning (13410): Pin "SDRAM_ADDR[7]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 42
    Warning (13410): Pin "SDRAM_ADDR[8]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 42
    Warning (13410): Pin "SDRAM_ADDR[9]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 42
    Warning (13410): Pin "SDRAM_ADDR[10]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 42
    Warning (13410): Pin "SDRAM_ADDR[11]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 42
    Warning (13410): Pin "SDRAM_ADDR[12]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 42
    Warning (13410): Pin "SDRAM_BA[0]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 43
    Warning (13410): Pin "SDRAM_BA[1]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 43
    Warning (13410): Pin "SDRAM_CAS_N" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 44
    Warning (13410): Pin "SDRAM_CKE" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 45
    Warning (13410): Pin "SDRAM_CS_N" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 47
    Warning (13410): Pin "SDRAM_DQM[0]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 49
    Warning (13410): Pin "SDRAM_DQM[1]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 49
    Warning (13410): Pin "SDRAM_RAS_N" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 50
    Warning (13410): Pin "SDRAM_WE_N" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 51
    Warning (13410): Pin "EPCS_ASDO" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 59
    Warning (13410): Pin "EPCS_DCLK" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 61
    Warning (13410): Pin "EPCS_NCSO" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 63
Info (17049): 210 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK[3] is not connected File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v Line: 45
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_RX" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 7
    Warning (15610): No output dependent on input pin "DBG_RX" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 9
    Warning (15610): No output dependent on input pin "SYNC_IN" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 13
    Warning (15610): No output dependent on input pin "DAC_MISO" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 19
    Warning (15610): No output dependent on input pin "ADC_DATA_IN[0]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 25
    Warning (15610): No output dependent on input pin "ADC_DATA_IN[1]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 25
    Warning (15610): No output dependent on input pin "ADC_DATA_IN[2]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 25
    Warning (15610): No output dependent on input pin "ADC_DATA_IN[3]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 25
    Warning (15610): No output dependent on input pin "ADC_DATA_IN[4]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 25
    Warning (15610): No output dependent on input pin "ADC_DATA_IN[5]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 25
    Warning (15610): No output dependent on input pin "ADC_DATA_IN[6]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 25
    Warning (15610): No output dependent on input pin "ADC_DATA_IN[7]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 25
    Warning (15610): No output dependent on input pin "ADC_DATA_IN[8]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 25
    Warning (15610): No output dependent on input pin "ADC_DATA_IN[9]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 25
    Warning (15610): No output dependent on input pin "ADC_DATA_IN[10]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 25
    Warning (15610): No output dependent on input pin "ADC_DATA_IN[11]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 25
    Warning (15610): No output dependent on input pin "ADC_DATA_IN[12]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 25
    Warning (15610): No output dependent on input pin "ADC_DATA_IN[13]" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 25
    Warning (15610): No output dependent on input pin "ADC_MISO" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 27
    Warning (15610): No output dependent on input pin "DRDY_ADC" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 35
    Warning (15610): No output dependent on input pin "DRDY_IMU" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 56
    Warning (15610): No output dependent on input pin "EPCS_DATA0" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 60
Info (21057): Implemented 99 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 53 output pins
    Info (21060): Implemented 22 bidirectional pins
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 149 warnings
    Info: Peak virtual memory: 4752 megabytes
    Info: Processing ended: Wed Nov 26 19:21:49 2025
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:14


