Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Apr 13 14:11:50 2024
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_control_sets -verbose -file add_bram_wrapper_control_sets_placed.rpt
| Design       : add_bram_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   190 |
|    Minimum number of control sets                        |   190 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   240 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   190 |
| >= 0 to < 4        |    62 |
| >= 4 to < 6        |    31 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    24 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |     0 |
| >= 16              |    53 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              98 |           47 |
| No           | No                    | Yes                    |              27 |            9 |
| No           | Yes                   | No                     |             110 |           78 |
| Yes          | No                    | No                     |            1649 |          258 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             824 |          175 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                     Enable Signal                                                                                     |                                                                                     Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/state                                                                            | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              1 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual               |                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                     | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/skid_buffer[1133]_i_1__0_n_0                                                        |                1 |              1 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift                                                                 |                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_srls[3].srl_nx1/shift_qual                       |                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.mesg_reg                               |                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                   | add_bram_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                        |                2 |              2 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/E[0]                                                                                                             | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              2 |         2.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                             | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              2 |         2.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_1[0]       |                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_1[0]       | add_bram_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_0[0]          |                1 |              2 |         2.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                          | add_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_i_1_n_0                                      |                1 |              2 |         2.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                               | add_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_1_n_0                                                        |                1 |              2 |         2.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                          | add_bram_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                1 |              2 |         2.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                2 |              2 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              2 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_wsplitter.accum_bresp                    | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/SR[0]                                           |                1 |              2 |         2.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |              2 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                1 |              2 |         2.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                2 |              2 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |              2 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                2 |              2 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |              2 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                2 |              2 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              2 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              3 |         1.50 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                            | add_bram_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                2 |              3 |         1.50 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                            | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              3 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i_reg_1[0]                                        | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              3 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                          | add_bram_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                        |                1 |              3 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state                                              | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              3 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/state                                                                            | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              3 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_pipelined.state                          | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              3 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                              | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              3 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.state                                   | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              3 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                        | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              3 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg                                |                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0    | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                2 |              3 |         1.50 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_srls[6].srl_nx1/shift_qual                        |                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.state                                  | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              3 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              3 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                            | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              3 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                         | add_bram_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                2 |              3 |         1.50 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                3 |              3 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              3 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                            | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                2 |              3 |         1.50 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                               | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              3 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0                     | add_bram_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                        |                1 |              3 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                        | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              3 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                        | add_bram_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                        |                1 |              3 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |              3 |         1.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                         | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              3 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__2_n_0                                           | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0            | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              4 |         4.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push119_out                                                          | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                             |                2 |              4 |         2.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                              |                2 |              4 |         2.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                           | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              4 |         1.33 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0               | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                2 |              4 |         2.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__8_n_0                           | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                              |                2 |              4 |         2.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                          | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                         | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg[2][0]                                    | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__7_n_0                                              | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                  | add_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                2 |              4 |         2.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/fifoaddr[3]_i_1__0_n_0                               | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                      | add_bram_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                        |                3 |              4 |         1.33 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                    | add_bram_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                3 |              4 |         1.33 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg_0[0]                                           |                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/fifoaddr[3]_i_1__1_n_0                                | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1__1_n_0                                                 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1132]_i_1_n_0                                                       |                2 |              4 |         2.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                 |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__2_n_0                                                 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1132]_i_1__0_n_0                                                    |                2 |              4 |         2.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                       | add_bram_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                2 |              4 |         2.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                      | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/E[0]                                                                             | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              5 |         2.50 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                  | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              5 |         1.67 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/E[0]                                                                             | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              5 |         5.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                     | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              5 |         2.50 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                2 |              5 |         2.50 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/S00_AXI_araddr[20][0]                                                                                            | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              5 |         5.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                1 |              5 |         5.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                            | add_bram_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                  |                2 |              6 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                |                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                   |                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                            | add_bram_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                  |                1 |              6 |         6.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                           |                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[6].srl_nx1/shift_qual                                   |                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                      | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              8 |         2.67 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                          | add_bram_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                        |                2 |              8 |         4.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr       | add_bram_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              8 |         2.67 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                           | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              8 |         2.67 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                           | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                3 |              8 |         2.67 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                              | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][7]                                                      |                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                          | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                 |                2 |              9 |         4.50 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                             | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][0]                                                      |                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][2]                                                      |                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][8]                                                      |                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][10]                                                     |                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][11]                                                     |                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][12]                                                     |                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][13]                                                     |                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][14]                                                     |                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][9]                                                      |                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][6]                                                      |                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][5]                                                      |                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][1]                                                      |                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][3]                                                      |                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][4]                                                      |                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                6 |             10 |         1.67 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                             | add_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                           |                2 |             10 |         5.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/S00_AXI_rready[0]                                         | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |             10 |         2.50 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                           |                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                         | add_bram_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                         | add_bram_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |             12 |         4.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                              | add_bram_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |             12 |         4.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                     |                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                  |                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/E[0]                                                                                                                | add_bram_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |             12 |         4.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                          | add_bram_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                2 |             12 |         6.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                              |                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_1[0]                                                 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |             13 |         4.33 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                             | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |             13 |         3.25 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                           |                                                                                                                                                                                          |                1 |             16 |        16.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift        |                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                      | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                5 |             16 |         3.20 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_0                                                                 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                6 |             16 |         2.67 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift        |                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg           |                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg           |                                                                                                                                                                                          |                7 |             16 |         2.29 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                       |                                                                                                                                                                                          |                3 |             17 |         5.67 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                       |                                                                                                                                                                                          |                4 |             17 |         4.25 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr      | add_bram_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |             18 |         4.50 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1132]_0[0]                                                    |                                                                                                                                                                                          |                8 |             19 |         2.38 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                |                                                                                                                                                                                          |                4 |             20 |         5.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                         |                                                                                                                                                                                          |                5 |             20 |         4.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                        |               11 |             20 |         1.82 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                             |                                                                                                                                                                                          |                4 |             23 |         5.75 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                      |                                                                                                                                                                                          |               10 |             23 |         2.30 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                      |                9 |             27 |         3.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                        |                                                                                                                                                                                          |               11 |             27 |         2.45 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/m_vector_i                                                                       |                                                                                                                                                                                          |               11 |             28 |         2.55 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1132]_0[0]                                                    |                                                                                                                                                                                          |               14 |             29 |         2.07 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr      | add_bram_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                7 |             29 |         4.14 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push119_out                                                          |                                                                                                                                                                                          |               14 |             31 |         2.21 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                          |                                                                                                                                                                                          |                2 |             32 |        16.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                              |                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][12][userdata][7]_i_1_n_0                             |                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                 | add_bram_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                        |                7 |             32 |         4.57 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                   | add_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                7 |             32 |         4.57 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                              |                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                  |                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                              |                                                                                                                                                                                          |                7 |             32 |         4.57 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |               27 |             33 |         1.22 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1__1_n_0                                                 |                                                                                                                                                                                          |               11 |             36 |         3.27 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                   |                                                                                                                                                                                          |               12 |             40 |         3.33 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__2_n_0                                                 |                                                                                                                                                                                          |               13 |             47 |         3.62 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                     |                                                                                                                                                                                          |               18 |             48 |         2.67 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/m_vector_i                                                                       |                                                                                                                                                                                          |               18 |             50 |         2.78 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                   |                                                                                                                                                                                          |               13 |             51 |         3.92 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                       |                                                                                                                                                                                          |               11 |             58 |         5.27 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                     |                                                                                                                                                                                          |               11 |             58 |         5.27 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                        |                                                                                                                                                                                          |               14 |             64 |         4.57 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                       |                                                                                                                                                                                          |               12 |             64 |         5.33 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                          |                                                                                                                                                                                          |                4 |             64 |        16.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                       |                                                                                                                                                                                          |               48 |            101 |         2.10 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]  |                                                                                                                                                                                          |               17 |            130 |         7.65 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/s_ready_i_reg                       |                                                                                                                                                                                          |               17 |            130 |         7.65 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                   |                                                                                                                                                                                          |               30 |            130 |         4.33 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                |                                                                                                                                                                                          |               32 |            135 |         4.22 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                | add_bram_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |               13 |            137 |        10.54 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state_reg[1]_1[0]                                  |                                                                                                                                                                                          |               19 |            144 |         7.58 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/w_payld_push_d_reg                                     |                                                                                                                                                                                          |               19 |            144 |         7.58 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr       | add_bram_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |               12 |            155 |        12.92 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                           |                                                                                                                                                                                          |               10 |            160 |        16.00 |
|  add_bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | add_bram_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                           |                                                                                                                                                                                          |               11 |            176 |        16.00 |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


