Project Information                                      c:\sifo\rzu_\proc.rpt

MAX+plus II Compiler Report File
Version 10.0 9/14/2000
Compiled: 04/26/2013 12:31:00

Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

proc      EPM7096LC68-7    43       9        0      78      59          81 %
proc1     EPM7096LC68-7    25       22       0      79      48          82 %
proc2     EPM7064LC44-7    13       15       0      59      40          92 %

TOTAL:                     81       46       0      216     147         84 %

User Pins:                 18       8        0  



Project Information                                      c:\sifo\rzu_\proc.rpt

** MULTIPLE PIN CONNECTIONS **


For node name 'c0'
Connect: {proc@27,      proc1@27}

Connect: {proc2@13,     proc@14}

For node name 'sA3'
Connect: {proc2@6,      proc@23,      proc1@41}

For node name 'sA2'
Connect: {proc2@5,      proc@4,       proc1@39}

For node name 'sA1'
Connect: {proc2@4,      proc@5,       proc1@36}

For node name 'sA0'
Connect: {proc2@37,     proc@7,       proc1@4}

For node name 'c'
Connect: {proc2@29,     proc1@5}

For node name 'wr'
Connect: {proc2@12,     proc1@8}

For node name 'sB3'
Connect: {proc2@34,     proc1@13}

For node name 'sB2'
Connect: {proc2@24,     proc1@12}

For node name 'sB1'
Connect: {proc2@38,     proc1@10}

For node name 'sB0'
Connect: {proc2@7,      proc1@9}

Connect: {proc2@19,     proc@39}

Connect: {proc1@47,     proc@19}

Connect: {proc1@49,     proc@60}

Connect: {proc1@32,     proc@61}

Connect: {proc2@17,     proc1@67,     proc@37}

For node name 'DI0'
Connect: {proc1@46,     proc2@28}

Connect: {proc1@60,     proc@44}

Connect: {proc1@62,     proc@45}

Connect: {proc2@20,     proc1@29,     proc@46}

Connect: {proc1@61,     proc@57}

Connect: {proc1@59,     proc@55}

Connect: {proc1@23,     proc@52}

Connect: {proc2@8,      proc1@40,     proc@25}

Connect: {proc2@9,      proc1@14,     proc@24}

Connect: {proc2@11,     proc1@15,     proc@67}

Connect: {proc1@20,     proc@18}

Connect: {proc2@18,     proc1@19,     proc@9}

Connect: {proc1@56,     proc@8}

Connect: {proc2@21,     proc1@18,     proc@30}

Connect: {proc1@57,     proc@2}

Connect: {proc1@65,     proc@64}

Connect: {proc2@33,     proc1@42,     proc@17}

Connect: {proc2@41,     proc1@37,     proc@15}

Connect: {proc1@30,     proc@62}

Connect: {proc1@33,     proc@36}

Connect: {proc1@64,     proc@41}

Connect: {proc1@52,     proc@42}

Connect: {proc2@26,     proc@40}

Connect: {proc2@14,     proc@1}

Connect: {proc1@50,     proc@51}

Connect: {proc1@22,     proc@54}

Connect: {proc@47,      proc1@7}

Connect: {proc2@25,     proc1@24}

Connect: {proc2@16,     proc1@28}

Connect: {proc1@55,     proc@59}

Connect: {proc1@54,     proc@56}

Connect: {proc1@25,     proc@50}

Connect: {proc1@51,     proc@65}


Project Information                                      c:\sifo\rzu_\proc.rpt

** FILE HIERARCHY **



|alu0:1|
|alu0:1|lpm_add_sub:341|
|alu0:1|lpm_add_sub:341|addcore:adder|
|alu0:1|lpm_add_sub:341|addcore:adder|addcore:adder0|
|alu0:1|lpm_add_sub:341|altshift:result_ext_latency_ffs|
|alu0:1|lpm_add_sub:341|altshift:carry_ext_latency_ffs|
|alu0:1|lpm_add_sub:341|altshift:oflow_ext_latency_ffs|
|alu0:1|lpm_add_sub:343|
|alu0:1|lpm_add_sub:343|addcore:adder|
|alu0:1|lpm_add_sub:343|addcore:adder|addcore:adder0|
|alu0:1|lpm_add_sub:343|altshift:result_ext_latency_ffs|
|alu0:1|lpm_add_sub:343|altshift:carry_ext_latency_ffs|
|alu0:1|lpm_add_sub:343|altshift:oflow_ext_latency_ffs|
|alu0:1|lpm_add_sub:393|
|alu0:1|lpm_add_sub:393|addcore:adder|
|alu0:1|lpm_add_sub:393|addcore:adder|addcore:adder0|
|alu0:1|lpm_add_sub:393|altshift:result_ext_latency_ffs|
|alu0:1|lpm_add_sub:393|altshift:carry_ext_latency_ffs|
|alu0:1|lpm_add_sub:393|altshift:oflow_ext_latency_ffs|
|alu0:1|lpm_add_sub:394|
|alu0:1|lpm_add_sub:394|addcore:adder|
|alu0:1|lpm_add_sub:394|addcore:adder|addcore:adder0|
|alu0:1|lpm_add_sub:394|altshift:result_ext_latency_ffs|
|alu0:1|lpm_add_sub:394|altshift:carry_ext_latency_ffs|
|alu0:1|lpm_add_sub:394|altshift:oflow_ext_latency_ffs|
|alu0:1|lpm_add_sub:396|
|alu0:1|lpm_add_sub:396|addcore:adder|
|alu0:1|lpm_add_sub:396|addcore:adder|addcore:adder0|
|alu0:1|lpm_add_sub:396|altshift:result_ext_latency_ffs|
|alu0:1|lpm_add_sub:396|altshift:carry_ext_latency_ffs|
|alu0:1|lpm_add_sub:396|altshift:oflow_ext_latency_ffs|
|alu0:1|lpm_add_sub:446|
|alu0:1|lpm_add_sub:446|addcore:adder|
|alu0:1|lpm_add_sub:446|addcore:adder|addcore:adder0|
|alu0:1|lpm_add_sub:446|altshift:result_ext_latency_ffs|
|alu0:1|lpm_add_sub:446|altshift:carry_ext_latency_ffs|
|alu0:1|lpm_add_sub:446|altshift:oflow_ext_latency_ffs|
|alu0:1|lpm_add_sub:447|
|alu0:1|lpm_add_sub:447|addcore:adder|
|alu0:1|lpm_add_sub:447|addcore:adder|addcore:adder0|
|alu0:1|lpm_add_sub:447|altshift:result_ext_latency_ffs|
|alu0:1|lpm_add_sub:447|altshift:carry_ext_latency_ffs|
|alu0:1|lpm_add_sub:447|altshift:oflow_ext_latency_ffs|
|alu0:1|lpm_add_sub:449|
|alu0:1|lpm_add_sub:449|addcore:adder|
|alu0:1|lpm_add_sub:449|addcore:adder|addcore:adder0|
|alu0:1|lpm_add_sub:449|altshift:result_ext_latency_ffs|
|alu0:1|lpm_add_sub:449|altshift:carry_ext_latency_ffs|
|alu0:1|lpm_add_sub:449|altshift:oflow_ext_latency_ffs|
|rzu:2|
|rzu:2|16dmux:54|
|rzu:2|16dmux:6|
|rzu:2|register2:60|
|rzu:2|register2:68|
|rzu:2|register2:59|
|rzu:2|register2:67|
|rzu:2|register2:58|
|rzu:2|register2:66|
|rzu:2|register2:57|
|rzu:2|register2:65|
|rzu:2|register2:56|
|rzu:2|register2:64|
|rzu:2|register2:55|
|rzu:2|register2:63|
|rzu:2|register2:49|
|rzu:2|register2:62|
|rzu:2|register2:46|
|rzu:2|register2:61|


Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc

***** Logic for device 'proc' compiled without errors.




Device: EPM7096LC68-7

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    MultiVolt I/O                              = OFF



Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc

** ERROR SUMMARY **

Info: Chip 'proc' in device 'EPM7096LC68-7' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
             ~  ~                 ~  ~     ~     ~  ~     ~  ~  
             P  P              V  P  P     P     P  P     P  P  
             I  I              C  I  I  c  I     I  I  V  I  I  
             N  N              C  N  N  t  N     N  N  C  N  N  
             0  0  s  G  s  s  I  0  0  r  0  G  0  0  C  0  0  
             0  0  A  N  A  A  N  1  2  l  2  N  3  1  I  2  1  
             8  9  0  D  1  2  T  3  9  0  3  D  8  4  O  5  0  
           -----------------------------------------------------_ 
         /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
  ctrl1 | 10                                                  60 | ~PIN007 
  VCCIO | 11                                                  59 | ~PIN034 
  ctrl2 | 12                                                  58 | GND 
     c4 | 13                                                  57 | ~PIN018 
~PIN004 | 14                                                  56 | ~PIN035 
~PIN003 | 15                                                  55 | ~PIN019 
    GND | 16                                                  54 | ~PIN036 
~PIN002 | 17                                                  53 | VCCIO 
~PIN024 | 18                  EPM7096LC68-7                   52 | ~PIN020 
~PIN006 | 19                                                  51 | ~PIN001 
 f_out0 | 20                                                  50 | ~PIN037 
  VCCIO | 21                                                  49 | ovr 
      z | 22                                                  48 | GND 
    sA3 | 23                                                  47 | ~PIN031 
~PIN022 | 24                                                  46 | ~PIN017 
~PIN021 | 25                                                  45 | ~PIN016 
    GND | 26                                                  44 | ~PIN015 
        |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
          ------------------------------------------------------ 
             c  f  f  ~  V  f  f  G  V  ~  ~  G  ~  ~  ~  ~  V  
             0  _  _  P  C  _  3  N  C  P  P  N  P  P  P  P  C  
                o  o  I  C  o     D  C  I  I  D  I  I  I  I  C  
                u  u  N  I  u        I  N  N     N  N  N  N  I  
                t  t  0  O  t        N  0  0     0  0  0  0  O  
                3  2  1     1        T  3  1     0  2  2  2     
                      2                 0  1     5  8  6  7     


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     9/16( 56%)   8/ 8(100%)  16/16(100%)  32/36( 88%) 
B:    LC17 - LC32    16/16(100%)   8/ 8(100%)  16/16(100%)  30/36( 83%) 
C:    LC33 - LC48    11/16( 68%)   8/ 8(100%)  11/16( 68%)  32/36( 88%) 
D:    LC49 - LC64    13/16( 81%)   8/ 8(100%)  15/16( 93%)  32/36( 88%) 
E:    LC65 - LC80    13/16( 81%)   8/ 8(100%)  16/16(100%)  26/36( 72%) 
F:    LC81 - LC96    16/16(100%)   8/ 8(100%)  16/16(100%)  29/36( 80%) 


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            48/48     (100%)
Total logic cells used:                         78/96     ( 81%)
Total shareable expanders used:                 59/96     ( 61%)
Total Turbo logic cells used:                   78/96     ( 81%)
Total shareable expanders not available (n/a):  31/96     ( 32%)
Average fan-in:                                  7.66
Total fan-in:                                   598

Total input pins required:                      43
Total output pins required:                      9
Total bidirectional pins required:               0
Total logic cells required:                     78
Total flipflops required:                        0
Total product terms required:                  314
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          52

Synthesized logic cells:                        47/  96   ( 48%)



Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  68      -   -       INPUT               0      0   0    0    0    6   25  ctrl0
  10    (6)  (A)      INPUT               0      0   0    0    0    6   25  ctrl1
  12    (4)  (A)      INPUT               0      0   0    0    0    6   25  ctrl2
  27   (43)  (C)      INPUT               0      0   0    0    0    3   11  c0
  51   (73)  (E)      INPUT    s          0      0   0    0    0    2    0  ~PIN001
  17   (27)  (B)      INPUT    s          0      0   0    0    0    0    8  ~PIN002
  15   (29)  (B)      INPUT    s          0      0   0    0    0    0    8  ~PIN003
  14   (32)  (B)      INPUT    s          0      0   0    0    0    0    6  ~PIN004
  39   (53)  (D)      INPUT    s          0      0   0    0    0    0    5  ~PIN005
  19   (24)  (B)      INPUT    s          0      0   0    0    0    0    8  ~PIN006
  60   (88)  (F)      INPUT    s          0      0   0    0    0    0    7  ~PIN007
   9    (8)  (A)      INPUT    s          0      0   0    0    0    1   10  ~PIN008
   8    (9)  (A)      INPUT    s          0      0   0    0    0    1    9  ~PIN009
  61   (89)  (F)      INPUT    s          0      0   0    0    0    0   10  ~PIN010
  37   (51)  (D)      INPUT    s          0      0   0    0    0    1    8  ~PIN011
  30   (37)  (C)      INPUT    s          0      0   0    0    0    1    9  ~PIN012
   2      -   -       INPUT    s          0      0   0    0    0    1   10  ~PIN013
  64   (94)  (F)      INPUT    s          0      0   0    0    0    1    9  ~PIN014
  44   (61)  (D)      INPUT    s          0      0   0    0    0    0    7  ~PIN015
  45   (64)  (D)      INPUT    s          0      0   0    0    0    0    7  ~PIN016
  46   (65)  (E)      INPUT    s          0      0   0    0    0    0    7  ~PIN017
  57   (84)  (F)      INPUT    s          0      0   0    0    0    0    7  ~PIN018
  55   (80)  (E)      INPUT    s          0      0   0    0    0    0    7  ~PIN019
  52   (75)  (E)      INPUT    s          0      0   0    0    0    0    7  ~PIN020
  25   (45)  (C)      INPUT    s          0      0   0    0    0    0    7  ~PIN021
  24   (48)  (C)      INPUT    s          0      0   0    0    0    0    6  ~PIN022
  67      -   -       INPUT    s          0      0   0    0    0    0    7  ~PIN023
  18   (25)  (B)      INPUT    s          0      0   0    0    0    0    7  ~PIN024
  62   (92)  (F)      INPUT    s          0      0   0    0    0    0    9  ~PIN025
  41   (57)  (D)      INPUT    s          0      0   0    0    0    0    5  ~PIN026
  42   (59)  (D)      INPUT    s          0      0   0    0    0    0    4  ~PIN027
  40   (56)  (D)      INPUT    s          0      0   0    0    0    0    5  ~PIN028
   1      -   -       INPUT    s          0      0   0    0    0    0    3  ~PIN029
  36   (49)  (D)      INPUT    s          0      0   0    0    0    0    5  ~PIN030
  59   (86)  (F)      INPUT    s          0      0   0    0    0    0    1  ~PIN034
  56   (81)  (F)      INPUT    s          0      0   0    0    0    0    1  ~PIN035
  54   (77)  (E)      INPUT    s          0      0   0    0    0    0    1  ~PIN036
  50   (72)  (E)      INPUT    s          0      0   0    0    0    0    3  ~PIN037
  65   (96)  (F)      INPUT    s          0      0   0    0    0    1    2  ~PIN038
   7   (12)  (A)      INPUT               0      0   0    0    0    1   20  sA0
   5   (14)  (A)      INPUT               0      0   0    0    0    1   20  sA1
   4   (16)  (A)      INPUT               0      0   0    0    0    1   20  sA2
  23   (17)  (B)      INPUT               0      0   0    0    0    1   20  sA3


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  13      1    A     OUTPUT      t        8      7   1    4    3    0    0  c4
  20     21    B     OUTPUT      t        4      3   1    3    5    0    0  f_out0
  32     35    C     OUTPUT      t        2      1   0    4    3    0    0  f_out1
  29     40    C     OUTPUT      t        2      1   0    4    4    0    0  f_out2
  28     41    C     OUTPUT      t        4      2   1    5    6    0    0  f_out3
  33     33    C     OUTPUT    s t        2      2   0    4    3    2    1  f3
  49     69    E     OUTPUT      t        0      0   0    0    2    0    0  ovr
  47     67    E     OUTPUT      t        6      6   0   10    2    0    0  ~PIN031
  22     19    B     OUTPUT      t        0      0   0    0    4    0    0  z


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     76    E       SOFT      t        1      0   1    4    1    0    1  |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|gcp2
   -     68    E       SOFT      t        3      2   0    6    1    0    1  |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|g4
   -     36    C       SOFT      t        5      0   0    9    7    3    5  |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|result_node0
   -     70    E       SOFT      t        8      7   0   13    2    3    4  |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|result_node1
 (52)    75    E       SOFT      t        1      0   1    4    1    2    3  |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|result_node2
 (54)    77    E       SOFT      t        2      2   0    2    1    1    2  |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|result_node3
   -     78    E       SOFT    s t        4      3   1   13    2    0    3  |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~220~1
   -     83    F       SOFT    s t        1      0   1   21    0    0    1  |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~1
   -     87    F       SOFT    s t        1      0   1   20    0    0    1  |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~2
 (60)    88    F       SOFT    s t        1      0   1    9    0    0    1  |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~3
   -     90    F       SOFT    s t        1      0   1   10    0    0    1  |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~4
   -     95    F       SOFT    s t        1      0   1   10    0    0    1  |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~5
 (59)    86    F       SOFT    s t        1      0   1   10    0    0    1  |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~6
   -     82    F       SOFT    s t        1      0   1    9    0    0    1  |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~7
 (27)    43    C       SOFT      t        0      0   0    1    2    0    1  |ALU0:1|LPM_ADD_SUB:343|addcore:adder|addcore:adder0|result_node1
   -     46    C       SOFT      t        0      0   0    1    3    0    1  |ALU0:1|LPM_ADD_SUB:343|addcore:adder|addcore:adder0|result_node2
   -     44    C       SOFT      t        0      0   0    1    4    1    0  |ALU0:1|LPM_ADD_SUB:343|addcore:adder|addcore:adder0|result_node3
   -     42    C       SOFT    s t        0      0   0    1    1    1    1  |ALU0:1|LPM_ADD_SUB:343|addcore:adder|addcore:adder0|~238~1
 (25)    45    C       SOFT    s t        0      0   0    1    5    1    1  |ALU0:1|LPM_ADD_SUB:343|addcore:adder|addcore:adder0|~249~1
 (41)    57    D       SOFT    s t        0      0   0    2    0    1    1  |ALU0:1|LPM_ADD_SUB:396|addcore:adder|addcore:adder0|~239~1
   -     58    D       SOFT      t        0      0   0    3    1    0    1  |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|gcp2
   -     60    D       SOFT      t        2      2   0    5    1    0    1  |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|g4
   -     93    F       SOFT    s t        1      0   1   10    0    0    1  |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|pp0~1
 (64)    94    F       SOFT    s t        1      0   1   10    0    0    1  |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|pp0~2
 (36)    49    D       SOFT      t        6      0   0   11    2    0    6  |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|ps0
   -     52    D       SOFT      t        7      0   0   13    3    0    4  |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|result_node1
 (42)    59    D       SOFT      t        0      0   0    4    2    0    3  |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|result_node2
 (44)    61    D       SOFT      t        2      2   0    4    2    0    2  |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|result_node3
   -     63    D       SOFT      t        1      1   0    4    2    0    1  |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|result_node4
 (65)    96    F       SOFT    s t        3      2   1   12    2    0    3  |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~220~1
   -     91    F       SOFT    s t        1      0   1    9    1    0    1  |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~242~1
 (62)    92    F       SOFT    s t        1      0   1    9    1    0    1  |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~242~2
 (18)    25    B       SOFT      t        0      0   0    1    1    0    4  |ALU0:1|LPM_ADD_SUB:447|addcore:adder|addcore:adder0|result_node1
   -     18    B       SOFT      t        0      0   0    1    2    0    3  |ALU0:1|LPM_ADD_SUB:447|addcore:adder|addcore:adder0|result_node2
 (15)    29    B       SOFT      t        0      0   0    1    3    0    2  |ALU0:1|LPM_ADD_SUB:447|addcore:adder|addcore:adder0|result_node3
   -     30    B       SOFT      t        0      0   0    1    4    0    1  |ALU0:1|LPM_ADD_SUB:447|addcore:adder|addcore:adder0|result_node4
 (37)    51    D       SOFT      t        0      0   0    2    1    0    1  |ALU0:1|LPM_ADD_SUB:449|addcore:adder|addcore:adder0|result_node1
 (40)    56    D       SOFT      t        0      0   0    2    2    0    1  |ALU0:1|LPM_ADD_SUB:449|addcore:adder|addcore:adder0|result_node2
   -     62    D       SOFT      t        0      0   0    2    4    1    2  |ALU0:1|LPM_ADD_SUB:449|addcore:adder|addcore:adder0|result_node4
 (39)    53    D       SOFT    s t        0      0   0    2    0    1    1  |ALU0:1|LPM_ADD_SUB:449|addcore:adder|addcore:adder0|~239~1
 (45)    64    D       SOFT    s t        0      0   0    2    3    2    0  |ALU0:1|LPM_ADD_SUB:449|addcore:adder|addcore:adder0|~246~1
 (57)    84    F       SOFT    s t        0      0   0    3    0    0    9  |ALU0:1|~698~1
   -     85    F       SOFT    s t        0      0   0    3    0    0    9  |ALU0:1|~706~1
 (46)    65    E       SOFT    s t        0      0   0    3    0    0    9  |ALU0:1|~711~1
   -     66    E       SOFT    s t        0      0   0    3    0    0    8  |ALU0:1|~716~1
   -     71    E       SOFT    s t        0      0   0    3    0    0    8  |ALU0:1|~722~1
 (12)     4    A      LCELL    s t        2      2   0    4    2    0    1  |ALU0:1|~731~1~2
   -     11    A      LCELL    s t        8      7   1    4    3    1    1  |ALU0:1|~731~1
   -     74    E       SOFT    s t        1      0   0    5    1    0    1  |ALU0:1|~742~1
  (7)    12    A       SOFT    s t        1      1   0    5    1    0    1  |ALU0:1|~743~1
   -     10    A       SOFT    s t        3      3   0    5    1    2    0  |ALU0:1|~754~1
  (8)     9    A       SOFT    s t        3      0   0    5    6    1    1  |ALU0:1|~782~1
   -     28    B       SOFT    s t        1      0   1    5    6    0    1  |ALU0:1|~782~2
   -     23    B       SOFT    s t        1      0   1    3    6    0    1  |ALU0:1|~782~3
 (14)    32    B       SOFT    s t        1      0   1    5    6    0    1  |ALU0:1|~782~4
   -      2    A      LCELL    s t        1      1   0    3    2    2    3  |ALU0:1|~785~1
  (4)    16    A       SOFT    s t        3      0   0    5    6    1    1  |ALU0:1|~809~1
   -     20    B       SOFT    s t        1      0   1    5    6    0    1  |ALU0:1|~809~2
   -     22    B       SOFT    s t        1      0   1    3    6    0    1  |ALU0:1|~809~3
   -     26    B       SOFT    s t        1      0   1    5    6    0    1  |ALU0:1|~809~4
   -     34    C      LCELL    s t        1      1   0    3    2    1    3  |ALU0:1|~812~1
 (19)    24    B       SOFT    s t        0      0   0    4    1    1    1  |ALU0:1|~831~1
   -     31    B       SOFT    s t        4      0   0    4    7    1    1  |ALU0:1|~832~1
 (17)    27    B       SOFT    s t        1      0   1    4    5    0    1  |ALU0:1|~832~2
   -     15    A       SOFT    s t        1      0   1    3    4    0    1  |ALU0:1|~832~3
 (23)    17    B      LCELL    s t        4      3   1    3    5    1    3  |ALU0:1|~839~1
 (61)    89    F       SOFT    s t        1      0   1    9    0    1    4  |rzu:2|register2:60|~14~1~15~2
 (56)    81    F       SOFT    s t        1      0   1    9    0    1    4  |rzu:2|register2:60|~14~1~15~3
 (51)    73    E       SOFT    s t        3      2   1   10    2    0    3  |rzu:2|register2:60|~14~1~16


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                           Logic cells placed in LAB 'A'
        +----------------- LC4 |ALU0:1|~731~1~2
        | +--------------- LC11 |ALU0:1|~731~1
        | | +------------- LC12 |ALU0:1|~743~1
        | | | +----------- LC10 |ALU0:1|~754~1
        | | | | +--------- LC9 |ALU0:1|~782~1
        | | | | | +------- LC2 |ALU0:1|~785~1
        | | | | | | +----- LC16 |ALU0:1|~809~1
        | | | | | | | +--- LC15 |ALU0:1|~832~3
        | | | | | | | | +- LC1 c4
        | | | | | | | | | 
        | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'A':
LC4  -> - * - - - - - - - | * - - - - - | <-- |ALU0:1|~731~1~2
LC11 -> - * - - - - - - * | * - - - - - | <-- |ALU0:1|~731~1
LC12 -> - - - * - - - - - | * - - - - - | <-- |ALU0:1|~743~1
LC9  -> - - - - - * - - - | * - * - - - | <-- |ALU0:1|~782~1

Pin
68   -> * * * * * * * * * | * * * - * * | <-- ctrl0
10   -> * * * * * * * * * | * * * - * * | <-- ctrl1
12   -> * * * * * * * * * | * * * - * * | <-- ctrl2
17   -> - - * * - - - - - | * - - * * - | <-- ~PIN002
15   -> - - * * - - - - - | * - - * * - | <-- ~PIN003
14   -> - - - - * - - - - | * * - - * - | <-- ~PIN004
19   -> - - - - - - * - - | * * - - * - | <-- ~PIN006
2    -> - - - - - - - - - | - - - - * * | <-- ~PIN013
67   -> - - - - - - - - - | - - * * - * | <-- ~PIN023
1    -> - - - - - - - - - | - - - * - - | <-- ~PIN029
59   -> - - - - * - - - - | * - - - - - | <-- ~PIN034
56   -> - - - - - - * - - | * - - - - - | <-- ~PIN035
65   -> * * - - - - - - * | * - - - - - | <-- ~PIN038
LC46 -> - - - - - * - - - | * - - - - - | <-- |ALU0:1|LPM_ADD_SUB:343|addcore:adder|addcore:adder0|result_node2
LC45 -> * - - - - - - - * | * - - - - - | <-- |ALU0:1|LPM_ADD_SUB:343|addcore:adder|addcore:adder0|~249~1
LC51 -> - - - - - - * - - | * - - - - - | <-- |ALU0:1|LPM_ADD_SUB:449|addcore:adder|addcore:adder0|result_node1
LC56 -> - - - - * - - - - | * - - - - - | <-- |ALU0:1|LPM_ADD_SUB:449|addcore:adder|addcore:adder0|result_node2
LC62 -> * * - - - - - - * | * - - - - - | <-- |ALU0:1|LPM_ADD_SUB:449|addcore:adder|addcore:adder0|result_node4
LC84 -> - - - - - - - * - | * * - - - - | <-- |ALU0:1|~698~1
LC85 -> - - - - - - - * - | * * - - - - | <-- |ALU0:1|~706~1
LC65 -> - - - - - - - * - | * * - - - - | <-- |ALU0:1|~711~1
LC66 -> - - - - * - * - - | * * - - - - | <-- |ALU0:1|~716~1
LC71 -> - - - - * - * - - | * * - - - - | <-- |ALU0:1|~722~1
LC74 -> - - * - - - - - - | * - - - - - | <-- |ALU0:1|~742~1
LC28 -> - - - - * - - - - | * - - - - - | <-- |ALU0:1|~782~2
LC23 -> - - - - * - - - - | * - - - - - | <-- |ALU0:1|~782~3
LC32 -> - - - - * - - - - | * - - - - - | <-- |ALU0:1|~782~4
LC20 -> - - - - - - * - - | * - - - - - | <-- |ALU0:1|~809~2
LC22 -> - - - - - - * - - | * - - - - - | <-- |ALU0:1|~809~3
LC26 -> - - - - - - * - - | * - - - - - | <-- |ALU0:1|~809~4
LC17 -> - - - - - - - * - | * * - - - - | <-- |ALU0:1|~839~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC25 |ALU0:1|LPM_ADD_SUB:447|addcore:adder|addcore:adder0|result_node1
        | +----------------------------- LC18 |ALU0:1|LPM_ADD_SUB:447|addcore:adder|addcore:adder0|result_node2
        | | +--------------------------- LC29 |ALU0:1|LPM_ADD_SUB:447|addcore:adder|addcore:adder0|result_node3
        | | | +------------------------- LC30 |ALU0:1|LPM_ADD_SUB:447|addcore:adder|addcore:adder0|result_node4
        | | | | +----------------------- LC28 |ALU0:1|~782~2
        | | | | | +--------------------- LC23 |ALU0:1|~782~3
        | | | | | | +------------------- LC32 |ALU0:1|~782~4
        | | | | | | | +----------------- LC20 |ALU0:1|~809~2
        | | | | | | | | +--------------- LC22 |ALU0:1|~809~3
        | | | | | | | | | +------------- LC26 |ALU0:1|~809~4
        | | | | | | | | | | +----------- LC24 |ALU0:1|~831~1
        | | | | | | | | | | | +--------- LC31 |ALU0:1|~832~1
        | | | | | | | | | | | | +------- LC27 |ALU0:1|~832~2
        | | | | | | | | | | | | | +----- LC17 |ALU0:1|~839~1
        | | | | | | | | | | | | | | +--- LC21 f_out0
        | | | | | | | | | | | | | | | +- LC19 z
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'B':
LC24 -> - - - - - - - - - - - - - * * - | - * - - - - | <-- |ALU0:1|~831~1
LC31 -> - - - - - - - - - - - - - * * - | - * - - - - | <-- |ALU0:1|~832~1
LC27 -> - - - - - - - - - - - * - - - - | - * - - - - | <-- |ALU0:1|~832~2
LC17 -> - - - - - - - - - - - * * - - * | * * - - - - | <-- |ALU0:1|~839~1

Pin
68   -> - - - - * * * * * * * * * * * - | * * * - * * | <-- ctrl0
10   -> - - - - * * * * * * * * * * * - | * * * - * * | <-- ctrl1
12   -> - - - - * * * * * * * * * * * - | * * * - * * | <-- ctrl2
14   -> - - - - * - * - - - - - - - - - | * * - - * - | <-- ~PIN004
39   -> - - - - * - * - - - - - - - - - | - * - - * - | <-- ~PIN005
19   -> - - - - - - - * - * - - - - - - | * * - - * - | <-- ~PIN006
60   -> - - - - - - - * - * - - - - - - | - * - - * - | <-- ~PIN007
2    -> - - - - - - - - - - - - - - - - | - - - - * * | <-- ~PIN013
67   -> - - - - - - - - - - - - - - - - | - - * * - * | <-- ~PIN023
62   -> * * * * - - - - - - - - - - - - | - * - * - - | <-- ~PIN025
1    -> - - - - - - - - - - - - - - - - | - - - * - - | <-- ~PIN029
50   -> - - - - - - - - - - * * * - - - | - * - - - - | <-- ~PIN037
LC42 -> - - - - - - - - - - - - - * * - | - * - - - - | <-- |ALU0:1|LPM_ADD_SUB:343|addcore:adder|addcore:adder0|~238~1
LC57 -> - - - - - - - - - - - - - * * - | - * - - - - | <-- |ALU0:1|LPM_ADD_SUB:396|addcore:adder|addcore:adder0|~239~1
LC52 -> * * * * - - - - - - - - - - - - | - * - - - - | <-- |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|result_node1
LC59 -> - * * * - - - - - - - - - - - - | - * - - - - | <-- |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|result_node2
LC61 -> - - * * - - - - - - - - - - - - | - * - - - - | <-- |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|result_node3
LC63 -> - - - * - - - - - - - - - - - - | - * - - - - | <-- |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|result_node4
LC53 -> - - - - - - - - - - - - - * * - | - * - - - - | <-- |ALU0:1|LPM_ADD_SUB:449|addcore:adder|addcore:adder0|~239~1
LC84 -> - - - - * * * * * * - * * - - - | * * - - - - | <-- |ALU0:1|~698~1
LC85 -> - - - - * * * * * * - * * - - - | * * - - - - | <-- |ALU0:1|~706~1
LC65 -> - - - - * * * * * * - * * - - - | * * - - - - | <-- |ALU0:1|~711~1
LC66 -> - - - - * * * * * * - - - - - - | * * - - - - | <-- |ALU0:1|~716~1
LC71 -> - - - - * * * * * * - - - - - - | * * - - - - | <-- |ALU0:1|~722~1
LC2  -> - - - - * * * - - - - - - - - * | - * - - * - | <-- |ALU0:1|~785~1
LC34 -> - - - - - - - * * * - - - - - * | - * - - - - | <-- |ALU0:1|~812~1
LC15 -> - - - - - - - - - - - * - - - - | - * - - - - | <-- |ALU0:1|~832~3
LC33 -> - - - - - - - - - - - - - - - * | - * - - * - | <-- f3
LC73 -> - - - - - - - - - - * * * - - - | - * - - - - | <-- |rzu:2|register2:60|~14~1~16


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                               Logic cells placed in LAB 'C'
        +--------------------- LC36 |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|result_node0
        | +------------------- LC43 |ALU0:1|LPM_ADD_SUB:343|addcore:adder|addcore:adder0|result_node1
        | | +----------------- LC46 |ALU0:1|LPM_ADD_SUB:343|addcore:adder|addcore:adder0|result_node2
        | | | +--------------- LC44 |ALU0:1|LPM_ADD_SUB:343|addcore:adder|addcore:adder0|result_node3
        | | | | +------------- LC42 |ALU0:1|LPM_ADD_SUB:343|addcore:adder|addcore:adder0|~238~1
        | | | | | +----------- LC45 |ALU0:1|LPM_ADD_SUB:343|addcore:adder|addcore:adder0|~249~1
        | | | | | | +--------- LC34 |ALU0:1|~812~1
        | | | | | | | +------- LC35 f_out1
        | | | | | | | | +----- LC40 f_out2
        | | | | | | | | | +--- LC41 f_out3
        | | | | | | | | | | +- LC33 f3
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'C':
LC36 -> - * * * * * - * * * - | - - * - - - | <-- |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|result_node0
LC43 -> - - - - - - * - - - - | - - * - - - | <-- |ALU0:1|LPM_ADD_SUB:343|addcore:adder|addcore:adder0|result_node1
LC44 -> - - - - - - - - - - * | - - * - - - | <-- |ALU0:1|LPM_ADD_SUB:343|addcore:adder|addcore:adder0|result_node3

Pin
68   -> - - - - - - * * * * * | * * * - * * | <-- ctrl0
10   -> - - - - - - * * * * * | * * * - * * | <-- ctrl1
12   -> - - - - - - * * * * * | * * * - * * | <-- ctrl2
27   -> - * * * * * - * * * - | - - * * - - | <-- c0
51   -> - - - - - - - - - * * | - - * - - - | <-- ~PIN001
9    -> * - - - - - - - - - - | - - * * * * | <-- ~PIN008
8    -> * - - - - - - - - - - | - - * * * * | <-- ~PIN009
61   -> * - - - - - - - - - - | - - * - * * | <-- ~PIN010
2    -> - - - - - - - - - - - | - - - - * * | <-- ~PIN013
67   -> * - - - - - - - - - - | - - * * - * | <-- ~PIN023
18   -> * - - - - - - - - - - | - - * * - * | <-- ~PIN024
1    -> - - - - - - - - - - - | - - - * - - | <-- ~PIN029
7    -> * - - - - - - - - - - | - - * * * * | <-- sA0
5    -> * - - - - - - - - - - | - - * * * * | <-- sA1
4    -> * - - - - - - - - - - | - - * * * * | <-- sA2
23   -> * - - - - - - - - - - | - - * * * * | <-- sA3
LC68 -> - - - - - * - - - - - | - - * - - - | <-- |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|g4
LC70 -> - * * * - * - * * * - | - - * - - - | <-- |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|result_node1
LC75 -> - - * * - * - - * * - | - - * - - - | <-- |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|result_node2
LC77 -> - - - * - * - - - * - | - - * - - - | <-- |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|result_node3
LC83 -> * - - - - - - - - - - | - - * - - - | <-- |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~1
LC87 -> * - - - - - - - - - - | - - * - - - | <-- |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~2
LC88 -> * - - - - - - - - - - | - - * - - - | <-- |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~3
LC90 -> * - - - - - - - - - - | - - * - - - | <-- |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~4
LC95 -> * - - - - - - - - - - | - - * - - - | <-- |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~5
LC86 -> * - - - - - - - - - - | - - * - - - | <-- |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~6
LC82 -> * - - - - - - - - - - | - - * - - - | <-- |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~7
LC64 -> - - - - - - - - - * * | - - * - - - | <-- |ALU0:1|LPM_ADD_SUB:449|addcore:adder|addcore:adder0|~246~1
LC10 -> - - - - - - - - - * * | - - * - - - | <-- |ALU0:1|~754~1
LC9  -> - - - - - - - - * - - | * - * - - - | <-- |ALU0:1|~782~1
LC16 -> - - - - - - * * - - - | - - * - - - | <-- |ALU0:1|~809~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                   Logic cells placed in LAB 'D'
        +------------------------- LC57 |ALU0:1|LPM_ADD_SUB:396|addcore:adder|addcore:adder0|~239~1
        | +----------------------- LC58 |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|gcp2
        | | +--------------------- LC60 |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|g4
        | | | +------------------- LC49 |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|ps0
        | | | | +----------------- LC52 |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|result_node1
        | | | | | +--------------- LC59 |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|result_node2
        | | | | | | +------------- LC61 |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|result_node3
        | | | | | | | +----------- LC63 |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|result_node4
        | | | | | | | | +--------- LC51 |ALU0:1|LPM_ADD_SUB:449|addcore:adder|addcore:adder0|result_node1
        | | | | | | | | | +------- LC56 |ALU0:1|LPM_ADD_SUB:449|addcore:adder|addcore:adder0|result_node2
        | | | | | | | | | | +----- LC62 |ALU0:1|LPM_ADD_SUB:449|addcore:adder|addcore:adder0|result_node4
        | | | | | | | | | | | +--- LC53 |ALU0:1|LPM_ADD_SUB:449|addcore:adder|addcore:adder0|~239~1
        | | | | | | | | | | | | +- LC64 |ALU0:1|LPM_ADD_SUB:449|addcore:adder|addcore:adder0|~246~1
        | | | | | | | | | | | | | 
        | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'D':
LC58 -> - - - - - - * - - - - - - | - - - * - - | <-- |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|gcp2
LC60 -> - - - - - - - * - - - - - | - - - * - - | <-- |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|g4
LC49 -> - - - - * * * * - - - - - | - - - * - * | <-- |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|ps0

Pin
68   -> - - - - - - - - - - - - - | * * * - * * | <-- ctrl0
27   -> * - - - - - - - * * * * * | - - * * - - | <-- c0
17   -> - - * - - - * * - - - - - | * - - * * - | <-- ~PIN002
15   -> - - * - - - * * - - - - - | * - - * * - | <-- ~PIN003
9    -> - - - * * - - - - - - - - | - - * * * * | <-- ~PIN008
8    -> - - - * * - - - - - - - - | - - * * * * | <-- ~PIN009
2    -> - - - - - - - - - - - - - | - - - - * * | <-- ~PIN013
25   -> - - - * * - - - - - - - - | - - - * - * | <-- ~PIN021
24   -> - - - * * - - - - - - - - | - - - * - * | <-- ~PIN022
67   -> - - - * * - - - - - - - - | - - * * - * | <-- ~PIN023
18   -> - - - * * - - - - - - - - | - - * * - * | <-- ~PIN024
62   -> - - - - - - - - * * * * * | - * - * - - | <-- ~PIN025
41   -> - - - - * * * * - - - - - | - - - * - * | <-- ~PIN026
42   -> - * * - * * - - - - - - - | - - - * - - | <-- ~PIN027
40   -> - * * - - * * * - - - - - | - - - * - - | <-- ~PIN028
1    -> - * * - - * - - - - - - - | - - - * - - | <-- ~PIN029
36   -> - - - * * - - - - - - - - | - - - * - * | <-- ~PIN030
54   -> * - - - - - - - - - - - - | - - - * - - | <-- ~PIN036
7    -> - - - * * - - - - - - - - | - - * * * * | <-- sA0
5    -> - - - * * - - - - - - - - | - - * * * * | <-- sA1
4    -> - - - * * - - - - - - - - | - - * * * * | <-- sA2
23   -> - - - * * - - - - - - - - | - - * * * * | <-- sA3
LC93 -> - - - * - - - - - - - - - | - - - * - - | <-- |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|pp0~1
LC94 -> - - - * - - - - - - - - - | - - - * - - | <-- |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|pp0~2
LC96 -> - * * - - * - - - - - - - | - - - * - - | <-- |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~220~1
LC91 -> - - - - * - - - - - - - - | - - - * - - | <-- |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~242~1
LC92 -> - - - - * - - - - - - - - | - - - * - - | <-- |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~242~2
LC25 -> - - - - - - - - * * * - * | - - - * - - | <-- |ALU0:1|LPM_ADD_SUB:447|addcore:adder|addcore:adder0|result_node1
LC18 -> - - - - - - - - - * * - * | - - - * - - | <-- |ALU0:1|LPM_ADD_SUB:447|addcore:adder|addcore:adder0|result_node2
LC29 -> - - - - - - - - - - * - * | - - - * - - | <-- |ALU0:1|LPM_ADD_SUB:447|addcore:adder|addcore:adder0|result_node3
LC30 -> - - - - - - - - - - * - - | - - - * - - | <-- |ALU0:1|LPM_ADD_SUB:447|addcore:adder|addcore:adder0|result_node4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                                   Logic cells placed in LAB 'E'
        +------------------------- LC76 |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|gcp2
        | +----------------------- LC68 |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|g4
        | | +--------------------- LC70 |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|result_node1
        | | | +------------------- LC75 |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|result_node2
        | | | | +----------------- LC77 |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|result_node3
        | | | | | +--------------- LC78 |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~220~1
        | | | | | | +------------- LC65 |ALU0:1|~711~1
        | | | | | | | +----------- LC66 |ALU0:1|~716~1
        | | | | | | | | +--------- LC71 |ALU0:1|~722~1
        | | | | | | | | | +------- LC74 |ALU0:1|~742~1
        | | | | | | | | | | +----- LC69 ovr
        | | | | | | | | | | | +--- LC67 ~PIN031
        | | | | | | | | | | | | +- LC73 |rzu:2|register2:60|~14~1~16
        | | | | | | | | | | | | | 
        | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'E':
LC76 -> - - - - * - - - - - - - - | - - - - * - | <-- |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|gcp2
LC78 -> * * - * - - - - - - - - - | - - - - * - | <-- |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~220~1

Pin
68   -> - - - - - - * * * * - - - | * * * - * * | <-- ctrl0
10   -> - - - - - - * * * * - - - | * * * - * * | <-- ctrl1
12   -> - - - - - - * * * * - - - | * * * - * * | <-- ctrl2
17   -> - * - - * - - - - * - - - | * - - * * - | <-- ~PIN002
15   -> - * - - * - - - - * - - - | * - - * * - | <-- ~PIN003
14   -> * * - * - - - - - - - - - | * * - - * - | <-- ~PIN004
39   -> * * - * - - - - - - - - - | - * - - * - | <-- ~PIN005
19   -> * * * * - * - - - - - - - | * * - - * - | <-- ~PIN006
60   -> * * * * - * - - - - - - - | - * - - * - | <-- ~PIN007
9    -> - - * - - * - - - - - * * | - - * * * * | <-- ~PIN008
8    -> - - * - - * - - - - - * * | - - * * * * | <-- ~PIN009
61   -> - - * - - * - - - - - - - | - - * - * * | <-- ~PIN010
37   -> - - * - - * - - - - - * * | - - - - * * | <-- ~PIN011
30   -> - - * - - * - - - - - * * | - - - - * * | <-- ~PIN012
2    -> - - * - - * - - - - - * * | - - - - * * | <-- ~PIN013
64   -> - - * - - * - - - - - * * | - - - - * * | <-- ~PIN014
67   -> - - - - - - - - - - - - - | - - * * - * | <-- ~PIN023
1    -> - - - - - - - - - - - - - | - - - * - - | <-- ~PIN029
7    -> - - * - - * - - - - - * * | - - * * * * | <-- sA0
5    -> - - * - - * - - - - - * * | - - * * * * | <-- sA1
4    -> - - * - - * - - - - - * * | - - * * * * | <-- sA2
23   -> - - * - - * - - - - - * * | - - * * * * | <-- sA3
LC2  -> - - - - - - - - - - * - - | - * - - * - | <-- |ALU0:1|~785~1
LC33 -> - - - - - - - - - * * - - | - * - - * - | <-- f3
LC89 -> - - * - - * - - - - - * * | - - - - * * | <-- |rzu:2|register2:60|~14~1~15~2
LC81 -> - - * - - * - - - - - * * | - - - - * * | <-- |rzu:2|register2:60|~14~1~15~3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                                         Logic cells placed in LAB 'F'
        +------------------------------- LC83 |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~1
        | +----------------------------- LC87 |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~2
        | | +--------------------------- LC88 |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~3
        | | | +------------------------- LC90 |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~4
        | | | | +----------------------- LC95 |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~5
        | | | | | +--------------------- LC86 |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~6
        | | | | | | +------------------- LC82 |ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~7
        | | | | | | | +----------------- LC93 |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|pp0~1
        | | | | | | | | +--------------- LC94 |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|pp0~2
        | | | | | | | | | +------------- LC96 |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~220~1
        | | | | | | | | | | +----------- LC91 |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~242~1
        | | | | | | | | | | | +--------- LC92 |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~242~2
        | | | | | | | | | | | | +------- LC84 |ALU0:1|~698~1
        | | | | | | | | | | | | | +----- LC85 |ALU0:1|~706~1
        | | | | | | | | | | | | | | +--- LC89 |rzu:2|register2:60|~14~1~15~2
        | | | | | | | | | | | | | | | +- LC81 |rzu:2|register2:60|~14~1~15~3
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'F':
LC89 -> - - - - - - - - - * - - - - - - | - - - - * * | <-- |rzu:2|register2:60|~14~1~15~2
LC81 -> - - - - - - - - - * - - - - - - | - - - - * * | <-- |rzu:2|register2:60|~14~1~15~3

Pin
68   -> - - - - - - - - - - - - * * - - | * * * - * * | <-- ctrl0
10   -> - - - - - - - - - - - - * * - - | * * * - * * | <-- ctrl1
12   -> - - - - - - - - - - - - * * - - | * * * - * * | <-- ctrl2
9    -> * * - - - - * - - * - - - - - - | - - * * * * | <-- ~PIN008
8    -> * * - - - - - - - * - - - - - - | - - * * * * | <-- ~PIN009
61   -> * * * * * * * - - - - - - - - - | - - * - * * | <-- ~PIN010
37   -> * * - - - - - * - * * - - - - - | - - - - * * | <-- ~PIN011
30   -> * * * - - - - * - * * - - - - - | - - - - * * | <-- ~PIN012
2    -> * * * * - - - * - * * - - - - - | - - - - * * | <-- ~PIN013
64   -> * - * * - - - * - * * - - - - - | - - - - * * | <-- ~PIN014
44   -> * * * * - - - * - - * - - - * - | - - - - - * | <-- ~PIN015
45   -> * * - * * - - - * - - * - - * - | - - - - - * | <-- ~PIN016
46   -> * * - * - * - - * - - * - - * - | - - - - - * | <-- ~PIN017
57   -> * * - - * * - - * - - * - - * - | - - - - - * | <-- ~PIN018
55   -> * * - - * * - - * - - * - - * - | - - - - - * | <-- ~PIN019
52   -> * * - - * * - - * - - * - - - * | - - - - - * | <-- ~PIN020
25   -> * * - - * * - - - - - - - - - * | - - - * - * | <-- ~PIN021
24   -> * * - - - - * - - - - - - - - * | - - - * - * | <-- ~PIN022
67   -> * * - - - - * - - - - - - - - * | - - * * - * | <-- ~PIN023
18   -> * * - - - - * - - - - - - - - * | - - * * - * | <-- ~PIN024
41   -> - - - - - - - - - * - - - - - - | - - - * - * | <-- ~PIN026
1    -> - - - - - - - - - - - - - - - - | - - - * - - | <-- ~PIN029
36   -> - - - - - - - * * * - - - - - - | - - - * - * | <-- ~PIN030
7    -> * * * * * * * * * * * * - - * * | - - * * * * | <-- sA0
5    -> * * * * * * * * * * * * - - * * | - - * * * * | <-- sA1
4    -> * * * * * * * * * * * * - - * * | - - * * * * | <-- sA2
23   -> * * * * * * * * * * * * - - * * | - - * * * * | <-- sA3
LC49 -> - - - - - - - - - - * * - - - - | - - - * - * | <-- |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|ps0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc

** EQUATIONS **

ctrl0    : INPUT;
ctrl1    : INPUT;
ctrl2    : INPUT;
c0       : INPUT;
sA0      : INPUT;
sA1      : INPUT;
sA2      : INPUT;
sA3      : INPUT;
~PIN001  : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;
~PIN009  : INPUT;
~PIN010  : INPUT;
~PIN011  : INPUT;
~PIN012  : INPUT;
~PIN013  : INPUT;
~PIN014  : INPUT;
~PIN015  : INPUT;
~PIN016  : INPUT;
~PIN017  : INPUT;
~PIN018  : INPUT;
~PIN019  : INPUT;
~PIN020  : INPUT;
~PIN021  : INPUT;
~PIN022  : INPUT;
~PIN023  : INPUT;
~PIN024  : INPUT;
~PIN025  : INPUT;
~PIN026  : INPUT;
~PIN027  : INPUT;
~PIN028  : INPUT;
~PIN029  : INPUT;
~PIN030  : INPUT;
~PIN034  : INPUT;
~PIN035  : INPUT;
~PIN036  : INPUT;
~PIN037  : INPUT;
~PIN038  : INPUT;

-- Node name is 'c4' 
-- Equation name is 'c4', location is LC001, type is output.
 c4      = LCELL( _EQ001 $  GND);
  _EQ001 =  ctrl0 &  ctrl1 &  ctrl2 &  _X001 &  _X002 &  _X003 &  _X004 & 
              _X005 &  _X006 &  _X007
         #  _LC011 &  _X001 &  _X002 &  _X003 &  _X004 &  _X005 &  _X006 & 
              _X007
         # !ctrl0 &  ctrl1 & !ctrl2 &  _LC062 &  _X002 &  _X003
         #  ctrl0 & !ctrl1 & !ctrl2 &  ~PIN038 &  _X002
         # !ctrl0 & !ctrl1 & !ctrl2 &  _LC045;
  _X001  = EXP(!ctrl0 &  ctrl1 & !ctrl2);
  _X002  = EXP(!ctrl0 & !ctrl1 & !ctrl2);
  _X003  = EXP( ctrl0 & !ctrl1 & !ctrl2);
  _X004  = EXP(!ctrl0 &  ctrl1 &  ctrl2);
  _X005  = EXP( ctrl0 & !ctrl1 &  ctrl2);
  _X006  = EXP(!ctrl0 & !ctrl1 &  ctrl2);
  _X007  = EXP( ctrl0 &  ctrl1 & !ctrl2);

-- Node name is 'f_out0' 
-- Equation name is 'f_out0', location is LC021, type is output.
 f_out0  = LCELL( _EQ002 $  GND);
  _EQ002 = !ctrl0 &  ctrl1 & !ctrl2 &  _LC053 &  _X002 &  _X003
         #  ctrl0 & !ctrl1 & !ctrl2 &  _LC057 &  _X002
         #  _LC031 &  _X001 &  _X002 &  _X003
         #  _LC024 &  _X001 &  _X002 &  _X003
         # !ctrl0 & !ctrl1 & !ctrl2 & !_LC042;
  _X002  = EXP(!ctrl0 & !ctrl1 & !ctrl2);
  _X003  = EXP( ctrl0 & !ctrl1 & !ctrl2);
  _X001  = EXP(!ctrl0 &  ctrl1 & !ctrl2);

-- Node name is 'f_out1' 
-- Equation name is 'f_out1', location is LC035, type is output.
 f_out1  = LCELL( _EQ003 $  GND);
  _EQ003 = !ctrl0 & !ctrl1 & !ctrl2 &  c0 &  _LC036 & !_LC070
         # !ctrl0 & !ctrl1 & !ctrl2 &  _LC070 &  _X008
         #  _LC016 &  _X002;
  _X008  = EXP( c0 &  _LC036);
  _X002  = EXP(!ctrl0 & !ctrl1 & !ctrl2);

-- Node name is 'f_out2' 
-- Equation name is 'f_out2', location is LC040, type is output.
 f_out2  = LCELL( _EQ004 $  GND);
  _EQ004 = !ctrl0 & !ctrl1 & !ctrl2 &  c0 &  _LC036 &  _LC070 & !_LC075
         # !ctrl0 & !ctrl1 & !ctrl2 &  _LC075 &  _X009
         #  _LC009 &  _X002;
  _X009  = EXP( c0 &  _LC036 &  _LC070);
  _X002  = EXP(!ctrl0 & !ctrl1 & !ctrl2);

-- Node name is 'f_out3' 
-- Equation name is 'f_out3', location is LC041, type is output.
 f_out3  = LCELL( _EQ005 $  GND);
  _EQ005 = !ctrl0 & !ctrl1 & !ctrl2 &  c0 &  _LC036 &  _LC070 &  _LC075 & 
             !_LC077
         # !ctrl0 &  ctrl1 & !ctrl2 &  _LC064 &  _X002 &  _X003
         #  ctrl0 & !ctrl1 & !ctrl2 &  ~PIN001 &  _X002
         # !ctrl0 & !ctrl1 & !ctrl2 &  _LC077 &  _X010
         #  _LC010 &  _X002 &  _X003;
  _X002  = EXP(!ctrl0 & !ctrl1 & !ctrl2);
  _X003  = EXP( ctrl0 & !ctrl1 & !ctrl2);
  _X010  = EXP( c0 &  _LC036 &  _LC070 &  _LC075);

-- Node name is 'f3' = '|ALU0:1|~758~1' 
-- Equation name is 'f3', type is output 
 f3      = LCELL( _EQ006 $  GND);
  _EQ006 = !ctrl0 &  ctrl1 & !ctrl2 &  _LC064 &  _X002 &  _X003
         #  ctrl0 & !ctrl1 & !ctrl2 &  ~PIN001 &  _X002
         # !ctrl0 & !ctrl1 & !ctrl2 &  _LC044
         #  _LC010 &  _X002 &  _X003;
  _X002  = EXP(!ctrl0 & !ctrl1 & !ctrl2);
  _X003  = EXP( ctrl0 & !ctrl1 & !ctrl2);

-- Node name is 'ovr' 
-- Equation name is 'ovr', location is LC069, type is output.
 ovr     = LCELL( f3 $  _LC002);

-- Node name is 'z' 
-- Equation name is 'z', location is LC019, type is output.
 z       = LCELL( _EQ007 $  GND);
  _EQ007 = !f3 & !_LC002 & !_LC017 & !_LC034;

-- Node name is '|ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|gcp2' from file "addcore.tdf" line 160, column 8
-- Equation name is '_LC076', type is buried 
_LC076   = LCELL( _EQ008 $  ~PIN004);
  _EQ008 = !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007
         # !_LC078 &  ~PIN004 & !~PIN005 & !~PIN006
         # !_LC078 &  ~PIN004 & !~PIN005 & !~PIN007
         #  _LC078 & !~PIN004 &  ~PIN005;

-- Node name is '|ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|g4' from file "addcore.tdf" line 158, column 5
-- Equation name is '_LC068', type is buried 
_LC068   = LCELL( _EQ009 $  _EQ010);
  _EQ009 =  ~PIN006 &  ~PIN007 &  _X011 &  _X012 &  _X013
         #  ~PIN004 &  ~PIN005 &  _X011 &  _X012
         #  _LC078 &  _X011 &  _X012 &  _X013;
  _X011  = EXP(!~PIN002 & !~PIN003);
  _X012  = EXP( ~PIN002 &  ~PIN003);
  _X013  = EXP(!~PIN004 & !~PIN005);
  _EQ010 =  ~PIN002 &  ~PIN003;

-- Node name is '|ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC036', type is buried 
_LC036   = LCELL( _EQ011 $  VCC);
  _EQ011 = !_LC082 & !_LC083 & !_LC086 & !_LC087 & !_LC088 & !_LC090 & 
             !_LC095 &  _X014 &  _X015 &  _X016 &  _X017 &  _X018;
  _X014  = EXP(!~PIN009 &  ~PIN010 & !sA0 & !sA1 & !sA2 & !sA3);
  _X015  = EXP( ~PIN009 & !~PIN010 & !sA0 & !sA1 & !sA2 & !sA3);
  _X016  = EXP(!~PIN008 &  ~PIN010 & !sA0 & !sA1 &  sA2 & !sA3);
  _X017  = EXP( ~PIN010 & !~PIN024 & !sA0 &  sA1 & !sA2 & !sA3);
  _X018  = EXP( ~PIN010 & !~PIN023 &  sA0 & !sA1 & !sA2 & !sA3);

-- Node name is '|ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC070', type is buried 
_LC070   = LCELL( _EQ012 $  _EQ013);
  _EQ012 =  _X019 &  _X020;
  _X019  = EXP( ~PIN006 &  ~PIN007);
  _X020  = EXP(!~PIN006 & !~PIN007);
  _EQ013 = !_LC081 & !_LC089 &  ~PIN010 &  _X021 &  _X022 &  _X023 &  _X024 & 
              _X025 &  _X026;
  _X021  = EXP(!~PIN008 & !sA0 & !sA1 &  sA2 & !sA3);
  _X022  = EXP(!~PIN009 & !sA0 & !sA1 & !sA2 & !sA3);
  _X023  = EXP(!~PIN011 &  sA0 &  sA1 &  sA2 &  sA3);
  _X024  = EXP(!~PIN012 &  sA0 &  sA1 & !sA2 &  sA3);
  _X025  = EXP(!~PIN013 &  sA0 & !sA1 &  sA2 &  sA3);
  _X026  = EXP(!~PIN014 & !sA0 &  sA1 &  sA2 &  sA3);

-- Node name is '|ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC075', type is buried 
_LC075   = LCELL( _EQ014 $  ~PIN004);
  _EQ014 = !~PIN005 &  ~PIN006 &  ~PIN007
         # !_LC078 &  ~PIN005 & !~PIN007
         # !_LC078 &  ~PIN005 & !~PIN006
         #  _LC078 & !~PIN005;

-- Node name is '|ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC077', type is buried 
_LC077   = LCELL( _LC076 $  _EQ015);
  _EQ015 =  _X011 &  _X012;
  _X011  = EXP(!~PIN002 & !~PIN003);
  _X012  = EXP( ~PIN002 &  ~PIN003);

-- Node name is '|ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~220~1' from file "addcore.tdf" line 360, column 28
-- Equation name is '_LC078', type is buried 
-- synthesized logic cell 
_LC078   = LCELL( _EQ016 $  _EQ017);
  _EQ016 = !_LC081 & !_LC089 &  ~PIN010 & !~PIN011 &  sA0 &  sA1 &  sA2 & 
              sA3 &  _X020 &  _X021 &  _X022
         # !_LC081 & !_LC089 &  ~PIN010 & !~PIN012 &  sA0 &  sA1 & !sA2 & 
              sA3 &  _X020 &  _X021 &  _X022
         # !_LC081 & !_LC089 &  ~PIN010 & !~PIN013 &  sA0 & !sA1 &  sA2 & 
              sA3 &  _X020 &  _X021 &  _X022
         # !_LC081 & !_LC089 &  ~PIN010 & !~PIN014 & !sA0 &  sA1 &  sA2 & 
              sA3 &  _X020 &  _X021 &  _X022;
  _X020  = EXP(!~PIN006 & !~PIN007);
  _X021  = EXP(!~PIN008 & !sA0 & !sA1 &  sA2 & !sA3);
  _X022  = EXP(!~PIN009 & !sA0 & !sA1 & !sA2 & !sA3);
  _EQ017 = !_LC081 & !_LC089 &  ~PIN010 &  _X020 &  _X021 &  _X022;
  _X020  = EXP(!~PIN006 & !~PIN007);
  _X021  = EXP(!~PIN008 & !sA0 & !sA1 &  sA2 & !sA3);
  _X022  = EXP(!~PIN009 & !sA0 & !sA1 & !sA2 & !sA3);

-- Node name is '|ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~1' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC083', type is buried 
-- synthesized logic cell 
_LC083   = LCELL( _EQ018 $  GND);
  _EQ018 = !~PIN010 &  ~PIN011 &  ~PIN012 &  ~PIN013 &  ~PIN015 &  ~PIN016 & 
              ~PIN018 &  ~PIN020 &  ~PIN023 &  sA0
         #  ~PIN008 & !~PIN010 &  ~PIN011 &  ~PIN013 &  ~PIN014 &  ~PIN015 & 
              ~PIN019 &  ~PIN020 &  ~PIN021 &  sA2
         # !~PIN010 &  ~PIN011 &  ~PIN012 &  ~PIN014 &  ~PIN015 &  ~PIN017 & 
              ~PIN018 &  ~PIN021 &  ~PIN024 &  sA1
         # !~PIN010 &  ~PIN011 &  ~PIN012 &  ~PIN013 &  ~PIN014 &  ~PIN016 & 
              ~PIN017 &  ~PIN019 &  ~PIN022 &  sA3
         #  ~PIN008 &  ~PIN009 & !~PIN010 &  ~PIN014 &  ~PIN017 &  ~PIN019 & 
              ~PIN021 &  ~PIN022 &  ~PIN024 & !sA0;

-- Node name is '|ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~2' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC087', type is buried 
-- synthesized logic cell 
_LC087   = LCELL( _EQ019 $  GND);
  _EQ019 =  ~PIN008 &  ~PIN009 & !~PIN010 &  ~PIN015 &  ~PIN018 &  ~PIN020 & 
              ~PIN021 &  ~PIN023 &  ~PIN024 & !sA3
         #  ~PIN008 &  ~PIN009 & !~PIN010 &  ~PIN013 &  ~PIN016 &  ~PIN019 & 
              ~PIN020 &  ~PIN022 &  ~PIN023 & !sA1
         #  ~PIN009 & !~PIN010 &  ~PIN012 &  ~PIN016 &  ~PIN017 &  ~PIN018 & 
              ~PIN022 &  ~PIN023 &  ~PIN024 & !sA2
         # !~PIN010 &  ~PIN011 &  sA0 &  sA1 &  sA2 &  sA3
         #  ~PIN010 & !~PIN011 &  sA0 &  sA1 &  sA2 &  sA3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~3' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC088', type is buried 
-- synthesized logic cell 
_LC088   = LCELL( _EQ020 $  GND);
  _EQ020 = !~PIN010 &  ~PIN012 &  sA0 &  sA1 & !sA2 &  sA3
         # !~PIN010 &  ~PIN013 &  sA0 & !sA1 &  sA2 &  sA3
         # !~PIN010 &  ~PIN014 & !sA0 &  sA1 &  sA2 &  sA3
         # !~PIN010 &  ~PIN015 &  sA0 &  sA1 &  sA2 & !sA3
         #  ~PIN010 & !~PIN012 &  sA0 &  sA1 & !sA2 &  sA3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~4' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC090', type is buried 
-- synthesized logic cell 
_LC090   = LCELL( _EQ021 $  GND);
  _EQ021 =  ~PIN010 & !~PIN013 &  sA0 & !sA1 &  sA2 &  sA3
         #  ~PIN010 & !~PIN014 & !sA0 &  sA1 &  sA2 &  sA3
         #  ~PIN010 & !~PIN015 &  sA0 &  sA1 &  sA2 & !sA3
         # !~PIN010 &  ~PIN016 &  sA0 & !sA1 & !sA2 &  sA3
         # !~PIN010 &  ~PIN017 & !sA0 &  sA1 & !sA2 &  sA3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~5' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC095', type is buried 
-- synthesized logic cell 
_LC095   = LCELL( _EQ022 $  GND);
  _EQ022 = !~PIN010 &  ~PIN019 & !sA0 & !sA1 &  sA2 &  sA3
         # !~PIN010 &  ~PIN018 &  sA0 &  sA1 & !sA2 & !sA3
         # !~PIN010 &  ~PIN020 &  sA0 & !sA1 &  sA2 & !sA3
         # !~PIN010 &  ~PIN021 & !sA0 &  sA1 &  sA2 & !sA3
         #  ~PIN010 & !~PIN016 &  sA0 & !sA1 & !sA2 &  sA3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~6' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC086', type is buried 
-- synthesized logic cell 
_LC086   = LCELL( _EQ023 $  GND);
  _EQ023 =  ~PIN010 & !~PIN017 & !sA0 &  sA1 & !sA2 &  sA3
         #  ~PIN010 & !~PIN018 &  sA0 &  sA1 & !sA2 & !sA3
         #  ~PIN010 & !~PIN019 & !sA0 & !sA1 &  sA2 &  sA3
         #  ~PIN010 & !~PIN020 &  sA0 & !sA1 &  sA2 & !sA3
         #  ~PIN010 & !~PIN021 & !sA0 &  sA1 &  sA2 & !sA3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:341|addcore:adder|addcore:adder0|~239~7' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC082', type is buried 
-- synthesized logic cell 
_LC082   = LCELL( _EQ024 $  GND);
  _EQ024 = !~PIN010 &  ~PIN022 & !sA0 & !sA1 & !sA2 &  sA3
         # !~PIN010 &  ~PIN023 &  sA0 & !sA1 & !sA2 & !sA3
         # !~PIN010 &  ~PIN024 & !sA0 &  sA1 & !sA2 & !sA3
         #  ~PIN008 & !~PIN010 & !sA0 & !sA1 &  sA2 & !sA3
         #  ~PIN010 & !~PIN022 & !sA0 & !sA1 & !sA2 &  sA3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:343|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC043', type is buried 
_LC043   = LCELL( _LC070 $  _EQ025);
  _EQ025 =  c0 &  _LC036;

-- Node name is '|ALU0:1|LPM_ADD_SUB:343|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC046', type is buried 
_LC046   = LCELL( _LC075 $  _EQ026);
  _EQ026 =  c0 &  _LC036 &  _LC070;

-- Node name is '|ALU0:1|LPM_ADD_SUB:343|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC044', type is buried 
_LC044   = LCELL( _LC077 $  _EQ027);
  _EQ027 =  c0 &  _LC036 &  _LC070 &  _LC075;

-- Node name is '|ALU0:1|LPM_ADD_SUB:343|addcore:adder|addcore:adder0|~238~1' from file "addcore.tdf" line 387, column 29
-- Equation name is '_LC042', type is buried 
-- synthesized logic cell 
_LC042   = LCELL(!c0 $  _LC036);

-- Node name is '|ALU0:1|LPM_ADD_SUB:343|addcore:adder|addcore:adder0|~249~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC045', type is buried 
-- synthesized logic cell 
_LC045   = LCELL( _LC068 $  _EQ028);
  _EQ028 =  c0 &  _LC036 &  _LC070 &  _LC075 &  _LC077;

-- Node name is '|ALU0:1|LPM_ADD_SUB:396|addcore:adder|addcore:adder0|~239~1' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC057', type is buried 
-- synthesized logic cell 
_LC057   = LCELL( c0 $ !~PIN036);

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|gcp2' from file "addcore.tdf" line 160, column 8
-- Equation name is '_LC058', type is buried 
_LC058   = LCELL( _EQ029 $  VCC);
  _EQ029 = !_LC096 & !~PIN027 & !~PIN029
         #  ~PIN028 & !~PIN029;

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|g4' from file "addcore.tdf" line 158, column 5
-- Equation name is '_LC060', type is buried 
_LC060   = LCELL( _EQ030 $  _EQ031);
  _EQ030 =  _LC096 & !~PIN028 &  _X027 &  _X028
         #  ~PIN027 & !~PIN028 &  _X027 &  _X028
         #  ~PIN029 &  _X027 &  _X028;
  _X027  = EXP(!~PIN002 &  ~PIN003);
  _X028  = EXP( ~PIN002 & !~PIN003);
  _EQ031 =  ~PIN002 & !~PIN003;

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|pp0~1' from file "addcore.tdf" line 328, column 22
-- Equation name is '_LC093', type is buried 
-- synthesized logic cell 
_LC093   = LCELL( _EQ032 $  GND);
  _EQ032 = !~PIN011 & !~PIN030 &  sA0 &  sA1 &  sA2 &  sA3
         # !~PIN012 & !~PIN030 &  sA0 &  sA1 & !sA2 &  sA3
         # !~PIN013 & !~PIN030 &  sA0 & !sA1 &  sA2 &  sA3
         # !~PIN014 & !~PIN030 & !sA0 &  sA1 &  sA2 &  sA3
         # !~PIN015 & !~PIN030 &  sA0 &  sA1 &  sA2 & !sA3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|pp0~2' from file "addcore.tdf" line 328, column 22
-- Equation name is '_LC094', type is buried 
-- synthesized logic cell 
_LC094   = LCELL( _EQ033 $  GND);
  _EQ033 = !~PIN016 & !~PIN030 &  sA0 & !sA1 & !sA2 &  sA3
         # !~PIN017 & !~PIN030 & !sA0 &  sA1 & !sA2 &  sA3
         # !~PIN018 & !~PIN030 &  sA0 &  sA1 & !sA2 & !sA3
         # !~PIN019 & !~PIN030 & !sA0 & !sA1 &  sA2 &  sA3
         # !~PIN020 & !~PIN030 &  sA0 & !sA1 &  sA2 & !sA3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|ps0' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC049', type is buried 
_LC049   = LCELL( _EQ034 $  VCC);
  _EQ034 = !_LC093 & !_LC094 &  _X029 &  _X030 &  _X031 &  _X032 &  _X033 & 
              _X034;
  _X029  = EXP(!~PIN021 & !~PIN030 & !sA0 &  sA1 &  sA2 & !sA3);
  _X030  = EXP(!~PIN022 & !~PIN030 & !sA0 & !sA1 & !sA2 &  sA3);
  _X031  = EXP(!~PIN023 & !~PIN030 &  sA0 & !sA1 & !sA2 & !sA3);
  _X032  = EXP(!~PIN024 & !~PIN030 & !sA0 &  sA1 & !sA2 & !sA3);
  _X033  = EXP(!~PIN008 & !~PIN030 & !sA0 & !sA1 &  sA2 & !sA3);
  _X034  = EXP(!~PIN009 & !~PIN030 & !sA0 & !sA1 & !sA2 & !sA3);

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC052', type is buried 
_LC052   = LCELL( _EQ035 $  _EQ036);
  _EQ035 = !~PIN026 & !~PIN027;
  _EQ036 = !_LC091 & !_LC092 &  _X035 &  _X036 &  _X037 &  _X038 &  _X039 & 
              _X040 &  _X041;
  _X035  = EXP( _LC049 & !~PIN021 & !sA0 &  sA1 &  sA2 & !sA3);
  _X036  = EXP( _LC049 & !~PIN022 & !sA0 & !sA1 & !sA2 &  sA3);
  _X037  = EXP( _LC049 & !~PIN023 &  sA0 & !sA1 & !sA2 & !sA3);
  _X038  = EXP( _LC049 & !~PIN024 & !sA0 &  sA1 & !sA2 & !sA3);
  _X039  = EXP( _LC049 & !~PIN008 & !sA0 & !sA1 &  sA2 & !sA3);
  _X040  = EXP( _LC049 & !~PIN009 & !sA0 & !sA1 & !sA2 & !sA3);
  _X041  = EXP( _LC049 & !~PIN030);

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC059', type is buried 
_LC059   = LCELL( _EQ037 $  _EQ038);
  _EQ037 = !_LC049 & !~PIN026
         #  _LC096
         #  ~PIN027;
  _EQ038 = !~PIN028 & !~PIN029;

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC061', type is buried 
_LC061   = LCELL( _EQ039 $  _EQ040);
  _EQ039 = !_LC049 & !~PIN026 & !~PIN028
         #  _LC058;
  _EQ040 =  _X027 &  _X028;
  _X027  = EXP(!~PIN002 &  ~PIN003);
  _X028  = EXP( ~PIN002 & !~PIN003);

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC063', type is buried 
_LC063   = LCELL( _EQ041 $ !_LC060);
  _EQ041 = !_LC049 & !_LC060 & !~PIN026 & !~PIN028 &  _X027;
  _X027  = EXP(!~PIN002 &  ~PIN003);

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~220~1' from file "addcore.tdf" line 360, column 28
-- Equation name is '_LC096', type is buried 
-- synthesized logic cell 
_LC096   = LCELL( _EQ042 $  _EQ043);
  _EQ042 = !_LC081 & !_LC089 & !~PIN011 & !~PIN026 &  ~PIN030 &  sA0 &  sA1 & 
              sA2 &  sA3 &  _X021 &  _X022
         # !_LC081 & !_LC089 & !~PIN012 & !~PIN026 &  ~PIN030 &  sA0 &  sA1 & 
             !sA2 &  sA3 &  _X021 &  _X022
         # !_LC081 & !_LC089 & !~PIN013 & !~PIN026 &  ~PIN030 &  sA0 & !sA1 & 
              sA2 &  sA3 &  _X021 &  _X022
         # !_LC081 & !_LC089 & !~PIN014 & !~PIN026 &  ~PIN030 & !sA0 &  sA1 & 
              sA2 &  sA3 &  _X021 &  _X022;
  _X021  = EXP(!~PIN008 & !sA0 & !sA1 &  sA2 & !sA3);
  _X022  = EXP(!~PIN009 & !sA0 & !sA1 & !sA2 & !sA3);
  _EQ043 = !_LC081 & !_LC089 & !~PIN026 &  ~PIN030 &  _X021 &  _X022;
  _X021  = EXP(!~PIN008 & !sA0 & !sA1 &  sA2 & !sA3);
  _X022  = EXP(!~PIN009 & !sA0 & !sA1 & !sA2 & !sA3);

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~242~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC091', type is buried 
-- synthesized logic cell 
_LC091   = LCELL( _EQ044 $  GND);
  _EQ044 =  _LC049 & !~PIN011 &  sA0 &  sA1 &  sA2 &  sA3
         #  _LC049 & !~PIN012 &  sA0 &  sA1 & !sA2 &  sA3
         #  _LC049 & !~PIN013 &  sA0 & !sA1 &  sA2 &  sA3
         #  _LC049 & !~PIN014 & !sA0 &  sA1 &  sA2 &  sA3
         #  _LC049 & !~PIN015 &  sA0 &  sA1 &  sA2 & !sA3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~242~2' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC092', type is buried 
-- synthesized logic cell 
_LC092   = LCELL( _EQ045 $  GND);
  _EQ045 =  _LC049 & !~PIN016 &  sA0 & !sA1 & !sA2 &  sA3
         #  _LC049 & !~PIN017 & !sA0 &  sA1 & !sA2 &  sA3
         #  _LC049 & !~PIN018 &  sA0 &  sA1 & !sA2 & !sA3
         #  _LC049 & !~PIN019 & !sA0 & !sA1 &  sA2 &  sA3
         #  _LC049 & !~PIN020 &  sA0 & !sA1 &  sA2 & !sA3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:447|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC025', type is buried 
_LC025   = LCELL( _LC052 $ !~PIN025);

-- Node name is '|ALU0:1|LPM_ADD_SUB:447|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC018', type is buried 
_LC018   = LCELL( _LC059 $  _EQ046);
  _EQ046 = !_LC052 & !~PIN025;

-- Node name is '|ALU0:1|LPM_ADD_SUB:447|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC029', type is buried 
_LC029   = LCELL( _LC061 $  _EQ047);
  _EQ047 = !_LC052 & !_LC059 & !~PIN025;

-- Node name is '|ALU0:1|LPM_ADD_SUB:447|addcore:adder|addcore:adder0|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC030', type is buried 
_LC030   = LCELL( _LC063 $  _EQ048);
  _EQ048 = !_LC052 & !_LC059 & !_LC061 & !~PIN025;

-- Node name is '|ALU0:1|LPM_ADD_SUB:449|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC051', type is buried 
_LC051   = LCELL( _LC025 $  _EQ049);
  _EQ049 =  c0 & !~PIN025;

-- Node name is '|ALU0:1|LPM_ADD_SUB:449|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC056', type is buried 
_LC056   = LCELL( _LC018 $  _EQ050);
  _EQ050 =  c0 &  _LC025 & !~PIN025;

-- Node name is '|ALU0:1|LPM_ADD_SUB:449|addcore:adder|addcore:adder0|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC062', type is buried 
_LC062   = LCELL( _LC030 $  _EQ051);
  _EQ051 =  c0 &  _LC018 &  _LC025 &  _LC029 & !~PIN025;

-- Node name is '|ALU0:1|LPM_ADD_SUB:449|addcore:adder|addcore:adder0|~239~1' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC053', type is buried 
-- synthesized logic cell 
_LC053   = LCELL( c0 $ !~PIN025);

-- Node name is '|ALU0:1|LPM_ADD_SUB:449|addcore:adder|addcore:adder0|~246~1' from file "addcore.tdf" line 390, column 27
-- Equation name is '_LC064', type is buried 
-- synthesized logic cell 
_LC064   = LCELL( _EQ052 $  _LC029);
  _EQ052 =  c0 &  _LC018 &  _LC025 & !~PIN025;

-- Node name is '|ALU0:1|~698~1' 
-- Equation name is '_LC084', type is buried 
-- synthesized logic cell 
_LC084   = LCELL( _EQ053 $  GND);
  _EQ053 =  ctrl0 & !ctrl1 &  ctrl2;

-- Node name is '|ALU0:1|~706~1' 
-- Equation name is '_LC085', type is buried 
-- synthesized logic cell 
_LC085   = LCELL( _EQ054 $  GND);
  _EQ054 = !ctrl0 & !ctrl1 &  ctrl2;

-- Node name is '|ALU0:1|~711~1' 
-- Equation name is '_LC065', type is buried 
-- synthesized logic cell 
_LC065   = LCELL( _EQ055 $  GND);
  _EQ055 =  ctrl0 &  ctrl1 & !ctrl2;

-- Node name is '|ALU0:1|~716~1' 
-- Equation name is '_LC066', type is buried 
-- synthesized logic cell 
_LC066   = LCELL( _EQ056 $  GND);
  _EQ056 = !ctrl0 &  ctrl1 & !ctrl2;

-- Node name is '|ALU0:1|~722~1' 
-- Equation name is '_LC071', type is buried 
-- synthesized logic cell 
_LC071   = LCELL( _EQ057 $  GND);
  _EQ057 =  ctrl0 & !ctrl1 & !ctrl2;

-- Node name is '|ALU0:1|~731~1~2' 
-- Equation name is '_LC004', type is buried 
-- synthesized logic cell 
_LC004   = LCELL( _EQ058 $  GND);
  _EQ058 = !ctrl0 & !ctrl2 &  _LC045 &  _LC062 &  _X002 &  _X003
         # !ctrl1 & !ctrl2 &  _LC045 &  ~PIN038 &  _X002
         # !ctrl0 & !ctrl1 & !ctrl2 &  _LC045;
  _X002  = EXP(!ctrl0 & !ctrl1 & !ctrl2);
  _X003  = EXP( ctrl0 & !ctrl1 & !ctrl2);

-- Node name is '|ALU0:1|~731~1' 
-- Equation name is '_LC011', type is buried 
-- synthesized logic cell 
_LC011   = LCELL( _EQ059 $  GND);
  _EQ059 =  ctrl0 &  ctrl1 &  ctrl2 &  _X001 &  _X002 &  _X003 &  _X004 & 
              _X005 &  _X006 &  _X007
         #  _LC011 &  _X001 &  _X002 &  _X003 &  _X004 &  _X005 &  _X006 & 
              _X007
         # !ctrl0 &  ctrl1 & !ctrl2 &  _LC062 &  _X002 &  _X003
         #  ctrl0 & !ctrl1 & !ctrl2 &  ~PIN038 &  _X002
         #  _LC004;
  _X001  = EXP(!ctrl0 &  ctrl1 & !ctrl2);
  _X002  = EXP(!ctrl0 & !ctrl1 & !ctrl2);
  _X003  = EXP( ctrl0 & !ctrl1 & !ctrl2);
  _X004  = EXP(!ctrl0 &  ctrl1 &  ctrl2);
  _X005  = EXP( ctrl0 & !ctrl1 &  ctrl2);
  _X006  = EXP(!ctrl0 & !ctrl1 &  ctrl2);
  _X007  = EXP( ctrl0 &  ctrl1 & !ctrl2);

-- Node name is '|ALU0:1|~742~1' 
-- Equation name is '_LC074', type is buried 
-- synthesized logic cell 
_LC074   = LCELL( _EQ060 $  VCC);
  _EQ060 =  ctrl0 &  ctrl1 &  ctrl2 &  ~PIN002 & !~PIN003
         #  ctrl0 &  ctrl1 &  ctrl2 & !~PIN002 &  ~PIN003
         # !ctrl0 &  ctrl1 &  ctrl2
         # !f3 &  _X042;
  _X042  = EXP( ctrl0 &  ctrl1 &  ctrl2);

-- Node name is '|ALU0:1|~743~1' 
-- Equation name is '_LC012', type is buried 
-- synthesized logic cell 
_LC012   = LCELL( _EQ061 $  GND);
  _EQ061 = !ctrl0 &  ctrl1 &  ctrl2 &  ~PIN002 & !~PIN003 &  _X005
         # !ctrl0 &  ctrl1 &  ctrl2 & !~PIN002 &  ~PIN003 &  _X005
         #  ctrl0 & !ctrl1 &  ctrl2 & !~PIN002 &  ~PIN003
         #  _LC074 &  _X005;
  _X005  = EXP( ctrl0 & !ctrl1 &  ctrl2);

-- Node name is '|ALU0:1|~754~1' 
-- Equation name is '_LC010', type is buried 
-- synthesized logic cell 
_LC010   = LCELL( _EQ062 $  GND);
  _EQ062 = !ctrl0 & !ctrl1 &  ctrl2 &  ~PIN002 &  ~PIN003 &  _X001
         #  ctrl0 &  ctrl1 & !ctrl2 &  ~PIN003 &  _X001
         #  ctrl0 &  ctrl1 & !ctrl2 &  ~PIN002 &  _X001
         #  _LC012 &  _X001 &  _X006 &  _X007;
  _X001  = EXP(!ctrl0 &  ctrl1 & !ctrl2);
  _X006  = EXP(!ctrl0 & !ctrl1 &  ctrl2);
  _X007  = EXP( ctrl0 &  ctrl1 & !ctrl2);

-- Node name is '|ALU0:1|~782~1' 
-- Equation name is '_LC009', type is buried 
-- synthesized logic cell 
_LC009   = LCELL( _EQ063 $  VCC);
  _EQ063 = !_LC023 & !_LC028 & !_LC032 &  _X043 &  _X044 &  _X045;
  _X043  = EXP( ctrl0 &  ctrl1 & !ctrl2 & !_LC066 & !_LC071 &  ~PIN004);
  _X044  = EXP(!ctrl0 &  ctrl1 & !ctrl2 &  _LC056 & !_LC071);
  _X045  = EXP( ctrl0 & !ctrl1 & !ctrl2 &  ~PIN034);

-- Node name is '|ALU0:1|~782~2' 
-- Equation name is '_LC028', type is buried 
-- synthesized logic cell 
_LC028   = LCELL( _EQ064 $  GND);
  _EQ064 =  ctrl0 &  ctrl1 &  ctrl2 & !_LC065 & !_LC066 & !_LC071 & !_LC084 & 
             !_LC085 &  ~PIN004 &  ~PIN005
         #  ctrl0 &  ctrl1 &  ctrl2 & !_LC065 & !_LC066 & !_LC071 & !_LC084 & 
             !_LC085 & !~PIN004 & !~PIN005
         # !ctrl0 &  ctrl1 &  ctrl2 & !_LC065 & !_LC066 & !_LC071 & !_LC084 & 
             !_LC085 &  ~PIN004 & !~PIN005
         # !ctrl0 &  ctrl1 &  ctrl2 & !_LC065 & !_LC066 & !_LC071 & !_LC084 & 
             !_LC085 & !~PIN004 &  ~PIN005
         # !ctrl2 &  _LC002 & !_LC065 & !_LC066 & !_LC071 & !_LC084 & !_LC085;

-- Node name is '|ALU0:1|~782~3' 
-- Equation name is '_LC023', type is buried 
-- synthesized logic cell 
_LC023   = LCELL( _EQ065 $  GND);
  _EQ065 = !ctrl1 & !ctrl2 &  _LC002 & !_LC065 & !_LC066 & !_LC071 & !_LC084 & 
             !_LC085
         # !ctrl0 & !ctrl2 &  _LC002 & !_LC065 & !_LC066 & !_LC071 & !_LC084 & 
             !_LC085
         # !ctrl1 & !ctrl2 &  _LC002 & !_LC065 & !_LC066 & !_LC071 & !_LC084 & 
             !_LC085
         # !ctrl1 &  _LC002 & !_LC065 & !_LC066 & !_LC071 & !_LC084 & !_LC085
         # !ctrl0 & !ctrl1 &  _LC002 & !_LC065 & !_LC066 & !_LC071 & !_LC084 & 
             !_LC085;

-- Node name is '|ALU0:1|~782~4' 
-- Equation name is '_LC032', type is buried 
-- synthesized logic cell 
_LC032   = LCELL( _EQ066 $  GND);
  _EQ066 =  ctrl0 & !ctrl2 &  _LC002 & !_LC065 & !_LC066 & !_LC071 & !_LC084 & 
             !_LC085
         #  ctrl0 & !ctrl1 &  _LC002 & !_LC065 & !_LC066 & !_LC071 & !_LC084 & 
             !_LC085
         #  ctrl0 & !ctrl1 &  ctrl2 & !_LC065 & !_LC066 & !_LC071 & !_LC085 & 
             !~PIN004 &  ~PIN005
         # !ctrl0 & !ctrl1 &  ctrl2 & !_LC065 & !_LC066 & !_LC071 &  ~PIN004 & 
              ~PIN005
         #  ctrl0 &  ctrl1 & !ctrl2 & !_LC066 & !_LC071 &  ~PIN005;

-- Node name is '|ALU0:1|~785~1' 
-- Equation name is '_LC002', type is buried 
-- synthesized logic cell 
_LC002   = LCELL( _EQ067 $  GND);
  _EQ067 = !ctrl0 & !ctrl1 & !ctrl2 &  _LC046
         #  _LC009 &  _X002;
  _X002  = EXP(!ctrl0 & !ctrl1 & !ctrl2);

-- Node name is '|ALU0:1|~809~1' 
-- Equation name is '_LC016', type is buried 
-- synthesized logic cell 
_LC016   = LCELL( _EQ068 $  VCC);
  _EQ068 = !_LC020 & !_LC022 & !_LC026 &  _X046 &  _X047 &  _X048;
  _X046  = EXP( ctrl0 &  ctrl1 & !ctrl2 & !_LC066 & !_LC071 &  ~PIN006);
  _X047  = EXP(!ctrl0 &  ctrl1 & !ctrl2 &  _LC051 & !_LC071);
  _X048  = EXP( ctrl0 & !ctrl1 & !ctrl2 &  ~PIN035);

-- Node name is '|ALU0:1|~809~2' 
-- Equation name is '_LC020', type is buried 
-- synthesized logic cell 
_LC020   = LCELL( _EQ069 $  GND);
  _EQ069 =  ctrl0 &  ctrl1 &  ctrl2 & !_LC065 & !_LC066 & !_LC071 & !_LC084 & 
             !_LC085 &  ~PIN006 &  ~PIN007
         #  ctrl0 &  ctrl1 &  ctrl2 & !_LC065 & !_LC066 & !_LC071 & !_LC084 & 
             !_LC085 & !~PIN006 & !~PIN007
         # !ctrl0 &  ctrl1 &  ctrl2 & !_LC065 & !_LC066 & !_LC071 & !_LC084 & 
             !_LC085 &  ~PIN006 & !~PIN007
         # !ctrl0 &  ctrl1 &  ctrl2 & !_LC065 & !_LC066 & !_LC071 & !_LC084 & 
             !_LC085 & !~PIN006 &  ~PIN007
         # !ctrl2 &  _LC034 & !_LC065 & !_LC066 & !_LC071 & !_LC084 & !_LC085;

-- Node name is '|ALU0:1|~809~3' 
-- Equation name is '_LC022', type is buried 
-- synthesized logic cell 
_LC022   = LCELL( _EQ070 $  GND);
  _EQ070 = !ctrl1 & !ctrl2 &  _LC034 & !_LC065 & !_LC066 & !_LC071 & !_LC084 & 
             !_LC085
         # !ctrl0 & !ctrl2 &  _LC034 & !_LC065 & !_LC066 & !_LC071 & !_LC084 & 
             !_LC085
         # !ctrl1 & !ctrl2 &  _LC034 & !_LC065 & !_LC066 & !_LC071 & !_LC084 & 
             !_LC085
         # !ctrl1 &  _LC034 & !_LC065 & !_LC066 & !_LC071 & !_LC084 & !_LC085
         # !ctrl0 & !ctrl1 &  _LC034 & !_LC065 & !_LC066 & !_LC071 & !_LC084 & 
             !_LC085;

-- Node name is '|ALU0:1|~809~4' 
-- Equation name is '_LC026', type is buried 
-- synthesized logic cell 
_LC026   = LCELL( _EQ071 $  GND);
  _EQ071 =  ctrl0 & !ctrl2 &  _LC034 & !_LC065 & !_LC066 & !_LC071 & !_LC084 & 
             !_LC085
         #  ctrl0 & !ctrl1 &  _LC034 & !_LC065 & !_LC066 & !_LC071 & !_LC084 & 
             !_LC085
         #  ctrl0 & !ctrl1 &  ctrl2 & !_LC065 & !_LC066 & !_LC071 & !_LC085 & 
             !~PIN006 &  ~PIN007
         # !ctrl0 & !ctrl1 &  ctrl2 & !_LC065 & !_LC066 & !_LC071 &  ~PIN006 & 
              ~PIN007
         #  ctrl0 &  ctrl1 & !ctrl2 & !_LC066 & !_LC071 &  ~PIN007;

-- Node name is '|ALU0:1|~812~1' 
-- Equation name is '_LC034', type is buried 
-- synthesized logic cell 
_LC034   = LCELL( _EQ072 $  GND);
  _EQ072 = !ctrl0 & !ctrl1 & !ctrl2 &  _LC043
         #  _LC016 &  _X002;
  _X002  = EXP(!ctrl0 & !ctrl1 & !ctrl2);

-- Node name is '|ALU0:1|~831~1' 
-- Equation name is '_LC024', type is buried 
-- synthesized logic cell 
_LC024   = LCELL( _EQ073 $  _EQ074);
  _EQ073 =  ctrl0 &  ctrl1 & !ctrl2 & !_LC073 & !~PIN037;
  _EQ074 =  ctrl0 &  ctrl1 & !ctrl2;

-- Node name is '|ALU0:1|~832~1' 
-- Equation name is '_LC031', type is buried 
-- synthesized logic cell 
_LC031   = LCELL( _EQ075 $  VCC);
  _EQ075 = !_LC015 & !_LC027 &  _X049 &  _X050 &  _X051 &  _X052;
  _X049  = EXP( ctrl0 & !ctrl2 &  _LC017 & !_LC065 & !_LC084 & !_LC085);
  _X050  = EXP( ctrl0 & !ctrl1 &  _LC017 & !_LC065 & !_LC084 & !_LC085);
  _X051  = EXP( ctrl0 & !ctrl1 &  ctrl2 & !_LC065 & !_LC073 & !_LC085 &  ~PIN037);
  _X052  = EXP(!ctrl0 & !ctrl1 &  ctrl2 & !_LC065 &  _LC073 &  ~PIN037);

-- Node name is '|ALU0:1|~832~2' 
-- Equation name is '_LC027', type is buried 
-- synthesized logic cell 
_LC027   = LCELL( _EQ076 $  GND);
  _EQ076 =  ctrl0 &  ctrl1 &  ctrl2 & !_LC065 &  _LC073 & !_LC084 & !_LC085 & 
              ~PIN037
         #  ctrl0 &  ctrl1 &  ctrl2 & !_LC065 & !_LC073 & !_LC084 & !_LC085 & 
             !~PIN037
         # !ctrl0 &  ctrl1 &  ctrl2 & !_LC065 &  _LC073 & !_LC084 & !_LC085 & 
             !~PIN037
         # !ctrl0 &  ctrl1 &  ctrl2 & !_LC065 & !_LC073 & !_LC084 & !_LC085 & 
              ~PIN037
         # !ctrl2 &  _LC017 & !_LC065 & !_LC084 & !_LC085;

-- Node name is '|ALU0:1|~832~3' 
-- Equation name is '_LC015', type is buried 
-- synthesized logic cell 
_LC015   = LCELL( _EQ077 $  GND);
  _EQ077 = !ctrl1 & !ctrl2 &  _LC017 & !_LC065 & !_LC084 & !_LC085
         # !ctrl0 & !ctrl2 &  _LC017 & !_LC065 & !_LC084 & !_LC085
         # !ctrl1 & !ctrl2 &  _LC017 & !_LC065 & !_LC084 & !_LC085
         # !ctrl1 &  _LC017 & !_LC065 & !_LC084 & !_LC085
         # !ctrl0 & !ctrl1 &  _LC017 & !_LC065 & !_LC084 & !_LC085;

-- Node name is '|ALU0:1|~839~1' 
-- Equation name is '_LC017', type is buried 
-- synthesized logic cell 
_LC017   = LCELL( _EQ078 $  GND);
  _EQ078 = !ctrl0 &  ctrl1 & !ctrl2 &  _LC053 &  _X002 &  _X003
         #  ctrl0 & !ctrl1 & !ctrl2 &  _LC057 &  _X002
         #  _LC031 &  _X001 &  _X002 &  _X003
         #  _LC024 &  _X001 &  _X002 &  _X003
         # !ctrl0 & !ctrl1 & !ctrl2 & !_LC042;
  _X002  = EXP(!ctrl0 & !ctrl1 & !ctrl2);
  _X003  = EXP( ctrl0 & !ctrl1 & !ctrl2);
  _X001  = EXP(!ctrl0 &  ctrl1 & !ctrl2);

-- Node name is '|rzu:2|register2:60|~14~1~15~2' 
-- Equation name is '_LC089', type is buried 
-- synthesized logic cell 
_LC089   = LCELL( _EQ079 $  GND);
  _EQ079 = !~PIN015 &  sA0 &  sA1 &  sA2 & !sA3
         # !~PIN016 &  sA0 & !sA1 & !sA2 &  sA3
         # !~PIN017 & !sA0 &  sA1 & !sA2 &  sA3
         # !~PIN018 &  sA0 &  sA1 & !sA2 & !sA3
         # !~PIN019 & !sA0 & !sA1 &  sA2 &  sA3;

-- Node name is '|rzu:2|register2:60|~14~1~15~3' 
-- Equation name is '_LC081', type is buried 
-- synthesized logic cell 
_LC081   = LCELL( _EQ080 $  GND);
  _EQ080 = !~PIN020 &  sA0 & !sA1 &  sA2 & !sA3
         # !~PIN021 & !sA0 &  sA1 &  sA2 & !sA3
         # !~PIN022 & !sA0 & !sA1 & !sA2 &  sA3
         # !~PIN023 &  sA0 & !sA1 & !sA2 & !sA3
         # !~PIN024 & !sA0 &  sA1 & !sA2 & !sA3;

-- Node name is '|rzu:2|register2:60|~14~1~16' 
-- Equation name is '_LC073', type is buried 
-- synthesized logic cell 
_LC073   = LCELL( _EQ081 $  _EQ082);
  _EQ081 = !_LC081 & !_LC089 & !~PIN011 &  sA0 &  sA1 &  sA2 &  sA3 &  _X021 & 
              _X022
         # !_LC081 & !_LC089 & !~PIN012 &  sA0 &  sA1 & !sA2 &  sA3 &  _X021 & 
              _X022
         # !_LC081 & !_LC089 & !~PIN013 &  sA0 & !sA1 &  sA2 &  sA3 &  _X021 & 
              _X022
         # !_LC081 & !_LC089 & !~PIN014 & !sA0 &  sA1 &  sA2 &  sA3 &  _X021 & 
              _X022;
  _X021  = EXP(!~PIN008 & !sA0 & !sA1 &  sA2 & !sA3);
  _X022  = EXP(!~PIN009 & !sA0 & !sA1 & !sA2 & !sA3);
  _EQ082 = !_LC081 & !_LC089 &  _X021 &  _X022;
  _X021  = EXP(!~PIN008 & !sA0 & !sA1 &  sA2 & !sA3);
  _X022  = EXP(!~PIN009 & !sA0 & !sA1 & !sA2 & !sA3);

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|datab_node0' = '~PIN031' from file "lpm_add_sub.tdf" line 114, column 14
-- Equation name is '~PIN031', location is LC067, type is output.
 ~PIN031 = LCELL( _EQ083 $  VCC);
  _EQ083 = !_LC081 & !_LC089 &  _X021 &  _X022 &  _X023 &  _X024 &  _X025 & 
              _X026;
  _X021  = EXP(!~PIN008 & !sA0 & !sA1 &  sA2 & !sA3);
  _X022  = EXP(!~PIN009 & !sA0 & !sA1 & !sA2 & !sA3);
  _X023  = EXP(!~PIN011 &  sA0 &  sA1 &  sA2 &  sA3);
  _X024  = EXP(!~PIN012 &  sA0 &  sA1 & !sA2 &  sA3);
  _X025  = EXP(!~PIN013 &  sA0 & !sA1 &  sA2 &  sA3);
  _X026  = EXP(!~PIN014 & !sA0 &  sA1 &  sA2 &  sA3);



--     Shareable expanders that are duplicated in multiple LABs:
--    _X001 occurs in LABs A, B
--    _X002 occurs in LABs A, B, C
--    _X003 occurs in LABs A, B, C
--    _X021 occurs in LABs E, F
--    _X022 occurs in LABs E, F




Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc1

***** Logic for device 'proc1' compiled without errors.




Device: EPM7096LC68-7

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    MultiVolt I/O                              = OFF



Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc1

** ERROR SUMMARY **

Info: Chip 'proc1' in device 'EPM7096LC68-7' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                                 
                    ~                       ~     ~  ~     ~  ~  
                    P           V           P     P  P     P  P  
                    I           C           I     I  I  V  I  I  
                    N           C           N     N  N  C  N  N  
              s     0  G     s  I  G  G  G  0  G  0  0  C  0  0  
              B  w  3  N     A  N  N  N  N  1  N  1  2  I  1  1  
              0  r  1  D  c  0  T  D  D  D  1  D  4  6  O  6  8  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
     sB1 | 10                                                  60 | ~PIN015 
   VCCIO | 11                                                  59 | ~PIN019 
     sB2 | 12                                                  58 | GND 
     sB3 | 13                                                  57 | ~PIN013 
 ~PIN022 | 14                                                  56 | ~PIN009 
 ~PIN023 | 15                                                  55 | ~PIN034 
     GND | 16                                                  54 | ~PIN035 
     DI1 | 17                                                  53 | VCCIO 
 ~PIN012 | 18                  EPM7096LC68-7                   52 | ~PIN027 
 ~PIN008 | 19                                                  51 | ~PIN038 
 ~PIN024 | 20                                                  50 | ~PIN001 
   VCCIO | 21                                                  49 | ~PIN007 
 ~PIN036 | 22                                                  48 | GND 
 ~PIN020 | 23                                                  47 | ~PIN006 
 ~PIN032 | 24                                                  46 | DI0 
 ~PIN037 | 25                                                  45 | RESERVED 
     GND | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              c  ~  ~  ~  V  ~  ~  G  V  s  ~  G  s  ~  s  ~  V  
              0  P  P  P  C  P  P  N  C  A  P  N  A  P  A  P  C  
                 I  I  I  C  I  I  D  C  1  I  D  2  I  3  I  C  
                 N  N  N  I  N  N     I     N        N     N  I  
                 0  0  0  O  0  0     N     0        0     0  O  
                 3  1  2     1  3     T     0        2     0     
                 3  7  5     0  0           3        1     2     
                                                                 


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc1

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     9/16( 56%)   8/ 8(100%)  10/16( 62%)  32/36( 88%) 
B:    LC17 - LC32    10/16( 62%)   8/ 8(100%)  14/16( 87%)  32/36( 88%) 
C:    LC33 - LC48    16/16(100%)   8/ 8(100%)  16/16(100%)  29/36( 80%) 
D:    LC49 - LC64    15/16( 93%)   6/ 8( 75%)  10/16( 62%)  28/36( 77%) 
E:    LC65 - LC80    13/16( 81%)   8/ 8(100%)  16/16(100%)  31/36( 86%) 
F:    LC81 - LC96    16/16(100%)   8/ 8(100%)  16/16(100%)  29/36( 80%) 


Total dedicated input pins used:                 1/4      ( 25%)
Total I/O pins used:                            46/48     ( 95%)
Total logic cells used:                         79/96     ( 82%)
Total shareable expanders used:                 48/96     ( 50%)
Total Turbo logic cells used:                   79/96     ( 82%)
Total shareable expanders not available (n/a):  34/96     ( 35%)
Average fan-in:                                  8.60
Total fan-in:                                   680

Total input pins required:                      25
Total output pins required:                     22
Total bidirectional pins required:               0
Total logic cells required:                     79
Total flipflops required:                       25
Total product terms required:                  307
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          46

Synthesized logic cells:                        32/  96   ( 33%)



Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc1

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   5   (14)  (A)      INPUT               0      0   0    0    0    9   16  c
  27   (43)  (C)      INPUT               0      0   0    0    0    4    0  c0
  46   (65)  (E)      INPUT               0      0   0    0    0    9    0  DI0
  17   (27)  (B)      INPUT               0      0   0    0    0    0   16  DI1
  42   (59)  (D)      INPUT    s          0      0   0    0    0    0    3  ~PIN002
  37   (51)  (D)      INPUT    s          0      0   0    0    0    0    3  ~PIN003
  19   (24)  (B)      INPUT    s          0      0   0    0    0    5    5  ~PIN008
  67      -   -       INPUT    s          0      0   0    0    0    5    3  ~PIN011
  18   (25)  (B)      INPUT    s          0      0   0    0    0    5    5  ~PIN012
  29   (40)  (C)      INPUT    s          0      0   0    0    0    0    7  ~PIN017
  40   (56)  (D)      INPUT    s          0      0   0    0    0    0    7  ~PIN021
  14   (32)  (B)      INPUT    s          0      0   0    0    0    0    7  ~PIN022
  15   (29)  (B)      INPUT    s          0      0   0    0    0    0    7  ~PIN023
   7   (12)  (A)      INPUT    s          0      0   0    0    0    1   10  ~PIN031
  24   (48)  (C)      INPUT    s          0      0   0    0    0    0    5  ~PIN032
  28   (41)  (C)      INPUT    s          0      0   0    0    0    0    3  ~PIN033
   4   (16)  (A)      INPUT               0      0   0    0    0    4   10  sA0
  36   (49)  (D)      INPUT               0      0   0    0    0    4   10  sA1
  39   (53)  (D)      INPUT               0      0   0    0    0    4   10  sA2
  41   (57)  (D)      INPUT               0      0   0    0    0    4   10  sA3
   9    (8)  (A)      INPUT               0      0   0    0    0   14   38  sB0
  10    (6)  (A)      INPUT               0      0   0    0    0   14   38  sB1
  12    (4)  (A)      INPUT               0      0   0    0    0   14   38  sB2
  13    (1)  (A)      INPUT               0      0   0    0    0   14   38  sB3
   8    (9)  (A)      INPUT               0      0   0    0    0    9   16  wr


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc1

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  50     72    E     OUTPUT    s t        0      0   0    1    4    0    0  ~PIN001
  47     67    E     OUTPUT    s t        3      2   1    4    8    0    0  ~PIN006
  49     69    E     OUTPUT    s t        3      2   1    4    8    0    0  ~PIN007
  56     81    F         FF      t        0      0   0    7    0    5    3  ~PIN009
  32     35    C     OUTPUT      t        3      2   1    7    5    0    0  ~PIN010
  57     84    F         FF      t        0      0   0    7    0    5    5  ~PIN013
  65     96    F         FF      t        0      0   0    7    0    3    5  ~PIN014
  60     88    F         FF      t        0      0   0    7    0    0    7  ~PIN015
  62     92    F         FF      t        0      0   0    7    0    0    7  ~PIN016
  61     89    F         FF      t        0      0   0    7    0    0    7  ~PIN018
  59     86    F         FF      t        0      0   0    7    0    0    7  ~PIN019
  23     17    B         FF      t        0      0   0    7    0    0    7  ~PIN020
  20     21    B         FF      t        0      0   0    7    0    0    5  ~PIN024
  30     37    C     OUTPUT      t        4      0   1    7    8    0    0  ~PIN025
  64     94    F     OUTPUT      t        6      0   0    4    9    0    0  ~PIN026
  52     75    E     OUTPUT    s t        3      2   1    4    9    0    0  ~PIN027
  33     33    C     OUTPUT      t        6      2   0    7    5    1    5  ~PIN030
  55     80    E     OUTPUT      t        0      0   0    1    3    0    0  ~PIN034
  54     77    E     OUTPUT      t        0      0   0    1    2    0    0  ~PIN035
  22     19    B     OUTPUT      t        4      0   1    8    7    4    4  ~PIN036
  25     45    C     OUTPUT    s t        3      2   1    7    5    0    0  ~PIN037
  51     73    E     OUTPUT      t        0      0   0    1    5    0    0  ~PIN038


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc1

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     28    B       SOFT      t        0      0   0    2    2    0    1  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gcp2
 (46)    65    E       SOFT    s t        3      2   1    4    9    0    4  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gn1~1
   -     66    E       SOFT    s t        1      0   1    4    5    1    2  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gn1~2
   -     82    F       SOFT    s t        1      0   1    4    5    1    2  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gn1~3
 (12)     4    A       SOFT      t        2      2   0    4    2    0    1  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|g4
 (24)    48    C       SOFT    s t        1      0   1    7    3    0    1  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|pp0~1
   -     54    D       SOFT    s t        1      0   1    6    4    0    1  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|pp0~2
   -     70    E       SOFT    s t        1      0   1    4    6    0    1  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|pp1~1
   -     83    F       SOFT    s t        1      0   1    4    6    0    1  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|pp1~2
   -     26    B       SOFT      t        6      0   0    9    4    0    7  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|ps0
   -     85    F       SOFT      t        6      0   0    4    9    0    5  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|ps1
  (4)    16    A       SOFT      t        2      0   0    5    7    0    4  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|result_node1
   -     18    B       SOFT      t        0      0   0    2    4    0    3  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|result_node2
   -     15    A       SOFT      t        2      2   0    3    3    0    2  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|result_node3
   -     11    A       SOFT      t        1      1   0    3    3    0    1  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|result_node4
   -     42    C       SOFT    s t        3      2   1    8    6    0    3  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~220~1
 (27)    43    C       SOFT    s t        1      0   1    6    3    1    0  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~239~1
   -     58    D       SOFT    s t        1      0   1    6    4    1    0  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~239~2
 (40)    56    D       SOFT    s t        1      0   1    7    3    1    0  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~239~3
   -     31    B       SOFT    s t        1      0   1    8    2    1    0  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~239~4
 (18)    25    B       SOFT    s t        1      0   1    8    1    1    0  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~239~5
   -     47    C       SOFT    s t        1      0   1    6    4    0    1  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~242~1
 (39)    53    D       SOFT    s t        1      0   1    5    5    0    1  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~242~2
 (14)    32    B       SOFT    s t        1      0   1    8    2    0    1  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~242~3
   -     71    E       SOFT      t        6      2   0    4    8    0    4  |ALU0:1|LPM_ADD_SUB:393|datab_node1
 (13)     1    A       SOFT      t        0      0   0    0    2    4    0  |ALU0:1|LPM_ADD_SUB:394|addcore:adder|addcore:adder0|result_node1
   -      7    A       SOFT      t        0      0   0    0    3    3    0  |ALU0:1|LPM_ADD_SUB:394|addcore:adder|addcore:adder0|result_node2
   -     10    A       SOFT      t        0      0   0    0    4    2    0  |ALU0:1|LPM_ADD_SUB:394|addcore:adder|addcore:adder0|result_node3
  (7)    12    A       SOFT      t        0      0   0    0    5    1    0  |ALU0:1|LPM_ADD_SUB:394|addcore:adder|addcore:adder0|result_node4
   -     76    E       SOFT    s t        1      0   1    4    6    1    0  |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|pp1~1
   -     95    F       SOFT    s t        1      0   1    4    6    1    0  |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|pp1~2
   -     52    D       SOFT    s t        1      0   1    5    4    1    0  |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~239~1
   -     60    D       SOFT    s t        1      0   1    5    5    1    0  |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~239~2
 (44)    61    D       SOFT    s t        1      0   1    6    4    1    0  |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~239~3
   -     62    D       SOFT    s t        1      0   1    7    3    1    0  |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~239~4
 (37)    51    D       SOFT    s t        1      0   1    7    2    1    0  |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~239~5
  (9)     8    A       SOFT      t        6      2   0    4    8    2    2  |ALU0:1|LPM_ADD_SUB:446|datab_node1
   -     91    F       DFFE      t        0      0   0    7    0    3    5  |rzu:2|register2:46|:24
   -     90    F       DFFE      t        0      0   0    7    0    3    5  |rzu:2|register2:49|:24
   -     87    F       DFFE      t        0      0   0    7    0    3    5  |rzu:2|register2:55|:24
 (36)    49    D       DFFE      t        0      0   0    7    0    0    4  |rzu:2|register2:56|:24
   -     50    D       DFFE      t        0      0   0    7    0    3    5  |rzu:2|register2:57|:24
 (45)    64    D       DFFE      t        0      0   0    7    0    0    4  |rzu:2|register2:58|:24
   -     63    D       DFFE      t        0      0   0    7    0    0    4  |rzu:2|register2:59|:24
   -     68    E       SOFT    s t        1      0   1    4    5    2    1  |rzu:2|register2:60|~15~1~16~17
   -     93    F       SOFT    s t        1      0   1    4    5    2    1  |rzu:2|register2:60|~15~1~16~18
 (42)    59    D       DFFE      t        0      0   0    7    0    1    3  |rzu:2|register2:60|:24
 (41)    57    D       SOFT    s t        1      0   1    5    4    3    1  |rzu:2|register2:60|~28~1~15~2
 (17)    27    B       SOFT    s t        1      0   1    7    2    3    1  |rzu:2|register2:60|~28~1~15~3
   -     46    C       DFFE      t        0      0   0    7    0    0    4  |rzu:2|register2:61|:24
 (28)    41    C       DFFE      t        0      0   0    7    0    1    3  |rzu:2|register2:62|:24
   -     38    C       DFFE      t        0      0   0    7    0    0    4  |rzu:2|register2:63|:24
   -     36    C       DFFE      t        0      0   0    7    0    4    4  |rzu:2|register2:64|:24
   -     44    C       DFFE      t        0      0   0    7    0    0    4  |rzu:2|register2:65|:24
   -     39    C       DFFE      t        0      0   0    7    0    1    3  |rzu:2|register2:66|:24
 (29)    40    C       DFFE      t        0      0   0    7    0    1    3  |rzu:2|register2:67|:24
   -     34    C       DFFE      t        0      0   0    7    0    4    4  |rzu:2|register2:68|:24


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                           Logic cells placed in LAB 'A'
        +----------------- LC4 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|g4
        | +--------------- LC16 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|result_node1
        | | +------------- LC15 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|result_node3
        | | | +----------- LC11 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|result_node4
        | | | | +--------- LC1 |ALU0:1|LPM_ADD_SUB:394|addcore:adder|addcore:adder0|result_node1
        | | | | | +------- LC7 |ALU0:1|LPM_ADD_SUB:394|addcore:adder|addcore:adder0|result_node2
        | | | | | | +----- LC10 |ALU0:1|LPM_ADD_SUB:394|addcore:adder|addcore:adder0|result_node3
        | | | | | | | +--- LC12 |ALU0:1|LPM_ADD_SUB:394|addcore:adder|addcore:adder0|result_node4
        | | | | | | | | +- LC8 |ALU0:1|LPM_ADD_SUB:446|datab_node1
        | | | | | | | | | 
        | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'A':
LC4  -> - - - * - - - - - | * - - - - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|g4
LC16 -> - - - - * * * * - | * - - - - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|result_node1
LC15 -> - - - - - - * * - | * - - - - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|result_node3
LC11 -> - - - - - - - * - | * - - - - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|result_node4

Pin
42   -> * - * * - - - - - | * - - - - - | <-- ~PIN002
37   -> * - * * - - - - - | * - - - - - | <-- ~PIN003
67   -> - - - - - - - - - | - * * - - - | <-- ~PIN011
7    -> - * - - - - - - - | * * * * - - | <-- ~PIN031
24   -> * - * * - - - - - | * * - - - - | <-- ~PIN032
28   -> * - - - - - - - - | * * - - - - | <-- ~PIN033
9    -> - * - - - - - - * | * * * * * * | <-- sB0
10   -> - * - - - - - - * | * * * * * * | <-- sB1
12   -> - * - - - - - - * | * * * * * * | <-- sB2
13   -> - * - - - - - - * | * * * * * * | <-- sB3
LC28 -> - - * - - - - - - | * - - - - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gcp2
LC65 -> * * - - - - - - - | * * - - - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gn1~1
LC66 -> - - - - - - - - * | * - - - * - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gn1~2
LC82 -> - - - - - - - - * | * - - - * - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gn1~3
LC26 -> - * * * - - - - - | * * * * - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|ps0
LC85 -> - * * * - - - - - | * * * - - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|ps1
LC18 -> - - - - - * * * - | * - - - - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|result_node2
LC42 -> * - - - - - - - - | * * - - - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~220~1
LC47 -> - * - - - - - - - | * - - - - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~242~1
LC53 -> - * - - - - - - - | * - - - - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~242~2
LC32 -> - * - - - - - - - | * - - - - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~242~3
LC81 -> - * - - - - - - - | * * * - - - | <-- ~PIN009
LC19 -> - - - - * * * * - | * - - - * - | <-- ~PIN036
LC91 -> - - - - - - - - * | * - - - * - | <-- |rzu:2|register2:46|:24
LC90 -> - - - - - - - - * | * - - - * - | <-- |rzu:2|register2:49|:24
LC87 -> - - - - - - - - * | * - - - * - | <-- |rzu:2|register2:55|:24
LC50 -> - - - - - - - - * | * - - - * - | <-- |rzu:2|register2:57|:24
LC36 -> - - - - - - - - * | * - - - * * | <-- |rzu:2|register2:64|:24
LC34 -> - - - - - - - - * | * - - - * * | <-- |rzu:2|register2:68|:24


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                             Logic cells placed in LAB 'B'
        +------------------- LC28 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gcp2
        | +----------------- LC26 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|ps0
        | | +--------------- LC18 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|result_node2
        | | | +------------- LC31 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~239~4
        | | | | +----------- LC25 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~239~5
        | | | | | +--------- LC32 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~242~3
        | | | | | | +------- LC17 ~PIN020
        | | | | | | | +----- LC21 ~PIN024
        | | | | | | | | +--- LC19 ~PIN036
        | | | | | | | | | +- LC27 |rzu:2|register2:60|~28~1~15~3
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'B':
LC26 -> - - * - - * - - - - | * * * * - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|ps0
LC31 -> - - - - - - - - * - | - * - - - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~239~4
LC25 -> - - - - - - - - * - | - * - - - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~239~5
LC17 -> - - - * - - - - - * | - * - * - - | <-- ~PIN020
LC21 -> - * - - * * - - - * | - * - * - - | <-- ~PIN024

Pin
5    -> - - - - - - * * - - | - * * * - * | <-- c
46   -> - - - - - - * * - - | - * - - - * | <-- DI0
19   -> - * - - * * - - * - | - * * * - - | <-- ~PIN008
67   -> - - - - - - - - * - | - * * - - - | <-- ~PIN011
18   -> - - - - - - - - * - | - * * * - - | <-- ~PIN012
40   -> - * - * - * - - - * | - * - * - - | <-- ~PIN021
14   -> - * - * * * - - - * | - * - * - - | <-- ~PIN022
15   -> - * - * * * - - - * | - * - * - - | <-- ~PIN023
7    -> - * - * * - - - * - | * * * * - - | <-- ~PIN031
24   -> * - * - - - - - - - | * * - - - - | <-- ~PIN032
28   -> * - * - - - - - - - | * * - - - - | <-- ~PIN033
9    -> - * - * * * * * * * | * * * * * * | <-- sB0
10   -> - * - * * * * * * * | * * * * * * | <-- sB1
12   -> - * - * * * * * * * | * * * * * * | <-- sB2
13   -> - * - * * * * * * * | * * * * * * | <-- sB3
8    -> - - - - - - * * - - | - * * * - * | <-- wr
LC65 -> * - * - - - - - - - | * * - - - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gn1~1
LC48 -> - * - - - - - - - - | - * - - - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|pp0~1
LC54 -> - * - - - - - - - - | - * - - - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|pp0~2
LC85 -> - - * - - - - - - - | * * * - - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|ps1
LC42 -> * - * - - - - - - - | * * - - - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~220~1
LC43 -> - - - - - - - - * - | - * - - - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~239~1
LC58 -> - - - - - - - - * - | - * - - - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~239~2
LC56 -> - - - - - - - - * - | - * - - - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~239~3
LC81 -> - * - - - - - - * - | * * * - - - | <-- ~PIN009
LC84 -> - - - - - - - - * - | - * * * - - | <-- ~PIN013
LC86 -> - - - * - - - - - - | - * - * - - | <-- ~PIN019


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC48 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|pp0~1
        | +----------------------------- LC42 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~220~1
        | | +--------------------------- LC43 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~239~1
        | | | +------------------------- LC47 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~242~1
        | | | | +----------------------- LC35 ~PIN010
        | | | | | +--------------------- LC37 ~PIN025
        | | | | | | +------------------- LC33 ~PIN030
        | | | | | | | +----------------- LC45 ~PIN037
        | | | | | | | | +--------------- LC46 |rzu:2|register2:61|:24
        | | | | | | | | | +------------- LC41 |rzu:2|register2:62|:24
        | | | | | | | | | | +----------- LC38 |rzu:2|register2:63|:24
        | | | | | | | | | | | +--------- LC36 |rzu:2|register2:64|:24
        | | | | | | | | | | | | +------- LC44 |rzu:2|register2:65|:24
        | | | | | | | | | | | | | +----- LC39 |rzu:2|register2:66|:24
        | | | | | | | | | | | | | | +--- LC40 |rzu:2|register2:67|:24
        | | | | | | | | | | | | | | | +- LC34 |rzu:2|register2:68|:24
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'C':
LC33 -> - - - - - * - - - - - - - - - - | - - * * - - | <-- ~PIN030

Pin
5    -> - - - - - - - - * * * * * * * * | - * * * - * | <-- c
17   -> - - - - - - - - * * * * * * * * | - - * * - * | <-- DI1
19   -> - * - - * * * * - - - - - - - - | - * * * - - | <-- ~PIN008
67   -> * * - * * * * * - - - - - - - - | - * * - - - | <-- ~PIN011
18   -> * * * * * * * * - - - - - - - - | - * * * - - | <-- ~PIN012
7    -> * * * - - - - - - - - - - - - - | * * * * - - | <-- ~PIN031
4    -> - - - - - * - - - - - - - - - - | - - * * * * | <-- sA0
36   -> - - - - - * - - - - - - - - - - | - - * * * * | <-- sA1
39   -> - - - - - * - - - - - - - - - - | - - * * * * | <-- sA2
41   -> - - - - - * - - - - - - - - - - | - - * * * * | <-- sA3
9    -> * * * * * - * * * * * * * * * * | * * * * * * | <-- sB0
10   -> * * * * * - * * * * * * * * * * | * * * * * * | <-- sB1
12   -> * * * * * - * * * * * * * * * * | * * * * * * | <-- sB2
13   -> * * * * * - * * * * * * * * * * | * * * * * * | <-- sB3
8    -> - - - - - - - - * * * * * * * * | - * * * - * | <-- wr
LC26 -> - - - * - - - - - - - - - - - - | * * * * - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|ps0
LC85 -> - * - - - - - - - - - - - - - - | * * * - - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|ps1
LC52 -> - - - - - * - - - - - - - - - - | - - * - - - | <-- |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~239~1
LC60 -> - - - - - * - - - - - - - - - - | - - * - - - | <-- |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~239~2
LC61 -> - - - - - * - - - - - - - - - - | - - * - - - | <-- |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~239~3
LC62 -> - - - - - * - - - - - - - - - - | - - * - - - | <-- |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~239~4
LC51 -> - - - - - * - - - - - - - - - - | - - * - - - | <-- |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~239~5
LC81 -> - * - - * * * * - - - - - - - - | * * * - - - | <-- ~PIN009
LC84 -> * * * * * * * * - - - - - - - - | - * * * - - | <-- ~PIN013
LC96 -> * * * * * - * * - - - - - - - - | - - * * - - | <-- ~PIN014
LC88 -> * - * * - - - - - - - - - - - - | - - * * - - | <-- ~PIN015
LC57 -> - * - - * - * * - - - - - - - - | - - * - - - | <-- |rzu:2|register2:60|~28~1~15~2
LC27 -> - * - - * - * * - - - - - - - - | - - * - - - | <-- |rzu:2|register2:60|~28~1~15~3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                       Logic cells placed in LAB 'D'
        +----------------------------- LC54 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|pp0~2
        | +--------------------------- LC58 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~239~2
        | | +------------------------- LC56 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~239~3
        | | | +----------------------- LC53 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~242~2
        | | | | +--------------------- LC52 |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~239~1
        | | | | | +------------------- LC60 |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~239~2
        | | | | | | +----------------- LC61 |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~239~3
        | | | | | | | +--------------- LC62 |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~239~4
        | | | | | | | | +------------- LC51 |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~239~5
        | | | | | | | | | +----------- LC49 |rzu:2|register2:56|:24
        | | | | | | | | | | +--------- LC50 |rzu:2|register2:57|:24
        | | | | | | | | | | | +------- LC64 |rzu:2|register2:58|:24
        | | | | | | | | | | | | +----- LC63 |rzu:2|register2:59|:24
        | | | | | | | | | | | | | +--- LC59 |rzu:2|register2:60|:24
        | | | | | | | | | | | | | | +- LC57 |rzu:2|register2:60|~28~1~15~2
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'D':

Pin
5    -> - - - - - - - - - * * * * * - | - * * * - * | <-- c
17   -> - - - - - - - - - * * * * * - | - - * * - * | <-- DI1
19   -> - - - - - - - - * - - - - - - | - * * * - - | <-- ~PIN008
67   -> - - - - - - - - - - - - - - - | - * * - - - | <-- ~PIN011
18   -> - - - - * - - - - - - - - - - | - * * * - - | <-- ~PIN012
29   -> * * * * - * * - - - - - - - * | - - - * - - | <-- ~PIN017
40   -> - - * - - - * * - - - - - - - | - * - * - - | <-- ~PIN021
14   -> - - - - - - - * * - - - - - - | - * - * - - | <-- ~PIN022
15   -> - - - - - - - * * - - - - - - | - * - * - - | <-- ~PIN023
7    -> * * * - - - - - - - - - - - - | * * * * - - | <-- ~PIN031
4    -> - - - - * * * * * - - - - - - | - - * * * * | <-- sA0
36   -> - - - - * * * * * - - - - - - | - - * * * * | <-- sA1
39   -> - - - - * * * * * - - - - - - | - - * * * * | <-- sA2
41   -> - - - - * * * * * - - - - - - | - - * * * * | <-- sA3
9    -> * * * * - - - - - * * * * * * | * * * * * * | <-- sB0
10   -> * * * * - - - - - * * * * * * | * * * * * * | <-- sB1
12   -> * * * * - - - - - * * * * * * | * * * * * * | <-- sB2
13   -> * * * * - - - - - * * * * * * | * * * * * * | <-- sB3
8    -> - - - - - - - - - * * * * * - | - * * * - * | <-- wr
LC26 -> - - - * - - - - - - - - - - - | * * * * - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|ps0
LC84 -> - - - - * - - - - - - - - - - | - * * * - - | <-- ~PIN013
LC96 -> - - - - * - - - - - - - - - - | - - * * - - | <-- ~PIN014
LC88 -> - * - - * * - - - - - - - - * | - - * * - - | <-- ~PIN015
LC92 -> * * * * - * * - - - - - - - * | - - - * - - | <-- ~PIN016
LC89 -> * * * * - * * - - - - - - - * | - - - * - - | <-- ~PIN018
LC86 -> * * - * - * - * - - - - - - * | - * - * - - | <-- ~PIN019
LC17 -> * - * * - - * * - - - - - - - | - * - * - - | <-- ~PIN020
LC21 -> - - - - - - - - * - - - - - - | - * - * - - | <-- ~PIN024
LC33 -> - - - - * * * * * - - - - - - | - - * * - - | <-- ~PIN030


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                                   Logic cells placed in LAB 'E'
        +------------------------- LC65 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gn1~1
        | +----------------------- LC66 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gn1~2
        | | +--------------------- LC70 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|pp1~1
        | | | +------------------- LC71 |ALU0:1|LPM_ADD_SUB:393|datab_node1
        | | | | +----------------- LC76 |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|pp1~1
        | | | | | +--------------- LC72 ~PIN001
        | | | | | | +------------- LC67 ~PIN006
        | | | | | | | +----------- LC69 ~PIN007
        | | | | | | | | +--------- LC75 ~PIN027
        | | | | | | | | | +------- LC80 ~PIN034
        | | | | | | | | | | +----- LC77 ~PIN035
        | | | | | | | | | | | +--- LC73 ~PIN038
        | | | | | | | | | | | | +- LC68 |rzu:2|register2:60|~15~1~16~17
        | | | | | | | | | | | | | 
        | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'E':
LC66 -> * - - - - - - * - - - - - | * - - - * - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gn1~2
LC71 -> * - * - - - - - - - - - - | - - - - * * | <-- |ALU0:1|LPM_ADD_SUB:393|datab_node1
LC68 -> - - - * - - * - * - - - - | - - - - * - | <-- |rzu:2|register2:60|~15~1~16~17

Pin
27   -> - - - - - * - - - * * * - | - - - - * - | <-- c0
67   -> - - - - - - - - - - - - - | - * * - - - | <-- ~PIN011
4    -> - - - * * - * - * - - - * | - - * * * * | <-- sA0
36   -> - - - * * - * - * - - - * | - - * * * * | <-- sA1
39   -> - - - * * - * - * - - - * | - - * * * * | <-- sA2
41   -> - - - * * - * - * - - - * | - - * * * * | <-- sA3
9    -> * * * - - - - * - - - - - | * * * * * * | <-- sB0
10   -> * * * - - - - * - - - - - | * * * * * * | <-- sB1
12   -> * * * - - - - * - - - - - | * * * * * * | <-- sB2
13   -> * * * - - - - * - - - - - | * * * * * * | <-- sB3
LC82 -> * - - - - - - * - - - - - | * - - - * - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gn1~3
LC1  -> - - - - - * - - - * * * - | - - - - * - | <-- |ALU0:1|LPM_ADD_SUB:394|addcore:adder|addcore:adder0|result_node1
LC7  -> - - - - - * - - - * - * - | - - - - * - | <-- |ALU0:1|LPM_ADD_SUB:394|addcore:adder|addcore:adder0|result_node2
LC10 -> - - - - - * - - - - - * - | - - - - * - | <-- |ALU0:1|LPM_ADD_SUB:394|addcore:adder|addcore:adder0|result_node3
LC12 -> - - - - - - - - - - - * - | - - - - * - | <-- |ALU0:1|LPM_ADD_SUB:394|addcore:adder|addcore:adder0|result_node4
LC8  -> - - - - * - - - * - - - - | - - - - * * | <-- |ALU0:1|LPM_ADD_SUB:446|datab_node1
LC19 -> - - - - - * - - - * * * - | * - - - * - | <-- ~PIN036
LC91 -> * - * * * - * * * - - - - | * - - - * - | <-- |rzu:2|register2:46|:24
LC90 -> * - * * * - * * * - - - - | * - - - * - | <-- |rzu:2|register2:49|:24
LC87 -> * - * * * - * * * - - - - | * - - - * - | <-- |rzu:2|register2:55|:24
LC49 -> - * - - - - - - - - - - * | - - - - * * | <-- |rzu:2|register2:56|:24
LC50 -> * - * * * - * * * - - - - | * - - - * - | <-- |rzu:2|register2:57|:24
LC64 -> - * - - - - - - - - - - * | - - - - * * | <-- |rzu:2|register2:58|:24
LC63 -> - * - - - - - - - - - - * | - - - - * * | <-- |rzu:2|register2:59|:24
LC93 -> - - - * - - * - * - - - - | - - - - * - | <-- |rzu:2|register2:60|~15~1~16~18
LC46 -> - * * - * - - - - - - - * | - - - - * - | <-- |rzu:2|register2:61|:24
LC36 -> * - - * - - * * * - - - - | * - - - * * | <-- |rzu:2|register2:64|:24
LC44 -> - * - - - - - - - - - - * | - - - - * * | <-- |rzu:2|register2:65|:24
LC34 -> * - - * - - * * * - - - - | * - - - * * | <-- |rzu:2|register2:68|:24


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                                         Logic cells placed in LAB 'F'
        +------------------------------- LC82 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gn1~3
        | +----------------------------- LC83 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|pp1~2
        | | +--------------------------- LC85 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|ps1
        | | | +------------------------- LC95 |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|pp1~2
        | | | | +----------------------- LC81 ~PIN009
        | | | | | +--------------------- LC84 ~PIN013
        | | | | | | +------------------- LC96 ~PIN014
        | | | | | | | +----------------- LC88 ~PIN015
        | | | | | | | | +--------------- LC92 ~PIN016
        | | | | | | | | | +------------- LC89 ~PIN018
        | | | | | | | | | | +----------- LC86 ~PIN019
        | | | | | | | | | | | +--------- LC94 ~PIN026
        | | | | | | | | | | | | +------- LC91 |rzu:2|register2:46|:24
        | | | | | | | | | | | | | +----- LC90 |rzu:2|register2:49|:24
        | | | | | | | | | | | | | | +--- LC87 |rzu:2|register2:55|:24
        | | | | | | | | | | | | | | | +- LC93 |rzu:2|register2:60|~15~1~16~18
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'F':
LC83 -> - - * - - - - - - - - - - - - - | - - - - - * | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|pp1~2
LC95 -> - - - - - - - - - - - * - - - - | - - - - - * | <-- |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|pp1~2

Pin
5    -> - - - - * * * * * * * - * * * - | - * * * - * | <-- c
46   -> - - - - * * * * * * * - - - - - | - * - - - * | <-- DI0
17   -> - - - - - - - - - - - - * * * - | - - * * - * | <-- DI1
67   -> - - - - - - - - - - - - - - - - | - * * - - - | <-- ~PIN011
4    -> - - - * - - - - - - - * - - - * | - - * * * * | <-- sA0
36   -> - - - * - - - - - - - * - - - * | - - * * * * | <-- sA1
39   -> - - - * - - - - - - - * - - - * | - - * * * * | <-- sA2
41   -> - - - * - - - - - - - * - - - * | - - * * * * | <-- sA3
9    -> * * * - * * * * * * * - * * * - | * * * * * * | <-- sB0
10   -> * * * - * * * * * * * - * * * - | * * * * * * | <-- sB1
12   -> * * * - * * * * * * * - * * * - | * * * * * * | <-- sB2
13   -> * * * - * * * * * * * - * * * - | * * * * * * | <-- sB3
8    -> - - - - * * * * * * * - * * * - | - * * * - * | <-- wr
LC70 -> - - * - - - - - - - - - - - - - | - - - - - * | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|pp1~1
LC71 -> - * * - - - - - - - - - - - - - | - - - - * * | <-- |ALU0:1|LPM_ADD_SUB:393|datab_node1
LC76 -> - - - - - - - - - - - * - - - - | - - - - - * | <-- |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|pp1~1
LC8  -> - - - * - - - - - - - * - - - - | - - - - * * | <-- |ALU0:1|LPM_ADD_SUB:446|datab_node1
LC49 -> - * - * - - - - - - - - - - - - | - - - - * * | <-- |rzu:2|register2:56|:24
LC64 -> - * - * - - - - - - - - - - - - | - - - - * * | <-- |rzu:2|register2:58|:24
LC63 -> - * - * - - - - - - - - - - - - | - - - - * * | <-- |rzu:2|register2:59|:24
LC59 -> * - * - - - - - - - - * - - - * | - - - - - * | <-- |rzu:2|register2:60|:24
LC41 -> * - * - - - - - - - - * - - - * | - - - - - * | <-- |rzu:2|register2:62|:24
LC38 -> * * - * - - - - - - - - - - - * | - - - - - * | <-- |rzu:2|register2:63|:24
LC36 -> - - * - - - - - - - - * - - - - | * - - - * * | <-- |rzu:2|register2:64|:24
LC44 -> - * - * - - - - - - - - - - - - | - - - - * * | <-- |rzu:2|register2:65|:24
LC39 -> * - * - - - - - - - - * - - - * | - - - - - * | <-- |rzu:2|register2:66|:24
LC40 -> * - * - - - - - - - - * - - - * | - - - - - * | <-- |rzu:2|register2:67|:24
LC34 -> - - * - - - - - - - - * - - - - | * - - - * * | <-- |rzu:2|register2:68|:24


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc1

** EQUATIONS **

c        : INPUT;
c0       : INPUT;
DI0      : INPUT;
DI1      : INPUT;
sA0      : INPUT;
sA1      : INPUT;
sA2      : INPUT;
sA3      : INPUT;
sB0      : INPUT;
sB1      : INPUT;
sB2      : INPUT;
sB3      : INPUT;
wr       : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN008  : INPUT;
~PIN011  : INPUT;
~PIN012  : INPUT;
~PIN017  : INPUT;
~PIN021  : INPUT;
~PIN022  : INPUT;
~PIN023  : INPUT;
~PIN031  : INPUT;
~PIN032  : INPUT;
~PIN033  : INPUT;

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gcp2' from file "addcore.tdf" line 160, column 8
-- Equation name is '_LC028', type is buried 
_LC028   = LCELL( _EQ001 $  VCC);
  _EQ001 = !_LC042 & !_LC065 & !~PIN033
         #  ~PIN032 & !~PIN033;

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gn1~1' from file "addcore.tdf" line 338, column 23
-- Equation name is '_LC065', type is buried 
-- synthesized logic cell 
_LC065   = LCELL( _EQ002 $  _EQ003);
  _EQ002 = !_LC066 &  _LC071 & !_LC082 & !_LC091 &  sB0 &  sB1 &  sB2 &  sB3 & 
              _X001 &  _X002
         # !_LC050 & !_LC066 &  _LC071 & !_LC082 &  sB0 &  sB1 & !sB2 &  sB3 & 
              _X001 &  _X002
         # !_LC066 &  _LC071 & !_LC082 & !_LC087 &  sB0 & !sB1 &  sB2 &  sB3 & 
              _X001 &  _X002
         # !_LC066 &  _LC071 & !_LC082 & !_LC090 & !sB0 &  sB1 &  sB2 &  sB3 & 
              _X001 &  _X002;
  _X001  = EXP(!_LC036 & !sB0 & !sB1 &  sB2 & !sB3);
  _X002  = EXP(!_LC034 & !sB0 & !sB1 & !sB2 & !sB3);
  _EQ003 = !_LC066 &  _LC071 & !_LC082 &  _X001 &  _X002;
  _X001  = EXP(!_LC036 & !sB0 & !sB1 &  sB2 & !sB3);
  _X002  = EXP(!_LC034 & !sB0 & !sB1 & !sB2 & !sB3);

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gn1~2' from file "addcore.tdf" line 338, column 23
-- Equation name is '_LC066', type is buried 
-- synthesized logic cell 
_LC066   = LCELL( _EQ004 $  GND);
  _EQ004 = !_LC046 &  sB0 &  sB1 &  sB2 & !sB3
         # !_LC063 &  sB0 & !sB1 & !sB2 &  sB3
         # !_LC064 & !sB0 &  sB1 & !sB2 &  sB3
         # !_LC044 &  sB0 &  sB1 & !sB2 & !sB3
         # !_LC049 & !sB0 & !sB1 &  sB2 &  sB3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gn1~3' from file "addcore.tdf" line 338, column 23
-- Equation name is '_LC082', type is buried 
-- synthesized logic cell 
_LC082   = LCELL( _EQ005 $  GND);
  _EQ005 = !_LC038 &  sB0 & !sB1 &  sB2 & !sB3
         # !_LC041 & !sB0 &  sB1 &  sB2 & !sB3
         # !_LC059 & !sB0 & !sB1 & !sB2 &  sB3
         # !_LC040 &  sB0 & !sB1 & !sB2 & !sB3
         # !_LC039 & !sB0 &  sB1 & !sB2 & !sB3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|g4' from file "addcore.tdf" line 158, column 5
-- Equation name is '_LC004', type is buried 
_LC004   = LCELL( _EQ006 $  _EQ007);
  _EQ006 =  _LC042 & !~PIN032 &  _X003 &  _X004
         #  _LC065 & !~PIN032 &  _X003 &  _X004
         #  ~PIN033 &  _X003 &  _X004;
  _X003  = EXP(!~PIN002 &  ~PIN003);
  _X004  = EXP( ~PIN002 & !~PIN003);
  _EQ007 = !~PIN002 &  ~PIN003;

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|pp0~1' from file "addcore.tdf" line 328, column 22
-- Equation name is '_LC048', type is buried 
-- synthesized logic cell 
_LC048   = LCELL( _EQ008 $  GND);
  _EQ008 = !~PIN011 & !~PIN031 &  sB0 &  sB1 &  sB2 &  sB3
         # !~PIN012 & !~PIN031 &  sB0 &  sB1 & !sB2 &  sB3
         # !~PIN013 & !~PIN031 &  sB0 & !sB1 &  sB2 &  sB3
         # !~PIN014 & !~PIN031 & !sB0 &  sB1 &  sB2 &  sB3
         # !~PIN015 & !~PIN031 &  sB0 &  sB1 &  sB2 & !sB3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|pp0~2' from file "addcore.tdf" line 328, column 22
-- Equation name is '_LC054', type is buried 
-- synthesized logic cell 
_LC054   = LCELL( _EQ009 $  GND);
  _EQ009 = !~PIN016 & !~PIN031 &  sB0 & !sB1 & !sB2 &  sB3
         # !~PIN017 & !~PIN031 & !sB0 &  sB1 & !sB2 &  sB3
         # !~PIN018 & !~PIN031 &  sB0 &  sB1 & !sB2 & !sB3
         # !~PIN019 & !~PIN031 & !sB0 & !sB1 &  sB2 &  sB3
         # !~PIN020 & !~PIN031 &  sB0 & !sB1 &  sB2 & !sB3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|pp1~1' from file "addcore.tdf" line 335, column 23
-- Equation name is '_LC070', type is buried 
-- synthesized logic cell 
_LC070   = LCELL( _EQ010 $  GND);
  _EQ010 = !_LC071 & !_LC091 &  sB0 &  sB1 &  sB2 &  sB3
         # !_LC050 & !_LC071 &  sB0 &  sB1 & !sB2 &  sB3
         # !_LC071 & !_LC087 &  sB0 & !sB1 &  sB2 &  sB3
         # !_LC071 & !_LC090 & !sB0 &  sB1 &  sB2 &  sB3
         # !_LC046 & !_LC071 &  sB0 &  sB1 &  sB2 & !sB3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|pp1~2' from file "addcore.tdf" line 335, column 23
-- Equation name is '_LC083', type is buried 
-- synthesized logic cell 
_LC083   = LCELL( _EQ011 $  GND);
  _EQ011 = !_LC063 & !_LC071 &  sB0 & !sB1 & !sB2 &  sB3
         # !_LC064 & !_LC071 & !sB0 &  sB1 & !sB2 &  sB3
         # !_LC044 & !_LC071 &  sB0 &  sB1 & !sB2 & !sB3
         # !_LC049 & !_LC071 & !sB0 & !sB1 &  sB2 &  sB3
         # !_LC038 & !_LC071 &  sB0 & !sB1 &  sB2 & !sB3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|ps0' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC026', type is buried 
_LC026   = LCELL( _EQ012 $  VCC);
  _EQ012 = !_LC048 & !_LC054 &  _X005 &  _X006 &  _X007 &  _X008 &  _X009 & 
              _X010;
  _X005  = EXP(!~PIN021 & !~PIN031 & !sB0 &  sB1 &  sB2 & !sB3);
  _X006  = EXP(!~PIN022 & !~PIN031 & !sB0 & !sB1 & !sB2 &  sB3);
  _X007  = EXP(!~PIN023 & !~PIN031 &  sB0 & !sB1 & !sB2 & !sB3);
  _X008  = EXP(!~PIN024 & !~PIN031 & !sB0 &  sB1 & !sB2 & !sB3);
  _X009  = EXP(!~PIN008 & !~PIN031 & !sB0 & !sB1 &  sB2 & !sB3);
  _X010  = EXP(!~PIN009 & !~PIN031 & !sB0 & !sB1 & !sB2 & !sB3);

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|ps1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC085', type is buried 
_LC085   = LCELL( _EQ013 $  VCC);
  _EQ013 = !_LC070 & !_LC083 &  _X011 &  _X012 &  _X013 &  _X014 &  _X015 & 
              _X016;
  _X011  = EXP(!_LC041 & !_LC071 & !sB0 &  sB1 &  sB2 & !sB3);
  _X012  = EXP(!_LC059 & !_LC071 & !sB0 & !sB1 & !sB2 &  sB3);
  _X013  = EXP(!_LC040 & !_LC071 &  sB0 & !sB1 & !sB2 & !sB3);
  _X014  = EXP(!_LC039 & !_LC071 & !sB0 &  sB1 & !sB2 & !sB3);
  _X015  = EXP(!_LC036 & !_LC071 & !sB0 & !sB1 &  sB2 & !sB3);
  _X016  = EXP(!_LC034 & !_LC071 & !sB0 & !sB1 & !sB2 & !sB3);

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC016', type is buried 
_LC016   = LCELL( _EQ014 $  _EQ015);
  _EQ014 = !_LC065 & !_LC085;
  _EQ015 = !_LC032 & !_LC047 & !_LC053 &  _X017 &  _X018;
  _X017  = EXP( _LC026 & !~PIN009 & !sB0 & !sB1 & !sB2 & !sB3);
  _X018  = EXP( _LC026 & !~PIN031);

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC018', type is buried 
_LC018   = LCELL( _EQ016 $  _EQ017);
  _EQ016 = !_LC026 & !_LC085
         #  _LC042
         #  _LC065;
  _EQ017 = !~PIN032 & !~PIN033;

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC015', type is buried 
_LC015   = LCELL( _EQ018 $  _EQ019);
  _EQ018 = !_LC026 & !_LC085 & !~PIN032
         #  _LC028;
  _EQ019 =  _X003 &  _X004;
  _X003  = EXP(!~PIN002 &  ~PIN003);
  _X004  = EXP( ~PIN002 & !~PIN003);

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC011', type is buried 
_LC011   = LCELL( _EQ020 $ !_LC004);
  _EQ020 = !_LC004 & !_LC026 & !_LC085 & !~PIN032 &  _X004;
  _X004  = EXP( ~PIN002 & !~PIN003);

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~220~1' from file "addcore.tdf" line 360, column 28
-- Equation name is '_LC042', type is buried 
-- synthesized logic cell 
_LC042   = LCELL( _EQ021 $  _EQ022);
  _EQ021 = !_LC027 & !_LC057 & !_LC085 & !~PIN011 &  ~PIN031 &  sB0 &  sB1 & 
              sB2 &  sB3 &  _X019 &  _X020
         # !_LC027 & !_LC057 & !_LC085 & !~PIN012 &  ~PIN031 &  sB0 &  sB1 & 
             !sB2 &  sB3 &  _X019 &  _X020
         # !_LC027 & !_LC057 & !_LC085 & !~PIN013 &  ~PIN031 &  sB0 & !sB1 & 
              sB2 &  sB3 &  _X019 &  _X020
         # !_LC027 & !_LC057 & !_LC085 & !~PIN014 &  ~PIN031 & !sB0 &  sB1 & 
              sB2 &  sB3 &  _X019 &  _X020;
  _X019  = EXP(!~PIN008 & !sB0 & !sB1 &  sB2 & !sB3);
  _X020  = EXP(!~PIN009 & !sB0 & !sB1 & !sB2 & !sB3);
  _EQ022 = !_LC027 & !_LC057 & !_LC085 &  ~PIN031 &  _X019 &  _X020;
  _X019  = EXP(!~PIN008 & !sB0 & !sB1 &  sB2 & !sB3);
  _X020  = EXP(!~PIN009 & !sB0 & !sB1 & !sB2 & !sB3);

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~239~1' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC043', type is buried 
-- synthesized logic cell 
_LC043   = LCELL( _EQ023 $  GND);
  _EQ023 =  ~PIN014 & !~PIN031 & !sB0 &  sB1 &  sB2 &  sB3
         #  ~PIN015 & !~PIN031 &  sB0 &  sB1 &  sB2 & !sB3
         # !~PIN012 &  ~PIN031 &  sB0 &  sB1 & !sB2 &  sB3
         # !~PIN013 &  ~PIN031 &  sB0 & !sB1 &  sB2 &  sB3
         # !~PIN014 &  ~PIN031 & !sB0 &  sB1 &  sB2 &  sB3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~239~2' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC058', type is buried 
-- synthesized logic cell 
_LC058   = LCELL( _EQ024 $  GND);
  _EQ024 = !~PIN015 &  ~PIN031 &  sB0 &  sB1 &  sB2 & !sB3
         #  ~PIN016 & !~PIN031 &  sB0 & !sB1 & !sB2 &  sB3
         #  ~PIN017 & !~PIN031 & !sB0 &  sB1 & !sB2 &  sB3
         #  ~PIN019 & !~PIN031 & !sB0 & !sB1 &  sB2 &  sB3
         #  ~PIN018 & !~PIN031 &  sB0 &  sB1 & !sB2 & !sB3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~239~3' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC056', type is buried 
-- synthesized logic cell 
_LC056   = LCELL( _EQ025 $  GND);
  _EQ025 =  ~PIN020 & !~PIN031 &  sB0 & !sB1 &  sB2 & !sB3
         #  ~PIN021 & !~PIN031 & !sB0 &  sB1 &  sB2 & !sB3
         # !~PIN016 &  ~PIN031 &  sB0 & !sB1 & !sB2 &  sB3
         # !~PIN017 &  ~PIN031 & !sB0 &  sB1 & !sB2 &  sB3
         # !~PIN018 &  ~PIN031 &  sB0 &  sB1 & !sB2 & !sB3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~239~4' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC031', type is buried 
-- synthesized logic cell 
_LC031   = LCELL( _EQ026 $  GND);
  _EQ026 = !~PIN019 &  ~PIN031 & !sB0 & !sB1 &  sB2 &  sB3
         # !~PIN020 &  ~PIN031 &  sB0 & !sB1 &  sB2 & !sB3
         # !~PIN021 &  ~PIN031 & !sB0 &  sB1 &  sB2 & !sB3
         #  ~PIN022 & !~PIN031 & !sB0 & !sB1 & !sB2 &  sB3
         #  ~PIN023 & !~PIN031 &  sB0 & !sB1 & !sB2 & !sB3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~239~5' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC025', type is buried 
-- synthesized logic cell 
_LC025   = LCELL( _EQ027 $  GND);
  _EQ027 =  ~PIN024 & !~PIN031 & !sB0 &  sB1 & !sB2 & !sB3
         #  ~PIN008 & !~PIN031 & !sB0 & !sB1 &  sB2 & !sB3
         # !~PIN022 &  ~PIN031 & !sB0 & !sB1 & !sB2 &  sB3
         # !~PIN023 &  ~PIN031 &  sB0 & !sB1 & !sB2 & !sB3
         # !~PIN024 &  ~PIN031 & !sB0 &  sB1 & !sB2 & !sB3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~242~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC047', type is buried 
-- synthesized logic cell 
_LC047   = LCELL( _EQ028 $  GND);
  _EQ028 =  _LC026 & !~PIN011 &  sB0 &  sB1 &  sB2 &  sB3
         #  _LC026 & !~PIN012 &  sB0 &  sB1 & !sB2 &  sB3
         #  _LC026 & !~PIN013 &  sB0 & !sB1 &  sB2 &  sB3
         #  _LC026 & !~PIN014 & !sB0 &  sB1 &  sB2 &  sB3
         #  _LC026 & !~PIN015 &  sB0 &  sB1 &  sB2 & !sB3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~242~2' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC053', type is buried 
-- synthesized logic cell 
_LC053   = LCELL( _EQ029 $  GND);
  _EQ029 =  _LC026 & !~PIN016 &  sB0 & !sB1 & !sB2 &  sB3
         #  _LC026 & !~PIN017 & !sB0 &  sB1 & !sB2 &  sB3
         #  _LC026 & !~PIN018 &  sB0 &  sB1 & !sB2 & !sB3
         #  _LC026 & !~PIN019 & !sB0 & !sB1 &  sB2 &  sB3
         #  _LC026 & !~PIN020 &  sB0 & !sB1 &  sB2 & !sB3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|~242~3' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC032', type is buried 
-- synthesized logic cell 
_LC032   = LCELL( _EQ030 $  GND);
  _EQ030 =  _LC026 & !~PIN021 & !sB0 &  sB1 &  sB2 & !sB3
         #  _LC026 & !~PIN022 & !sB0 & !sB1 & !sB2 &  sB3
         #  _LC026 & !~PIN023 &  sB0 & !sB1 & !sB2 & !sB3
         #  _LC026 & !~PIN024 & !sB0 &  sB1 & !sB2 & !sB3
         #  _LC026 & !~PIN008 & !sB0 & !sB1 &  sB2 & !sB3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|datab_node1' from file "lpm_add_sub.tdf" line 114, column 14
-- Equation name is '_LC071', type is buried 
_LC071   = LCELL( _EQ031 $  VCC);
  _EQ031 = !_LC068 & !_LC093 &  _X021 &  _X022 &  _X023 &  _X024 &  _X025 & 
              _X026;
  _X021  = EXP(!_LC036 & !sA0 & !sA1 &  sA2 & !sA3);
  _X022  = EXP(!_LC034 & !sA0 & !sA1 & !sA2 & !sA3);
  _X023  = EXP(!_LC091 &  sA0 &  sA1 &  sA2 &  sA3);
  _X024  = EXP(!_LC050 &  sA0 &  sA1 & !sA2 &  sA3);
  _X025  = EXP(!_LC087 &  sA0 & !sA1 &  sA2 &  sA3);
  _X026  = EXP(!_LC090 & !sA0 &  sA1 &  sA2 &  sA3);

-- Node name is '|ALU0:1|LPM_ADD_SUB:394|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC001', type is buried 
_LC001   = LCELL( _LC016 $ !~PIN036);

-- Node name is '|ALU0:1|LPM_ADD_SUB:394|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC007', type is buried 
_LC007   = LCELL( _LC018 $  _EQ032);
  _EQ032 = !_LC016 & !~PIN036;

-- Node name is '|ALU0:1|LPM_ADD_SUB:394|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC010', type is buried 
_LC010   = LCELL( _LC015 $  _EQ033);
  _EQ033 = !_LC016 & !_LC018 & !~PIN036;

-- Node name is '|ALU0:1|LPM_ADD_SUB:394|addcore:adder|addcore:adder0|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC012', type is buried 
_LC012   = LCELL( _LC011 $  _EQ034);
  _EQ034 = !_LC015 & !_LC016 & !_LC018 & !~PIN036;

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|pp1~1' from file "addcore.tdf" line 335, column 23
-- Equation name is '_LC076', type is buried 
-- synthesized logic cell 
_LC076   = LCELL( _EQ035 $  GND);
  _EQ035 = !_LC008 & !_LC091 &  sA0 &  sA1 &  sA2 &  sA3
         # !_LC008 & !_LC050 &  sA0 &  sA1 & !sA2 &  sA3
         # !_LC008 & !_LC087 &  sA0 & !sA1 &  sA2 &  sA3
         # !_LC008 & !_LC090 & !sA0 &  sA1 &  sA2 &  sA3
         # !_LC008 & !_LC046 &  sA0 &  sA1 &  sA2 & !sA3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|pp1~2' from file "addcore.tdf" line 335, column 23
-- Equation name is '_LC095', type is buried 
-- synthesized logic cell 
_LC095   = LCELL( _EQ036 $  GND);
  _EQ036 = !_LC008 & !_LC063 &  sA0 & !sA1 & !sA2 &  sA3
         # !_LC008 & !_LC064 & !sA0 &  sA1 & !sA2 &  sA3
         # !_LC008 & !_LC044 &  sA0 &  sA1 & !sA2 & !sA3
         # !_LC008 & !_LC049 & !sA0 & !sA1 &  sA2 &  sA3
         # !_LC008 & !_LC038 &  sA0 & !sA1 &  sA2 & !sA3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~239~1' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC052', type is buried 
-- synthesized logic cell 
_LC052   = LCELL( _EQ037 $  GND);
  _EQ037 =  ~PIN014 & !~PIN030 & !sA0 &  sA1 &  sA2 &  sA3
         #  ~PIN015 & !~PIN030 &  sA0 &  sA1 &  sA2 & !sA3
         # !~PIN012 &  ~PIN030 &  sA0 &  sA1 & !sA2 &  sA3
         # !~PIN013 &  ~PIN030 &  sA0 & !sA1 &  sA2 &  sA3
         # !~PIN014 &  ~PIN030 & !sA0 &  sA1 &  sA2 &  sA3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~239~2' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC060', type is buried 
-- synthesized logic cell 
_LC060   = LCELL( _EQ038 $  GND);
  _EQ038 = !~PIN015 &  ~PIN030 &  sA0 &  sA1 &  sA2 & !sA3
         #  ~PIN016 & !~PIN030 &  sA0 & !sA1 & !sA2 &  sA3
         #  ~PIN017 & !~PIN030 & !sA0 &  sA1 & !sA2 &  sA3
         #  ~PIN019 & !~PIN030 & !sA0 & !sA1 &  sA2 &  sA3
         #  ~PIN018 & !~PIN030 &  sA0 &  sA1 & !sA2 & !sA3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~239~3' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC061', type is buried 
-- synthesized logic cell 
_LC061   = LCELL( _EQ039 $  GND);
  _EQ039 =  ~PIN020 & !~PIN030 &  sA0 & !sA1 &  sA2 & !sA3
         #  ~PIN021 & !~PIN030 & !sA0 &  sA1 &  sA2 & !sA3
         # !~PIN016 &  ~PIN030 &  sA0 & !sA1 & !sA2 &  sA3
         # !~PIN017 &  ~PIN030 & !sA0 &  sA1 & !sA2 &  sA3
         # !~PIN018 &  ~PIN030 &  sA0 &  sA1 & !sA2 & !sA3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~239~4' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC062', type is buried 
-- synthesized logic cell 
_LC062   = LCELL( _EQ040 $  GND);
  _EQ040 = !~PIN019 &  ~PIN030 & !sA0 & !sA1 &  sA2 &  sA3
         # !~PIN020 &  ~PIN030 &  sA0 & !sA1 &  sA2 & !sA3
         # !~PIN021 &  ~PIN030 & !sA0 &  sA1 &  sA2 & !sA3
         #  ~PIN022 & !~PIN030 & !sA0 & !sA1 & !sA2 &  sA3
         #  ~PIN023 & !~PIN030 &  sA0 & !sA1 & !sA2 & !sA3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|~239~5' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC051', type is buried 
-- synthesized logic cell 
_LC051   = LCELL( _EQ041 $  GND);
  _EQ041 =  ~PIN024 & !~PIN030 & !sA0 &  sA1 & !sA2 & !sA3
         #  ~PIN008 & !~PIN030 & !sA0 & !sA1 &  sA2 & !sA3
         # !~PIN022 &  ~PIN030 & !sA0 & !sA1 & !sA2 &  sA3
         # !~PIN023 &  ~PIN030 &  sA0 & !sA1 & !sA2 & !sA3
         # !~PIN024 &  ~PIN030 & !sA0 &  sA1 & !sA2 & !sA3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|datab_node1' from file "lpm_add_sub.tdf" line 114, column 14
-- Equation name is '_LC008', type is buried 
_LC008   = LCELL( _EQ042 $  VCC);
  _EQ042 = !_LC066 & !_LC082 &  _X001 &  _X002 &  _X027 &  _X028 &  _X029 & 
              _X030;
  _X001  = EXP(!_LC036 & !sB0 & !sB1 &  sB2 & !sB3);
  _X002  = EXP(!_LC034 & !sB0 & !sB1 & !sB2 & !sB3);
  _X027  = EXP(!_LC050 &  sB0 &  sB1 & !sB2 &  sB3);
  _X028  = EXP(!_LC091 &  sB0 &  sB1 &  sB2 &  sB3);
  _X029  = EXP(!_LC087 &  sB0 & !sB1 &  sB2 &  sB3);
  _X030  = EXP(!_LC090 & !sB0 &  sB1 &  sB2 &  sB3);

-- Node name is '|rzu:2|register2:46|:24' 
-- Equation name is '_LC091', type is buried 
_LC091   = DFFE( DI1 $  GND,  _EQ043,  VCC,  VCC,  VCC);
  _EQ043 =  c &  sB0 &  sB1 &  sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:49|:24' 
-- Equation name is '_LC090', type is buried 
_LC090   = DFFE( DI1 $  GND,  _EQ044,  VCC,  VCC,  VCC);
  _EQ044 =  c & !sB0 &  sB1 &  sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:55|:24' 
-- Equation name is '_LC087', type is buried 
_LC087   = DFFE( DI1 $  GND,  _EQ045,  VCC,  VCC,  VCC);
  _EQ045 =  c &  sB0 & !sB1 &  sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:56|:24' 
-- Equation name is '_LC049', type is buried 
_LC049   = DFFE( DI1 $  GND,  _EQ046,  VCC,  VCC,  VCC);
  _EQ046 =  c & !sB0 & !sB1 &  sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:57|:24' 
-- Equation name is '_LC050', type is buried 
_LC050   = DFFE( DI1 $  GND,  _EQ047,  VCC,  VCC,  VCC);
  _EQ047 =  c &  sB0 &  sB1 & !sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:58|:24' 
-- Equation name is '_LC064', type is buried 
_LC064   = DFFE( DI1 $  GND,  _EQ048,  VCC,  VCC,  VCC);
  _EQ048 =  c & !sB0 &  sB1 & !sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:59|:24' 
-- Equation name is '_LC063', type is buried 
_LC063   = DFFE( DI1 $  GND,  _EQ049,  VCC,  VCC,  VCC);
  _EQ049 =  c &  sB0 & !sB1 & !sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:60|~15~1~16~17' 
-- Equation name is '_LC068', type is buried 
-- synthesized logic cell 
_LC068   = LCELL( _EQ050 $  GND);
  _EQ050 = !_LC046 &  sA0 &  sA1 &  sA2 & !sA3
         # !_LC063 &  sA0 & !sA1 & !sA2 &  sA3
         # !_LC064 & !sA0 &  sA1 & !sA2 &  sA3
         # !_LC044 &  sA0 &  sA1 & !sA2 & !sA3
         # !_LC049 & !sA0 & !sA1 &  sA2 &  sA3;

-- Node name is '|rzu:2|register2:60|~15~1~16~18' 
-- Equation name is '_LC093', type is buried 
-- synthesized logic cell 
_LC093   = LCELL( _EQ051 $  GND);
  _EQ051 = !_LC038 &  sA0 & !sA1 &  sA2 & !sA3
         # !_LC041 & !sA0 &  sA1 &  sA2 & !sA3
         # !_LC059 & !sA0 & !sA1 & !sA2 &  sA3
         # !_LC040 &  sA0 & !sA1 & !sA2 & !sA3
         # !_LC039 & !sA0 &  sA1 & !sA2 & !sA3;

-- Node name is '|rzu:2|register2:60|:24' 
-- Equation name is '_LC059', type is buried 
_LC059   = DFFE( DI1 $  GND,  _EQ052,  VCC,  VCC,  VCC);
  _EQ052 =  c & !sB0 & !sB1 & !sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:60|~28~1~15~2' 
-- Equation name is '_LC057', type is buried 
-- synthesized logic cell 
_LC057   = LCELL( _EQ053 $  GND);
  _EQ053 = !~PIN015 &  sB0 &  sB1 &  sB2 & !sB3
         # !~PIN016 &  sB0 & !sB1 & !sB2 &  sB3
         # !~PIN017 & !sB0 &  sB1 & !sB2 &  sB3
         # !~PIN018 &  sB0 &  sB1 & !sB2 & !sB3
         # !~PIN019 & !sB0 & !sB1 &  sB2 &  sB3;

-- Node name is '|rzu:2|register2:60|~28~1~15~3' 
-- Equation name is '_LC027', type is buried 
-- synthesized logic cell 
_LC027   = LCELL( _EQ054 $  GND);
  _EQ054 = !~PIN020 &  sB0 & !sB1 &  sB2 & !sB3
         # !~PIN021 & !sB0 &  sB1 &  sB2 & !sB3
         # !~PIN022 & !sB0 & !sB1 & !sB2 &  sB3
         # !~PIN023 &  sB0 & !sB1 & !sB2 & !sB3
         # !~PIN024 & !sB0 &  sB1 & !sB2 & !sB3;

-- Node name is '|rzu:2|register2:61|:24' 
-- Equation name is '_LC046', type is buried 
_LC046   = DFFE( DI1 $  GND,  _EQ055,  VCC,  VCC,  VCC);
  _EQ055 =  c &  sB0 &  sB1 &  sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:62|:24' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFFE( DI1 $  GND,  _EQ056,  VCC,  VCC,  VCC);
  _EQ056 =  c & !sB0 &  sB1 &  sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:63|:24' 
-- Equation name is '_LC038', type is buried 
_LC038   = DFFE( DI1 $  GND,  _EQ057,  VCC,  VCC,  VCC);
  _EQ057 =  c &  sB0 & !sB1 &  sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:64|:24' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFFE( DI1 $  GND,  _EQ058,  VCC,  VCC,  VCC);
  _EQ058 =  c & !sB0 & !sB1 &  sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:65|:24' 
-- Equation name is '_LC044', type is buried 
_LC044   = DFFE( DI1 $  GND,  _EQ059,  VCC,  VCC,  VCC);
  _EQ059 =  c &  sB0 &  sB1 & !sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:66|:24' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFFE( DI1 $  GND,  _EQ060,  VCC,  VCC,  VCC);
  _EQ060 =  c & !sB0 &  sB1 & !sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:67|:24' 
-- Equation name is '_LC040', type is buried 
_LC040   = DFFE( DI1 $  GND,  _EQ061,  VCC,  VCC,  VCC);
  _EQ061 =  c &  sB0 & !sB1 & !sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:68|:24' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFFE( DI1 $  GND,  _EQ062,  VCC,  VCC,  VCC);
  _EQ062 =  c & !sB0 & !sB1 & !sB2 & !sB3 & !wr;

-- Node name is '|ALU0:1|LPM_ADD_SUB:396|addcore:adder|addcore:adder0|~246~1' = '~PIN001' from file "addcore.tdf" line 390, column 27
-- Equation name is '_LC072', location is LC072, type is output.
 ~PIN001 = LCELL( _EQ063 $  _LC010);
  _EQ063 =  c0 &  _LC001 &  _LC007 & !~PIN036;

-- Node name is '|rzu:2|register2:60|~15~1~16' = '~PIN006' 
-- Equation name is '_LC067', location is LC067, type is output.
 ~PIN006 = LCELL( _EQ064 $  _EQ065);
  _EQ064 = !_LC068 & !_LC091 & !_LC093 &  sA0 &  sA1 &  sA2 &  sA3 &  _X021 & 
              _X022
         # !_LC050 & !_LC068 & !_LC093 &  sA0 &  sA1 & !sA2 &  sA3 &  _X021 & 
              _X022
         # !_LC068 & !_LC087 & !_LC093 &  sA0 & !sA1 &  sA2 &  sA3 &  _X021 & 
              _X022
         # !_LC068 & !_LC090 & !_LC093 & !sA0 &  sA1 &  sA2 &  sA3 &  _X021 & 
              _X022;
  _X021  = EXP(!_LC036 & !sA0 & !sA1 &  sA2 & !sA3);
  _X022  = EXP(!_LC034 & !sA0 & !sA1 & !sA2 & !sA3);
  _EQ065 = !_LC068 & !_LC093 &  _X021 &  _X022;
  _X021  = EXP(!_LC036 & !sA0 & !sA1 &  sA2 & !sA3);
  _X022  = EXP(!_LC034 & !sA0 & !sA1 & !sA2 & !sA3);

-- Node name is '|rzu:2|register2:60|~29~1~16' = '~PIN007' 
-- Equation name is '_LC069', location is LC069, type is output.
 ~PIN007 = LCELL( _EQ066 $  _EQ067);
  _EQ066 = !_LC066 & !_LC082 & !_LC091 &  sB0 &  sB1 &  sB2 &  sB3 &  _X001 & 
              _X002
         # !_LC050 & !_LC066 & !_LC082 &  sB0 &  sB1 & !sB2 &  sB3 &  _X001 & 
              _X002
         # !_LC066 & !_LC082 & !_LC087 &  sB0 & !sB1 &  sB2 &  sB3 &  _X001 & 
              _X002
         # !_LC066 & !_LC082 & !_LC090 & !sB0 &  sB1 &  sB2 &  sB3 &  _X001 & 
              _X002;
  _X001  = EXP(!_LC036 & !sB0 & !sB1 &  sB2 & !sB3);
  _X002  = EXP(!_LC034 & !sB0 & !sB1 & !sB2 & !sB3);
  _EQ067 = !_LC066 & !_LC082 &  _X001 &  _X002;
  _X001  = EXP(!_LC036 & !sB0 & !sB1 &  sB2 & !sB3);
  _X002  = EXP(!_LC034 & !sB0 & !sB1 & !sB2 & !sB3);

-- Node name is '|rzu:2|register2:68|:23' = '~PIN009' 
-- Equation name is '~PIN009', location is LC081, type is output.
 ~PIN009 = DFFE( DI0 $  GND,  _EQ068,  VCC,  VCC,  VCC);
  _EQ068 =  c & !sB0 & !sB1 & !sB2 & !sB3 & !wr;

-- Node name is '|ALU0:1|LPM_ADD_SUB:341|datab_node0' = '~PIN010' from file "lpm_add_sub.tdf" line 114, column 14
-- Equation name is '~PIN010', location is LC035, type is output.
 ~PIN010 = LCELL( _EQ069 $  _EQ070);
  _EQ069 = !_LC027 & !_LC057 & !~PIN011 &  sB0 &  sB1 &  sB2 &  sB3 &  _X019 & 
              _X020
         # !_LC027 & !_LC057 & !~PIN012 &  sB0 &  sB1 & !sB2 &  sB3 &  _X019 & 
              _X020
         # !_LC027 & !_LC057 & !~PIN013 &  sB0 & !sB1 &  sB2 &  sB3 &  _X019 & 
              _X020
         # !_LC027 & !_LC057 & !~PIN014 & !sB0 &  sB1 &  sB2 &  sB3 &  _X019 & 
              _X020;
  _X019  = EXP(!~PIN008 & !sB0 & !sB1 &  sB2 & !sB3);
  _X020  = EXP(!~PIN009 & !sB0 & !sB1 & !sB2 & !sB3);
  _EQ070 = !_LC027 & !_LC057 &  _X019 &  _X020;
  _X019  = EXP(!~PIN008 & !sB0 & !sB1 &  sB2 & !sB3);
  _X020  = EXP(!~PIN009 & !sB0 & !sB1 & !sB2 & !sB3);

-- Node name is '|rzu:2|register2:55|:23' = '~PIN013' 
-- Equation name is '~PIN013', location is LC084, type is output.
 ~PIN013 = DFFE( DI0 $  GND,  _EQ071,  VCC,  VCC,  VCC);
  _EQ071 =  c &  sB0 & !sB1 &  sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:49|:23' = '~PIN014' 
-- Equation name is '~PIN014', location is LC096, type is output.
 ~PIN014 = DFFE( DI0 $  GND,  _EQ072,  VCC,  VCC,  VCC);
  _EQ072 =  c & !sB0 &  sB1 &  sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:61|:23' = '~PIN015' 
-- Equation name is '~PIN015', location is LC088, type is output.
 ~PIN015 = DFFE( DI0 $  GND,  _EQ073,  VCC,  VCC,  VCC);
  _EQ073 =  c &  sB0 &  sB1 &  sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:59|:23' = '~PIN016' 
-- Equation name is '~PIN016', location is LC092, type is output.
 ~PIN016 = DFFE( DI0 $  GND,  _EQ074,  VCC,  VCC,  VCC);
  _EQ074 =  c &  sB0 & !sB1 & !sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:65|:23' = '~PIN018' 
-- Equation name is '~PIN018', location is LC089, type is output.
 ~PIN018 = DFFE( DI0 $  GND,  _EQ075,  VCC,  VCC,  VCC);
  _EQ075 =  c &  sB0 &  sB1 & !sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:56|:23' = '~PIN019' 
-- Equation name is '~PIN019', location is LC086, type is output.
 ~PIN019 = DFFE( DI0 $  GND,  _EQ076,  VCC,  VCC,  VCC);
  _EQ076 =  c & !sB0 & !sB1 &  sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:63|:23' = '~PIN020' 
-- Equation name is '~PIN020', location is LC017, type is output.
 ~PIN020 = DFFE( DI0 $  GND,  _EQ077,  VCC,  VCC,  VCC);
  _EQ077 =  c &  sB0 & !sB1 &  sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:66|:23' = '~PIN024' 
-- Equation name is '~PIN024', location is LC021, type is output.
 ~PIN024 = DFFE( DI0 $  GND,  _EQ078,  VCC,  VCC,  VCC);
  _EQ078 =  c & !sB0 &  sB1 & !sB2 & !sB3 & !wr;

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|result_node0' = '~PIN025' from file "addcore.tdf" line 164, column 16
-- Equation name is '~PIN025', location is LC037, type is output.
 ~PIN025 = LCELL( _EQ079 $  _EQ080);
  _EQ079 = !_LC051 & !_LC052 & !_LC060 & !_LC061 & !_LC062 &  ~PIN011 & 
             !~PIN030 &  sA0 &  sA1 &  sA2 &  sA3 &  _X031 &  _X032 &  _X033
         # !_LC051 & !_LC052 & !_LC060 & !_LC061 & !_LC062 & !~PIN011 & 
              ~PIN030 &  sA0 &  sA1 &  sA2 &  sA3 &  _X031 &  _X032 &  _X033
         # !_LC051 & !_LC052 & !_LC060 & !_LC061 & !_LC062 &  ~PIN012 & 
             !~PIN030 &  sA0 &  sA1 & !sA2 &  sA3 &  _X031 &  _X032 &  _X033
         # !_LC051 & !_LC052 & !_LC060 & !_LC061 & !_LC062 &  ~PIN013 & 
             !~PIN030 &  sA0 & !sA1 &  sA2 &  sA3 &  _X031 &  _X032 &  _X033;
  _X031  = EXP( ~PIN009 & !~PIN030 & !sA0 & !sA1 & !sA2 & !sA3);
  _X032  = EXP(!~PIN008 &  ~PIN030 & !sA0 & !sA1 &  sA2 & !sA3);
  _X033  = EXP(!~PIN009 &  ~PIN030 & !sA0 & !sA1 & !sA2 & !sA3);
  _EQ080 = !_LC051 & !_LC052 & !_LC060 & !_LC061 & !_LC062 &  _X031 &  _X032 & 
              _X033;
  _X031  = EXP( ~PIN009 & !~PIN030 & !sA0 & !sA1 & !sA2 & !sA3);
  _X032  = EXP(!~PIN008 &  ~PIN030 & !sA0 & !sA1 &  sA2 & !sA3);
  _X033  = EXP(!~PIN009 &  ~PIN030 & !sA0 & !sA1 & !sA2 & !sA3);

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|ps1' = '~PIN026' from file "addcore.tdf" line 150, column 7
-- Equation name is '~PIN026', location is LC094, type is output.
 ~PIN026 = LCELL( _EQ081 $  VCC);
  _EQ081 = !_LC076 & !_LC095 &  _X034 &  _X035 &  _X036 &  _X037 &  _X038 & 
              _X039;
  _X034  = EXP(!_LC008 & !_LC041 & !sA0 &  sA1 &  sA2 & !sA3);
  _X035  = EXP(!_LC008 & !_LC059 & !sA0 & !sA1 & !sA2 &  sA3);
  _X036  = EXP(!_LC008 & !_LC040 &  sA0 & !sA1 & !sA2 & !sA3);
  _X037  = EXP(!_LC008 & !_LC039 & !sA0 &  sA1 & !sA2 & !sA3);
  _X038  = EXP(!_LC008 & !_LC036 & !sA0 & !sA1 &  sA2 & !sA3);
  _X039  = EXP(!_LC008 & !_LC034 & !sA0 & !sA1 & !sA2 & !sA3);

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|gn1~1' = '~PIN027' from file "addcore.tdf" line 338, column 23
-- Equation name is '_LC075', location is LC075, type is output.
 ~PIN027 = LCELL( _EQ082 $  _EQ083);
  _EQ082 =  _LC008 & !_LC068 & !_LC091 & !_LC093 &  sA0 &  sA1 &  sA2 &  sA3 & 
              _X021 &  _X022
         #  _LC008 & !_LC050 & !_LC068 & !_LC093 &  sA0 &  sA1 & !sA2 &  sA3 & 
              _X021 &  _X022
         #  _LC008 & !_LC068 & !_LC087 & !_LC093 &  sA0 & !sA1 &  sA2 &  sA3 & 
              _X021 &  _X022
         #  _LC008 & !_LC068 & !_LC090 & !_LC093 & !sA0 &  sA1 &  sA2 &  sA3 & 
              _X021 &  _X022;
  _X021  = EXP(!_LC036 & !sA0 & !sA1 &  sA2 & !sA3);
  _X022  = EXP(!_LC034 & !sA0 & !sA1 & !sA2 & !sA3);
  _EQ083 =  _LC008 & !_LC068 & !_LC093 &  _X021 &  _X022;
  _X021  = EXP(!_LC036 & !sA0 & !sA1 &  sA2 & !sA3);
  _X022  = EXP(!_LC034 & !sA0 & !sA1 & !sA2 & !sA3);

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|datab_node0' = '~PIN030' from file "lpm_add_sub.tdf" line 114, column 14
-- Equation name is '~PIN030', location is LC033, type is output.
 ~PIN030 = LCELL( _EQ084 $  VCC);
  _EQ084 = !_LC027 & !_LC057 &  _X019 &  _X020 &  _X040 &  _X041 &  _X042 & 
              _X043;
  _X019  = EXP(!~PIN008 & !sB0 & !sB1 &  sB2 & !sB3);
  _X020  = EXP(!~PIN009 & !sB0 & !sB1 & !sB2 & !sB3);
  _X040  = EXP(!~PIN012 &  sB0 &  sB1 & !sB2 &  sB3);
  _X041  = EXP(!~PIN011 &  sB0 &  sB1 &  sB2 &  sB3);
  _X042  = EXP(!~PIN013 &  sB0 & !sB1 &  sB2 &  sB3);
  _X043  = EXP(!~PIN014 & !sB0 &  sB1 &  sB2 &  sB3);

-- Node name is '|ALU0:1|LPM_ADD_SUB:396|addcore:adder|addcore:adder0|result_node2' = '~PIN034' from file "addcore.tdf" line 164, column 16
-- Equation name is '~PIN034', location is LC080, type is output.
 ~PIN034 = LCELL( _LC007 $  _EQ085);
  _EQ085 =  c0 &  _LC001 & !~PIN036;

-- Node name is '|ALU0:1|LPM_ADD_SUB:396|addcore:adder|addcore:adder0|result_node1' = '~PIN035' from file "addcore.tdf" line 164, column 16
-- Equation name is '~PIN035', location is LC077, type is output.
 ~PIN035 = LCELL( _LC001 $  _EQ086);
  _EQ086 =  c0 & !~PIN036;

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|result_node0' = '~PIN036' from file "addcore.tdf" line 164, column 16
-- Equation name is '~PIN036', location is LC019, type is output.
 ~PIN036 = LCELL( _EQ087 $  _EQ088);
  _EQ087 = !_LC025 & !_LC031 & !_LC043 & !_LC056 & !_LC058 &  ~PIN011 & 
             !~PIN031 &  sB0 &  sB1 &  sB2 &  sB3 &  _X044 &  _X045 &  _X046
         # !_LC025 & !_LC031 & !_LC043 & !_LC056 & !_LC058 & !~PIN011 & 
              ~PIN031 &  sB0 &  sB1 &  sB2 &  sB3 &  _X044 &  _X045 &  _X046
         # !_LC025 & !_LC031 & !_LC043 & !_LC056 & !_LC058 &  ~PIN012 & 
             !~PIN031 &  sB0 &  sB1 & !sB2 &  sB3 &  _X044 &  _X045 &  _X046
         # !_LC025 & !_LC031 & !_LC043 & !_LC056 & !_LC058 &  ~PIN013 & 
             !~PIN031 &  sB0 & !sB1 &  sB2 &  sB3 &  _X044 &  _X045 &  _X046;
  _X044  = EXP( ~PIN009 & !~PIN031 & !sB0 & !sB1 & !sB2 & !sB3);
  _X045  = EXP(!~PIN008 &  ~PIN031 & !sB0 & !sB1 &  sB2 & !sB3);
  _X046  = EXP(!~PIN009 &  ~PIN031 & !sB0 & !sB1 & !sB2 & !sB3);
  _EQ088 = !_LC025 & !_LC031 & !_LC043 & !_LC056 & !_LC058 &  _X044 &  _X045 & 
              _X046;
  _X044  = EXP( ~PIN009 & !~PIN031 & !sB0 & !sB1 & !sB2 & !sB3);
  _X045  = EXP(!~PIN008 &  ~PIN031 & !sB0 & !sB1 &  sB2 & !sB3);
  _X046  = EXP(!~PIN009 &  ~PIN031 & !sB0 & !sB1 & !sB2 & !sB3);

-- Node name is '|rzu:2|register2:60|~28~1~16' = '~PIN037' 
-- Equation name is '_LC045', location is LC045, type is output.
 ~PIN037 = LCELL( _EQ089 $  _EQ090);
  _EQ089 = !_LC027 & !_LC057 & !~PIN011 &  sB0 &  sB1 &  sB2 &  sB3 &  _X019 & 
              _X020
         # !_LC027 & !_LC057 & !~PIN012 &  sB0 &  sB1 & !sB2 &  sB3 &  _X019 & 
              _X020
         # !_LC027 & !_LC057 & !~PIN013 &  sB0 & !sB1 &  sB2 &  sB3 &  _X019 & 
              _X020
         # !_LC027 & !_LC057 & !~PIN014 & !sB0 &  sB1 &  sB2 &  sB3 &  _X019 & 
              _X020;
  _X019  = EXP(!~PIN008 & !sB0 & !sB1 &  sB2 & !sB3);
  _X020  = EXP(!~PIN009 & !sB0 & !sB1 & !sB2 & !sB3);
  _EQ090 = !_LC027 & !_LC057 &  _X019 &  _X020;
  _X019  = EXP(!~PIN008 & !sB0 & !sB1 &  sB2 & !sB3);
  _X020  = EXP(!~PIN009 & !sB0 & !sB1 & !sB2 & !sB3);

-- Node name is '|ALU0:1|LPM_ADD_SUB:396|addcore:adder|addcore:adder0|result_node4' = '~PIN038' from file "addcore.tdf" line 164, column 16
-- Equation name is '~PIN038', location is LC073, type is output.
 ~PIN038 = LCELL( _LC012 $  _EQ091);
  _EQ091 =  c0 &  _LC001 &  _LC007 &  _LC010 & !~PIN036;



--     Shareable expanders that are duplicated in multiple LABs:
--    _X001 occurs in LABs A, E
--    _X002 occurs in LABs A, E




Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc2

***** Logic for device 'proc2' compiled without errors.




Device: EPM7064LC44-7

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc2

** ERROR SUMMARY **

Info: Chip 'proc2' in device 'EPM7064LC44-7' has less than 10% of logic cells available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                            R  
                                         ~  E  
                                         P  S  
                                         I  E  
                                         N  R  
              s  s  s  V  G  G  G  G  G  0  V  
              A  A  A  C  N  N  N  N  N  0  E  
              3  2  1  C  D  D  D  D  D  3  D  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
     sB0 |  7                                39 | RESERVED 
 ~PIN021 |  8                                38 | sB1 
 ~PIN022 |  9                                37 | sA0 
     GND | 10                                36 | RESERVED 
 ~PIN023 | 11                                35 | VCC 
      wr | 12         EPM7064LC44-7          34 | sB3 
 ~PIN004 | 13                                33 | ~PIN002 
 ~PIN029 | 14                                32 | RESERVED 
     VCC | 15                                31 | DI2 
 ~PIN033 | 16                                30 | GND 
 ~PIN011 | 17                                29 | c 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              ~  ~  ~  ~  G  V  s  ~  ~  D  D  
              P  P  P  P  N  C  B  P  P  I  I  
              I  I  I  I  D  C  2  I  I  3  0  
              N  N  N  N           N  N        
              0  0  0  0           0  0        
              0  0  1  1           3  2        
              8  5  7  2           2  8        
                                               


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc2

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    11/16( 68%)   8/ 8(100%)   8/16( 50%)  26/36( 72%) 
B:    LC17 - LC32    16/16(100%)   8/ 8(100%)  16/16(100%)  29/36( 80%) 
C:    LC33 - LC48    16/16(100%)   7/ 8( 87%)  16/16(100%)  28/36( 77%) 
D:    LC49 - LC64    16/16(100%)   5/ 8( 62%)  16/16(100%)  24/36( 66%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            28/32     ( 87%)
Total logic cells used:                         59/64     ( 92%)
Total shareable expanders used:                 40/64     ( 62%)
Total Turbo logic cells used:                   59/64     ( 92%)
Total shareable expanders not available (n/a):  16/64     ( 25%)
Average fan-in:                                  8.45
Total fan-in:                                   499

Total input pins required:                      13
Total output pins required:                     15
Total bidirectional pins required:               0
Total logic cells required:                     59
Total flipflops required:                       39
Total product terms required:                  202
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          38

Synthesized logic cells:                        16/  64   ( 25%)



Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc2

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  29   (41)  (C)      INPUT               0      0   0    0    0    7   32  c
  28   (40)  (C)      INPUT               0      0   0    0    0    7    0  DI0
  31   (46)  (C)      INPUT               0      0   0    0    0    0   16  DI2
  27   (37)  (C)      INPUT               0      0   0    0    0    0   16  DI3
  37   (53)  (D)      INPUT               0      0   0    0    0    4    6  sA0
   4   (16)  (A)      INPUT               0      0   0    0    0    4    6  sA1
   5   (14)  (A)      INPUT               0      0   0    0    0    4    6  sA2
   6   (11)  (A)      INPUT               0      0   0    0    0    4    6  sA3
   7    (8)  (A)      INPUT               0      0   0    0    0   11   38  sB0
  38   (56)  (D)      INPUT               0      0   0    0    0   11   38  sB1
  24   (33)  (C)      INPUT               0      0   0    0    0   11   38  sB2
  34   (51)  (D)      INPUT               0      0   0    0    0   11   38  sB3
  12    (1)  (A)      INPUT               0      0   0    0    0    7   32  wr


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc2

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  33     49    D     OUTPUT    s t        8      0   1    4   12    0    0  ~PIN002
  41     64    D     OUTPUT    s t        8      0   1    4   12    0    0  ~PIN003
  13     32    B     OUTPUT    s t        3      2   1    4    8    0    0  ~PIN004
  19     20    B     OUTPUT    s t        3      2   1    4    8    0    0  ~PIN005
  18     21    B         FF      t        0      0   0    7    0    0    0  ~PIN008
  17     24    B         FF      t        0      0   0    7    0    0    0  ~PIN011
  21     17    B         FF      t        0      0   0    7    0    0    0  ~PIN012
  20     19    B         FF      t        0      0   0    7    0    0    0  ~PIN017
   8      5    A         FF      t        0      0   0    7    0    0    0  ~PIN021
   9      4    A         FF      t        0      0   0    7    0    0    0  ~PIN022
  11      3    A         FF      t        0      0   0    7    0    0    0  ~PIN023
  26     36    C     OUTPUT      t        6      0   0    4    9    0    0  ~PIN028
  14     30    B     OUTPUT    s t        3      2   1    4    9    0    0  ~PIN029
  25     35    C     OUTPUT      t        6      0   0    4    9    0    0  ~PIN032
  16     25    B     OUTPUT    s t        3      2   1    4    9    0    0  ~PIN033


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc2

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     22    B       SOFT    s t        1      0   1    4    5    2    1  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gn2~2
 (24)    33    C       SOFT    s t        1      0   1    4    5    2    1  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gn2~3
   -     18    B       SOFT    s t        1      0   1    4    6    1    0  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|pp2~1
   -     45    C       SOFT    s t        1      0   1    4    6    1    0  |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|pp2~2
   -     28    B       SOFT      t        6      2   0    4    8    2    2  |ALU0:1|LPM_ADD_SUB:393|datab_node2
   -     23    B       SOFT    s t        1      0   1    4    6    1    0  |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|pp2~1
 (27)    37    C       SOFT    s t        1      0   1    4    6    1    0  |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|pp2~2
   -      6    A       SOFT      t        6      2   0    4    8    2    2  |ALU0:1|LPM_ADD_SUB:446|datab_node2
   -     50    D       DFFE      t        0      0   0    7    0    4    4  |rzu:2|register2:46|:25
   -     42    C       DFFE      t        0      0   0    7    0    2    0  |rzu:2|register2:46|:26
 (36)    52    D       DFFE      t        0      0   0    7    0    4    4  |rzu:2|register2:49|:25
   -     39    C       DFFE      t        0      0   0    7    0    2    0  |rzu:2|register2:49|:26
   -     55    D       DFFE      t        0      0   0    7    0    4    4  |rzu:2|register2:55|:25
   -     44    C       DFFE      t        0      0   0    7    0    2    0  |rzu:2|register2:55|:26
 (38)    56    D       DFFE      t        0      0   0    7    0    0    4  |rzu:2|register2:56|:25
   -     47    C       DFFE      t        0      0   0    7    0    0    2  |rzu:2|register2:56|:26
 (40)    62    D       DFFE      t        0      0   0    7    0    4    4  |rzu:2|register2:57|:25
 (32)    48    C       DFFE      t        0      0   0    7    0    2    0  |rzu:2|register2:57|:26
 (34)    51    D       DFFE      t        0      0   0    7    0    0    4  |rzu:2|register2:58|:25
 (31)    46    C       DFFE      t        0      0   0    7    0    0    2  |rzu:2|register2:58|:26
 (37)    53    D       DFFE      t        0      0   0    7    0    0    4  |rzu:2|register2:59|:25
 (29)    41    C       DFFE      t        0      0   0    7    0    0    2  |rzu:2|register2:59|:26
   -     27    B       SOFT    s t        1      0   1    4    5    2    1  |rzu:2|register2:60|~16~1~16~17
   -     38    C       SOFT    s t        1      0   1    4    5    2    1  |rzu:2|register2:60|~16~1~16~18
   -     12    A       SOFT    s t        1      0   1    4    5    1    0  |rzu:2|register2:60|~17~1~15~2
   -     61    D       DFFE      t        0      0   0    7    0    2    2  |rzu:2|register2:60|:25
   -     43    C       DFFE      t        0      0   0    7    0    2    0  |rzu:2|register2:60|:26
   -      9    A       SOFT    s t        1      0   1    4    5    1    0  |rzu:2|register2:60|~31~1~15~2
   -     60    D       DFFE      t        0      0   0    7    0    0    4  |rzu:2|register2:61|:25
 (28)    40    C       DFFE      t        0      0   0    7    0    0    2  |rzu:2|register2:61|:26
 (39)    57    D       DFFE      t        0      0   0    7    0    2    2  |rzu:2|register2:62|:25
   -     34    C       DFFE      t        0      0   0    7    0    2    0  |rzu:2|register2:62|:26
   -     58    D       DFFE      t        0      0   0    7    0    0    4  |rzu:2|register2:63|:25
   -     31    B       DFFE      t        0      0   0    7    0    2    0  |rzu:2|register2:63|:26
   -     59    D       DFFE      t        0      0   0    7    0    6    2  |rzu:2|register2:64|:25
   -     29    B       DFFE      t        0      0   0    7    0    2    0  |rzu:2|register2:64|:26
   -     54    D       DFFE      t        0      0   0    7    0    0    4  |rzu:2|register2:65|:25
   -     26    B       DFFE      t        0      0   0    7    0    0    2  |rzu:2|register2:65|:26
   -     63    D       DFFE      t        0      0   0    7    0    2    2  |rzu:2|register2:66|:25
  (6)    11    A       DFFE      t        0      0   0    7    0    2    0  |rzu:2|register2:66|:26
   -     10    A       DFFE      t        0      0   0    7    0    2    2  |rzu:2|register2:67|:25
   -      7    A       DFFE      t        0      0   0    7    0    2    0  |rzu:2|register2:67|:26
 (12)     1    A       DFFE      t        0      0   0    7    0    6    2  |rzu:2|register2:68|:25
   -      2    A       DFFE      t        0      0   0    7    0    2    0  |rzu:2|register2:68|:26


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                               Logic cells placed in LAB 'A'
        +--------------------- LC6 |ALU0:1|LPM_ADD_SUB:446|datab_node2
        | +------------------- LC5 ~PIN021
        | | +----------------- LC4 ~PIN022
        | | | +--------------- LC3 ~PIN023
        | | | | +------------- LC12 |rzu:2|register2:60|~17~1~15~2
        | | | | | +----------- LC9 |rzu:2|register2:60|~31~1~15~2
        | | | | | | +--------- LC11 |rzu:2|register2:66|:26
        | | | | | | | +------- LC10 |rzu:2|register2:67|:25
        | | | | | | | | +----- LC7 |rzu:2|register2:67|:26
        | | | | | | | | | +--- LC1 |rzu:2|register2:68|:25
        | | | | | | | | | | +- LC2 |rzu:2|register2:68|:26
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'A':
LC1  -> * - - - - - - - - - - | * * * - | <-- |rzu:2|register2:68|:25

Pin
29   -> - * * * - - * * * * * | * * * * | <-- c
28   -> - * * * - - - - - - - | * * - - | <-- DI0
31   -> - - - - - - - * - * - | * - - * | <-- DI2
27   -> - - - - - - * - * - * | * * * - | <-- DI3
37   -> - - - - * - - - - - - | * * * * | <-- sA0
4    -> - - - - * - - - - - - | * * * * | <-- sA1
5    -> - - - - * - - - - - - | * * * * | <-- sA2
6    -> - - - - * - - - - - - | * * * * | <-- sA3
7    -> * * * * - * * * * * * | * * * * | <-- sB0
38   -> * * * * - * * * * * * | * * * * | <-- sB1
24   -> * * * * - * * * * * * | * * * * | <-- sB2
34   -> * * * * - * * * * * * | * * * * | <-- sB3
12   -> - * * * - - * * * * * | * * * * | <-- wr
LC22 -> * - - - - - - - - - - | * * - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gn2~2
LC33 -> * - - - - - - - - - - | * * - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gn2~3
LC50 -> * - - - - - - - - - - | * * - - | <-- |rzu:2|register2:46|:25
LC52 -> * - - - - - - - - - - | * * - - | <-- |rzu:2|register2:49|:25
LC55 -> * - - - - - - - - - - | * * - - | <-- |rzu:2|register2:55|:25
LC47 -> - - - - * * - - - - - | * - - - | <-- |rzu:2|register2:56|:26
LC62 -> * - - - - - - - - - - | * * - - | <-- |rzu:2|register2:57|:25
LC46 -> - - - - * * - - - - - | * - - - | <-- |rzu:2|register2:58|:26
LC41 -> - - - - * * - - - - - | * - - - | <-- |rzu:2|register2:59|:26
LC40 -> - - - - * * - - - - - | * - - - | <-- |rzu:2|register2:61|:26
LC59 -> * - - - - - - - - - - | * * * - | <-- |rzu:2|register2:64|:25
LC26 -> - - - - * * - - - - - | * - - - | <-- |rzu:2|register2:65|:26


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC22 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gn2~2
        | +----------------------------- LC18 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|pp2~1
        | | +--------------------------- LC28 |ALU0:1|LPM_ADD_SUB:393|datab_node2
        | | | +------------------------- LC23 |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|pp2~1
        | | | | +----------------------- LC32 ~PIN004
        | | | | | +--------------------- LC20 ~PIN005
        | | | | | | +------------------- LC21 ~PIN008
        | | | | | | | +----------------- LC24 ~PIN011
        | | | | | | | | +--------------- LC17 ~PIN012
        | | | | | | | | | +------------- LC19 ~PIN017
        | | | | | | | | | | +----------- LC30 ~PIN029
        | | | | | | | | | | | +--------- LC25 ~PIN033
        | | | | | | | | | | | | +------- LC27 |rzu:2|register2:60|~16~1~16~17
        | | | | | | | | | | | | | +----- LC31 |rzu:2|register2:63|:26
        | | | | | | | | | | | | | | +--- LC29 |rzu:2|register2:64|:26
        | | | | | | | | | | | | | | | +- LC26 |rzu:2|register2:65|:26
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'B':
LC22 -> - - - - - * - - - - - * - - - - | * * - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gn2~2
LC28 -> - * - - - - - - - - - * - - - - | - * * - | <-- |ALU0:1|LPM_ADD_SUB:393|datab_node2
LC27 -> - - * - * - - - - - * - - - - - | - * - - | <-- |rzu:2|register2:60|~16~1~16~17

Pin
29   -> - - - - - - * * * * - - - * * * | * * * * | <-- c
28   -> - - - - - - * * * * - - - - - - | * * - - | <-- DI0
27   -> - - - - - - - - - - - - - * * * | * * * - | <-- DI3
37   -> - - * * * - - - - - * - * - - - | * * * * | <-- sA0
4    -> - - * * * - - - - - * - * - - - | * * * * | <-- sA1
5    -> - - * * * - - - - - * - * - - - | * * * * | <-- sA2
6    -> - - * * * - - - - - * - * - - - | * * * * | <-- sA3
7    -> * * - - - * * * * * - * - * * * | * * * * | <-- sB0
38   -> * * - - - * * * * * - * - * * * | * * * * | <-- sB1
24   -> * * - - - * * * * * - * - * * * | * * * * | <-- sB2
34   -> * * - - - * * * * * - * - * * * | * * * * | <-- sB3
12   -> - - - - - - * * * * - - - * * * | * * * * | <-- wr
LC33 -> - - - - - * - - - - - * - - - - | * * - - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gn2~3
LC6  -> - - - * - - - - - - * - - - - - | - * * - | <-- |ALU0:1|LPM_ADD_SUB:446|datab_node2
LC50 -> - * * * * * - - - - * * - - - - | * * - - | <-- |rzu:2|register2:46|:25
LC52 -> - * * * * * - - - - * * - - - - | * * - - | <-- |rzu:2|register2:49|:25
LC55 -> - * * * * * - - - - * * - - - - | * * - - | <-- |rzu:2|register2:55|:25
LC56 -> * - - - - - - - - - - - * - - - | - * * - | <-- |rzu:2|register2:56|:25
LC62 -> - * * * * * - - - - * * - - - - | * * - - | <-- |rzu:2|register2:57|:25
LC51 -> * - - - - - - - - - - - * - - - | - * * - | <-- |rzu:2|register2:58|:25
LC53 -> * - - - - - - - - - - - * - - - | - * * - | <-- |rzu:2|register2:59|:25
LC38 -> - - * - * - - - - - * - - - - - | - * - - | <-- |rzu:2|register2:60|~16~1~16~18
LC60 -> * * - * - - - - - - - - * - - - | - * - - | <-- |rzu:2|register2:61|:25
LC59 -> - - * - * * - - - - * * - - - - | * * * - | <-- |rzu:2|register2:64|:25
LC54 -> * - - - - - - - - - - - * - - - | - * * - | <-- |rzu:2|register2:65|:25
LC1  -> - - * - * * - - - - * * - - - - | * * * - | <-- |rzu:2|register2:68|:25


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC33 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gn2~3
        | +----------------------------- LC45 |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|pp2~2
        | | +--------------------------- LC37 |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|pp2~2
        | | | +------------------------- LC36 ~PIN028
        | | | | +----------------------- LC35 ~PIN032
        | | | | | +--------------------- LC42 |rzu:2|register2:46|:26
        | | | | | | +------------------- LC39 |rzu:2|register2:49|:26
        | | | | | | | +----------------- LC44 |rzu:2|register2:55|:26
        | | | | | | | | +--------------- LC47 |rzu:2|register2:56|:26
        | | | | | | | | | +------------- LC48 |rzu:2|register2:57|:26
        | | | | | | | | | | +----------- LC46 |rzu:2|register2:58|:26
        | | | | | | | | | | | +--------- LC41 |rzu:2|register2:59|:26
        | | | | | | | | | | | | +------- LC38 |rzu:2|register2:60|~16~1~16~18
        | | | | | | | | | | | | | +----- LC43 |rzu:2|register2:60|:26
        | | | | | | | | | | | | | | +--- LC40 |rzu:2|register2:61|:26
        | | | | | | | | | | | | | | | +- LC34 |rzu:2|register2:62|:26
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'C':
LC45 -> - - - - * - - - - - - - - - - - | - - * - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|pp2~2
LC37 -> - - - * - - - - - - - - - - - - | - - * - | <-- |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|pp2~2

Pin
29   -> - - - - - * * * * * * * - * * * | * * * * | <-- c
27   -> - - - - - * * * * * * * - * * * | * * * - | <-- DI3
37   -> - - * * - - - - - - - - * - - - | * * * * | <-- sA0
4    -> - - * * - - - - - - - - * - - - | * * * * | <-- sA1
5    -> - - * * - - - - - - - - * - - - | * * * * | <-- sA2
6    -> - - * * - - - - - - - - * - - - | * * * * | <-- sA3
7    -> * * - - * * * * * * * * - * * * | * * * * | <-- sB0
38   -> * * - - * * * * * * * * - * * * | * * * * | <-- sB1
24   -> * * - - * * * * * * * * - * * * | * * * * | <-- sB2
34   -> * * - - * * * * * * * * - * * * | * * * * | <-- sB3
12   -> - - - - - * * * * * * * - * * * | * * * * | <-- wr
LC18 -> - - - - * - - - - - - - - - - - | - - * - | <-- |ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|pp2~1
LC28 -> - * - - * - - - - - - - - - - - | - * * - | <-- |ALU0:1|LPM_ADD_SUB:393|datab_node2
LC23 -> - - - * - - - - - - - - - - - - | - - * - | <-- |ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|pp2~1
LC6  -> - - * * - - - - - - - - - - - - | - * * - | <-- |ALU0:1|LPM_ADD_SUB:446|datab_node2
LC56 -> - * * - - - - - - - - - - - - - | - * * - | <-- |rzu:2|register2:56|:25
LC51 -> - * * - - - - - - - - - - - - - | - * * - | <-- |rzu:2|register2:58|:25
LC53 -> - * * - - - - - - - - - - - - - | - * * - | <-- |rzu:2|register2:59|:25
LC61 -> * - - * * - - - - - - - * - - - | - - * - | <-- |rzu:2|register2:60|:25
LC57 -> * - - * * - - - - - - - * - - - | - - * - | <-- |rzu:2|register2:62|:25
LC58 -> * * * - - - - - - - - - * - - - | - - * - | <-- |rzu:2|register2:63|:25
LC59 -> - - - * * - - - - - - - - - - - | * * * - | <-- |rzu:2|register2:64|:25
LC54 -> - * * - - - - - - - - - - - - - | - * * - | <-- |rzu:2|register2:65|:25
LC63 -> * - - * * - - - - - - - * - - - | - - * - | <-- |rzu:2|register2:66|:25
LC10 -> * - - * * - - - - - - - * - - - | - - * - | <-- |rzu:2|register2:67|:25
LC1  -> - - - * * - - - - - - - - - - - | * * * - | <-- |rzu:2|register2:68|:25


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                         Logic cells placed in LAB 'D'
        +------------------------------- LC49 ~PIN002
        | +----------------------------- LC64 ~PIN003
        | | +--------------------------- LC50 |rzu:2|register2:46|:25
        | | | +------------------------- LC52 |rzu:2|register2:49|:25
        | | | | +----------------------- LC55 |rzu:2|register2:55|:25
        | | | | | +--------------------- LC56 |rzu:2|register2:56|:25
        | | | | | | +------------------- LC62 |rzu:2|register2:57|:25
        | | | | | | | +----------------- LC51 |rzu:2|register2:58|:25
        | | | | | | | | +--------------- LC53 |rzu:2|register2:59|:25
        | | | | | | | | | +------------- LC61 |rzu:2|register2:60|:25
        | | | | | | | | | | +----------- LC60 |rzu:2|register2:61|:25
        | | | | | | | | | | | +--------- LC57 |rzu:2|register2:62|:25
        | | | | | | | | | | | | +------- LC58 |rzu:2|register2:63|:25
        | | | | | | | | | | | | | +----- LC59 |rzu:2|register2:64|:25
        | | | | | | | | | | | | | | +--- LC54 |rzu:2|register2:65|:25
        | | | | | | | | | | | | | | | +- LC63 |rzu:2|register2:66|:25
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'D':

Pin
29   -> - - * * * * * * * * * * * * * * | * * * * | <-- c
31   -> - - * * * * * * * * * * * * * * | * - - * | <-- DI2
37   -> * - - - - - - - - - - - - - - - | * * * * | <-- sA0
4    -> * - - - - - - - - - - - - - - - | * * * * | <-- sA1
5    -> * - - - - - - - - - - - - - - - | * * * * | <-- sA2
6    -> * - - - - - - - - - - - - - - - | * * * * | <-- sA3
7    -> - * * * * * * * * * * * * * * * | * * * * | <-- sB0
38   -> - * * * * * * * * * * * * * * * | * * * * | <-- sB1
24   -> - * * * * * * * * * * * * * * * | * * * * | <-- sB2
34   -> - * * * * * * * * * * * * * * * | * * * * | <-- sB3
12   -> - - * * * * * * * * * * * * * * | * * * * | <-- wr
LC42 -> * * - - - - - - - - - - - - - - | - - - * | <-- |rzu:2|register2:46|:26
LC39 -> * * - - - - - - - - - - - - - - | - - - * | <-- |rzu:2|register2:49|:26
LC44 -> * * - - - - - - - - - - - - - - | - - - * | <-- |rzu:2|register2:55|:26
LC48 -> * * - - - - - - - - - - - - - - | - - - * | <-- |rzu:2|register2:57|:26
LC12 -> * - - - - - - - - - - - - - - - | - - - * | <-- |rzu:2|register2:60|~17~1~15~2
LC43 -> * * - - - - - - - - - - - - - - | - - - * | <-- |rzu:2|register2:60|:26
LC9  -> - * - - - - - - - - - - - - - - | - - - * | <-- |rzu:2|register2:60|~31~1~15~2
LC34 -> * * - - - - - - - - - - - - - - | - - - * | <-- |rzu:2|register2:62|:26
LC31 -> * * - - - - - - - - - - - - - - | - - - * | <-- |rzu:2|register2:63|:26
LC29 -> * * - - - - - - - - - - - - - - | - - - * | <-- |rzu:2|register2:64|:26
LC11 -> * * - - - - - - - - - - - - - - | - - - * | <-- |rzu:2|register2:66|:26
LC7  -> * * - - - - - - - - - - - - - - | - - - * | <-- |rzu:2|register2:67|:26
LC2  -> * * - - - - - - - - - - - - - - | - - - * | <-- |rzu:2|register2:68|:26


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                             c:\sifo\rzu_\proc.rpt
proc2

** EQUATIONS **

c        : INPUT;
DI0      : INPUT;
DI2      : INPUT;
DI3      : INPUT;
sA0      : INPUT;
sA1      : INPUT;
sA2      : INPUT;
sA3      : INPUT;
sB0      : INPUT;
sB1      : INPUT;
sB2      : INPUT;
sB3      : INPUT;
wr       : INPUT;

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gn2~2' from file "addcore.tdf" line 338, column 23
-- Equation name is '_LC022', type is buried 
-- synthesized logic cell 
_LC022   = LCELL( _EQ001 $  GND);
  _EQ001 = !_LC060 &  sB0 &  sB1 &  sB2 & !sB3
         # !_LC053 &  sB0 & !sB1 & !sB2 &  sB3
         # !_LC051 & !sB0 &  sB1 & !sB2 &  sB3
         # !_LC054 &  sB0 &  sB1 & !sB2 & !sB3
         # !_LC056 & !sB0 & !sB1 &  sB2 &  sB3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gn2~3' from file "addcore.tdf" line 338, column 23
-- Equation name is '_LC033', type is buried 
-- synthesized logic cell 
_LC033   = LCELL( _EQ002 $  GND);
  _EQ002 = !_LC058 &  sB0 & !sB1 &  sB2 & !sB3
         # !_LC057 & !sB0 &  sB1 &  sB2 & !sB3
         # !_LC061 & !sB0 & !sB1 & !sB2 &  sB3
         # !_LC010 &  sB0 & !sB1 & !sB2 & !sB3
         # !_LC063 & !sB0 &  sB1 & !sB2 & !sB3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|pp2~1' from file "addcore.tdf" line 335, column 23
-- Equation name is '_LC018', type is buried 
-- synthesized logic cell 
_LC018   = LCELL( _EQ003 $  GND);
  _EQ003 = !_LC028 & !_LC050 &  sB0 &  sB1 &  sB2 &  sB3
         # !_LC028 & !_LC062 &  sB0 &  sB1 & !sB2 &  sB3
         # !_LC028 & !_LC055 &  sB0 & !sB1 &  sB2 &  sB3
         # !_LC028 & !_LC052 & !sB0 &  sB1 &  sB2 &  sB3
         # !_LC028 & !_LC060 &  sB0 &  sB1 &  sB2 & !sB3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|pp2~2' from file "addcore.tdf" line 335, column 23
-- Equation name is '_LC045', type is buried 
-- synthesized logic cell 
_LC045   = LCELL( _EQ004 $  GND);
  _EQ004 = !_LC028 & !_LC053 &  sB0 & !sB1 & !sB2 &  sB3
         # !_LC028 & !_LC051 & !sB0 &  sB1 & !sB2 &  sB3
         # !_LC028 & !_LC054 &  sB0 &  sB1 & !sB2 & !sB3
         # !_LC028 & !_LC056 & !sB0 & !sB1 &  sB2 &  sB3
         # !_LC028 & !_LC058 &  sB0 & !sB1 &  sB2 & !sB3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|datab_node2' from file "lpm_add_sub.tdf" line 114, column 14
-- Equation name is '_LC028', type is buried 
_LC028   = LCELL( _EQ005 $  VCC);
  _EQ005 = !_LC027 & !_LC038 &  _X001 &  _X002 &  _X003 &  _X004 &  _X005 & 
              _X006;
  _X001  = EXP(!_LC059 & !sA0 & !sA1 &  sA2 & !sA3);
  _X002  = EXP(!_LC001 & !sA0 & !sA1 & !sA2 & !sA3);
  _X003  = EXP(!_LC050 &  sA0 &  sA1 &  sA2 &  sA3);
  _X004  = EXP(!_LC062 &  sA0 &  sA1 & !sA2 &  sA3);
  _X005  = EXP(!_LC055 &  sA0 & !sA1 &  sA2 &  sA3);
  _X006  = EXP(!_LC052 & !sA0 &  sA1 &  sA2 &  sA3);

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|pp2~1' from file "addcore.tdf" line 335, column 23
-- Equation name is '_LC023', type is buried 
-- synthesized logic cell 
_LC023   = LCELL( _EQ006 $  GND);
  _EQ006 = !_LC006 & !_LC050 &  sA0 &  sA1 &  sA2 &  sA3
         # !_LC006 & !_LC062 &  sA0 &  sA1 & !sA2 &  sA3
         # !_LC006 & !_LC055 &  sA0 & !sA1 &  sA2 &  sA3
         # !_LC006 & !_LC052 & !sA0 &  sA1 &  sA2 &  sA3
         # !_LC006 & !_LC060 &  sA0 &  sA1 &  sA2 & !sA3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|pp2~2' from file "addcore.tdf" line 335, column 23
-- Equation name is '_LC037', type is buried 
-- synthesized logic cell 
_LC037   = LCELL( _EQ007 $  GND);
  _EQ007 = !_LC006 & !_LC053 &  sA0 & !sA1 & !sA2 &  sA3
         # !_LC006 & !_LC051 & !sA0 &  sA1 & !sA2 &  sA3
         # !_LC006 & !_LC054 &  sA0 &  sA1 & !sA2 & !sA3
         # !_LC006 & !_LC056 & !sA0 & !sA1 &  sA2 &  sA3
         # !_LC006 & !_LC058 &  sA0 & !sA1 &  sA2 & !sA3;

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|datab_node2' from file "lpm_add_sub.tdf" line 114, column 14
-- Equation name is '_LC006', type is buried 
_LC006   = LCELL( _EQ008 $  VCC);
  _EQ008 = !_LC022 & !_LC033 &  _X007 &  _X008 &  _X009 &  _X010 &  _X011 & 
              _X012;
  _X007  = EXP(!_LC062 &  sB0 &  sB1 & !sB2 &  sB3);
  _X008  = EXP(!_LC050 &  sB0 &  sB1 &  sB2 &  sB3);
  _X009  = EXP(!_LC055 &  sB0 & !sB1 &  sB2 &  sB3);
  _X010  = EXP(!_LC052 & !sB0 &  sB1 &  sB2 &  sB3);
  _X011  = EXP(!_LC059 & !sB0 & !sB1 &  sB2 & !sB3);
  _X012  = EXP(!_LC001 & !sB0 & !sB1 & !sB2 & !sB3);

-- Node name is '|rzu:2|register2:46|:25' 
-- Equation name is '_LC050', type is buried 
_LC050   = DFFE( DI2 $  GND,  _EQ009,  VCC,  VCC,  VCC);
  _EQ009 =  c &  sB0 &  sB1 &  sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:46|:26' 
-- Equation name is '_LC042', type is buried 
_LC042   = DFFE( DI3 $  GND,  _EQ010,  VCC,  VCC,  VCC);
  _EQ010 =  c &  sB0 &  sB1 &  sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:49|:25' 
-- Equation name is '_LC052', type is buried 
_LC052   = DFFE( DI2 $  GND,  _EQ011,  VCC,  VCC,  VCC);
  _EQ011 =  c & !sB0 &  sB1 &  sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:49|:26' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFFE( DI3 $  GND,  _EQ012,  VCC,  VCC,  VCC);
  _EQ012 =  c & !sB0 &  sB1 &  sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:55|:25' 
-- Equation name is '_LC055', type is buried 
_LC055   = DFFE( DI2 $  GND,  _EQ013,  VCC,  VCC,  VCC);
  _EQ013 =  c &  sB0 & !sB1 &  sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:55|:26' 
-- Equation name is '_LC044', type is buried 
_LC044   = DFFE( DI3 $  GND,  _EQ014,  VCC,  VCC,  VCC);
  _EQ014 =  c &  sB0 & !sB1 &  sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:56|:25' 
-- Equation name is '_LC056', type is buried 
_LC056   = DFFE( DI2 $  GND,  _EQ015,  VCC,  VCC,  VCC);
  _EQ015 =  c & !sB0 & !sB1 &  sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:56|:26' 
-- Equation name is '_LC047', type is buried 
_LC047   = DFFE( DI3 $  GND,  _EQ016,  VCC,  VCC,  VCC);
  _EQ016 =  c & !sB0 & !sB1 &  sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:57|:25' 
-- Equation name is '_LC062', type is buried 
_LC062   = DFFE( DI2 $  GND,  _EQ017,  VCC,  VCC,  VCC);
  _EQ017 =  c &  sB0 &  sB1 & !sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:57|:26' 
-- Equation name is '_LC048', type is buried 
_LC048   = DFFE( DI3 $  GND,  _EQ018,  VCC,  VCC,  VCC);
  _EQ018 =  c &  sB0 &  sB1 & !sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:58|:25' 
-- Equation name is '_LC051', type is buried 
_LC051   = DFFE( DI2 $  GND,  _EQ019,  VCC,  VCC,  VCC);
  _EQ019 =  c & !sB0 &  sB1 & !sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:58|:26' 
-- Equation name is '_LC046', type is buried 
_LC046   = DFFE( DI3 $  GND,  _EQ020,  VCC,  VCC,  VCC);
  _EQ020 =  c & !sB0 &  sB1 & !sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:59|:25' 
-- Equation name is '_LC053', type is buried 
_LC053   = DFFE( DI2 $  GND,  _EQ021,  VCC,  VCC,  VCC);
  _EQ021 =  c &  sB0 & !sB1 & !sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:59|:26' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFFE( DI3 $  GND,  _EQ022,  VCC,  VCC,  VCC);
  _EQ022 =  c &  sB0 & !sB1 & !sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:60|~16~1~16~17' 
-- Equation name is '_LC027', type is buried 
-- synthesized logic cell 
_LC027   = LCELL( _EQ023 $  GND);
  _EQ023 = !_LC060 &  sA0 &  sA1 &  sA2 & !sA3
         # !_LC053 &  sA0 & !sA1 & !sA2 &  sA3
         # !_LC051 & !sA0 &  sA1 & !sA2 &  sA3
         # !_LC054 &  sA0 &  sA1 & !sA2 & !sA3
         # !_LC056 & !sA0 & !sA1 &  sA2 &  sA3;

-- Node name is '|rzu:2|register2:60|~16~1~16~18' 
-- Equation name is '_LC038', type is buried 
-- synthesized logic cell 
_LC038   = LCELL( _EQ024 $  GND);
  _EQ024 = !_LC058 &  sA0 & !sA1 &  sA2 & !sA3
         # !_LC057 & !sA0 &  sA1 &  sA2 & !sA3
         # !_LC061 & !sA0 & !sA1 & !sA2 &  sA3
         # !_LC010 &  sA0 & !sA1 & !sA2 & !sA3
         # !_LC063 & !sA0 &  sA1 & !sA2 & !sA3;

-- Node name is '|rzu:2|register2:60|~17~1~15~2' 
-- Equation name is '_LC012', type is buried 
-- synthesized logic cell 
_LC012   = LCELL( _EQ025 $  GND);
  _EQ025 = !_LC040 &  sA0 &  sA1 &  sA2 & !sA3
         # !_LC041 &  sA0 & !sA1 & !sA2 &  sA3
         # !_LC046 & !sA0 &  sA1 & !sA2 &  sA3
         # !_LC026 &  sA0 &  sA1 & !sA2 & !sA3
         # !_LC047 & !sA0 & !sA1 &  sA2 &  sA3;

-- Node name is '|rzu:2|register2:60|:25' 
-- Equation name is '_LC061', type is buried 
_LC061   = DFFE( DI2 $  GND,  _EQ026,  VCC,  VCC,  VCC);
  _EQ026 =  c & !sB0 & !sB1 & !sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:60|:26' 
-- Equation name is '_LC043', type is buried 
_LC043   = DFFE( DI3 $  GND,  _EQ027,  VCC,  VCC,  VCC);
  _EQ027 =  c & !sB0 & !sB1 & !sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:60|~31~1~15~2' 
-- Equation name is '_LC009', type is buried 
-- synthesized logic cell 
_LC009   = LCELL( _EQ028 $  GND);
  _EQ028 = !_LC040 &  sB0 &  sB1 &  sB2 & !sB3
         # !_LC041 &  sB0 & !sB1 & !sB2 &  sB3
         # !_LC046 & !sB0 &  sB1 & !sB2 &  sB3
         # !_LC026 &  sB0 &  sB1 & !sB2 & !sB3
         # !_LC047 & !sB0 & !sB1 &  sB2 &  sB3;

-- Node name is '|rzu:2|register2:61|:25' 
-- Equation name is '_LC060', type is buried 
_LC060   = DFFE( DI2 $  GND,  _EQ029,  VCC,  VCC,  VCC);
  _EQ029 =  c &  sB0 &  sB1 &  sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:61|:26' 
-- Equation name is '_LC040', type is buried 
_LC040   = DFFE( DI3 $  GND,  _EQ030,  VCC,  VCC,  VCC);
  _EQ030 =  c &  sB0 &  sB1 &  sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:62|:25' 
-- Equation name is '_LC057', type is buried 
_LC057   = DFFE( DI2 $  GND,  _EQ031,  VCC,  VCC,  VCC);
  _EQ031 =  c & !sB0 &  sB1 &  sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:62|:26' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFFE( DI3 $  GND,  _EQ032,  VCC,  VCC,  VCC);
  _EQ032 =  c & !sB0 &  sB1 &  sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:63|:25' 
-- Equation name is '_LC058', type is buried 
_LC058   = DFFE( DI2 $  GND,  _EQ033,  VCC,  VCC,  VCC);
  _EQ033 =  c &  sB0 & !sB1 &  sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:63|:26' 
-- Equation name is '_LC031', type is buried 
_LC031   = DFFE( DI3 $  GND,  _EQ034,  VCC,  VCC,  VCC);
  _EQ034 =  c &  sB0 & !sB1 &  sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:64|:25' 
-- Equation name is '_LC059', type is buried 
_LC059   = DFFE( DI2 $  GND,  _EQ035,  VCC,  VCC,  VCC);
  _EQ035 =  c & !sB0 & !sB1 &  sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:64|:26' 
-- Equation name is '_LC029', type is buried 
_LC029   = DFFE( DI3 $  GND,  _EQ036,  VCC,  VCC,  VCC);
  _EQ036 =  c & !sB0 & !sB1 &  sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:65|:25' 
-- Equation name is '_LC054', type is buried 
_LC054   = DFFE( DI2 $  GND,  _EQ037,  VCC,  VCC,  VCC);
  _EQ037 =  c &  sB0 &  sB1 & !sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:65|:26' 
-- Equation name is '_LC026', type is buried 
_LC026   = DFFE( DI3 $  GND,  _EQ038,  VCC,  VCC,  VCC);
  _EQ038 =  c &  sB0 &  sB1 & !sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:66|:25' 
-- Equation name is '_LC063', type is buried 
_LC063   = DFFE( DI2 $  GND,  _EQ039,  VCC,  VCC,  VCC);
  _EQ039 =  c & !sB0 &  sB1 & !sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:66|:26' 
-- Equation name is '_LC011', type is buried 
_LC011   = DFFE( DI3 $  GND,  _EQ040,  VCC,  VCC,  VCC);
  _EQ040 =  c & !sB0 &  sB1 & !sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:67|:25' 
-- Equation name is '_LC010', type is buried 
_LC010   = DFFE( DI2 $  GND,  _EQ041,  VCC,  VCC,  VCC);
  _EQ041 =  c &  sB0 & !sB1 & !sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:67|:26' 
-- Equation name is '_LC007', type is buried 
_LC007   = DFFE( DI3 $  GND,  _EQ042,  VCC,  VCC,  VCC);
  _EQ042 =  c &  sB0 & !sB1 & !sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:68|:25' 
-- Equation name is '_LC001', type is buried 
_LC001   = DFFE( DI2 $  GND,  _EQ043,  VCC,  VCC,  VCC);
  _EQ043 =  c & !sB0 & !sB1 & !sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:68|:26' 
-- Equation name is '_LC002', type is buried 
_LC002   = DFFE( DI3 $  GND,  _EQ044,  VCC,  VCC,  VCC);
  _EQ044 =  c & !sB0 & !sB1 & !sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:60|~17~1~16' = '~PIN002' 
-- Equation name is '_LC049', location is LC049, type is output.
 ~PIN002 = LCELL( _EQ045 $  _EQ046);
  _EQ045 = !_LC012 & !_LC042 &  sA0 &  sA1 &  sA2 &  sA3 &  _X013 &  _X014 & 
              _X015 &  _X016 &  _X017 &  _X018 &  _X019
         # !_LC012 & !_LC048 &  sA0 &  sA1 & !sA2 &  sA3 &  _X013 &  _X014 & 
              _X015 &  _X016 &  _X017 &  _X018 &  _X019
         # !_LC012 & !_LC044 &  sA0 & !sA1 &  sA2 &  sA3 &  _X013 &  _X014 & 
              _X015 &  _X016 &  _X017 &  _X018 &  _X019
         # !_LC012 & !_LC039 & !sA0 &  sA1 &  sA2 &  sA3 &  _X013 &  _X014 & 
              _X015 &  _X016 &  _X017 &  _X018 &  _X019;
  _X013  = EXP(!_LC029 & !sA0 & !sA1 &  sA2 & !sA3);
  _X014  = EXP(!_LC031 &  sA0 & !sA1 &  sA2 & !sA3);
  _X015  = EXP(!_LC002 & !sA0 & !sA1 & !sA2 & !sA3);
  _X016  = EXP(!_LC034 & !sA0 &  sA1 &  sA2 & !sA3);
  _X017  = EXP(!_LC011 & !sA0 &  sA1 & !sA2 & !sA3);
  _X018  = EXP(!_LC007 &  sA0 & !sA1 & !sA2 & !sA3);
  _X019  = EXP(!_LC043 & !sA0 & !sA1 & !sA2 &  sA3);
  _EQ046 = !_LC012 &  _X013 &  _X014 &  _X015 &  _X016 &  _X017 &  _X018 & 
              _X019;
  _X013  = EXP(!_LC029 & !sA0 & !sA1 &  sA2 & !sA3);
  _X014  = EXP(!_LC031 &  sA0 & !sA1 &  sA2 & !sA3);
  _X015  = EXP(!_LC002 & !sA0 & !sA1 & !sA2 & !sA3);
  _X016  = EXP(!_LC034 & !sA0 &  sA1 &  sA2 & !sA3);
  _X017  = EXP(!_LC011 & !sA0 &  sA1 & !sA2 & !sA3);
  _X018  = EXP(!_LC007 &  sA0 & !sA1 & !sA2 & !sA3);
  _X019  = EXP(!_LC043 & !sA0 & !sA1 & !sA2 &  sA3);

-- Node name is '|rzu:2|register2:60|~31~1~16' = '~PIN003' 
-- Equation name is '_LC064', location is LC064, type is output.
 ~PIN003 = LCELL( _EQ047 $  _EQ048);
  _EQ047 = !_LC009 & !_LC042 &  sB0 &  sB1 &  sB2 &  sB3 &  _X020 &  _X021 & 
              _X022 &  _X023 &  _X024 &  _X025 &  _X026
         # !_LC009 & !_LC048 &  sB0 &  sB1 & !sB2 &  sB3 &  _X020 &  _X021 & 
              _X022 &  _X023 &  _X024 &  _X025 &  _X026
         # !_LC009 & !_LC044 &  sB0 & !sB1 &  sB2 &  sB3 &  _X020 &  _X021 & 
              _X022 &  _X023 &  _X024 &  _X025 &  _X026
         # !_LC009 & !_LC039 & !sB0 &  sB1 &  sB2 &  sB3 &  _X020 &  _X021 & 
              _X022 &  _X023 &  _X024 &  _X025 &  _X026;
  _X020  = EXP(!_LC029 & !sB0 & !sB1 &  sB2 & !sB3);
  _X021  = EXP(!_LC031 &  sB0 & !sB1 &  sB2 & !sB3);
  _X022  = EXP(!_LC002 & !sB0 & !sB1 & !sB2 & !sB3);
  _X023  = EXP(!_LC034 & !sB0 &  sB1 &  sB2 & !sB3);
  _X024  = EXP(!_LC011 & !sB0 &  sB1 & !sB2 & !sB3);
  _X025  = EXP(!_LC007 &  sB0 & !sB1 & !sB2 & !sB3);
  _X026  = EXP(!_LC043 & !sB0 & !sB1 & !sB2 &  sB3);
  _EQ048 = !_LC009 &  _X020 &  _X021 &  _X022 &  _X023 &  _X024 &  _X025 & 
              _X026;
  _X020  = EXP(!_LC029 & !sB0 & !sB1 &  sB2 & !sB3);
  _X021  = EXP(!_LC031 &  sB0 & !sB1 &  sB2 & !sB3);
  _X022  = EXP(!_LC002 & !sB0 & !sB1 & !sB2 & !sB3);
  _X023  = EXP(!_LC034 & !sB0 &  sB1 &  sB2 & !sB3);
  _X024  = EXP(!_LC011 & !sB0 &  sB1 & !sB2 & !sB3);
  _X025  = EXP(!_LC007 &  sB0 & !sB1 & !sB2 & !sB3);
  _X026  = EXP(!_LC043 & !sB0 & !sB1 & !sB2 &  sB3);

-- Node name is '|rzu:2|register2:60|~16~1~16' = '~PIN004' 
-- Equation name is '_LC032', location is LC032, type is output.
 ~PIN004 = LCELL( _EQ049 $  _EQ050);
  _EQ049 = !_LC027 & !_LC038 & !_LC050 &  sA0 &  sA1 &  sA2 &  sA3 &  _X001 & 
              _X002
         # !_LC027 & !_LC038 & !_LC062 &  sA0 &  sA1 & !sA2 &  sA3 &  _X001 & 
              _X002
         # !_LC027 & !_LC038 & !_LC055 &  sA0 & !sA1 &  sA2 &  sA3 &  _X001 & 
              _X002
         # !_LC027 & !_LC038 & !_LC052 & !sA0 &  sA1 &  sA2 &  sA3 &  _X001 & 
              _X002;
  _X001  = EXP(!_LC059 & !sA0 & !sA1 &  sA2 & !sA3);
  _X002  = EXP(!_LC001 & !sA0 & !sA1 & !sA2 & !sA3);
  _EQ050 = !_LC027 & !_LC038 &  _X001 &  _X002;
  _X001  = EXP(!_LC059 & !sA0 & !sA1 &  sA2 & !sA3);
  _X002  = EXP(!_LC001 & !sA0 & !sA1 & !sA2 & !sA3);

-- Node name is '|rzu:2|register2:60|~30~1~16' = '~PIN005' 
-- Equation name is '_LC020', location is LC020, type is output.
 ~PIN005 = LCELL( _EQ051 $  _EQ052);
  _EQ051 = !_LC022 & !_LC033 & !_LC050 &  sB0 &  sB1 &  sB2 &  sB3 &  _X011 & 
              _X012
         # !_LC022 & !_LC033 & !_LC062 &  sB0 &  sB1 & !sB2 &  sB3 &  _X011 & 
              _X012
         # !_LC022 & !_LC033 & !_LC055 &  sB0 & !sB1 &  sB2 &  sB3 &  _X011 & 
              _X012
         # !_LC022 & !_LC033 & !_LC052 & !sB0 &  sB1 &  sB2 &  sB3 &  _X011 & 
              _X012;
  _X011  = EXP(!_LC059 & !sB0 & !sB1 &  sB2 & !sB3);
  _X012  = EXP(!_LC001 & !sB0 & !sB1 & !sB2 & !sB3);
  _EQ052 = !_LC022 & !_LC033 &  _X011 &  _X012;
  _X011  = EXP(!_LC059 & !sB0 & !sB1 &  sB2 & !sB3);
  _X012  = EXP(!_LC001 & !sB0 & !sB1 & !sB2 & !sB3);

-- Node name is '|rzu:2|register2:64|:23' = '~PIN008' 
-- Equation name is '~PIN008', location is LC021, type is output.
 ~PIN008 = DFFE( DI0 $  GND,  _EQ053,  VCC,  VCC,  VCC);
  _EQ053 =  c & !sB0 & !sB1 &  sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:46|:23' = '~PIN011' 
-- Equation name is '~PIN011', location is LC024, type is output.
 ~PIN011 = DFFE( DI0 $  GND,  _EQ054,  VCC,  VCC,  VCC);
  _EQ054 =  c &  sB0 &  sB1 &  sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:57|:23' = '~PIN012' 
-- Equation name is '~PIN012', location is LC017, type is output.
 ~PIN012 = DFFE( DI0 $  GND,  _EQ055,  VCC,  VCC,  VCC);
  _EQ055 =  c &  sB0 &  sB1 & !sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:58|:23' = '~PIN017' 
-- Equation name is '~PIN017', location is LC019, type is output.
 ~PIN017 = DFFE( DI0 $  GND,  _EQ056,  VCC,  VCC,  VCC);
  _EQ056 =  c & !sB0 &  sB1 & !sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:62|:23' = '~PIN021' 
-- Equation name is '~PIN021', location is LC005, type is output.
 ~PIN021 = DFFE( DI0 $  GND,  _EQ057,  VCC,  VCC,  VCC);
  _EQ057 =  c & !sB0 &  sB1 &  sB2 & !sB3 & !wr;

-- Node name is '|rzu:2|register2:60|:23' = '~PIN022' 
-- Equation name is '~PIN022', location is LC004, type is output.
 ~PIN022 = DFFE( DI0 $  GND,  _EQ058,  VCC,  VCC,  VCC);
  _EQ058 =  c & !sB0 & !sB1 & !sB2 &  sB3 & !wr;

-- Node name is '|rzu:2|register2:67|:23' = '~PIN023' 
-- Equation name is '~PIN023', location is LC003, type is output.
 ~PIN023 = DFFE( DI0 $  GND,  _EQ059,  VCC,  VCC,  VCC);
  _EQ059 =  c &  sB0 & !sB1 & !sB2 & !sB3 & !wr;

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|ps2' = '~PIN028' from file "addcore.tdf" line 150, column 7
-- Equation name is '~PIN028', location is LC036, type is output.
 ~PIN028 = LCELL( _EQ060 $  VCC);
  _EQ060 = !_LC023 & !_LC037 &  _X027 &  _X028 &  _X029 &  _X030 &  _X031 & 
              _X032;
  _X027  = EXP(!_LC006 & !_LC057 & !sA0 &  sA1 &  sA2 & !sA3);
  _X028  = EXP(!_LC006 & !_LC061 & !sA0 & !sA1 & !sA2 &  sA3);
  _X029  = EXP(!_LC006 & !_LC010 &  sA0 & !sA1 & !sA2 & !sA3);
  _X030  = EXP(!_LC006 & !_LC063 & !sA0 &  sA1 & !sA2 & !sA3);
  _X031  = EXP(!_LC006 & !_LC059 & !sA0 & !sA1 &  sA2 & !sA3);
  _X032  = EXP(!_LC001 & !_LC006 & !sA0 & !sA1 & !sA2 & !sA3);

-- Node name is '|ALU0:1|LPM_ADD_SUB:446|addcore:adder|addcore:adder0|gn2~1' = '~PIN029' from file "addcore.tdf" line 338, column 23
-- Equation name is '_LC030', location is LC030, type is output.
 ~PIN029 = LCELL( _EQ061 $  _EQ062);
  _EQ061 =  _LC006 & !_LC027 & !_LC038 & !_LC050 &  sA0 &  sA1 &  sA2 &  sA3 & 
              _X001 &  _X002
         #  _LC006 & !_LC027 & !_LC038 & !_LC062 &  sA0 &  sA1 & !sA2 &  sA3 & 
              _X001 &  _X002
         #  _LC006 & !_LC027 & !_LC038 & !_LC055 &  sA0 & !sA1 &  sA2 &  sA3 & 
              _X001 &  _X002
         #  _LC006 & !_LC027 & !_LC038 & !_LC052 & !sA0 &  sA1 &  sA2 &  sA3 & 
              _X001 &  _X002;
  _X001  = EXP(!_LC059 & !sA0 & !sA1 &  sA2 & !sA3);
  _X002  = EXP(!_LC001 & !sA0 & !sA1 & !sA2 & !sA3);
  _EQ062 =  _LC006 & !_LC027 & !_LC038 &  _X001 &  _X002;
  _X001  = EXP(!_LC059 & !sA0 & !sA1 &  sA2 & !sA3);
  _X002  = EXP(!_LC001 & !sA0 & !sA1 & !sA2 & !sA3);

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|ps2' = '~PIN032' from file "addcore.tdf" line 150, column 7
-- Equation name is '~PIN032', location is LC035, type is output.
 ~PIN032 = LCELL( _EQ063 $  VCC);
  _EQ063 = !_LC018 & !_LC045 &  _X033 &  _X034 &  _X035 &  _X036 &  _X037 & 
              _X038;
  _X033  = EXP(!_LC028 & !_LC057 & !sB0 &  sB1 &  sB2 & !sB3);
  _X034  = EXP(!_LC028 & !_LC061 & !sB0 & !sB1 & !sB2 &  sB3);
  _X035  = EXP(!_LC010 & !_LC028 &  sB0 & !sB1 & !sB2 & !sB3);
  _X036  = EXP(!_LC028 & !_LC063 & !sB0 &  sB1 & !sB2 & !sB3);
  _X037  = EXP(!_LC028 & !_LC059 & !sB0 & !sB1 &  sB2 & !sB3);
  _X038  = EXP(!_LC001 & !_LC028 & !sB0 & !sB1 & !sB2 & !sB3);

-- Node name is '|ALU0:1|LPM_ADD_SUB:393|addcore:adder|addcore:adder0|gn2~1' = '~PIN033' from file "addcore.tdf" line 338, column 23
-- Equation name is '_LC025', location is LC025, type is output.
 ~PIN033 = LCELL( _EQ064 $  _EQ065);
  _EQ064 = !_LC022 &  _LC028 & !_LC033 & !_LC050 &  sB0 &  sB1 &  sB2 &  sB3 & 
              _X011 &  _X012
         # !_LC022 &  _LC028 & !_LC033 & !_LC062 &  sB0 &  sB1 & !sB2 &  sB3 & 
              _X011 &  _X012
         # !_LC022 &  _LC028 & !_LC033 & !_LC055 &  sB0 & !sB1 &  sB2 &  sB3 & 
              _X011 &  _X012
         # !_LC022 &  _LC028 & !_LC033 & !_LC052 & !sB0 &  sB1 &  sB2 &  sB3 & 
              _X011 &  _X012;
  _X011  = EXP(!_LC059 & !sB0 & !sB1 &  sB2 & !sB3);
  _X012  = EXP(!_LC001 & !sB0 & !sB1 & !sB2 & !sB3);
  _EQ065 = !_LC022 &  _LC028 & !_LC033 &  _X011 &  _X012;
  _X011  = EXP(!_LC059 & !sB0 & !sB1 &  sB2 & !sB3);
  _X012  = EXP(!_LC001 & !sB0 & !sB1 & !sB2 & !sB3);



--     Shareable expanders that are duplicated in multiple LABs:
--    _X011 occurs in LABs A, B
--    _X012 occurs in LABs A, B




Project Information                                      c:\sifo\rzu_\proc.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:00
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:03


Memory Allocated
-----------------

Peak memory allocated during compilation  = 9,537K
