# Debug Info Migration Summary

**Branch:** `debug-info`  
**Base:** Modern Chisel 7.x (Tako-San/chisel main branch)  
**Source:** PR #4224 from chipsalliance/chisel (Tywaves debug info system)

---

## –¶–µ–ª—å –º–∏–≥—Ä–∞—Ü–∏–∏

–ü–æ—Ä—Ç–∏—Ä–æ–≤–∞—Ç—å —Ñ—É–Ω–∫—Ü–∏–æ–Ω–∞–ª—å–Ω–æ—Å—Ç—å PR #4224 (–ø–µ—Ä–µ–¥–∞—á–∞ —Ç–∏–ø–æ–≤–æ–π –∏–Ω—Ñ–æ—Ä–º–∞—Ü–∏–∏ Scala –≤ FIRRTL –¥–ª—è –æ—Ç–ª–∞–¥–æ—á–Ω–æ–≥–æ –ø—Ä–æ—Å–º–æ—Ç—Ä–∞) –Ω–∞ —Å–æ–≤—Ä–µ–º–µ–Ω–Ω—ã–π Chisel —Å –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ–º **Intrinsics API** –≤–º–µ—Å—Ç–æ —É—Å—Ç–∞—Ä–µ–≤—à–∏—Ö –∞–Ω–Ω–æ—Ç–∞—Ü–∏–π.

## –ö–ª—é—á–µ–≤—ã–µ –∏–∑–º–µ–Ω–µ–Ω–∏—è

### 1. –ê—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–Ω—ã–π –ø–æ–¥—Ö–æ–¥

| –ê—Å–ø–µ–∫—Ç | PR #4224 (–°—Ç–∞—Ä—ã–π) | –≠—Ç–∞ –º–∏–≥—Ä–∞—Ü–∏—è (–ù–æ–≤—ã–π) |
|--------|-------------------|----------------------|
| –ú–µ—Ö–∞–Ω–∏–∑–º | FIRRTL Annotations | **FIRRTL Intrinsics** |
| API | `ChiselAnnotation` | `Intrinsic(...)` |
| –ò–Ω—Ç–µ–≥—Ä–∞—Ü–∏—è CIRCT | –ö–∞—Å—Ç–æ–º–Ω—ã–π lowering pass | –ù–∞—Ç–∏–≤–Ω–∞—è –ø–æ–¥–¥–µ—Ä–∂–∫–∞ —á–µ—Ä–µ–∑ `dbg` dialect |
| JSON –º–µ—Ç–∞–¥–∞–Ω–Ω—ã–µ | –ì–µ–Ω–µ—Ä–∏—Ä—É—é—Ç—Å—è Chisel | **–ì–µ–Ω–µ—Ä–∏—Ä—É—é—Ç—Å—è firtool** |

### 2. –§–∞–π–ª–æ–≤–∞—è —Å—Ç—Ä—É–∫—Ç—É—Ä–∞

```
core/src/main/scala/chisel3/debuginfo/
‚îî‚îÄ‚îÄ DebugIntrinsic.scala              # –û—Å–Ω–æ–≤–Ω–æ–π –º–æ–¥—É–ª—å
    ‚îú‚îÄ‚îÄ TypeParam                      # –û–ø–∏—Å–∞–Ω–∏–µ –ø–∞—Ä–∞–º–µ—Ç—Ä–∞ –∫–æ–Ω—Å—Ç—Ä—É–∫—Ç–æ—Ä–∞
    ‚îú‚îÄ‚îÄ DebugTypeInfo                  # –ú–µ—Ç–∞–¥–∞–Ω–Ω—ã–µ –¥–ª—è debug info
    ‚îî‚îÄ‚îÄ DebugIntrinsicEmitter          # –ì–µ–Ω–µ—Ä–∞—Ç–æ—Ä –∏–Ω—Ç—Ä–∏–Ω—Å–∏–∫–æ–≤

src/main/scala/chisel3/stage/phases/
‚îî‚îÄ‚îÄ EmitDebugIntrinsics.scala         # –§–∞–∑–∞ ChiselStage
    ‚îú‚îÄ‚îÄ EmitDebugInfoAnnotation        # –ê–Ω–Ω–æ—Ç–∞—Ü–∏—è –¥–ª—è –≤–∫–ª—é—á–µ–Ω–∏—è
    ‚îî‚îÄ‚îÄ EmitDebugIntrinsics            # Phase –¥–ª—è pipeline

docs/
‚îî‚îÄ‚îÄ debug-info-migration.md           # –ü–æ–ª–Ω–∞—è –¥–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏—è
```

### 3. Workflow –∏–∑–º–µ–Ω–µ–Ω–∏–π

**–°—Ç–∞—Ä—ã–π workflow (PR #4224):**
```
Chisel Elaboration
    ‚Üì
TywavesChiselAnnotation.generate() ‚Üí —Å–æ–∑–¥–∞–µ—Ç ChiselAnnotation
    ‚Üì
FIRRTL Converter ‚Üí –∞–Ω–Ω–æ—Ç–∞—Ü–∏–∏ —Å–µ—Ä–∏–∞–ª–∏–∑—É—é—Ç—Å—è –≤ JSON
    ‚Üì
–ß—Ç–µ–Ω–∏–µ JSON –∫–∞—Å—Ç–æ–º–Ω—ã–º CIRCT pass
```

**–ù–æ–≤—ã–π workflow (—ç—Ç–∞ –º–∏–≥—Ä–∞—Ü–∏—è):**
```
Chisel Elaboration
    ‚Üì
EmitDebugIntrinsics phase ‚Üí –≤–Ω–µ–¥—Ä—è–µ—Ç Intrinsic –Ω–æ–¥—ã –≤ IR
    ‚Üì
FIRRTL Converter ‚Üí –∏–Ω—Ç—Ä–∏–Ω—Å–∏–∫–∏ —Å—Ç–∞–Ω–æ–≤—è—Ç—Å—è —á–∞—Å—Ç—å—é FIRRTL IR
    ‚Üì
firtool (CIRCT) ‚Üí –Ω–∞—Ç–∏–≤–Ω–∞—è –æ–±—Ä–∞–±–æ—Ç–∫–∞ —á–µ—Ä–µ–∑ LowerIntrinsics pass
    ‚Üì
Debug dialect ops (dbg.variable, dbg.moduleinfo)
    ‚Üì
–í—ã–≤–æ–¥: hw-debug-info.json + Verilog
```

## –ß—Ç–æ —Å–æ—Ö—Ä–∞–Ω–µ–Ω–æ –∏–∑ PR #4224

‚úÖ **–õ–æ–≥–∏–∫–∞ —Ä–µ—Ñ–ª–µ–∫—Å–∏–∏ Scala** - `extractConstructorParams()` –ø—Ä–∞–∫—Ç–∏—á–µ—Å–∫–∏ –∏–¥–µ–Ω—Ç–∏—á–µ–Ω  
‚úÖ **–ò–∑–≤–ª–µ—á–µ–Ω–∏–µ –ø–∞—Ä–∞–º–µ—Ç—Ä–æ–≤ –∫–æ–Ω—Å—Ç—Ä—É–∫—Ç–æ—Ä–∞** - `TypeParam` / `ClassParam` –∞–Ω–∞–ª–æ–≥  
‚úÖ **–û–±—Ö–æ–¥ Circuit IR** - `generate(circuit/component/command)` –ø–∞—Ç—Ç–µ—Ä–Ω  
‚úÖ **–ü–æ–¥–¥–µ—Ä–∂–∫–∞ Bundle/Vec/Record** - —Å–ø–µ—Ü–∏–∞–ª—å–Ω–∞—è –æ–±—Ä–∞–±–æ—Ç–∫–∞ –∞–≥—Ä–µ–≥–∞—Ç–Ω—ã—Ö —Ç–∏–ø–æ–≤

## –ß—Ç–æ –∏–∑–º–µ–Ω–µ–Ω–æ

üîÑ **TywavesAnnotation ‚Üí Intrinsic** - –≤–º–µ—Å—Ç–æ —Å–æ–∑–¥–∞–Ω–∏—è –∞–Ω–Ω–æ—Ç–∞—Ü–∏–π –∏—Å–ø–æ–ª—å–∑—É–µ–º `Intrinsic(...)(target)`  
üîÑ **ChiselAnnotation ‚Üí Unit** - `emitDebugInfo()` –±–æ–ª—å—à–µ –Ω–µ –≤–æ–∑–≤—Ä–∞—â–∞–µ—Ç –∞–Ω–Ω–æ—Ç–∞—Ü–∏—é  
üîÑ **–°–µ—Ä–∏–∞–ª–∏–∑–∞—Ü–∏—è** - –Ω–µ –≥–µ–Ω–µ—Ä–∏—Ä—É–µ–º JSON –≤ Chisel, —ç—Ç–æ –¥–µ–ª–∞–µ—Ç firtool  
üîÑ **–ò–Ω—Ç–µ–≥—Ä–∞—Ü–∏—è** - —Ñ–∞–∑–∞ –≤—ã–∑—ã–≤–∞–µ—Ç—Å—è —á–µ—Ä–µ–∑ `EmitDebugInfoAnnotation`, –Ω–µ —á–µ—Ä–µ–∑ command line option –≤ ChiselStage

## –ß—Ç–æ —É–¥–∞–ª–µ–Ω–æ

‚ùå **AddTywavesAnnotations.scala** - —Ñ–∞–∑–∞ –±–æ–ª—å—à–µ –Ω–µ –Ω—É–∂–Ω–∞ –≤ —Å—Ç–∞—Ä–æ–º –≤–∏–¥–µ  
‚ùå **TywavesAnnotation case class** - –∑–∞–º–µ–Ω–µ–Ω –Ω–∞ –ø—Ä—è–º—ã–µ –≤—ã–∑–æ–≤—ã Intrinsic  
‚ùå **annoCreated: HashSet** - —Ç–µ–ø–µ—Ä—å `instrumentedTargets` –æ—Ç—Å–ª–µ–∂–∏–≤–∞–µ—Ç –ø–æ –∏–º–µ–Ω–∏ target

## –ò–Ω—Ç—Ä–∏–Ω—Å–∏–∫ —Ñ–æ—Ä–º–∞—Ç

**–ì–µ–Ω–µ—Ä–∏—Ä—É–µ–º—ã–π –∏–Ω—Ç—Ä–∏–Ω—Å–∏–∫:**
```scala
Intrinsic("circt_debug_type_info",
  "type_name" -> Param("MyBundle"),
  "params" -> Param("width:Int=8,depth:Int=16"),
  "target_name" -> Param("io_data")
)(targetSignal: Data)
```

**–†–µ–∑—É–ª—å—Ç–∞—Ç –≤ FIRRTL:**
```firrtl
intrinsic(circt_debug_type_info<type_name="MyBundle", params="width:Int=8,depth:Int=16", target_name="io_data">, io.data)
```

## Next Steps (–°–ª–µ–¥—É—é—â–∏–µ —à–∞–≥–∏)

### 1. CIRCT Integration (—Ç—Ä–µ–±—É–µ—Ç—Å—è —Ä–∞–±–æ—Ç–∞ –≤ CIRCT)

```cpp
// –í CIRCT: lib/Dialect/FIRRTL/Transforms/LowerIntrinsics.cpp

void FIRRTLLowerIntrinsicsPass::lowerDebugTypeInfo(IntrinsicOp op) {
  // –ò–∑–≤–ª–µ—á—å –ø–∞—Ä–∞–º–µ—Ç—Ä—ã
  auto typeName = op.getStringParam("type_name");
  auto params = op.getStringParam("params");
  
  // –°–æ–∑–¥–∞—Ç—å dbg.variable op
  auto debugVar = builder.create<debug::VariableOp>(
    op.getLoc(),
    op.getOperand(0),  // Signal reference
    builder.getStringAttr(typeName),
    builder.getStringAttr(params)
  );
  
  // –°–æ—Ö—Ä–∞–Ω–∏—Ç—å –≤ metadata –¥–ª—è JSON export
  moduleMetadata[targetName] = {typeName, params};
}
```

### 2. JSON Export Pass (—Ç—Ä–µ–±—É–µ—Ç—Å—è –≤ CIRCT)

```cpp
// –í CIRCT: lib/Conversion/ExportVerilog/ExportDebugInfo.cpp

void ExportDebugInfoPass::emitJSON(ModuleOp module) {
  json output;
  
  // Traverse dbg.variable ops
  module.walk([&](debug::VariableOp var) {
    output["signals"].push_back({
      {"rtl_path", var.getPath()},
      {"chisel_name", var.getName()},
      {"source_type", var.getSourceType()},
      {"params", parseParams(var.getParams())}
    });
  });
  
  writeFile("hw-debug-info.json", output.dump(2));
}
```

### 3. Testing

```scala
// –°–æ–∑–¥–∞—Ç—å —Ç–µ—Å—Ç–æ–≤—ã–π –º–æ–¥—É–ª—å
class TestModule(val width: Int) extends Module {
  class MyBundle(val n: Int) extends Bundle {
    val data = UInt(n.W)
  }
  
  val io = IO(new MyBundle(width))
}

// –°–∫–æ–º–ø–∏–ª–∏—Ä–æ–≤–∞—Ç—å —Å debug info
ChiselStage.emitSystemVerilog(
  new TestModule(8),
  Array("--emit-debug-info")
)

// –ü—Ä–æ–≤–µ—Ä–∏—Ç—å FIRRTL –Ω–∞ –Ω–∞–ª–∏—á–∏–µ –∏–Ω—Ç—Ä–∏–Ω—Å–∏–∫–∞
// –ü—Ä–æ–≤–µ—Ä–∏—Ç—å, —á—Ç–æ firtool —Å–æ–∑–¥–∞–µ—Ç hw-debug-info.json
```

### 4. Tywaves Integration

–ü–æ—Å–ª–µ —Ç–æ–≥–æ –∫–∞–∫ CIRCT –±—É–¥–µ—Ç –≥–µ–Ω–µ—Ä–∏—Ä–æ–≤–∞—Ç—å `hw-debug-info.json`, Tywaves —Å–º–æ–∂–µ—Ç:
- –ß–∏—Ç–∞—Ç—å JSON + VCD
- –û—Ç–æ–±—Ä–∞–∂–∞—Ç—å —Å–∏–≥–Ω–∞–ª—ã —Å Chisel —Ç–∏–ø–∞–º–∏
- –ü–æ–∫–∞–∑—ã–≤–∞—Ç—å –ø–∞—Ä–∞–º–µ—Ç—Ä—ã –∫–æ–Ω—Å—Ç—Ä—É–∫—Ç–æ—Ä–∞
- –ù–∞–≤–∏–≥–∏—Ä–æ–≤–∞—Ç—å –º–µ–∂–¥—É –∏—Å—Ö–æ–¥–Ω—ã–º –∫–æ–¥–æ–º –∏ waveform

## –ò—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ

### –í–∫–ª—é—á–µ–Ω–∏–µ debug info

**–ß–µ—Ä–µ–∑ ChiselStage:**
```scala
import chisel3.stage.ChiselStage

ChiselStage.emitSystemVerilog(
  new MyModule,
  Array("--emit-debug-info")  // –ù–æ–≤—ã–π —Ñ–ª–∞–≥
)
```

**–ü—Ä–æ–≥—Ä–∞–º–º–Ω–æ:**
```scala
import chisel3.stage.phases.EmitDebugInfoAnnotation

val annos = Seq(
  ChiselGeneratorAnnotation(() => new MyModule),
  EmitDebugInfoAnnotation()  // –Ø–≤–Ω–æ–µ –≤–∫–ª—é—á–µ–Ω–∏–µ
)

new ChiselStage().execute(Array(), annos)
```

### –ö–æ–º–ø–∏–ª—è—Ü–∏—è —Å firtool

```bash
# –°–≥–µ–Ω–µ—Ä–∏—Ä–æ–≤–∞—Ç—å FIRRTL —Å –∏–Ω—Ç—Ä–∏–Ω—Å–∏–∫–∞–º–∏
sbt "runMain MyMain"

# –°–∫–æ–º–ø–∏–ª–∏—Ä–æ–≤–∞—Ç—å —Å firtool (–∫–æ–≥–¥–∞ lowering –±—É–¥–µ—Ç –≥–æ—Ç–æ–≤)
firtool generated/MyModule.fir \
  --format=fir \
  --emit-debug-info \
  --export-module-hierarchy \
  -o generated/

# –†–µ–∑—É–ª—å—Ç–∞—Ç:
# - generated/MyModule.v
# - generated/hw-debug-info.json
```

### –ü—Ä–æ—Å–º–æ—Ç—Ä –≤ Tywaves

```bash
verilator --trace generated/MyModule.v
./obj_dir/VMyModule
tywaves generated/hw-debug-info.json dump.vcd
```

## –°–≤—è–∑—å —Å –¥–∏–ø–ª–æ–º–Ω–æ–π —Ä–∞–±–æ—Ç–æ–π

### Unified Hardware Debug Stack

–≠—Ç–∞ –º–∏–≥—Ä–∞—Ü–∏—è - **Layer 1 (Chisel)** –≤ –∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–µ –≤–∞—à–µ–≥–æ –¥–∏–ø–ª–æ–º–Ω–æ–≥–æ –ø—Ä–æ–µ–∫—Ç–∞:

```
Layer 1: Chisel (—ç—Ç–æ PR) ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
  - Intrinsics –¥–ª—è –º–µ—Ç–∞–¥–∞–Ω–Ω—ã—Ö ‚îÇ
  - –†–µ—Ñ–ª–µ–∫—Å–∏—è Scala           ‚îÇ
                              ‚Üì
Layer 2: CIRCT (TODO) ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
  - Lowering intrinsics       ‚îÇ
  - Debug dialect ops         ‚îÇ
  - JSON export               ‚îÇ
                              ‚Üì
Layer 3: Runtime (TODO) ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
  - HGDB VPI integration      ‚îÇ
  - Breakpoint DSL            ‚îÇ
  - ChiselSim hooks           ‚îÇ
                              ‚Üì
Layer 4: UI (Tywaves) ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
  - Typed waveform viewer
  - Source-level debugging
```

### –ò–Ω—Ç–µ–≥—Ä–∞—Ü–∏—è —Å ChiselTrace

**ChiselTrace** (–¥–∏–Ω–∞–º–∏—á–µ—Å–∫–∏–π –∞–Ω–∞–ª–∏–∑ –∑–∞–≤–∏—Å–∏–º–æ—Å—Ç–µ–π) **–¥–æ–ø–æ–ª–Ω—è–µ—Ç** —ç—Ç—É —Å–∏—Å—Ç–µ–º—É:

| –°–∏—Å—Ç–µ–º–∞ | –¢–∏–ø –∏–Ω—Ñ–æ—Ä–º–∞—Ü–∏–∏ | –ö–æ–≥–¥–∞ –¥–æ—Å—Ç—É–ø–Ω–∞ | –ü—Ä–∏–º–µ–Ω–µ–Ω–∏–µ |
|---------|---------------|----------------|------------|
| **Debug Intrinsics** (—ç—Ç–æ PR) | –°—Ç–∞—Ç–∏—á–µ—Å–∫–∞—è —Ç–∏–ø–æ–≤–∞—è | Compile-time | Typed waveform viewing |
| **ChiselTrace** | –î–∏–Ω–∞–º–∏—á–µ—Å–∫–∏–µ –∑–∞–≤–∏—Å–∏–º–æ—Å—Ç–∏ | Runtime (VCD parsing) | CFG/PDG analysis, tracing |
| **HGDB** | –ò–Ω—Ç–µ—Ä–∞–∫—Ç–∏–≤–Ω—ã–µ breakpoints | Simulation-time (VPI) | Stepping, watches |

**–í—Å–µ —Ç—Ä–∏ —Å–∏—Å—Ç–µ–º—ã –º–æ–≥—É—Ç —Ä–∞–±–æ—Ç–∞—Ç—å –≤–º–µ—Å—Ç–µ** –¥–ª—è –∫–æ–º–ø–ª–µ–∫—Å–Ω–æ–π –æ—Ç–ª–∞–¥–∫–∏.

## –û—Ç–ª–∏—á–∏—è –æ—Ç PR #4224

### –ö–æ–¥

**PR #4224 (411 —Å—Ç—Ä–æ–∫ `TywavesAnnotation.scala`):**
- –°–æ–∑–¥–∞–µ—Ç `case class TywavesAnnotation extends SingleTargetAnnotation`
- –í–æ–∑–≤—Ä–∞—â–∞–µ—Ç `Seq[ChiselAnnotation]` –∏–∑ `generate()`
- –ò—Å–ø–æ–ª—å–∑—É–µ—Ç `annoCreated: HashSet[IsMember]` –¥–ª—è –¥–µ–¥—É–ø–ª–∏–∫–∞—Ü–∏–∏
- –≠–º–∏—Ç–∏—Ç JSON-—Å–µ—Ä–∏–∞–ª–∏–∑–æ–≤–∞–Ω–Ω—ã–µ –∞–Ω–Ω–æ—Ç–∞—Ü–∏–∏

**–≠—Ç–∞ –º–∏–≥—Ä–∞—Ü–∏—è (~250 —Å—Ç—Ä–æ–∫ `DebugIntrinsic.scala`):**
- –í—ã–∑—ã–≤–∞–µ—Ç `Intrinsic(...)(target)` –Ω–∞–ø—Ä—è–º—É—é
- –í–æ–∑–≤—Ä–∞—â–∞–µ—Ç `Unit` –∏–∑ `generate()`
- –ò—Å–ø–æ–ª—å–∑—É–µ—Ç `instrumentedTargets: HashSet[String]` (–ø–æ target path)
- –≠–º–∏—Ç–∏—Ç FIRRTL intrinsic –Ω–æ–¥—ã

### –§–∏–ª–æ—Å–æ—Ñ–∏—è

**PR #4224:** "Annotations are the way to pass metadata"  
**2024+:** "Annotations are deprecated, use Intrinsics" [cite:42]

## Roadmap

- [x] –°–æ–∑–¥–∞—Ç—å `DebugIntrinsic.scala` —Å intrinsic emission
- [x] –°–æ–∑–¥–∞—Ç—å `EmitDebugIntrinsics.scala` phase
- [x] –ù–∞–ø–∏—Å–∞—Ç—å –¥–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏—é
- [ ] **–ù–∞–ø–∏—Å–∞—Ç—å —Ç–µ—Å—Ç—ã** (unit + integration)
- [ ] **CIRCT lowering pass** –¥–ª—è `circt_debug_type_info`
- [ ] **JSON export pass** –≤ CIRCT
- [ ] **–ò–Ω—Ç–µ–≥—Ä–∞—Ü–∏—è —Å HGDB** (VPI runtime)
- [ ] **–ü–æ–¥–¥–µ—Ä–∂–∫–∞ Enum** (—á–µ—Ä–µ–∑ `dbg.enumdef`)
- [ ] **ChiselSim hooks** –¥–ª—è assertion-triggered debugging

## –ü–æ–ª–µ–∑–Ω—ã–µ —Å—Å—ã–ª–∫–∏

- **–î–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏—è:** [docs/debug-info-migration.md](docs/debug-info-migration.md)
- **–û—Ä–∏–≥–∏–Ω–∞–ª—å–Ω—ã–π PR:** https://github.com/chipsalliance/chisel/pull/4224
- **Chisel Intrinsics:** https://www.chisel-lang.org/docs/explanations/intrinsics
- **CIRCT Debug Dialect:** https://circt.llvm.org/docs/Dialects/Debug/
- **Tywaves:** https://github.com/rameloni/tywaves-chisel
- **HGDB:** https://github.com/Kuree/hgdb

---

**–ê–≤—Ç–æ—Ä –º–∏–≥—Ä–∞—Ü–∏–∏:** AI-–∞—Ä—Ö–∏—Ç–µ–∫—Ç–æ—Ä Unified Hardware Debug Stack  
**–î–∞—Ç–∞:** 2026-02-11  
**–°—Ç–∞—Ç—É—Å:** ‚úÖ Chisel Layer –≥–æ—Ç–æ–≤, ‚è≥ CIRCT integration pending
