I 000052 55 1407          1394482893439 clock_pulse
(_unit VHDL (clock_pulse 0 4 (clock_pulse 0 13 ))
	(_version vb4)
	(_time 1394482893441 2014.03.10 16:21:33)
	(_source (\./../src/clock_pulse.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9494949bc3c3968296c1d6cd939394939192c79397)
	(_entity
		(_time 1394482893254)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal delay1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal delay2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal delay3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4)(5)(6))(_sensitivity(1)(2)(4)(5)(0))(_dssslsensitivity 2))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . clock_pulse 2 -1
	)
)
I 000044 55 1478          1394482893999 reg
(_unit VHDL (reg 0 4 (reg 0 16 ))
	(_version vb4)
	(_time 1394482894000 2014.03.10 16:21:33)
	(_source (\./../src/reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b6b7b1e2b5e1e5a1b5e2a3ece0b1b4b0b3b0b1b1b4)
	(_entity
		(_time 1394482893996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \8\ (_entity ((i 8)))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_target(4))(_sensitivity(1)(2)(0)(3))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . reg 3 -1
	)
)
I 000052 55 1808          1394482915960 clock_pulse
(_unit VHDL (clock_pulse 0 4 (clock_pulse 0 13 ))
	(_version vb4)
	(_time 1394482915961 2014.03.10 16:21:55)
	(_source (\./../src/debounce.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 83d7d28dd3d4819581d6c1da848483848685d08480)
	(_entity
		(_time 1394482915937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal inp ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal outp ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal delay1 ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal delay2 ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal delay3 ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4)(5)(6))(_sensitivity(1)(2)(4)(5)(0))(_dssslsensitivity 2))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
	)
	(_model . clock_pulse 2 -1
	)
)
I 000052 55 1808          1394484465947 clock_pulse
(_unit VHDL (clock_pulse 0 4 (clock_pulse 0 13 ))
	(_version vb4)
	(_time 1394484465948 2014.03.10 16:47:45)
	(_source (\./../src/debounce.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e2e2f2a28792c382c7b6c7729292e292b287d292d)
	(_entity
		(_time 1394482915936)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal inp ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal outp ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal delay1 ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal delay2 ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal delay3 ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4)(5)(6))(_sensitivity(1)(2)(4)(5)(0))(_dssslsensitivity 2))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
	)
	(_model . clock_pulse 2 -1
	)
)
I 000049 55 1728          1394484762352 detector
(_unit VHDL (detector 0 12 (detector 0 23 ))
	(_version vb4)
	(_time 1394484762353 2014.03.10 16:52:42)
	(_source (\./../src/detector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ffacfcafaca9afe9fca8eca4aaf9a9f8fdf9fbf9fa)
	(_entity
		(_time 1394484667803)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal state_type 0 24 (_enum1 s0 s1 s2 s3 s4 s5 s6 e1 e2 e3 e4 e5 e6 (_to (i 0)(i 12)))))
		(_signal (_internal present_state state_type 0 25 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 25 (_architecture (_uni ))))
		(_process
			(sreg(_architecture 0 0 27 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(C1(_architecture 1 0 36 (_process (_simple)(_target(5))(_sensitivity(2)(4)))))
			(C2(_architecture 2 0 102 (_process (_simple)(_target(3(1))(3(0)))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(197122 )
		(131842 )
	)
	(_model . detector 3 -1
	)
)
I 000049 55 1728          1394484917461 detector
(_unit VHDL (detector 0 12 (detector 0 23 ))
	(_version vb4)
	(_time 1394484917462 2014.03.10 16:55:17)
	(_source (\./../src/detector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e7e5e6b4e5b1b7f1e4b0f4bcb2e1b1e0e5e1e3e1e2)
	(_entity
		(_time 1394484667803)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal state_type 0 24 (_enum1 s0 s1 s2 s3 s4 s5 s6 e1 e2 e3 e4 e5 e6 (_to (i 0)(i 12)))))
		(_signal (_internal present_state state_type 0 25 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 25 (_architecture (_uni ))))
		(_process
			(sreg(_architecture 0 0 27 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(C1(_architecture 1 0 36 (_process (_simple)(_target(5))(_sensitivity(2)(4)))))
			(C2(_architecture 2 0 102 (_process (_simple)(_target(3(1))(3(0)))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(197122 )
		(131842 )
	)
	(_model . detector 3 -1
	)
)
I 000049 55 1728          1394486874432 detector
(_unit VHDL (detector 0 12 (detector 0 23 ))
	(_version vb4)
	(_time 1394486874433 2014.03.10 17:27:54)
	(_source (\./../src/detector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 51555752550701475206420a045707565357555754)
	(_entity
		(_time 1394484667803)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal state_type 0 24 (_enum1 s0 s1 s2 s3 s4 s5 s6 e1 e2 e3 e4 e5 e6 (_to (i 0)(i 12)))))
		(_signal (_internal present_state state_type 0 25 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 25 (_architecture (_uni ))))
		(_process
			(sreg(_architecture 0 0 27 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(C1(_architecture 1 0 36 (_process (_simple)(_target(5))(_sensitivity(2)(4)))))
			(C2(_architecture 2 0 102 (_process (_simple)(_target(3(1))(3(0)))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(197122 )
		(131842 )
	)
	(_model . detector 3 -1
	)
)
I 000049 55 1728          1394486884613 detector
(_unit VHDL (detector 0 12 (detector 0 23 ))
	(_version vb4)
	(_time 1394486884614 2014.03.10 17:28:04)
	(_source (\./../src/detector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d0f580b5c5b5d1b0e5a1e56580b5b0a0f0b090b08)
	(_entity
		(_time 1394484667803)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal state_type 0 24 (_enum1 s0 s1 s2 s3 s4 s5 s6 e1 e2 e3 e4 e5 e6 (_to (i 0)(i 12)))))
		(_signal (_internal present_state state_type 0 25 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 25 (_architecture (_uni ))))
		(_process
			(sreg(_architecture 0 0 27 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(C1(_architecture 1 0 36 (_process (_simple)(_target(5))(_sensitivity(2)(4)))))
			(C2(_architecture 2 0 102 (_process (_simple)(_target(3(1))(3(0)))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(197122 )
		(131842 )
	)
	(_model . detector 3 -1
	)
)
I 000052 55 1407          1394490021231 clock_pulse
(_unit VHDL (clock_pulse 0 4 (clock_pulse 0 13 ))
	(_version vb4)
	(_time 1394490021232 2014.03.10 18:20:21)
	(_source (\./../src/clock_pulse.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 77737276232075617522352e707077707271247074)
	(_entity
		(_time 1394490021229)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal delay1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal delay2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal delay3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4)(5)(6))(_sensitivity(1)(2)(0)(4)(5))(_dssslsensitivity 2))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . clock_pulse 2 -1
	)
)
I 000052 55 1808          1394490021371 clock_pulse
(_unit VHDL (clock_pulse 0 4 (clock_pulse 0 13 ))
	(_version vb4)
	(_time 1394490021372 2014.03.10 18:20:21)
	(_source (\./../src/debounce.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 04000002535306120651465d030304030102570307)
	(_entity
		(_time 1394490021369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal inp ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal outp ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal delay1 ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal delay2 ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal delay3 ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4)(5)(6))(_sensitivity(1)(2)(0)(4)(5))(_dssslsensitivity 2))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
	)
	(_model . clock_pulse 2 -1
	)
)
I 000044 55 1478          1394490021554 reg
(_unit VHDL (reg 0 4 (reg 0 16 ))
	(_version vb4)
	(_time 1394490021555 2014.03.10 18:20:21)
	(_source (\./../src/reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bfbabaebece8eca8bcebaae5e9b8bdb9bab9b8b8bd)
	(_entity
		(_time 1394482893995)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \8\ (_entity ((i 8)))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_target(4))(_sensitivity(1)(2)(0)(3))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . reg 3 -1
	)
)
I 000049 55 1728          1394490021608 detector
(_unit VHDL (detector 0 12 (detector 0 23 ))
	(_version vb4)
	(_time 1394490021609 2014.03.10 18:20:21)
	(_source (\./../src/detector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eeeaedbdbeb8bef8edb9fdb5bbe8b8e9ece8eae8eb)
	(_entity
		(_time 1394484667803)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal state_type 0 24 (_enum1 s0 s1 s2 s3 s4 s5 s6 e1 e2 e3 e4 e5 e6 (_to (i 0)(i 12)))))
		(_signal (_internal present_state state_type 0 25 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 25 (_architecture (_uni ))))
		(_process
			(sreg(_architecture 0 0 27 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(C1(_architecture 1 0 36 (_process (_simple)(_target(5))(_sensitivity(2)(4)))))
			(C2(_architecture 2 0 102 (_process (_simple)(_target(3(1))(3(0)))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(197122 )
		(131842 )
	)
	(_model . detector 3 -1
	)
)
I 000053 55 941           1394490021667 detector_top
(_unit VHDL (detector_top 0 28 (detector_top 0 37 ))
	(_version vb4)
	(_time 1394490021668 2014.03.10 18:20:21)
	(_source (\./../src/detector_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c2820287a7a7c3a282a3f77792a7a2b2e297a2b28)
	(_entity
		(_time 1394490021665)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000052 55 1407          1394490093229 clock_pulse
(_unit VHDL (clock_pulse 0 4 (clock_pulse 0 13 ))
	(_version vb4)
	(_time 1394490093230 2014.03.10 18:21:33)
	(_source (\./../src/clock_pulse.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2b7e7e6e3e5b0a4b0e7f0ebb5b5b2b5b7b4e1b5b1)
	(_entity
		(_time 1394490093227)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal delay1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal delay2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal delay3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4)(5)(6))(_sensitivity(1)(2)(0)(4)(5))(_dssslsensitivity 2))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . clock_pulse 2 -1
	)
)
I 000044 55 1478          1394490093399 reg
(_unit VHDL (reg 0 4 (reg 0 16 ))
	(_version vb4)
	(_time 1394490093400 2014.03.10 18:21:33)
	(_source (\./../src/reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5d5e5f5e0c0a0e4a5e0948070b5a5f5b585b5a5a5f)
	(_entity
		(_time 1394482893995)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \8\ (_entity ((i 8)))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_target(4))(_sensitivity(1)(2)(0)(3))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . reg 3 -1
	)
)
I 000049 55 1728          1394490093479 detector
(_unit VHDL (detector 0 12 (detector 0 23 ))
	(_version vb4)
	(_time 1394490093480 2014.03.10 18:21:33)
	(_source (\./../src/detector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aba9affcfcfdfbbda8fcb8f0feadfdaca9adafadae)
	(_entity
		(_time 1394484667803)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal state_type 0 24 (_enum1 s0 s1 s2 s3 s4 s5 s6 e1 e2 e3 e4 e5 e6 (_to (i 0)(i 12)))))
		(_signal (_internal present_state state_type 0 25 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 25 (_architecture (_uni ))))
		(_process
			(sreg(_architecture 0 0 27 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(C1(_architecture 1 0 36 (_process (_simple)(_target(5))(_sensitivity(2)(4)))))
			(C2(_architecture 2 0 102 (_process (_simple)(_target(3(1))(3(0)))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(197122 )
		(131842 )
	)
	(_model . detector 3 -1
	)
)
I 000053 55 941           1394490093547 detector_top
(_unit VHDL (detector_top 0 28 (detector_top 0 37 ))
	(_version vb4)
	(_time 1394490093548 2014.03.10 18:21:33)
	(_source (\./../src/detector_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f9fbfda9f5afa9effdffeaa2acffaffefbfcaffefd)
	(_entity
		(_time 1394490021664)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000049 55 1799          1394490106601 debounce
(_unit VHDL (debounce 0 4 (debounce 0 13 ))
	(_version vb4)
	(_time 1394490106602 2014.03.10 18:21:46)
	(_source (\./../src/debounce.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fbfafcabacacadedacafeea1fffdf8fdfefdfffdfe)
	(_entity
		(_time 1394490106599)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal inp ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal outp ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal delay1 ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal delay2 ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal delay3 ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4)(5)(6))(_sensitivity(1)(2)(0)(4)(5))(_dssslsensitivity 2))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
	)
	(_model . debounce 2 -1
	)
)
I 000053 55 1411          1394490221680 ClockDivider
(_unit VHDL (clockdivider 0 5 (clockdivider 0 13 ))
	(_version vb4)
	(_time 1394490221681 2014.03.10 18:23:41)
	(_source (\./../src/ClockDivider.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 75707374232277637720372f20737c7273737c7371)
	(_entity
		(_time 1394490221678)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((clk3)(q(3))))(_simpleassign BUF)(_target(2))(_sensitivity(3(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . ClockDivider 2 -1
	)
)
I 000049 55 1796          1394491272867 debounce
(_unit VHDL (debounce 0 4 (debounce 0 13 ))
	(_version vb4)
	(_time 1394491272868 2014.03.10 18:41:12)
	(_source (\./../src/debounce.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2b7e0e6b5e5e4a4e5e6a7e8b6b4b1b4b7b4b6b4b7)
	(_entity
		(_time 1394491253715)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal inp ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal outp ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal delay1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal delay2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal delay3 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4)(5)(6))(_sensitivity(1)(2)(0)(4)(5))(_dssslsensitivity 2))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
	)
	(_model . debounce 2 -1
	)
)
I 000053 55 4731          1394491490825 detector_top
(_unit VHDL (detector_top 0 28 (detector_top 0 38 ))
	(_version vb4)
	(_time 1394491490826 2014.03.10 18:44:50)
	(_source (\./../src/detector_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0f0008095c595f190f5a1c545a0959080d0a59080b)
	(_entity
		(_time 1394491095777)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
		(debounce
			(_object
				(_port (_internal inp ~STD_LOGIC_VECTOR{2~downto~1}~13 0 53 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal outp ~STD_LOGIC_VECTOR{2~downto~1}~132 0 56 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67 (_entity (_out ))))
			)
		)
	)
	(_instantiation cp 0 85 (_component clock_pulse )
		(_port
			((inp)(or_to_cp))
			((cclk)(cd_to_cp))
			((clr)(btn(0)))
			((outp)(cp_to_det))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation db 0 93 (_component debounce )
		(_port
			((inp)(btn(d_2_1)))
			((cclk)(cd_to_cp))
			((clr)(btn(0)))
			((outp)(db_to_cp))
		)
		(_use (_entity . debounce debounce)
			(_port
				((inp)(inp))
				((cclk)(cclk))
				((clr)(clr))
				((outp)(outp))
			)
		)
	)
	(_instantiation cd 0 101 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(0)))
			((clk3)(cd_to_cp))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation det 0 108 (_component detector )
		(_port
			((clk)(cp_to_det))
			((clr)(btn(0)))
			((btn)(btn))
			((ld)(ld))
		)
		(_use (_entity . detector detector)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~132 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cd_to_cp ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal cp_to_det ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal or_to_cp ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~134 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_signal (_internal db_to_cp ~STD_LOGIC_VECTOR{2~downto~1}~134 0 81 (_architecture (_uni ))))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(5))(_sensitivity(6(1))(6(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . detector_top 1 -1
	)
)
I 000052 55 1407          1394493818213 clock_pulse
(_unit VHDL (clock_pulse 0 4 (clock_pulse 0 13 ))
	(_version vb4)
	(_time 1394493818214 2014.03.10 19:23:38)
	(_source (\./../src/clock_pulse.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 72757773232570647027302b757572757774217571)
	(_entity
		(_time 1394490093226)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal delay1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal delay2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal delay3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4)(5)(6))(_sensitivity(1)(2)(0)(4)(5))(_dssslsensitivity 2))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . clock_pulse 2 -1
	)
)
I 000049 55 1796          1394493818433 debounce
(_unit VHDL (debounce 0 4 (debounce 0 13 ))
	(_version vb4)
	(_time 1394493818434 2014.03.10 19:23:38)
	(_source (\./../src/debounce.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4c4b4f4e1a1b1a5a1b185916484a4f4a494a484a49)
	(_entity
		(_time 1394491253715)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal inp ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal outp ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal delay1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal delay2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal delay3 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4)(5)(6))(_sensitivity(1)(2)(0)(4)(5))(_dssslsensitivity 2))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
	)
	(_model . debounce 2 -1
	)
)
I 000044 55 1478          1394493818498 reg
(_unit VHDL (reg 0 4 (reg 0 16 ))
	(_version vb4)
	(_time 1394493818499 2014.03.10 19:23:38)
	(_source (\./../src/reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8a8c8f84deddd99d89de9fd0dc8d888c8f8c8d8d88)
	(_entity
		(_time 1394482893995)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \8\ (_entity ((i 8)))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_target(4))(_sensitivity(1)(2)(0)(3))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . reg 3 -1
	)
)
I 000049 55 1728          1394493818553 detector
(_unit VHDL (detector 0 12 (detector 0 23 ))
	(_version vb4)
	(_time 1394493818554 2014.03.10 19:23:38)
	(_source (\./../src/detector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c9ceca9cc59f99dfca9eda929ccf9fcecbcfcdcfcc)
	(_entity
		(_time 1394484667803)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal state_type 0 24 (_enum1 s0 s1 s2 s3 s4 s5 s6 e1 e2 e3 e4 e5 e6 (_to (i 0)(i 12)))))
		(_signal (_internal present_state state_type 0 25 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 25 (_architecture (_uni ))))
		(_process
			(sreg(_architecture 0 0 27 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(C1(_architecture 1 0 36 (_process (_simple)(_target(5))(_sensitivity(2)(4)))))
			(C2(_architecture 2 0 102 (_process (_simple)(_target(3(1))(3(0)))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(197122 )
		(131842 )
	)
	(_model . detector 3 -1
	)
)
I 000053 55 4731          1394493818613 detector_top
(_unit VHDL (detector_top 0 28 (detector_top 0 38 ))
	(_version vb4)
	(_time 1394493818614 2014.03.10 19:23:38)
	(_source (\./../src/detector_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 07000b01055157110752145c520151000502510003)
	(_entity
		(_time 1394491095777)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
		(debounce
			(_object
				(_port (_internal inp ~STD_LOGIC_VECTOR{2~downto~1}~13 0 53 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal outp ~STD_LOGIC_VECTOR{2~downto~1}~132 0 56 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67 (_entity (_out ))))
			)
		)
	)
	(_instantiation cp 0 85 (_component clock_pulse )
		(_port
			((inp)(or_to_cp))
			((cclk)(cd_to_cp))
			((clr)(btn(0)))
			((outp)(cp_to_det))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation db 0 93 (_component debounce )
		(_port
			((inp)(btn(d_2_1)))
			((cclk)(cd_to_cp))
			((clr)(btn(0)))
			((outp)(db_to_cp))
		)
		(_use (_entity . debounce debounce)
			(_port
				((inp)(inp))
				((cclk)(cclk))
				((clr)(clr))
				((outp)(outp))
			)
		)
	)
	(_instantiation cd 0 101 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(0)))
			((clk3)(cd_to_cp))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation det 0 108 (_component detector )
		(_port
			((clk)(cp_to_det))
			((clr)(btn(0)))
			((btn)(btn))
			((ld)(ld))
		)
		(_use (_entity . detector detector)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~132 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cd_to_cp ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal cp_to_det ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal or_to_cp ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~134 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_signal (_internal db_to_cp ~STD_LOGIC_VECTOR{2~downto~1}~134 0 81 (_architecture (_uni ))))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(5))(_sensitivity(6(1))(6(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . detector_top 1 -1
	)
)
I 000053 55 1413          1394493818670 ClockDivider
(_unit VHDL (clockdivider 0 5 (clockdivider 0 13 ))
	(_version vb4)
	(_time 1394493818671 2014.03.10 19:23:38)
	(_source (\./../src/ClockDivider.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 36313d33636134203463746c63303f3130303f3032)
	(_entity
		(_time 1394490221677)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(2))(_sensitivity(3(17))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . ClockDivider 2 -1
	)
)
I 000053 55 4731          1394493830888 detector_top
(_unit VHDL (detector_top 0 28 (detector_top 0 38 ))
	(_version vb4)
	(_time 1394493830889 2014.03.10 19:23:50)
	(_source (\./../src/detector_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code edefeebebcbbbdfbedb8feb6b8ebbbeaefe8bbeae9)
	(_entity
		(_time 1394491095777)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
		(debounce
			(_object
				(_port (_internal inp ~STD_LOGIC_VECTOR{2~downto~1}~13 0 53 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal outp ~STD_LOGIC_VECTOR{2~downto~1}~132 0 56 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67 (_entity (_out ))))
			)
		)
	)
	(_instantiation cp 0 85 (_component clock_pulse )
		(_port
			((inp)(or_to_cp))
			((cclk)(cd_to_cp))
			((clr)(btn(0)))
			((outp)(cp_to_det))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation db 0 93 (_component debounce )
		(_port
			((inp)(btn(d_2_1)))
			((cclk)(cd_to_cp))
			((clr)(btn(0)))
			((outp)(db_to_cp))
		)
		(_use (_entity . debounce debounce)
			(_port
				((inp)(inp))
				((cclk)(cclk))
				((clr)(clr))
				((outp)(outp))
			)
		)
	)
	(_instantiation cd 0 101 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(0)))
			((clk3)(cd_to_cp))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation det 0 108 (_component detector )
		(_port
			((clk)(cp_to_det))
			((clr)(btn(0)))
			((btn)(btn))
			((ld)(ld))
		)
		(_use (_entity . detector detector)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~132 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cd_to_cp ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal cp_to_det ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal or_to_cp ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~134 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_signal (_internal db_to_cp ~STD_LOGIC_VECTOR{2~downto~1}~134 0 81 (_architecture (_uni ))))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(5))(_sensitivity(6(1))(6(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . detector_top 1 -1
	)
)
I 000053 55 1417          1394493856334 ClockDivider
(_unit VHDL (clockdivider 0 5 (clockdivider 0 13 ))
	(_version vb4)
	(_time 1394493856335 2014.03.10 19:24:16)
	(_source (\./../src/ClockDivider.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 60373160333762766235223a356669676666696664)
	(_entity
		(_time 1394493856332)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((clk190)(q(17))))(_simpleassign BUF)(_target(2))(_sensitivity(3(17))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . ClockDivider 2 -1
	)
)
I 000053 55 4735          1394493869576 detector_top
(_unit VHDL (detector_top 0 28 (detector_top 0 38 ))
	(_version vb4)
	(_time 1394493869577 2014.03.10 19:24:29)
	(_source (\./../src/detector_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d5f5f0b5c5b5d1b0d581e56580b5b0a0f085b0a09)
	(_entity
		(_time 1394491095777)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
		(debounce
			(_object
				(_port (_internal inp ~STD_LOGIC_VECTOR{2~downto~1}~13 0 53 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal outp ~STD_LOGIC_VECTOR{2~downto~1}~132 0 56 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67 (_entity (_out ))))
			)
		)
	)
	(_instantiation cp 0 85 (_component clock_pulse )
		(_port
			((inp)(or_to_cp))
			((cclk)(cd_to_cp))
			((clr)(btn(0)))
			((outp)(cp_to_det))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation db 0 93 (_component debounce )
		(_port
			((inp)(btn(d_2_1)))
			((cclk)(cd_to_cp))
			((clr)(btn(0)))
			((outp)(db_to_cp))
		)
		(_use (_entity . debounce debounce)
			(_port
				((inp)(inp))
				((cclk)(cclk))
				((clr)(clr))
				((outp)(outp))
			)
		)
	)
	(_instantiation cd 0 101 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(0)))
			((clk190)(cd_to_cp))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation det 0 108 (_component detector )
		(_port
			((clk)(cp_to_det))
			((clr)(btn(0)))
			((btn)(btn))
			((ld)(ld))
		)
		(_use (_entity . detector detector)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~132 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cd_to_cp ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal cp_to_det ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal or_to_cp ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~134 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_signal (_internal db_to_cp ~STD_LOGIC_VECTOR{2~downto~1}~134 0 81 (_architecture (_uni ))))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(5))(_sensitivity(6(1))(6(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . detector_top 1 -1
	)
)
I 000053 55 4739          1394494818362 detector_top
(_unit VHDL (detector_top 0 28 (detector_top 0 38 ))
	(_version vb4)
	(_time 1394494818363 2014.03.10 19:40:18)
	(_source (\./../src/detector_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4b4846491c1d1b5d4b1b58101e4d1d4c494e1d4c4f)
	(_entity
		(_time 1394491095777)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
		(debounce
			(_object
				(_port (_internal inp ~STD_LOGIC_VECTOR{2~downto~1}~13 0 53 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal outp ~STD_LOGIC_VECTOR{2~downto~1}~132 0 56 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
			)
		)
		(detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67 (_entity (_out ))))
			)
		)
	)
	(_instantiation cp 0 88 (_component clock_pulse )
		(_port
			((inp)(or_to_cp))
			((cclk)(cd_to_cp))
			((clr)(btn(0)))
			((outp)(cp_to_det))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation db 0 96 (_component debounce )
		(_port
			((inp)(btn(d_2_1)))
			((cclk)(cd_to_cp))
			((clr)(btn(0)))
			((outp)(db_to_cp))
		)
		(_use (_entity . debounce debounce)
			(_port
				((inp)(inp))
				((cclk)(cclk))
				((clr)(clr))
				((outp)(outp))
			)
		)
	)
	(_instantiation Label1 0 104 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(0)))
			((clk190)(cd_to_cp))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation det 0 111 (_component detector )
		(_port
			((clk)(cp_to_det))
			((clr)(btn(0)))
			((btn)(btn))
			((ld)(ld))
		)
		(_use (_entity . detector detector)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~132 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cd_to_cp ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal cp_to_det ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal or_to_cp ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~134 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_signal (_internal db_to_cp ~STD_LOGIC_VECTOR{2~downto~1}~134 0 84 (_architecture (_uni ))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(5))(_sensitivity(6(1))(6(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . detector_top 1 -1
	)
)
I 000053 55 4060          1394495369950 detector_top
(_unit VHDL (detector_top 0 28 (detector_top 0 38 ))
	(_version vb4)
	(_time 1394495369951 2014.03.10 19:49:29)
	(_source (\./../src/detector_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code efbae8bcbcb9bff9efeefcb4bae9b9e8edeab9e8eb)
	(_entity
		(_time 1394491095777)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
			)
		)
		(detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67 (_entity (_out ))))
			)
		)
	)
	(_instantiation cp 0 88 (_component clock_pulse )
		(_port
			((inp)(or_to_cp))
			((cclk)(cd_to_cp))
			((clr)(btn(0)))
			((outp)(cp_to_det))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 0 96 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(0)))
			((clk190)(cd_to_cp))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation det 0 103 (_component detector )
		(_port
			((clk)(cp_to_det))
			((clr)(btn(0)))
			((btn)(btn))
			((ld)(ld))
		)
		(_use (_entity . detector detector)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~132 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cd_to_cp ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal cp_to_det ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal or_to_cp ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~134 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_signal (_internal db_to_cp ~STD_LOGIC_VECTOR{2~downto~1}~134 0 84 (_architecture (_uni ))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(5))(_sensitivity(0(1))(0(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . detector_top 1 -1
	)
)
I 000053 55 4049          1394496285916 detector_top
(_unit VHDL (detector_top 0 28 (detector_top 0 38 ))
	(_version vb4)
	(_time 1394496285917 2014.03.10 20:04:45)
	(_source (\./../src/detector_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e7b3b7b4e5b1b7f1e7e9f4bcb2e1b1e0e5e2b1e0e3)
	(_entity
		(_time 1394491095777)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(debounce
			(_object
				(_port (_internal inp ~STD_LOGIC_VECTOR{2~downto~1}~13 0 53 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal outp ~STD_LOGIC_VECTOR{2~downto~1}~132 0 56 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
			)
		)
		(detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67 (_entity (_out ))))
			)
		)
	)
	(_instantiation db 0 89 (_component debounce )
		(_port
			((inp)(btn(d_2_1)))
			((cclk)(cd_to_deb))
			((clr)(btn(0)))
			((outp)(db_to_cp))
		)
		(_use (_entity . debounce debounce)
			(_port
				((inp)(inp))
				((cclk)(cclk))
				((clr)(clr))
				((outp)(outp))
			)
		)
	)
	(_instantiation cd 0 97 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(0)))
			((clk190)(cd_to_deb))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation det 0 104 (_component detector )
		(_port
			((clk)(deb_to_det))
			((clr)(btn(0)))
			((btn)(btn))
			((ld)(ld))
		)
		(_use (_entity . detector detector)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~132 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cd_to_deb ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal deb_to_det ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~134 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_signal (_internal db_to_cp ~STD_LOGIC_VECTOR{2~downto~1}~134 0 84 (_architecture (_uni ))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(4))(_sensitivity(0(1))(0(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . detector_top 1 -1
	)
)
I 000053 55 4049          1394496483691 detector_top
(_unit VHDL (detector_top 0 28 (detector_top 0 38 ))
	(_version vb4)
	(_time 1394496483692 2014.03.10 20:08:03)
	(_source (\./../src/detector_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 792c7f78752f296f79776a222c7f2f7e7b7c2f7e7d)
	(_entity
		(_time 1394491095777)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(debounce
			(_object
				(_port (_internal inp ~STD_LOGIC_VECTOR{2~downto~1}~13 0 53 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal outp ~STD_LOGIC_VECTOR{2~downto~1}~132 0 56 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
			)
		)
		(detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67 (_entity (_out ))))
			)
		)
	)
	(_instantiation db 0 89 (_component debounce )
		(_port
			((inp)(btn(d_2_1)))
			((cclk)(cd_to_deb))
			((clr)(btn(0)))
			((outp)(db_to_cp))
		)
		(_use (_entity . debounce debounce)
			(_port
				((inp)(inp))
				((cclk)(cclk))
				((clr)(clr))
				((outp)(outp))
			)
		)
	)
	(_instantiation cd 0 97 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(0)))
			((clk190)(cd_to_deb))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation det 0 104 (_component detector )
		(_port
			((clk)(deb_to_det))
			((clr)(btn(0)))
			((btn)(btn))
			((ld)(ld))
		)
		(_use (_entity . detector detector)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~132 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cd_to_deb ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal deb_to_det ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~134 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_signal (_internal db_to_cp ~STD_LOGIC_VECTOR{2~downto~1}~134 0 84 (_architecture (_uni ))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(4))(_sensitivity(5(1))(5(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . detector_top 1 -1
	)
)
I 000053 55 4043          1394496614876 detector_top
(_unit VHDL (detector_top 0 28 (detector_top 0 38 ))
	(_version vb4)
	(_time 1394496614877 2014.03.10 20:10:14)
	(_source (\./../src/detector_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e7b2e1b4e5b1b7f1e7e9f4bcb2e1b1e0e5e2b1e0e3)
	(_entity
		(_time 1394491095777)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(debounce
			(_object
				(_port (_internal inp ~STD_LOGIC_VECTOR{2~downto~1}~13 0 53 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal outp ~STD_LOGIC_VECTOR{2~downto~1}~132 0 56 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
			)
		)
		(detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67 (_entity (_out ))))
			)
		)
	)
	(_instantiation db 0 89 (_component debounce )
		(_port
			((inp)(btn(d_2_1)))
			((cclk)(sclk190))
			((clr)(btn(0)))
			((outp)(db_to_cp))
		)
		(_use (_entity . debounce debounce)
			(_port
				((inp)(inp))
				((cclk)(cclk))
				((clr)(clr))
				((outp)(outp))
			)
		)
	)
	(_instantiation cd 0 97 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(0)))
			((clk190)(sclk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation det 0 104 (_component detector )
		(_port
			((clk)(deb_to_det))
			((clr)(btn(0)))
			((btn)(btn))
			((ld)(ld))
		)
		(_use (_entity . detector detector)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~132 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal deb_to_det ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~134 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_signal (_internal db_to_cp ~STD_LOGIC_VECTOR{2~downto~1}~134 0 84 (_architecture (_uni ))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(4))(_sensitivity(5(1))(5(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . detector_top 1 -1
	)
)
I 000053 55 1417          1394496742119 ClockDivider
(_unit VHDL (clockdivider 0 5 (clockdivider 0 13 ))
	(_version vb4)
	(_time 1394496742120 2014.03.10 20:12:22)
	(_source (\./../src/ClockDivider.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f9adf9a9a3aefbeffbacbba3acfff0fefffff0fffd)
	(_entity
		(_time 1394493856331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((clk190)(q(17))))(_simpleassign BUF)(_target(2))(_sensitivity(3(17))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . ClockDivider 2 -1
	)
)
I 000053 55 4043          1394496796525 detector_top
(_unit VHDL (detector_top 0 28 (detector_top 0 38 ))
	(_version vb4)
	(_time 1394496796526 2014.03.10 20:13:16)
	(_source (\./../src/detector_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 76787a77752026607622652d237020717473207172)
	(_entity
		(_time 1394491095777)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(debounce
			(_object
				(_port (_internal inp ~STD_LOGIC_VECTOR{2~downto~1}~13 0 53 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal outp ~STD_LOGIC_VECTOR{2~downto~1}~132 0 56 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
			)
		)
		(detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67 (_entity (_out ))))
			)
		)
	)
	(_instantiation db 0 91 (_component debounce )
		(_port
			((inp)(btn(d_2_1)))
			((cclk)(sclk190))
			((clr)(btn(0)))
			((outp)(db_to_cp))
		)
		(_use (_entity . debounce debounce)
			(_port
				((inp)(inp))
				((cclk)(cclk))
				((clr)(clr))
				((outp)(outp))
			)
		)
	)
	(_instantiation cd 0 99 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(0)))
			((clk190)(sclk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation det 0 107 (_component detector )
		(_port
			((clk)(deb_to_det))
			((clr)(btn(0)))
			((btn)(btn))
			((ld)(ld))
		)
		(_use (_entity . detector detector)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~132 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_signal (_internal deb_to_det ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~134 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_signal (_internal db_to_cp ~STD_LOGIC_VECTOR{2~downto~1}~134 0 86 (_architecture (_uni ))))
		(_process
			(line__89(_architecture 0 0 89 (_assignment (_simple)(_target(4))(_sensitivity(5(1))(5(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . detector_top 1 -1
	)
)
I 000053 55 4043          1394496801064 detector_top
(_unit VHDL (detector_top 0 28 (detector_top 0 38 ))
	(_version vb4)
	(_time 1394496801065 2014.03.10 20:13:21)
	(_source (\./../src/detector_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 323d67373564622432662169673464353037643536)
	(_entity
		(_time 1394491095777)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(debounce
			(_object
				(_port (_internal inp ~STD_LOGIC_VECTOR{2~downto~1}~13 0 53 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal outp ~STD_LOGIC_VECTOR{2~downto~1}~132 0 56 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
			)
		)
		(detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67 (_entity (_out ))))
			)
		)
	)
	(_instantiation db 0 91 (_component debounce )
		(_port
			((inp)(btn(d_2_1)))
			((cclk)(sclk190))
			((clr)(btn(0)))
			((outp)(db_to_cp))
		)
		(_use (_entity . debounce debounce)
			(_port
				((inp)(inp))
				((cclk)(cclk))
				((clr)(clr))
				((outp)(outp))
			)
		)
	)
	(_instantiation cd 0 99 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(0)))
			((clk190)(sclk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation det 0 107 (_component detector )
		(_port
			((clk)(deb_to_det))
			((clr)(btn(0)))
			((btn)(btn))
			((ld)(ld))
		)
		(_use (_entity . detector detector)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~132 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_signal (_internal deb_to_det ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~134 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_signal (_internal db_to_cp ~STD_LOGIC_VECTOR{2~downto~1}~134 0 86 (_architecture (_uni ))))
		(_process
			(line__89(_architecture 0 0 89 (_assignment (_simple)(_target(4))(_sensitivity(5(1))(5(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . detector_top 1 -1
	)
)
I 000053 55 4042          1394497383329 detector_top
(_unit VHDL (detector_top 0 28 (detector_top 0 38 ))
	(_version vb4)
	(_time 1394497383330 2014.03.10 20:23:03)
	(_source (\./../src/detector_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4b5e3e0b5e2e4a2b4b0a7efe1b2e2b3b6b1e2b3b0)
	(_entity
		(_time 1394491095777)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(debounce
			(_object
				(_port (_internal inp ~STD_LOGIC_VECTOR{2~downto~1}~13 0 44 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal outp ~STD_LOGIC_VECTOR{2~downto~1}~132 0 47 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
		(detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_entity (_in ))))
				(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_entity (_out ))))
			)
		)
	)
	(_instantiation db 0 82 (_component debounce )
		(_port
			((inp)(btn(d_2_1)))
			((cclk)(sclk190))
			((clr)(btn(0)))
			((outp)(db_to_cp))
		)
		(_use (_entity . debounce debounce)
			(_port
				((inp)(inp))
				((cclk)(cclk))
				((clr)(clr))
				((outp)(outp))
			)
		)
	)
	(_instantiation cd 0 90 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(0)))
			((clk190)(sclk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation det 0 98 (_component detector )
		(_port
			((clk)(deb_to_det))
			((clr)(btn(0)))
			((btn)(btn))
			((ld)(ld))
		)
		(_use (_entity . detector detector)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal deb_to_det ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~134 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_signal (_internal db_to_cp ~STD_LOGIC_VECTOR{2~downto~1}~134 0 77 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_target(4))(_sensitivity(5(1))(5(2))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . detector_top 1 -1
	)
)
I 000049 55 1724          1394497612314 detector
(_unit VHDL (detector 0 12 (detector 0 23 ))
	(_version vb4)
	(_time 1394497612315 2014.03.10 20:26:52)
	(_source (\./../src/detector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 26767022257076302571357d732070212420222023)
	(_entity
		(_time 1394497612312)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal state_type 0 24 (_enum1 s0 s1 s2 s3 s4 s5 s6 e1 e2 e3 e4 e5 e6 (_to (i 0)(i 12)))))
		(_signal (_internal present_state state_type 0 25 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 25 (_architecture (_uni ))))
		(_process
			(sreg(_architecture 0 0 27 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(C1(_architecture 1 0 36 (_process (_simple)(_target(5))(_sensitivity(4)(2)))))
			(C2(_architecture 2 0 102 (_process (_simple)(_target(3(1))(3(0)))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(770 )
		(515 )
	)
	(_model . detector 3 -1
	)
)
I 000053 55 4175          1394498078743 detector_top
(_unit VHDL (detector_top 0 28 (detector_top 0 38 ))
	(_version vb4)
	(_time 1394498078744 2014.03.10 20:34:38)
	(_source (\./../src/detector_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 21262c25257771372123327a742777262324772625)
	(_entity
		(_time 1394491095777)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(debounce
			(_object
				(_port (_internal inp ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal outp ~STD_LOGIC_VECTOR{1~downto~0}~132 0 47 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
		(detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal btn ~STD_LOGIC_VECTOR{1~downto~0}~134 0 57 (_entity (_in ))))
				(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~136 0 58 (_entity (_out ))))
			)
		)
	)
	(_instantiation db 0 84 (_component debounce )
		(_port
			((inp)(bn))
			((cclk)(sclk190))
			((clr)(btn(0)))
			((outp)(debOut))
		)
		(_use (_entity . debounce debounce)
		)
	)
	(_instantiation cd 0 92 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(0)))
			((clk190)(sclk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation det 0 100 (_component detector )
		(_port
			((clk)(deb_to_det))
			((clr)(btn(0)))
			((btn)(bn))
			((ld)(ld))
		)
		(_use (_entity . detector detector)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal deb_to_det ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal bn ~STD_LOGIC_VECTOR{1~downto~0}~138 0 77 (_architecture (_uni ))))
		(_signal (_internal debOut ~STD_LOGIC_VECTOR{1~downto~0}~138 0 77 (_architecture (_uni ))))
		(_process
			(line__81(_architecture 0 0 81 (_assignment (_simple)(_alias((bn(1))(btn(2))))(_target(5(1)))(_sensitivity(0(2))))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_alias((bn(0))(btn(0))))(_target(5(0)))(_sensitivity(0(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . detector_top 2 -1
	)
)
I 000053 55 4274          1394498119871 detector_top
(_unit VHDL (detector_top 0 28 (detector_top 0 38 ))
	(_version vb4)
	(_time 1394498119872 2014.03.10 20:35:19)
	(_source (\./../src/detector_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d387de81d58583c5d3d1c08886d585d4d1d685d4d7)
	(_entity
		(_time 1394491095777)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(debounce
			(_object
				(_port (_internal inp ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal outp ~STD_LOGIC_VECTOR{1~downto~0}~132 0 47 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
		(detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal btn ~STD_LOGIC_VECTOR{1~downto~0}~134 0 57 (_entity (_in ))))
				(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~136 0 58 (_entity (_out ))))
			)
		)
	)
	(_instantiation db 0 84 (_component debounce )
		(_port
			((inp)(bn))
			((cclk)(sclk190))
			((clr)(btn(0)))
			((outp)(debOut))
		)
		(_use (_entity . debounce debounce)
		)
	)
	(_instantiation cd 0 92 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(0)))
			((clk190)(sclk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation det 0 100 (_component detector )
		(_port
			((clk)(deb_to_det))
			((clr)(btn(0)))
			((btn)(bn))
			((ld)(ld))
		)
		(_use (_entity . detector detector)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal deb_to_det ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal bn ~STD_LOGIC_VECTOR{1~downto~0}~138 0 77 (_architecture (_uni ))))
		(_signal (_internal debOut ~STD_LOGIC_VECTOR{1~downto~0}~138 0 77 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_target(4))(_sensitivity(6(0))(6(1))))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_alias((bn(1))(btn(2))))(_target(5(1)))(_sensitivity(0(2))))))
			(line__82(_architecture 2 0 82 (_assignment (_simple)(_alias((bn(0))(btn(0))))(_target(5(0)))(_sensitivity(0(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . detector_top 3 -1
	)
)
I 000053 55 4274          1394498122761 detector_top
(_unit VHDL (detector_top 0 28 (detector_top 0 38 ))
	(_version vb4)
	(_time 1394498122762 2014.03.10 20:35:22)
	(_source (\./../src/detector_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 194c181e154f490f191b0a424c1f4f1e1b1c4f1e1d)
	(_entity
		(_time 1394491095777)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(debounce
			(_object
				(_port (_internal inp ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal outp ~STD_LOGIC_VECTOR{1~downto~0}~132 0 47 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
		(detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal btn ~STD_LOGIC_VECTOR{1~downto~0}~134 0 57 (_entity (_in ))))
				(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~136 0 58 (_entity (_out ))))
			)
		)
	)
	(_instantiation db 0 84 (_component debounce )
		(_port
			((inp)(bn))
			((cclk)(sclk190))
			((clr)(btn(0)))
			((outp)(debOut))
		)
		(_use (_entity . debounce debounce)
		)
	)
	(_instantiation cd 0 92 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(0)))
			((clk190)(sclk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation det 0 100 (_component detector )
		(_port
			((clk)(deb_to_det))
			((clr)(btn(0)))
			((btn)(bn))
			((ld)(ld))
		)
		(_use (_entity . detector detector)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal deb_to_det ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal bn ~STD_LOGIC_VECTOR{1~downto~0}~138 0 77 (_architecture (_uni ))))
		(_signal (_internal debOut ~STD_LOGIC_VECTOR{1~downto~0}~138 0 77 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_target(4))(_sensitivity(6(0))(6(1))))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_alias((bn(1))(btn(2))))(_target(5(1)))(_sensitivity(0(2))))))
			(line__82(_architecture 2 0 82 (_assignment (_simple)(_alias((bn(0))(btn(0))))(_target(5(0)))(_sensitivity(0(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . detector_top 3 -1
	)
)
I 000053 55 4274          1394498128540 detector_top
(_unit VHDL (detector_top 0 28 (detector_top 0 38 ))
	(_version vb4)
	(_time 1394498128541 2014.03.10 20:35:28)
	(_source (\./../src/detector_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a5f7f3f2a5f3f5b3a5a7b6fef0a3f3a2a7a0f3a2a1)
	(_entity
		(_time 1394491095777)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(debounce
			(_object
				(_port (_internal inp ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal outp ~STD_LOGIC_VECTOR{1~downto~0}~132 0 47 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
		(detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal btn ~STD_LOGIC_VECTOR{1~downto~0}~134 0 57 (_entity (_in ))))
				(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~136 0 58 (_entity (_out ))))
			)
		)
	)
	(_instantiation db 0 84 (_component debounce )
		(_port
			((inp)(bn))
			((cclk)(sclk190))
			((clr)(btn(0)))
			((outp)(debOut))
		)
		(_use (_entity . debounce debounce)
		)
	)
	(_instantiation cd 0 92 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(0)))
			((clk190)(sclk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation det 0 100 (_component detector )
		(_port
			((clk)(deb_to_det))
			((clr)(btn(0)))
			((btn)(bn))
			((ld)(ld))
		)
		(_use (_entity . detector detector)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal deb_to_det ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal bn ~STD_LOGIC_VECTOR{1~downto~0}~138 0 77 (_architecture (_uni ))))
		(_signal (_internal debOut ~STD_LOGIC_VECTOR{1~downto~0}~138 0 77 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_target(4))(_sensitivity(6(0))(6(1))))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_alias((bn(1))(btn(2))))(_target(5(1)))(_sensitivity(0(2))))))
			(line__82(_architecture 2 0 82 (_assignment (_simple)(_alias((bn(0))(btn(0))))(_target(5(0)))(_sensitivity(0(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . detector_top 3 -1
	)
)
I 000047 55 3938          1394498476902 x7segb
(_unit VHDL (x7segb 0 6 (x7segb 0 17 ))
	(_version vb4)
	(_time 1394498476903 2014.03.10 20:41:16)
	(_source (\./../src/x7segb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 73762877772524657372642920747b707474707576)
	(_entity
		(_time 1394498476773)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal aen ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal clkdiv ~STD_LOGIC_VECTOR{19~downto~0}~13 0 22 (_architecture (_uni ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_alias((s)(clkdiv(d_19_18))))(_target(6))(_sensitivity(9(d_19_18))))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((dp)(_string \"1"\)))(_target(5)))))
			(line__29(_architecture 2 0 29 (_assignment (_simple)(_target(8(3)))(_sensitivity(0(12))(0(13))(0(14))(0(15))))))
			(line__30(_architecture 3 0 30 (_assignment (_simple)(_target(8(2)))(_sensitivity(0(8))(0(9))(0(10))(0(11))(0(12))(0(13))(0(14))(0(15))))))
			(line__32(_architecture 4 0 32 (_assignment (_simple)(_target(8(1)))(_sensitivity(0(4))(0(5))(0(6))(0(7))(0(8))(0(9))(0(10))(0(11))(0(12))(0(13))(0(14))(0(15))))))
			(line__35(_architecture 5 0 35 (_assignment (_simple)(_target(8(0))))))
			(line__38(_architecture 6 0 38 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(line__49(_architecture 7 0 49 (_process (_simple)(_target(3))(_sensitivity(7)))))
			(line__72(_architecture 8 0 72 (_process (_simple)(_target(4))(_sensitivity(6)(8))(_monitor))))
			(line__81(_architecture 9 0 81 (_process (_simple)(_target(9))(_sensitivity(1)(2))(_read(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(33686018 197122 )
		(50463235 197379 )
		(33751554 131842 )
		(33686018 131843 )
		(50463235 131587 )
		(33686274 131587 )
		(33686274 131586 )
		(50463234 197123 )
		(33686018 131586 )
		(33686018 131587 )
		(50463234 131586 )
		(33686275 131586 )
		(33751810 197122 )
		(33686019 131842 )
		(33751810 131586 )
		(50529026 131586 )
		(50529027 )
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . x7segb 10 -1
	)
)
I 000053 55 8233          1394499704109 detector_top
(_unit VHDL (detector_top 0 28 (detector_top 0 42 ))
	(_version vb4)
	(_time 1394499704110 2014.03.10 21:01:44)
	(_source (\./../src/detector_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 30633235356660263c33236b653666373235663734)
	(_entity
		(_time 1394499631431)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 98 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~13 0 99 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 81 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 87 (_entity (_out ))))
			)
		)
		(debounce
			(_object
				(_port (_internal inp ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal outp ~STD_LOGIC_VECTOR{1~downto~0}~132 0 51 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
			)
		)
		(detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal btn ~STD_LOGIC_VECTOR{1~downto~0}~134 0 61 (_entity (_in ))))
				(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~136 0 62 (_entity (_out ))))
			)
		)
	)
	(_instantiation x7seg 0 124 (_component x7segb )
		(_port
			((x(d_15_8))(_string \"00000000"\))
			((x(d_7_0))(reg_to_x7seg))
			((clk)(mclk))
			((clr)(btn(0)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
			(_port
				((x)(x))
				((clk)(clk))
				((clr)(clr))
				((a_to_g)(a_to_g))
				((an)(an))
				((dp)(dp))
			)
		)
	)
	(_instantiation r 0 135 (_component reg )
		(_generic
			((N)((i 8)))
		)
		(_port
			((load)(load))
			((clk)(sclk190))
			((clr)(btn(0)))
			((d)(sw))
			((q)(reg_to_x7seg))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 8)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation db 0 147 (_component debounce )
		(_port
			((inp)(bn))
			((cclk)(sclk190))
			((clr)(btn(0)))
			((outp)(debOut))
		)
		(_use (_entity . debounce debounce)
		)
	)
	(_instantiation cd 0 155 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(0)))
			((clk190)(sclk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation det 0 163 (_component detector )
		(_port
			((clk)(deb_to_det))
			((clr)(btn(0)))
			((btn)(bn))
			((ld)(loadReg))
		)
		(_use (_entity . detector detector)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni )(_event))))
		(_signal (_internal deb_to_det ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal bn ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 109 (_architecture (_uni ))))
		(_signal (_internal debOut ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 109 (_architecture (_uni ))))
		(_signal (_internal loadReg ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 109 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal reg_to_x7seg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 110 (_architecture (_uni ))))
		(_process
			(line__113(_architecture 0 0 113 (_assignment (_simple)(_target(9))(_sensitivity(11(0))(11(1))))))
			(line__114(_architecture 1 0 114 (_assignment (_simple)(_alias((bn(1))(btn(2))))(_target(10(1)))(_sensitivity(0(2))))))
			(line__115(_architecture 2 0 115 (_assignment (_simple)(_alias((bn(0))(btn(1))))(_target(10(0)))(_sensitivity(0(1))))))
			(line__117(_architecture 3 0 117 (_process (_target(7))(_sensitivity(8)(12(0)))(_dssslsensitivity 1))))
			(line__171(_architecture 4 0 171 (_assignment (_simple)(_alias((ld)(loadReg)))(_target(2))(_sensitivity(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . detector_top 7 -1
	)
)
I 000049 55 2283          1394500496406 detector
(_unit VHDL (detector 0 12 (detector 0 24 ))
	(_version vb4)
	(_time 1394500496407 2014.03.10 21:14:56)
	(_source (\./../src/detector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2a7a7a2e7e7c7a3c272d39717f2c7c2d282c2e2c2f)
	(_entity
		(_time 1394500444532)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal current_state ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal state_type 0 25 (_enum1 s0 s1 s2 s3 s4 s5 s6 e1 e2 e3 e4 e5 e6 (_to (i 0)(i 12)))))
		(_signal (_internal present_state state_type 0 26 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 26 (_architecture (_uni ))))
		(_process
			(sreg(_architecture 0 0 28 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
			(C1(_architecture 1 0 37 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)))))
			(C2(_architecture 2 0 125 (_process (_simple)(_target(3(1))(3(0)))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(770 )
		(33686018 50463234 )
		(33751811 50463234 )
		(33686018 33751554 )
		(515 )
		(33686018 50528770 )
		(33751811 50528770 )
		(33686018 33686274 )
		(33751811 33686274 )
		(33686018 50463490 )
		(33751811 50463490 )
		(33686018 33751810 )
		(33751811 33751810 )
		(33751811 33751554 )
		(33751811 50529026 )
		(33686018 33686018 )
	)
	(_model . detector 3 -1
	)
)
I 000053 55 8607          1394500673078 detector_top
(_unit VHDL (detector_top 0 28 (detector_top 0 42 ))
	(_version vb4)
	(_time 1394500673079 2014.03.10 21:17:53)
	(_source (\./../src/detector_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 491e1b4b451f195f45485a121c4f1f4e4b4c1f4e4d)
	(_entity
		(_time 1394499631431)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 82 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 87 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 88 (_entity (_out ))))
			)
		)
		(debounce
			(_object
				(_port (_internal inp ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal outp ~STD_LOGIC_VECTOR{1~downto~0}~132 0 51 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
			)
		)
		(detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal btn ~STD_LOGIC_VECTOR{1~downto~0}~134 0 61 (_entity (_in ))))
				(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~136 0 62 (_entity (_out ))))
				(_port (_internal current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation x7seg 0 125 (_component x7segb )
		(_port
			((x(d_15_8))(sig_current_state))
			((x(d_7_0))(reg_to_x7seg))
			((clk)(mclk))
			((clr)(btn(0)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
			(_port
				((x)(x))
				((clk)(clk))
				((clr)(clr))
				((a_to_g)(a_to_g))
				((an)(an))
				((dp)(dp))
			)
		)
	)
	(_instantiation r 0 136 (_component reg )
		(_generic
			((N)((i 8)))
		)
		(_port
			((load)(load))
			((clk)(sclk190))
			((clr)(btn(0)))
			((d)(sw))
			((q)(reg_to_x7seg))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 8)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation db 0 148 (_component debounce )
		(_port
			((inp)(bn))
			((cclk)(sclk190))
			((clr)(btn(0)))
			((outp)(debOut))
		)
		(_use (_entity . debounce debounce)
		)
	)
	(_instantiation cd 0 156 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(0)))
			((clk190)(sclk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation det 0 164 (_component detector )
		(_port
			((clk)(deb_to_det))
			((clr)(btn(0)))
			((btn)(bn))
			((ld)(loadReg))
			((current_state)(sig_current_state))
		)
		(_use (_entity . detector detector)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni )(_event))))
		(_signal (_internal deb_to_det ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal bn ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_architecture (_uni ))))
		(_signal (_internal debOut ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_architecture (_uni ))))
		(_signal (_internal loadReg ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 111 (_architecture (_uni ))))
		(_signal (_internal reg_to_x7seg ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 111 (_architecture (_uni ))))
		(_process
			(line__114(_architecture 0 0 114 (_assignment (_simple)(_target(9))(_sensitivity(11(0))(11(1))))))
			(line__115(_architecture 1 0 115 (_assignment (_simple)(_alias((bn(1))(btn(2))))(_target(10(1)))(_sensitivity(0(2))))))
			(line__116(_architecture 2 0 116 (_assignment (_simple)(_alias((bn(0))(btn(1))))(_target(10(0)))(_sensitivity(0(1))))))
			(line__118(_architecture 3 0 118 (_process (_target(7))(_sensitivity(8)(12(0)))(_dssslsensitivity 1))))
			(line__173(_architecture 4 0 173 (_assignment (_simple)(_alias((ld)(loadReg)))(_target(2))(_sensitivity(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . detector_top 7 -1
	)
)
I 000049 55 2522          1394501189010 detector
(_unit VHDL (detector 0 12 (detector 0 24 ))
	(_version vb4)
	(_time 1394501189011 2014.03.10 21:26:29)
	(_source (\./../src/detector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9f91ce90ccc9cf89929a8cc4ca99c9989d999b999a)
	(_entity
		(_time 1394500444532)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal current_state ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal state_type 0 25 (_enum1 s0 s1 s2 s3 s4 s5 s6 e1 e2 e3 e4 e5 e6 (_to (i 0)(i 12)))))
		(_signal (_internal present_state state_type 0 26 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal next_current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(sreg(_architecture 0 0 29 (_process (_target(5)(4))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
			(C1(_architecture 1 0 39 (_process (_simple)(_target(6)(7))(_sensitivity(5)(2)))))
			(C2(_architecture 2 0 127 (_process (_simple)(_target(3(1))(3(0)))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(770 )
		(33686018 50463234 )
		(33751811 50463234 )
		(33686018 33751554 )
		(515 )
		(33686018 50528770 )
		(33751811 50528770 )
		(33686018 33686274 )
		(33751811 33686274 )
		(33686018 50463490 )
		(33751811 50463490 )
		(33686018 33751810 )
		(33751811 33751810 )
		(33751811 33751554 )
		(33751811 50529026 )
		(33686018 33686018 )
	)
	(_model . detector 3 -1
	)
)
I 000053 55 8607          1394501198560 detector_top
(_unit VHDL (detector_top 0 28 (detector_top 0 42 ))
	(_version vb4)
	(_time 1394501198561 2014.03.10 21:26:38)
	(_source (\./../src/detector_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eabeedb9bebcbafce6ebf9b1bfecbcede8efbcedee)
	(_entity
		(_time 1394499631431)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 82 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 87 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 88 (_entity (_out ))))
			)
		)
		(debounce
			(_object
				(_port (_internal inp ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal outp ~STD_LOGIC_VECTOR{1~downto~0}~132 0 51 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
			)
		)
		(detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal btn ~STD_LOGIC_VECTOR{1~downto~0}~134 0 61 (_entity (_in ))))
				(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~136 0 62 (_entity (_out ))))
				(_port (_internal current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation x7seg 0 125 (_component x7segb )
		(_port
			((x(d_15_8))(sig_current_state))
			((x(d_7_0))(reg_to_x7seg))
			((clk)(mclk))
			((clr)(btn(0)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
			(_port
				((x)(x))
				((clk)(clk))
				((clr)(clr))
				((a_to_g)(a_to_g))
				((an)(an))
				((dp)(dp))
			)
		)
	)
	(_instantiation r 0 136 (_component reg )
		(_generic
			((N)((i 8)))
		)
		(_port
			((load)(load))
			((clk)(sclk190))
			((clr)(btn(0)))
			((d)(sw))
			((q)(reg_to_x7seg))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 8)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation db 0 148 (_component debounce )
		(_port
			((inp)(bn))
			((cclk)(sclk190))
			((clr)(btn(0)))
			((outp)(debOut))
		)
		(_use (_entity . debounce debounce)
		)
	)
	(_instantiation cd 0 156 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(0)))
			((clk190)(sclk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation det 0 164 (_component detector )
		(_port
			((clk)(deb_to_det))
			((clr)(btn(0)))
			((btn)(bn))
			((ld)(loadReg))
			((current_state)(sig_current_state))
		)
		(_use (_entity . detector detector)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni )(_event))))
		(_signal (_internal deb_to_det ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal bn ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_architecture (_uni ))))
		(_signal (_internal debOut ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_architecture (_uni ))))
		(_signal (_internal loadReg ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 111 (_architecture (_uni ))))
		(_signal (_internal reg_to_x7seg ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 111 (_architecture (_uni ))))
		(_process
			(line__114(_architecture 0 0 114 (_assignment (_simple)(_target(9))(_sensitivity(11(0))(11(1))))))
			(line__115(_architecture 1 0 115 (_assignment (_simple)(_alias((bn(1))(btn(2))))(_target(10(1)))(_sensitivity(0(2))))))
			(line__116(_architecture 2 0 116 (_assignment (_simple)(_alias((bn(0))(btn(1))))(_target(10(0)))(_sensitivity(0(1))))))
			(line__118(_architecture 3 0 118 (_process (_target(7))(_sensitivity(8)(12(0)))(_dssslsensitivity 1))))
			(line__173(_architecture 4 0 173 (_assignment (_simple)(_alias((ld)(loadReg)))(_target(2))(_sensitivity(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . detector_top 7 -1
	)
)
I 000049 55 2522          1394501447256 detector
(_unit VHDL (detector 0 12 (detector 0 24 ))
	(_version vb4)
	(_time 1394501447257 2014.03.10 21:30:47)
	(_source (\./../src/detector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 63623163653533756e617038366535646165676566)
	(_entity
		(_time 1394500444532)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal current_state ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal state_type 0 25 (_enum1 s0 s1 s2 s3 s4 s5 s6 e1 e2 e3 e4 e5 e6 (_to (i 0)(i 12)))))
		(_signal (_internal present_state state_type 0 26 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal next_current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(sreg(_architecture 0 0 29 (_process (_target(5)(4))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
			(C1(_architecture 1 0 40 (_process (_simple)(_target(6)(7))(_sensitivity(5)(2)))))
			(C2(_architecture 2 0 128 (_process (_simple)(_target(3(1))(3(0)))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 )
		(770 )
		(33686018 50463234 )
		(33751811 50463234 )
		(33686018 33751554 )
		(515 )
		(33686018 50528770 )
		(33751811 50528770 )
		(33686018 33686274 )
		(33751811 33686274 )
		(33686018 50463490 )
		(33751811 50463490 )
		(33686018 33751810 )
		(33751811 33751810 )
		(33751811 33751554 )
		(33751811 50529026 )
	)
	(_model . detector 3 -1
	)
)
I 000049 55 2498          1394501862473 detector
(_unit VHDL (detector 0 12 (detector 0 24 ))
	(_version vb4)
	(_time 1394501862474 2014.03.10 21:37:42)
	(_source (\./../src/detector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4f1d4e4d1c191f59424d5c141a4919484d494b494a)
	(_entity
		(_time 1394500444532)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal current_state ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal state_type 0 25 (_enum1 s0 s1 s2 s3 s4 s5 s6 e1 e2 e3 e4 e5 e6 (_to (i 0)(i 12)))))
		(_signal (_internal present_state state_type 0 26 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal next_current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(sreg(_architecture 0 0 29 (_process (_target(5)(4))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
			(C1(_architecture 1 0 40 (_process (_simple)(_target(6)(7))(_sensitivity(5)(2)))))
			(C2(_architecture 2 0 128 (_process (_simple)(_target(3(1))(3(0)))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 )
		(770 )
		(33686018 50463234 )
		(33751811 50463234 )
		(33686018 33751554 )
		(515 )
		(33686018 50528770 )
		(33751811 50528770 )
		(33686018 33686274 )
		(33751811 33686274 )
		(33686018 50463490 )
		(33751811 50463490 )
		(33686018 33751810 )
		(33751811 33751810 )
		(33751811 33751554 )
	)
	(_model . detector 3 -1
	)
)
I 000053 55 8607          1394501895756 detector_top
(_unit VHDL (detector_top 0 28 (detector_top 0 42 ))
	(_version vb4)
	(_time 1394501895757 2014.03.10 21:38:15)
	(_source (\./../src/detector_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5a5959590e0c0a4c565b49010f5c0c5d585f0c5d5e)
	(_entity
		(_time 1394499631431)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 82 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 87 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 88 (_entity (_out ))))
			)
		)
		(debounce
			(_object
				(_port (_internal inp ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal outp ~STD_LOGIC_VECTOR{1~downto~0}~132 0 51 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
			)
		)
		(detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal btn ~STD_LOGIC_VECTOR{1~downto~0}~134 0 61 (_entity (_in ))))
				(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~136 0 62 (_entity (_out ))))
				(_port (_internal current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation x7seg 0 125 (_component x7segb )
		(_port
			((x(d_15_8))(sig_current_state))
			((x(d_7_0))(reg_to_x7seg))
			((clk)(mclk))
			((clr)(btn(0)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
			(_port
				((x)(x))
				((clk)(clk))
				((clr)(clr))
				((a_to_g)(a_to_g))
				((an)(an))
				((dp)(dp))
			)
		)
	)
	(_instantiation r 0 136 (_component reg )
		(_generic
			((N)((i 8)))
		)
		(_port
			((load)(load))
			((clk)(sclk190))
			((clr)(btn(0)))
			((d)(sw))
			((q)(reg_to_x7seg))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 8)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation db 0 148 (_component debounce )
		(_port
			((inp)(bn))
			((cclk)(sclk190))
			((clr)(btn(0)))
			((outp)(debOut))
		)
		(_use (_entity . debounce debounce)
		)
	)
	(_instantiation cd 0 156 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(0)))
			((clk190)(sclk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation det 0 164 (_component detector )
		(_port
			((clk)(deb_to_det))
			((clr)(btn(0)))
			((btn)(bn))
			((ld)(loadReg))
			((current_state)(sig_current_state))
		)
		(_use (_entity . detector detector)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni )(_event))))
		(_signal (_internal deb_to_det ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal bn ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_architecture (_uni ))))
		(_signal (_internal debOut ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_architecture (_uni ))))
		(_signal (_internal loadReg ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 111 (_architecture (_uni ))))
		(_signal (_internal reg_to_x7seg ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 111 (_architecture (_uni ))))
		(_process
			(line__114(_architecture 0 0 114 (_assignment (_simple)(_target(9))(_sensitivity(11(0))(11(1))))))
			(line__115(_architecture 1 0 115 (_assignment (_simple)(_alias((bn(1))(btn(2))))(_target(10(1)))(_sensitivity(0(2))))))
			(line__116(_architecture 2 0 116 (_assignment (_simple)(_alias((bn(0))(btn(1))))(_target(10(0)))(_sensitivity(0(1))))))
			(line__118(_architecture 3 0 118 (_process (_target(7))(_sensitivity(8)(12(0)))(_dssslsensitivity 1))))
			(line__173(_architecture 4 0 173 (_assignment (_simple)(_alias((ld)(loadReg)))(_target(2))(_sensitivity(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . detector_top 7 -1
	)
)
I 000053 55 8607          1394501930291 detector_top
(_unit VHDL (detector_top 0 28 (detector_top 0 42 ))
	(_version vb4)
	(_time 1394501930292 2014.03.10 21:38:50)
	(_source (\./../src/detector_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 45171447451315534944561e104313424740134241)
	(_entity
		(_time 1394499631431)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 82 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 87 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 88 (_entity (_out ))))
			)
		)
		(debounce
			(_object
				(_port (_internal inp ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal outp ~STD_LOGIC_VECTOR{1~downto~0}~132 0 51 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
			)
		)
		(detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal btn ~STD_LOGIC_VECTOR{1~downto~0}~134 0 61 (_entity (_in ))))
				(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~136 0 62 (_entity (_out ))))
				(_port (_internal current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation x7seg 0 125 (_component x7segb )
		(_port
			((x(d_15_8))(sig_current_state))
			((x(d_7_0))(reg_to_x7seg))
			((clk)(mclk))
			((clr)(btn(0)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
			(_port
				((x)(x))
				((clk)(clk))
				((clr)(clr))
				((a_to_g)(a_to_g))
				((an)(an))
				((dp)(dp))
			)
		)
	)
	(_instantiation r 0 136 (_component reg )
		(_generic
			((N)((i 8)))
		)
		(_port
			((load)(load))
			((clk)(sclk190))
			((clr)(btn(0)))
			((d)(sw))
			((q)(reg_to_x7seg))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 8)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation db 0 148 (_component debounce )
		(_port
			((inp)(bn))
			((cclk)(sclk190))
			((clr)(btn(0)))
			((outp)(debOut))
		)
		(_use (_entity . debounce debounce)
		)
	)
	(_instantiation cd 0 156 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(0)))
			((clk190)(sclk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation det 0 164 (_component detector )
		(_port
			((clk)(deb_to_det))
			((clr)(btn(0)))
			((btn)(bn))
			((ld)(loadReg))
			((current_state)(sig_current_state))
		)
		(_use (_entity . detector detector)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni )(_event))))
		(_signal (_internal deb_to_det ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal bn ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_architecture (_uni ))))
		(_signal (_internal debOut ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_architecture (_uni ))))
		(_signal (_internal loadReg ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 111 (_architecture (_uni ))))
		(_signal (_internal reg_to_x7seg ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 111 (_architecture (_uni ))))
		(_process
			(line__114(_architecture 0 0 114 (_assignment (_simple)(_target(9))(_sensitivity(11(0))(11(1))))))
			(line__115(_architecture 1 0 115 (_assignment (_simple)(_alias((bn(1))(btn(2))))(_target(10(1)))(_sensitivity(0(2))))))
			(line__116(_architecture 2 0 116 (_assignment (_simple)(_alias((bn(0))(btn(1))))(_target(10(0)))(_sensitivity(0(1))))))
			(line__118(_architecture 3 0 118 (_process (_target(7))(_sensitivity(8)(12(0)))(_dssslsensitivity 1))))
			(line__173(_architecture 4 0 173 (_assignment (_simple)(_alias((ld)(loadReg)))(_target(2))(_sensitivity(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . detector_top 7 -1
	)
)
I 000053 55 8497          1394502279558 detector_top
(_unit VHDL (detector_top 0 28 (detector_top 0 42 ))
	(_version vb4)
	(_time 1394502279559 2014.03.10 21:44:39)
	(_source (\./../src/detector_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8c898a82dadadc9a808d9fd7d98ada8b8e89da8b88)
	(_entity
		(_time 1394499631431)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 82 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 87 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 88 (_entity (_out ))))
			)
		)
		(debounce
			(_object
				(_port (_internal inp ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal outp ~STD_LOGIC_VECTOR{1~downto~0}~132 0 51 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
			)
		)
		(detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal btn ~STD_LOGIC_VECTOR{1~downto~0}~134 0 61 (_entity (_in ))))
				(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~136 0 62 (_entity (_out ))))
				(_port (_internal current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation x7seg 0 125 (_component x7segb )
		(_port
			((x(d_15_8))(sig_current_state))
			((x(d_7_0))(reg_to_x7seg))
			((clk)(mclk))
			((clr)(btn(0)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
			(_port
				((x)(x))
				((clk)(clk))
				((clr)(clr))
				((a_to_g)(a_to_g))
				((an)(an))
				((dp)(dp))
			)
		)
	)
	(_instantiation r 0 136 (_component reg )
		(_generic
			((N)((i 8)))
		)
		(_port
			((load)(loadReg(0)))
			((clk)(sclk190))
			((clr)(btn(0)))
			((d)(sw))
			((q)(reg_to_x7seg))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 8)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation db 0 148 (_component debounce )
		(_port
			((inp)(bn))
			((cclk)(sclk190))
			((clr)(btn(0)))
			((outp)(debOut))
		)
		(_use (_entity . debounce debounce)
		)
	)
	(_instantiation cd 0 156 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(0)))
			((clk190)(sclk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation det 0 164 (_component detector )
		(_port
			((clk)(deb_to_det))
			((clr)(btn(0)))
			((btn)(bn))
			((ld)(loadReg))
			((current_state)(sig_current_state))
		)
		(_use (_entity . detector detector)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal deb_to_det ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal bn ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_architecture (_uni ))))
		(_signal (_internal debOut ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_architecture (_uni ))))
		(_signal (_internal loadReg ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 111 (_architecture (_uni ))))
		(_signal (_internal reg_to_x7seg ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 111 (_architecture (_uni ))))
		(_process
			(line__114(_architecture 0 0 114 (_assignment (_simple)(_target(9))(_sensitivity(11(0))(11(1))))))
			(line__115(_architecture 1 0 115 (_assignment (_simple)(_alias((bn(1))(btn(2))))(_target(10(1)))(_sensitivity(0(2))))))
			(line__116(_architecture 2 0 116 (_assignment (_simple)(_alias((bn(0))(btn(1))))(_target(10(0)))(_sensitivity(0(1))))))
			(line__173(_architecture 3 0 173 (_assignment (_simple)(_alias((ld)(loadReg)))(_target(2))(_sensitivity(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . detector_top 6 -1
	)
)
I 000053 55 8500          1394502576037 detector_top
(_unit VHDL (detector_top 0 28 (detector_top 0 42 ))
	(_version vb4)
	(_time 1394502576038 2014.03.10 21:49:36)
	(_source (\./../src/detector_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code acf8a0fbfafafcbaa0abbff7f9aafaabaea9faaba8)
	(_entity
		(_time 1394499631431)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 82 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 87 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 88 (_entity (_out ))))
			)
		)
		(debounce
			(_object
				(_port (_internal inp ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal outp ~STD_LOGIC_VECTOR{1~downto~0}~132 0 51 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
			)
		)
		(detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal btn ~STD_LOGIC_VECTOR{1~downto~0}~134 0 61 (_entity (_in ))))
				(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~136 0 62 (_entity (_out ))))
				(_port (_internal current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation x7seg 0 119 (_component x7segb )
		(_port
			((x(d_15_8))(sig_current_state))
			((x(d_7_0))(reg_to_x7seg))
			((clk)(mclk))
			((clr)(btn(0)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
			(_port
				((x)(x))
				((clk)(clk))
				((clr)(clr))
				((a_to_g)(a_to_g))
				((an)(an))
				((dp)(dp))
			)
		)
	)
	(_instantiation r 0 130 (_component reg )
		(_generic
			((N)((i 8)))
		)
		(_port
			((load)(loadReg(0)))
			((clk)(deb_to_det))
			((clr)(btn(0)))
			((d)(sw))
			((q)(reg_to_x7seg))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 8)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation db 0 142 (_component debounce )
		(_port
			((inp)(bn))
			((cclk)(sclk190))
			((clr)(btn(0)))
			((outp)(debOut))
		)
		(_use (_entity . debounce debounce)
		)
	)
	(_instantiation cd 0 150 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(0)))
			((clk190)(sclk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation det 0 158 (_component detector )
		(_port
			((clk)(deb_to_det))
			((clr)(btn(0)))
			((btn)(bn))
			((ld)(loadReg))
			((current_state)(sig_current_state))
		)
		(_use (_entity . detector detector)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal deb_to_det ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal bn ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_architecture (_uni ))))
		(_signal (_internal debOut ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_architecture (_uni ))))
		(_signal (_internal loadReg ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 111 (_architecture (_uni ))))
		(_signal (_internal reg_to_x7seg ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 111 (_architecture (_uni ))))
		(_process
			(line__114(_architecture 0 0 114 (_assignment (_simple)(_target(9))(_sensitivity(11(0))(11(1))))))
			(line__115(_architecture 1 0 115 (_assignment (_simple)(_alias((bn(1))(btn(2))))(_target(10(1)))(_sensitivity(0(2))))))
			(line__116(_architecture 2 0 116 (_assignment (_simple)(_alias((bn(0))(btn(1))))(_target(10(0)))(_sensitivity(0(1))))))
			(line__167(_architecture 3 0 167 (_assignment (_simple)(_alias((ld)(loadReg)))(_target(2))(_sensitivity(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . detector_top 6 -1
	)
)
I 000053 55 8494          1394502848461 detector_top
(_unit VHDL (detector_top 0 28 (detector_top 0 42 ))
	(_version vb4)
	(_time 1394502848462 2014.03.10 21:54:08)
	(_source (\./../src/detector_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d487d086d58284c2d8d3c78f81d282d3d6d182d3d0)
	(_entity
		(_time 1394499631431)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 82 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 87 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 88 (_entity (_out ))))
			)
		)
		(debounce
			(_object
				(_port (_internal inp ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal outp ~STD_LOGIC_VECTOR{1~downto~0}~132 0 51 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
			)
		)
		(detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal btn ~STD_LOGIC_VECTOR{1~downto~0}~134 0 61 (_entity (_in ))))
				(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~136 0 62 (_entity (_out ))))
				(_port (_internal current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation x7seg 0 119 (_component x7segb )
		(_port
			((x(d_15_8))(sig_current_state))
			((x(d_7_0))(reg_to_x7seg))
			((clk)(mclk))
			((clr)(btn(0)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
			(_port
				((x)(x))
				((clk)(clk))
				((clr)(clr))
				((a_to_g)(a_to_g))
				((an)(an))
				((dp)(dp))
			)
		)
	)
	(_instantiation r 0 130 (_component reg )
		(_generic
			((N)((i 8)))
		)
		(_port
			((load)(loadReg(0)))
			((clk)(mclk))
			((clr)(btn(0)))
			((d)(sw))
			((q)(reg_to_x7seg))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 8)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation db 0 142 (_component debounce )
		(_port
			((inp)(bn))
			((cclk)(sclk190))
			((clr)(btn(0)))
			((outp)(debOut))
		)
		(_use (_entity . debounce debounce)
		)
	)
	(_instantiation cd 0 150 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(0)))
			((clk190)(sclk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation det 0 158 (_component detector )
		(_port
			((clk)(deb_to_det))
			((clr)(btn(0)))
			((btn)(bn))
			((ld)(loadReg))
			((current_state)(sig_current_state))
		)
		(_use (_entity . detector detector)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal deb_to_det ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal bn ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_architecture (_uni ))))
		(_signal (_internal debOut ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_architecture (_uni ))))
		(_signal (_internal loadReg ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 111 (_architecture (_uni ))))
		(_signal (_internal reg_to_x7seg ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 111 (_architecture (_uni ))))
		(_process
			(line__114(_architecture 0 0 114 (_assignment (_simple)(_target(9))(_sensitivity(11(0))(11(1))))))
			(line__115(_architecture 1 0 115 (_assignment (_simple)(_alias((bn(1))(btn(2))))(_target(10(1)))(_sensitivity(0(2))))))
			(line__116(_architecture 2 0 116 (_assignment (_simple)(_alias((bn(0))(btn(1))))(_target(10(0)))(_sensitivity(0(1))))))
			(line__167(_architecture 3 0 167 (_assignment (_simple)(_alias((ld)(loadReg)))(_target(2))(_sensitivity(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . detector_top 6 -1
	)
)
V 000052 55 1407          1394554461413 clock_pulse
(_unit VHDL (clock_pulse 0 4 (clock_pulse 0 13 ))
	(_version vb4)
	(_time 1394554461414 2014.03.11 12:14:21)
	(_source (\./../src/clock_pulse.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c8c9c89d939fcadeca9d8a91cfcfc8cfcdce9bcfcb)
	(_entity
		(_time 1394490093226)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal delay1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal delay2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal delay3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4)(5)(6))(_sensitivity(1)(2)(0)(4)(5))(_dssslsensitivity 2))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . clock_pulse 2 -1
	)
)
V 000049 55 1796          1394554462283 debounce
(_unit VHDL (debounce 0 4 (debounce 0 13 ))
	(_version vb4)
	(_time 1394554462284 2014.03.11 12:14:22)
	(_source (\./../src/debounce.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 31303234356667276665246b353732373437353734)
	(_entity
		(_time 1394491253715)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal inp ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal outp ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal delay1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal delay2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal delay3 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4)(5)(6))(_sensitivity(1)(2)(0)(4)(5))(_dssslsensitivity 2))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
	)
	(_model . debounce 2 -1
	)
)
V 000044 55 1478          1394554462486 reg
(_unit VHDL (reg 0 4 (reg 0 16 ))
	(_version vb4)
	(_time 1394554462487 2014.03.11 12:14:22)
	(_source (\./../src/reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fcfcf9acaaabafebffa8e9a6aafbfefaf9fafbfbfe)
	(_entity
		(_time 1394482893995)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \8\ (_entity ((i 8)))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_target(4))(_sensitivity(1)(2)(0)(3))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . reg 3 -1
	)
)
V 000049 55 2498          1394554462705 detector
(_unit VHDL (detector 0 12 (detector 0 24 ))
	(_version vb4)
	(_time 1394554462706 2014.03.11 12:14:22)
	(_source (\./../src/detector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d7d6db85d58187c1dad5c48c82d181d0d5d1d3d1d2)
	(_entity
		(_time 1394500444532)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal current_state ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal state_type 0 25 (_enum1 s0 s1 s2 s3 s4 s5 s6 e1 e2 e3 e4 e5 e6 (_to (i 0)(i 12)))))
		(_signal (_internal present_state state_type 0 26 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal next_current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(sreg(_architecture 0 0 29 (_process (_target(4)(5))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
			(C1(_architecture 1 0 40 (_process (_simple)(_target(6)(7))(_sensitivity(2)(5)))))
			(C2(_architecture 2 0 128 (_process (_simple)(_target(3(1))(3(0)))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 )
		(770 )
		(33686018 50463234 )
		(33751811 50463234 )
		(33686018 33751554 )
		(515 )
		(33686018 50528770 )
		(33751811 50528770 )
		(33686018 33686274 )
		(33751811 33686274 )
		(33686018 50463490 )
		(33751811 50463490 )
		(33686018 33751810 )
		(33751811 33751810 )
		(33751811 33751554 )
	)
	(_model . detector 3 -1
	)
)
V 000053 55 8494          1394554462832 detector_top
(_unit VHDL (detector_top 0 28 (detector_top 0 42 ))
	(_version vb4)
	(_time 1394554462833 2014.03.11 12:14:22)
	(_source (\./../src/detector_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 53525e50550503455f544008065505545156055457)
	(_entity
		(_time 1394499631431)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 82 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 87 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 88 (_entity (_out ))))
			)
		)
		(debounce
			(_object
				(_port (_internal inp ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal outp ~STD_LOGIC_VECTOR{1~downto~0}~132 0 51 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
			)
		)
		(detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal btn ~STD_LOGIC_VECTOR{1~downto~0}~134 0 61 (_entity (_in ))))
				(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~136 0 62 (_entity (_out ))))
				(_port (_internal current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation x7seg 0 119 (_component x7segb )
		(_port
			((x(d_15_8))(sig_current_state))
			((x(d_7_0))(reg_to_x7seg))
			((clk)(mclk))
			((clr)(btn(0)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
			(_port
				((x)(x))
				((clk)(clk))
				((clr)(clr))
				((a_to_g)(a_to_g))
				((an)(an))
				((dp)(dp))
			)
		)
	)
	(_instantiation r 0 130 (_component reg )
		(_generic
			((N)((i 8)))
		)
		(_port
			((load)(loadReg(0)))
			((clk)(mclk))
			((clr)(btn(0)))
			((d)(sw))
			((q)(reg_to_x7seg))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 8)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation db 0 142 (_component debounce )
		(_port
			((inp)(bn))
			((cclk)(sclk190))
			((clr)(btn(0)))
			((outp)(debOut))
		)
		(_use (_entity . debounce debounce)
		)
	)
	(_instantiation cd 0 150 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(0)))
			((clk190)(sclk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation det 0 158 (_component detector )
		(_port
			((clk)(deb_to_det))
			((clr)(btn(0)))
			((btn)(bn))
			((ld)(loadReg))
			((current_state)(sig_current_state))
		)
		(_use (_entity . detector detector)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal deb_to_det ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal bn ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_architecture (_uni ))))
		(_signal (_internal debOut ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_architecture (_uni ))))
		(_signal (_internal loadReg ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 111 (_architecture (_uni ))))
		(_signal (_internal reg_to_x7seg ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 111 (_architecture (_uni ))))
		(_process
			(line__114(_architecture 0 0 114 (_assignment (_simple)(_target(9))(_sensitivity(11(0))(11(1))))))
			(line__115(_architecture 1 0 115 (_assignment (_simple)(_alias((bn(1))(btn(2))))(_target(10(1)))(_sensitivity(0(2))))))
			(line__116(_architecture 2 0 116 (_assignment (_simple)(_alias((bn(0))(btn(1))))(_target(10(0)))(_sensitivity(0(1))))))
			(line__167(_architecture 3 0 167 (_assignment (_simple)(_alias((ld)(loadReg)))(_target(2))(_sensitivity(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . detector_top 6 -1
	)
)
V 000053 55 1417          1394554462910 ClockDivider
(_unit VHDL (clockdivider 0 5 (clockdivider 0 13 ))
	(_version vb4)
	(_time 1394554462911 2014.03.11 12:14:22)
	(_source (\./../src/ClockDivider.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a1a0abf6f3f6a3b7a3f4e3fbf4a7a8a6a7a7a8a7a5)
	(_entity
		(_time 1394493856331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((clk190)(q(17))))(_simpleassign BUF)(_target(2))(_sensitivity(3(17))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . ClockDivider 2 -1
	)
)
V 000047 55 3938          1394554463016 x7segb
(_unit VHDL (x7segb 0 6 (x7segb 0 17 ))
	(_version vb4)
	(_time 1394554463017 2014.03.11 12:14:23)
	(_source (\./../src/x7segb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0f0f560c5e5958190f0e18555c08070c08080c090a)
	(_entity
		(_time 1394498476772)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal aen ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal clkdiv ~STD_LOGIC_VECTOR{19~downto~0}~13 0 22 (_architecture (_uni ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_alias((s)(clkdiv(d_19_18))))(_target(6))(_sensitivity(9(d_19_18))))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((dp)(_string \"1"\)))(_target(5)))))
			(line__29(_architecture 2 0 29 (_assignment (_simple)(_target(8(3)))(_sensitivity(0(12))(0(13))(0(14))(0(15))))))
			(line__30(_architecture 3 0 30 (_assignment (_simple)(_target(8(2)))(_sensitivity(0(8))(0(9))(0(10))(0(11))(0(12))(0(13))(0(14))(0(15))))))
			(line__32(_architecture 4 0 32 (_assignment (_simple)(_target(8(1)))(_sensitivity(0(4))(0(5))(0(6))(0(7))(0(8))(0(9))(0(10))(0(11))(0(12))(0(13))(0(14))(0(15))))))
			(line__35(_architecture 5 0 35 (_assignment (_simple)(_target(8(0))))))
			(line__38(_architecture 6 0 38 (_process (_simple)(_target(7))(_sensitivity(0)(6)))))
			(line__49(_architecture 7 0 49 (_process (_simple)(_target(3))(_sensitivity(7)))))
			(line__72(_architecture 8 0 72 (_process (_simple)(_target(4))(_sensitivity(6)(8))(_monitor))))
			(line__81(_architecture 9 0 81 (_process (_simple)(_target(9))(_sensitivity(1)(2))(_read(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(33686018 197122 )
		(50463235 197379 )
		(33751554 131842 )
		(33686018 131843 )
		(50463235 131587 )
		(33686274 131587 )
		(33686274 131586 )
		(50463234 197123 )
		(33686018 131586 )
		(33686018 131587 )
		(50463234 131586 )
		(33686275 131586 )
		(33751810 197122 )
		(33686019 131842 )
		(33751810 131586 )
		(50529026 131586 )
		(50529027 )
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . x7segb 10 -1
	)
)
