//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_convolution_leaky_relu_4 // -- Begin function triton_poi_fused_convolution_leaky_relu_4
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_poi_fused_convolution_leaky_relu_4
.visible .entry triton_poi_fused_convolution_leaky_relu_4(
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_4_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_4_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_4_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_4_param_3,
	.param .u32 triton_poi_fused_convolution_leaky_relu_4_param_4,
	.param .u32 triton_poi_fused_convolution_leaky_relu_4_param_5
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<57>;
	.reg .b16 	%rs<25>;
	.reg .b32 	%r<91>;
	.reg .f32 	%f<34>;
	.reg .b64 	%rd<46>;
	.loc	1 19 0                          // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:19:0

// %bb.0:
	ld.param.u64 	%rd23, [triton_poi_fused_convolution_leaky_relu_4_param_0];
	ld.param.u64 	%rd24, [triton_poi_fused_convolution_leaky_relu_4_param_1];
$L__tmp0:
	.loc	1 22 28                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 24 21                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:24:21
	setp.lt.s32 	%p3, %r1, 256;
	ld.param.u64 	%rd25, [triton_poi_fused_convolution_leaky_relu_4_param_2];
	ld.param.u64 	%rd26, [triton_poi_fused_convolution_leaky_relu_4_param_3];
	.loc	1 25 28                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:25:33
	shl.b32 	%r47, %r2, 10;
	.loc	1 26 44                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:26:44
	mov.u32 	%r48, %tid.x;
	shl.b32 	%r49, %r48, 2;
	and.b32  	%r50, %r49, 508;
	and.b32  	%r51, %r48, 127;
	.loc	1 26 23                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:26:23
	or.b32  	%r52, %r47, %r50;
	or.b32  	%r53, %r52, 512;
	or.b32  	%r54, %r47, %r51;
	or.b32  	%r55, %r54, 128;
	or.b32  	%r56, %r54, 256;
	or.b32  	%r57, %r54, 384;
	or.b32  	%r58, %r54, 512;
	or.b32  	%r59, %r54, 640;
	or.b32  	%r60, %r54, 768;
	or.b32  	%r61, %r54, 896;
	.loc	1 27 21                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:27:21
	setp.lt.s32 	%p39, %r52, 2116;
	setp.lt.s32 	%p40, %r53, 2116;
	setp.lt.s32 	%p41, %r54, 2116;
	setp.lt.s32 	%p42, %r55, 2116;
	setp.lt.s32 	%p43, %r56, 2116;
	setp.lt.s32 	%p44, %r57, 2116;
	setp.lt.s32 	%p45, %r58, 2116;
	setp.lt.s32 	%p46, %r59, 2116;
	setp.lt.s32 	%p47, %r60, 2116;
	setp.lt.s32 	%p48, %r61, 2116;
	.loc	1 31 19                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:31:19
	shr.s32 	%r62, %r1, 31;
	shr.u32 	%r63, %r62, 26;
	add.s32 	%r64, %r1, %r63;
	shr.s32 	%r65, %r64, 6;
	.loc	1 30 19                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:30:19
	and.b32  	%r66, %r64, -64;
	sub.s32 	%r67, %r1, %r66;
	.loc	1 32 40                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:32:40
	mul.lo.s32 	%r68, %r1, 2116;
	.loc	1 32 35                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:32:35
	add.s32 	%r69, %r52, %r68;
	add.s32 	%r70, %r68, %r53;
	.loc	1 32 30                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:32:30
	mul.wide.s32 	%rd27, %r69, 4;
	add.s64 	%rd1, %rd23, %rd27;
	mul.wide.s32 	%rd28, %r70, 4;
	add.s64 	%rd2, %rd23, %rd28;
	.loc	1 32 53                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:32:53
	and.pred  	%p1, %p3, %p39;
	and.pred  	%p2, %p40, %p3;
	and.pred  	%p15, %p3, %p41;
	and.pred  	%p16, %p3, %p42;
	and.pred  	%p17, %p3, %p43;
	and.pred  	%p18, %p3, %p44;
	and.pred  	%p19, %p45, %p3;
	and.pred  	%p20, %p46, %p3;
	and.pred  	%p21, %p47, %p3;
	and.pred  	%p22, %p48, %p3;
	.loc	1 32 45                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:32:45
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r3, %r4, %r5, %r6 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	@%p2 ld.global.L1::evict_last.v4.b32 { %r7, %r8, %r9, %r10 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 33 30                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:33:30
	mul.wide.s32 	%rd29, %r67, 4;
	add.s64 	%rd3, %rd24, %rd29;
	.loc	1 33 35                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:33:35
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r11 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r12 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r13 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r14 }, [ %rd3 + 0 ];
	// end inline asm
	.loc	1 32 45                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:32:45
	mov.b32 	%f1, %r10;
	mov.b32 	%f2, %r9;
	mov.b32 	%f3, %r8;
	mov.b32 	%f4, %r7;
	mov.b32 	%f5, %r6;
	mov.b32 	%f6, %r5;
	mov.b32 	%f7, %r4;
	mov.b32 	%f8, %r3;
	.loc	1 34 18                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:34:18
	mov.b32 	%f9, %r14;
	add.f32 	%f10, %f9, %f8;
	add.f32 	%f11, %f9, %f7;
	add.f32 	%f12, %f9, %f6;
	add.f32 	%f13, %f9, %f5;
	add.f32 	%f14, %f9, %f4;
	add.f32 	%f15, %f9, %f3;
	add.f32 	%f16, %f9, %f2;
	add.f32 	%f17, %f9, %f1;
	.loc	1 36 18                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:36:18
	setp.gt.f32 	%p49, %f17, 0f00000000;
	setp.gt.f32 	%p50, %f16, 0f00000000;
	setp.gt.f32 	%p51, %f15, 0f00000000;
	setp.gt.f32 	%p52, %f14, 0f00000000;
	setp.gt.f32 	%p53, %f13, 0f00000000;
	setp.gt.f32 	%p54, %f12, 0f00000000;
	setp.gt.f32 	%p55, %f11, 0f00000000;
	setp.gt.f32 	%p56, %f10, 0f00000000;
	.loc	1 38 18                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:38:18
	mul.f32 	%f18, %f10, 0f3C23D70A;
	mul.f32 	%f19, %f11, 0f3C23D70A;
	mul.f32 	%f20, %f12, 0f3C23D70A;
	mul.f32 	%f21, %f13, 0f3C23D70A;
	mul.f32 	%f22, %f14, 0f3C23D70A;
	mul.f32 	%f23, %f15, 0f3C23D70A;
	mul.f32 	%f24, %f16, 0f3C23D70A;
	mul.f32 	%f25, %f17, 0f3C23D70A;
	.loc	1 39 32                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:39:32
	selp.f32 	%f26, %f10, %f18, %p56;
	selp.f32 	%f27, %f11, %f19, %p55;
	selp.f32 	%f28, %f12, %f20, %p54;
	selp.f32 	%f29, %f13, %f21, %p53;
	selp.f32 	%f30, %f14, %f22, %p52;
	selp.f32 	%f31, %f15, %f23, %p51;
	selp.f32 	%f32, %f16, %f24, %p50;
	selp.f32 	%f33, %f17, %f25, %p49;
	.loc	1 40 33                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:40:33
	shl.b32 	%r71, %r54, 6;
	shl.b32 	%r72, %r55, 6;
	shl.b32 	%r73, %r56, 6;
	shl.b32 	%r74, %r57, 6;
	shl.b32 	%r75, %r58, 6;
	shl.b32 	%r76, %r59, 6;
	shl.b32 	%r77, %r60, 6;
	shl.b32 	%r78, %r61, 6;
	.loc	1 40 30                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:40:30
	mad.lo.s32 	%r79, %r65, 135424, %r67;
	.loc	1 40 38                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:40:38
	add.s32 	%r80, %r79, %r71;
	add.s32 	%r81, %r79, %r72;
	add.s32 	%r82, %r79, %r73;
	add.s32 	%r83, %r79, %r74;
	add.s32 	%r84, %r79, %r75;
	add.s32 	%r85, %r79, %r76;
	add.s32 	%r86, %r79, %r77;
	add.s32 	%r87, %r79, %r78;
	.loc	1 40 25                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:40:25
	cvt.s64.s32 	%rd30, %r80;
	add.s64 	%rd7, %rd25, %rd30;
	cvt.s64.s32 	%rd31, %r81;
	add.s64 	%rd8, %rd25, %rd31;
	cvt.s64.s32 	%rd32, %r82;
	add.s64 	%rd9, %rd25, %rd32;
	cvt.s64.s32 	%rd33, %r83;
	add.s64 	%rd10, %rd25, %rd33;
	cvt.s64.s32 	%rd34, %r84;
	add.s64 	%rd11, %rd25, %rd34;
	cvt.s64.s32 	%rd35, %r85;
	add.s64 	%rd12, %rd25, %rd35;
	cvt.s64.s32 	%rd36, %r86;
	add.s64 	%rd13, %rd25, %rd36;
	cvt.s64.s32 	%rd37, %r87;
	add.s64 	%rd14, %rd25, %rd37;
	.loc	1 40 56                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:40:56
	mov.u32 	%r88, global_smem;
	add.s32 	%r15, %r88, %r50;
	selp.u16 	%rs1, 1, 0, %p56;
	mov.pred 	%p7, -1;
	// begin inline asm
	@%p7 st.shared.b8 [ %r15 + 0 ], %rs1;
	// end inline asm
	add.s32 	%r16, %r15, 1;
	selp.u16 	%rs2, 1, 0, %p55;
	// begin inline asm
	@%p7 st.shared.b8 [ %r16 + 0 ], %rs2;
	// end inline asm
	add.s32 	%r17, %r15, 2;
	selp.u16 	%rs3, 1, 0, %p54;
	// begin inline asm
	@%p7 st.shared.b8 [ %r17 + 0 ], %rs3;
	// end inline asm
	add.s32 	%r18, %r15, 3;
	selp.u16 	%rs4, 1, 0, %p53;
	// begin inline asm
	@%p7 st.shared.b8 [ %r18 + 0 ], %rs4;
	// end inline asm
	bar.sync 	0;
	add.s32 	%r89, %r88, %r51;
	ld.shared.u8 	%rs17, [%r89];
	ld.shared.u8 	%rs18, [%r89+128];
	ld.shared.u8 	%rs19, [%r89+256];
	ld.shared.u8 	%rs20, [%r89+384];
	bar.sync 	0;
	selp.u16 	%rs5, 1, 0, %p52;
	// begin inline asm
	@%p7 st.shared.b8 [ %r15 + 0 ], %rs5;
	// end inline asm
	selp.u16 	%rs6, 1, 0, %p51;
	// begin inline asm
	@%p7 st.shared.b8 [ %r16 + 0 ], %rs6;
	// end inline asm
	selp.u16 	%rs7, 1, 0, %p50;
	// begin inline asm
	@%p7 st.shared.b8 [ %r17 + 0 ], %rs7;
	// end inline asm
	selp.u16 	%rs8, 1, 0, %p49;
	// begin inline asm
	@%p7 st.shared.b8 [ %r18 + 0 ], %rs8;
	// end inline asm
	bar.sync 	0;
	ld.shared.u8 	%rs21, [%r89];
	ld.shared.u8 	%rs22, [%r89+128];
	ld.shared.u8 	%rs23, [%r89+256];
	ld.shared.u8 	%rs24, [%r89+384];
	and.b16  	%rs9, %rs17, 1;
	and.b16  	%rs10, %rs18, 1;
	and.b16  	%rs11, %rs19, 1;
	and.b16  	%rs12, %rs20, 1;
	and.b16  	%rs13, %rs21, 1;
	and.b16  	%rs14, %rs22, 1;
	and.b16  	%rs15, %rs23, 1;
	and.b16  	%rs16, %rs24, 1;
	// begin inline asm
	@%p15 st.global.b8 [ %rd7 + 0 ], { %rs9 };
	// end inline asm
	// begin inline asm
	@%p16 st.global.b8 [ %rd8 + 0 ], { %rs10 };
	// end inline asm
	// begin inline asm
	@%p17 st.global.b8 [ %rd9 + 0 ], { %rs11 };
	// end inline asm
	// begin inline asm
	@%p18 st.global.b8 [ %rd10 + 0 ], { %rs12 };
	// end inline asm
	// begin inline asm
	@%p19 st.global.b8 [ %rd11 + 0 ], { %rs13 };
	// end inline asm
	// begin inline asm
	@%p20 st.global.b8 [ %rd12 + 0 ], { %rs14 };
	// end inline asm
	// begin inline asm
	@%p21 st.global.b8 [ %rd13 + 0 ], { %rs15 };
	// end inline asm
	// begin inline asm
	@%p22 st.global.b8 [ %rd14 + 0 ], { %rs16 };
	// end inline asm
	.loc	1 41 25                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:41:25
	mul.wide.s32 	%rd38, %r80, 4;
	add.s64 	%rd15, %rd26, %rd38;
	mul.wide.s32 	%rd39, %r81, 4;
	add.s64 	%rd16, %rd26, %rd39;
	mul.wide.s32 	%rd40, %r82, 4;
	add.s64 	%rd17, %rd26, %rd40;
	mul.wide.s32 	%rd41, %r83, 4;
	add.s64 	%rd18, %rd26, %rd41;
	mul.wide.s32 	%rd42, %r84, 4;
	add.s64 	%rd19, %rd26, %rd42;
	mul.wide.s32 	%rd43, %r85, 4;
	add.s64 	%rd20, %rd26, %rd43;
	mul.wide.s32 	%rd44, %r86, 4;
	add.s64 	%rd21, %rd26, %rd44;
	mul.wide.s32 	%rd45, %r87, 4;
	add.s64 	%rd22, %rd26, %rd45;
	.loc	1 41 56                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:41:56
	bar.sync 	0;
	mad.lo.s32 	%r31, %r50, 3, %r15;
	mov.b32 	%r24, %f26;
	// begin inline asm
	@%p7 st.shared.b32 [ %r31 + 0 ], %r24;
	// end inline asm
	add.s32 	%r25, %r31, 4;
	mov.b32 	%r26, %f27;
	// begin inline asm
	@%p7 st.shared.b32 [ %r25 + 0 ], %r26;
	// end inline asm
	add.s32 	%r27, %r31, 8;
	mov.b32 	%r28, %f28;
	// begin inline asm
	@%p7 st.shared.b32 [ %r27 + 0 ], %r28;
	// end inline asm
	add.s32 	%r29, %r31, 12;
	mov.b32 	%r30, %f29;
	// begin inline asm
	@%p7 st.shared.b32 [ %r29 + 0 ], %r30;
	// end inline asm
	bar.sync 	0;
	mad.lo.s32 	%r90, %r51, 3, %r89;
	ld.shared.u32 	%r39, [%r90];
	ld.shared.u32 	%r40, [%r90+512];
	ld.shared.u32 	%r41, [%r90+1024];
	ld.shared.u32 	%r42, [%r90+1536];
	bar.sync 	0;
	mov.b32 	%r32, %f30;
	// begin inline asm
	@%p7 st.shared.b32 [ %r31 + 0 ], %r32;
	// end inline asm
	mov.b32 	%r34, %f31;
	// begin inline asm
	@%p7 st.shared.b32 [ %r25 + 0 ], %r34;
	// end inline asm
	mov.b32 	%r36, %f32;
	// begin inline asm
	@%p7 st.shared.b32 [ %r27 + 0 ], %r36;
	// end inline asm
	mov.b32 	%r38, %f33;
	// begin inline asm
	@%p7 st.shared.b32 [ %r29 + 0 ], %r38;
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r43, [%r90];
	ld.shared.u32 	%r44, [%r90+512];
	ld.shared.u32 	%r45, [%r90+1024];
	ld.shared.u32 	%r46, [%r90+1536];
	// begin inline asm
	@%p15 st.global.b32 [ %rd15 + 0 ], { %r39 };
	// end inline asm
	// begin inline asm
	@%p16 st.global.b32 [ %rd16 + 0 ], { %r40 };
	// end inline asm
	// begin inline asm
	@%p17 st.global.b32 [ %rd17 + 0 ], { %r41 };
	// end inline asm
	// begin inline asm
	@%p18 st.global.b32 [ %rd18 + 0 ], { %r42 };
	// end inline asm
	// begin inline asm
	@%p19 st.global.b32 [ %rd19 + 0 ], { %r43 };
	// end inline asm
	// begin inline asm
	@%p20 st.global.b32 [ %rd20 + 0 ], { %r44 };
	// end inline asm
	// begin inline asm
	@%p21 st.global.b32 [ %rd21 + 0 ], { %r45 };
	// end inline asm
	// begin inline asm
	@%p22 st.global.b32 [ %rd22 + 0 ], { %r46 };
	// end inline asm
	.loc	1 41 4                          // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:41:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/m4/cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 109
.b8 52
.b8 54
.b8 101
.b8 117
.b8 110
.b8 52
.b8 52
.b8 114
.b8 50
.b8 116
.b8 120
.b8 114
.b8 99
.b8 50
.b8 98
.b8 52
.b8 106
.b8 51
.b8 107
.b8 122
.b8 115
.b8 112
.b8 50
.b8 113
.b8 103
.b8 102
.b8 50
.b8 50
.b8 105
.b8 109
.b8 101
.b8 103
.b8 102
.b8 52
.b8 118
.b8 109
.b8 105
.b8 99
.b8 98
.b8 102
.b8 103
.b8 100
.b8 115
.b8 99
.b8 122
.b8 102
.b8 120
.b8 52
.b8 110
.b8 115
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 109
.b8 52
.b8 0
	}
	.section	.debug_macinfo	{	}
