

================================================================
== Vivado HLS Report for 'learn'
================================================================
* Date:           Fri Feb 19 21:10:57 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        HLS_CartPole
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.655 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+-------------+-----------+-----------+------+----------+
        |             |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- Loop 1     |        ?|        ?| 2783 ~ 3919 |          -|          -|     ?|    no    |
        | + Loop 1.1  |     2592|     3726|   16 ~ 23   |          -|          -|   162|    no    |
        +-------------+---------+---------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 184
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 2 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 184 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 162 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%steps_1 = alloca i32"   --->   Operation 185 'alloca' 'steps_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%x_read_assign = alloca float"   --->   Operation 186 'alloca' 'x_read_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%x_dot_read_assign = alloca float"   --->   Operation 187 'alloca' 'x_dot_read_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%theta_read_assign = alloca float"   --->   Operation 188 'alloca' 'theta_read_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%theta_dot_read_assig = alloca float"   --->   Operation 189 'alloca' 'theta_dot_read_assig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%failures_1 = alloca i32"   --->   Operation 190 'alloca' 'failures_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %y) nounwind, !map !48"   --->   Operation 191 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([162 x float]* %w) nounwind, !map !54"   --->   Operation 192 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %box) nounwind, !map !60"   --->   Operation 193 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([162 x float]* %e) nounwind, !map !64"   --->   Operation 194 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([162 x float]* %xbar) nounwind, !map !68"   --->   Operation 195 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %oldp) nounwind, !map !72"   --->   Operation 196 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([162 x float]* %v) nounwind, !map !76"   --->   Operation 197 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %x) nounwind, !map !80"   --->   Operation 198 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %x_dot) nounwind, !map !84"   --->   Operation 199 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %theta) nounwind, !map !88"   --->   Operation 200 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %theta_dot) nounwind, !map !92"   --->   Operation 201 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %r) nounwind, !map !96"   --->   Operation 202 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %p) nounwind, !map !100"   --->   Operation 203 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %rhat) nounwind, !map !104"   --->   Operation 204 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !108"   --->   Operation 205 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @learn_str) nounwind"   --->   Operation 206 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%theta_dot_read = call float @_ssdm_op_Read.ap_auto.float(float %theta_dot) nounwind" [HLS_CartPole/pole.c:3]   --->   Operation 207 'read' 'theta_dot_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%theta_read = call float @_ssdm_op_Read.ap_auto.float(float %theta) nounwind" [HLS_CartPole/pole.c:3]   --->   Operation 208 'read' 'theta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%x_dot_read = call float @_ssdm_op_Read.ap_auto.float(float %x_dot) nounwind" [HLS_CartPole/pole.c:3]   --->   Operation 209 'read' 'x_dot_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%x_read = call float @_ssdm_op_Read.ap_auto.float(float %x) nounwind" [HLS_CartPole/pole.c:3]   --->   Operation 210 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%box_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %box) nounwind" [HLS_CartPole/pole.c:3]   --->   Operation 211 'read' 'box_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (1.18ns)   --->   "store i32 0, i32* %failures_1" [HLS_CartPole/pole.c:14]   --->   Operation 212 'store' <Predicate = true> <Delay = 1.18>
ST_1 : Operation 213 [1/1] (1.23ns)   --->   "store float %theta_dot_read, float* %theta_dot_read_assig" [HLS_CartPole/pole.c:14]   --->   Operation 213 'store' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 214 [1/1] (1.23ns)   --->   "store float %theta_read, float* %theta_read_assign" [HLS_CartPole/pole.c:14]   --->   Operation 214 'store' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 215 [1/1] (1.23ns)   --->   "store float %x_dot_read, float* %x_dot_read_assign" [HLS_CartPole/pole.c:14]   --->   Operation 215 'store' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 216 [1/1] (1.23ns)   --->   "store float %x_read, float* %x_read_assign" [HLS_CartPole/pole.c:14]   --->   Operation 216 'store' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 217 [1/1] (1.18ns)   --->   "store i32 0, i32* %steps_1" [HLS_CartPole/pole.c:14]   --->   Operation 217 'store' <Predicate = true> <Delay = 1.18>
ST_1 : Operation 218 [1/1] (1.18ns)   --->   "br label %.loopexit" [HLS_CartPole/pole.c:14]   --->   Operation 218 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 2.97>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%p_01 = phi i32 [ %box_read, %0 ], [ %sext_ln47, %.loopexit.loopexit ]" [HLS_CartPole/pole.c:3]   --->   Operation 219 'phi' 'p_01' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%steps_1_load = load i32* %steps_1" [HLS_CartPole/pole.c:14]   --->   Operation 220 'load' 'steps_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%failures_1_load = load i32* %failures_1" [HLS_CartPole/pole.c:29]   --->   Operation 221 'load' 'failures_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (1.63ns)   --->   "%steps = add nsw i32 %steps_1_load, 1" [HLS_CartPole/pole.c:14]   --->   Operation 222 'add' 'steps' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (1.57ns)   --->   "%icmp_ln14 = icmp slt i32 %steps_1_load, 100000" [HLS_CartPole/pole.c:14]   --->   Operation 223 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (1.57ns)   --->   "%icmp_ln14_1 = icmp slt i32 %failures_1_load, 100" [HLS_CartPole/pole.c:14]   --->   Operation 224 'icmp' 'icmp_ln14_1' <Predicate = true> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.61ns)   --->   "%and_ln14 = and i1 %icmp_ln14, %icmp_ln14_1" [HLS_CartPole/pole.c:14]   --->   Operation 225 'and' 'and_ln14' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "br i1 %and_ln14, label %._crit_edge, label %8" [HLS_CartPole/pole.c:14]   --->   Operation 226 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%theta_dot_read_assig_1 = load float* %theta_dot_read_assig" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 227 'load' 'theta_dot_read_assig_1' <Predicate = (and_ln14)> <Delay = 0.00>
ST_2 : Operation 228 [2/2] (2.97ns)   --->   "%tmp_i = fpext float %theta_dot_read_assig_1 to double" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 228 'fpext' 'tmp_i' <Predicate = (and_ln14)> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (1.57ns)   --->   "%icmp_ln66 = icmp eq i32 %failures_1_load, 100" [HLS_CartPole/pole.c:66]   --->   Operation 229 'icmp' 'icmp_ln66' <Predicate = (!and_ln14)> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.61ns)   --->   "%steps_2 = select i1 %icmp_ln66, i32 -1, i32 %steps" [HLS_CartPole/pole.c:66]   --->   Operation 230 'select' 'steps_2' <Predicate = (!and_ln14)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "ret i32 %steps_2" [HLS_CartPole/pole.c:71]   --->   Operation 231 'ret' <Predicate = (!and_ln14)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.97>
ST_3 : Operation 232 [1/2] (2.97ns)   --->   "%tmp_i = fpext float %theta_dot_read_assig_1 to double" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 232 'fpext' 'tmp_i' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.41>
ST_4 : Operation 233 [5/5] (8.41ns)   --->   "%tmp_i_30 = fmul double %tmp_i, 5.000000e-02" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 233 'dmul' 'tmp_i_30' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.41>
ST_5 : Operation 234 [4/5] (8.41ns)   --->   "%tmp_i_30 = fmul double %tmp_i, 5.000000e-02" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 234 'dmul' 'tmp_i_30' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.41>
ST_6 : Operation 235 [3/5] (8.41ns)   --->   "%tmp_i_30 = fmul double %tmp_i, 5.000000e-02" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 235 'dmul' 'tmp_i_30' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.41>
ST_7 : Operation 236 [2/5] (8.41ns)   --->   "%tmp_i_30 = fmul double %tmp_i, 5.000000e-02" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 236 'dmul' 'tmp_i_30' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.41>
ST_8 : Operation 237 [1/5] (8.41ns)   --->   "%tmp_i_30 = fmul double %tmp_i, 5.000000e-02" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 237 'dmul' 'tmp_i_30' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.41>
ST_9 : Operation 238 [5/5] (8.41ns)   --->   "%tmp_63_i = fmul double %tmp_i_30, %tmp_i" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 238 'dmul' 'tmp_63_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.41>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%theta_read_assign_lo = load float* %theta_read_assign" [HLS_CartPole/pole.c:97->HLS_CartPole/pole.c:23]   --->   Operation 239 'load' 'theta_read_assign_lo' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 240 [2/2] (5.71ns)   --->   "%sintheta = call fastcc float @"sin_or_cos<float>"(float %theta_read_assign_lo, i1 zeroext false) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:123->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:8->HLS_CartPole/pole.c:79->HLS_CartPole/pole.c:23]   --->   Operation 240 'call' 'sintheta' <Predicate = true> <Delay = 5.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 241 [4/5] (8.41ns)   --->   "%tmp_63_i = fmul double %tmp_i_30, %tmp_i" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 241 'dmul' 'tmp_63_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.41>
ST_11 : Operation 242 [1/2] (6.07ns)   --->   "%sintheta = call fastcc float @"sin_or_cos<float>"(float %theta_read_assign_lo, i1 zeroext false) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:123->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:8->HLS_CartPole/pole.c:79->HLS_CartPole/pole.c:23]   --->   Operation 242 'call' 'sintheta' <Predicate = true> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 243 [3/5] (8.41ns)   --->   "%tmp_63_i = fmul double %tmp_i_30, %tmp_i" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 243 'dmul' 'tmp_63_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.41>
ST_12 : Operation 244 [2/2] (5.71ns)   --->   "%costheta = call fastcc float @"sin_or_cos<float>"(float %theta_read_assign_lo, i1 zeroext true) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:127->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:12->HLS_CartPole/pole.c:78->HLS_CartPole/pole.c:23]   --->   Operation 244 'call' 'costheta' <Predicate = true> <Delay = 5.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 245 [2/5] (8.41ns)   --->   "%tmp_63_i = fmul double %tmp_i_30, %tmp_i" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 245 'dmul' 'tmp_63_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 246 [2/2] (2.97ns)   --->   "%tmp_64_i = fpext float %sintheta to double" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 246 'fpext' 'tmp_64_i' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.41>
ST_13 : Operation 247 [1/2] (6.07ns)   --->   "%costheta = call fastcc float @"sin_or_cos<float>"(float %theta_read_assign_lo, i1 zeroext true) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:127->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:12->HLS_CartPole/pole.c:78->HLS_CartPole/pole.c:23]   --->   Operation 247 'call' 'costheta' <Predicate = true> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 248 [1/5] (8.41ns)   --->   "%tmp_63_i = fmul double %tmp_i_30, %tmp_i" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 248 'dmul' 'tmp_63_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 249 [1/2] (2.97ns)   --->   "%tmp_64_i = fpext float %sintheta to double" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 249 'fpext' 'tmp_64_i' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.41>
ST_14 : Operation 250 [5/5] (8.41ns)   --->   "%tmp_65_i = fmul double %tmp_63_i, %tmp_64_i" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 250 'dmul' 'tmp_65_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 251 [2/2] (2.97ns)   --->   "%tmp_72_i = fpext float %costheta to double" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 251 'fpext' 'tmp_72_i' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.41>
ST_15 : Operation 252 [4/5] (8.41ns)   --->   "%tmp_65_i = fmul double %tmp_63_i, %tmp_64_i" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 252 'dmul' 'tmp_65_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 253 [1/2] (2.97ns)   --->   "%tmp_72_i = fpext float %costheta to double" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 253 'fpext' 'tmp_72_i' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.41>
ST_16 : Operation 254 [3/5] (8.41ns)   --->   "%tmp_65_i = fmul double %tmp_63_i, %tmp_64_i" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 254 'dmul' 'tmp_65_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 255 [5/5] (8.41ns)   --->   "%tmp_73_i = fmul double %tmp_72_i, 1.000000e-01" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 255 'dmul' 'tmp_73_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.41>
ST_17 : Operation 256 [2/5] (8.41ns)   --->   "%tmp_65_i = fmul double %tmp_63_i, %tmp_64_i" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 256 'dmul' 'tmp_65_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 257 [4/5] (8.41ns)   --->   "%tmp_73_i = fmul double %tmp_72_i, 1.000000e-01" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 257 'dmul' 'tmp_73_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.41>
ST_18 : Operation 258 [1/5] (8.41ns)   --->   "%tmp_65_i = fmul double %tmp_63_i, %tmp_64_i" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 258 'dmul' 'tmp_65_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 259 [3/5] (8.41ns)   --->   "%tmp_73_i = fmul double %tmp_72_i, 1.000000e-01" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 259 'dmul' 'tmp_73_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.41>
ST_19 : Operation 260 [5/5] (6.30ns)   --->   "%tmp_66_i = fadd double %tmp_65_i, -1.000000e+01" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 260 'dadd' 'tmp_66_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 261 [2/5] (8.41ns)   --->   "%tmp_73_i = fmul double %tmp_72_i, 1.000000e-01" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 261 'dmul' 'tmp_73_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.41>
ST_20 : Operation 262 [4/5] (6.30ns)   --->   "%tmp_66_i = fadd double %tmp_65_i, -1.000000e+01" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 262 'dadd' 'tmp_66_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 263 [1/5] (8.41ns)   --->   "%tmp_73_i = fmul double %tmp_72_i, 1.000000e-01" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 263 'dmul' 'tmp_73_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.41>
ST_21 : Operation 264 [3/5] (6.30ns)   --->   "%tmp_66_i = fadd double %tmp_65_i, -1.000000e+01" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 264 'dadd' 'tmp_66_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 265 [5/5] (8.41ns)   --->   "%tmp_74_i = fmul double %tmp_73_i, %tmp_72_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 265 'dmul' 'tmp_74_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.41>
ST_22 : Operation 266 [2/5] (6.30ns)   --->   "%tmp_66_i = fadd double %tmp_65_i, -1.000000e+01" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 266 'dadd' 'tmp_66_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 267 [4/5] (8.41ns)   --->   "%tmp_74_i = fmul double %tmp_73_i, %tmp_72_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 267 'dmul' 'tmp_74_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.41>
ST_23 : Operation 268 [1/5] (6.30ns)   --->   "%tmp_66_i = fadd double %tmp_65_i, -1.000000e+01" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 268 'dadd' 'tmp_66_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 269 [3/5] (8.41ns)   --->   "%tmp_74_i = fmul double %tmp_73_i, %tmp_72_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 269 'dmul' 'tmp_74_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.41>
ST_24 : Operation 270 [22/22] (7.59ns)   --->   "%tmp_67_i = fdiv double %tmp_66_i, 1.100000e+00" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 270 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 271 [2/5] (8.41ns)   --->   "%tmp_74_i = fmul double %tmp_73_i, %tmp_72_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 271 'dmul' 'tmp_74_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.41>
ST_25 : Operation 272 [21/22] (7.59ns)   --->   "%tmp_67_i = fdiv double %tmp_66_i, 1.100000e+00" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 272 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 273 [1/5] (8.41ns)   --->   "%tmp_74_i = fmul double %tmp_73_i, %tmp_72_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 273 'dmul' 'tmp_74_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.59>
ST_26 : Operation 274 [20/22] (7.59ns)   --->   "%tmp_67_i = fdiv double %tmp_66_i, 1.100000e+00" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 274 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 275 [22/22] (7.59ns)   --->   "%tmp_75_i = fdiv double %tmp_74_i, 1.100000e+00" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 275 'ddiv' 'tmp_75_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.59>
ST_27 : Operation 276 [19/22] (7.59ns)   --->   "%tmp_67_i = fdiv double %tmp_66_i, 1.100000e+00" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 276 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 277 [21/22] (7.59ns)   --->   "%tmp_75_i = fdiv double %tmp_74_i, 1.100000e+00" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 277 'ddiv' 'tmp_75_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.59>
ST_28 : Operation 278 [18/22] (7.59ns)   --->   "%tmp_67_i = fdiv double %tmp_66_i, 1.100000e+00" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 278 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 279 [20/22] (7.59ns)   --->   "%tmp_75_i = fdiv double %tmp_74_i, 1.100000e+00" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 279 'ddiv' 'tmp_75_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.59>
ST_29 : Operation 280 [17/22] (7.59ns)   --->   "%tmp_67_i = fdiv double %tmp_66_i, 1.100000e+00" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 280 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 281 [19/22] (7.59ns)   --->   "%tmp_75_i = fdiv double %tmp_74_i, 1.100000e+00" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 281 'ddiv' 'tmp_75_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.59>
ST_30 : Operation 282 [16/22] (7.59ns)   --->   "%tmp_67_i = fdiv double %tmp_66_i, 1.100000e+00" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 282 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 283 [18/22] (7.59ns)   --->   "%tmp_75_i = fdiv double %tmp_74_i, 1.100000e+00" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 283 'ddiv' 'tmp_75_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.59>
ST_31 : Operation 284 [15/22] (7.59ns)   --->   "%tmp_67_i = fdiv double %tmp_66_i, 1.100000e+00" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 284 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 285 [17/22] (7.59ns)   --->   "%tmp_75_i = fdiv double %tmp_74_i, 1.100000e+00" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 285 'ddiv' 'tmp_75_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.59>
ST_32 : Operation 286 [14/22] (7.59ns)   --->   "%tmp_67_i = fdiv double %tmp_66_i, 1.100000e+00" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 286 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 287 [16/22] (7.59ns)   --->   "%tmp_75_i = fdiv double %tmp_74_i, 1.100000e+00" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 287 'ddiv' 'tmp_75_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.59>
ST_33 : Operation 288 [13/22] (7.59ns)   --->   "%tmp_67_i = fdiv double %tmp_66_i, 1.100000e+00" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 288 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 289 [15/22] (7.59ns)   --->   "%tmp_75_i = fdiv double %tmp_74_i, 1.100000e+00" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 289 'ddiv' 'tmp_75_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.59>
ST_34 : Operation 290 [12/22] (7.59ns)   --->   "%tmp_67_i = fdiv double %tmp_66_i, 1.100000e+00" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 290 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 291 [14/22] (7.59ns)   --->   "%tmp_75_i = fdiv double %tmp_74_i, 1.100000e+00" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 291 'ddiv' 'tmp_75_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.59>
ST_35 : Operation 292 [11/22] (7.59ns)   --->   "%tmp_67_i = fdiv double %tmp_66_i, 1.100000e+00" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 292 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 293 [13/22] (7.59ns)   --->   "%tmp_75_i = fdiv double %tmp_74_i, 1.100000e+00" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 293 'ddiv' 'tmp_75_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.59>
ST_36 : Operation 294 [10/22] (7.59ns)   --->   "%tmp_67_i = fdiv double %tmp_66_i, 1.100000e+00" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 294 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 295 [12/22] (7.59ns)   --->   "%tmp_75_i = fdiv double %tmp_74_i, 1.100000e+00" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 295 'ddiv' 'tmp_75_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.59>
ST_37 : Operation 296 [9/22] (7.59ns)   --->   "%tmp_67_i = fdiv double %tmp_66_i, 1.100000e+00" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 296 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 297 [11/22] (7.59ns)   --->   "%tmp_75_i = fdiv double %tmp_74_i, 1.100000e+00" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 297 'ddiv' 'tmp_75_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.59>
ST_38 : Operation 298 [8/22] (7.59ns)   --->   "%tmp_67_i = fdiv double %tmp_66_i, 1.100000e+00" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 298 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 299 [10/22] (7.59ns)   --->   "%tmp_75_i = fdiv double %tmp_74_i, 1.100000e+00" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 299 'ddiv' 'tmp_75_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.59>
ST_39 : Operation 300 [7/22] (7.59ns)   --->   "%tmp_67_i = fdiv double %tmp_66_i, 1.100000e+00" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 300 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 301 [9/22] (7.59ns)   --->   "%tmp_75_i = fdiv double %tmp_74_i, 1.100000e+00" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 301 'ddiv' 'tmp_75_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.59>
ST_40 : Operation 302 [6/22] (7.59ns)   --->   "%tmp_67_i = fdiv double %tmp_66_i, 1.100000e+00" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 302 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 303 [8/22] (7.59ns)   --->   "%tmp_75_i = fdiv double %tmp_74_i, 1.100000e+00" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 303 'ddiv' 'tmp_75_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.59>
ST_41 : Operation 304 [5/22] (7.59ns)   --->   "%tmp_67_i = fdiv double %tmp_66_i, 1.100000e+00" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 304 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 305 [7/22] (7.59ns)   --->   "%tmp_75_i = fdiv double %tmp_74_i, 1.100000e+00" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 305 'ddiv' 'tmp_75_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.59>
ST_42 : Operation 306 [4/22] (7.59ns)   --->   "%tmp_67_i = fdiv double %tmp_66_i, 1.100000e+00" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 306 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 307 [6/22] (7.59ns)   --->   "%tmp_75_i = fdiv double %tmp_74_i, 1.100000e+00" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 307 'ddiv' 'tmp_75_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.59>
ST_43 : Operation 308 [3/22] (7.59ns)   --->   "%tmp_67_i = fdiv double %tmp_66_i, 1.100000e+00" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 308 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 309 [5/22] (7.59ns)   --->   "%tmp_75_i = fdiv double %tmp_74_i, 1.100000e+00" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 309 'ddiv' 'tmp_75_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.59>
ST_44 : Operation 310 [2/22] (7.59ns)   --->   "%tmp_67_i = fdiv double %tmp_66_i, 1.100000e+00" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 310 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 311 [4/22] (7.59ns)   --->   "%tmp_75_i = fdiv double %tmp_74_i, 1.100000e+00" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 311 'ddiv' 'tmp_75_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.59>
ST_45 : Operation 312 [1/22] (7.59ns)   --->   "%tmp_67_i = fdiv double %tmp_66_i, 1.100000e+00" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 312 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 313 [3/22] (7.59ns)   --->   "%tmp_75_i = fdiv double %tmp_74_i, 1.100000e+00" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 313 'ddiv' 'tmp_75_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.59>
ST_46 : Operation 314 [2/2] (3.72ns)   --->   "%temp = fptrunc double %tmp_67_i to float" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 314 'fptrunc' 'temp' <Predicate = true> <Delay = 3.72> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 315 [2/22] (7.59ns)   --->   "%tmp_75_i = fdiv double %tmp_74_i, 1.100000e+00" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 315 'ddiv' 'tmp_75_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.59>
ST_47 : Operation 316 [1/2] (3.72ns)   --->   "%temp = fptrunc double %tmp_67_i to float" [HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23]   --->   Operation 316 'fptrunc' 'temp' <Predicate = true> <Delay = 3.72> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 317 [1/22] (7.59ns)   --->   "%tmp_75_i = fdiv double %tmp_74_i, 1.100000e+00" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 317 'ddiv' 'tmp_75_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 8.44>
ST_48 : Operation 318 [5/5] (8.41ns)   --->   "%tmp_68_i = fmul double %tmp_64_i, 9.800000e+00" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 318 'dmul' 'tmp_68_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 319 [3/3] (8.44ns)   --->   "%tmp_69_i = fmul float %costheta, %temp" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 319 'fmul' 'tmp_69_i' <Predicate = true> <Delay = 8.44> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 320 [5/5] (6.30ns)   --->   "%tmp_76_i = fsub double 0x3FF55555555554BF, %tmp_75_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 320 'dsub' 'tmp_76_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 8.44>
ST_49 : Operation 321 [4/5] (8.41ns)   --->   "%tmp_68_i = fmul double %tmp_64_i, 9.800000e+00" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 321 'dmul' 'tmp_68_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 322 [2/3] (8.44ns)   --->   "%tmp_69_i = fmul float %costheta, %temp" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 322 'fmul' 'tmp_69_i' <Predicate = true> <Delay = 8.44> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 323 [4/5] (6.30ns)   --->   "%tmp_76_i = fsub double 0x3FF55555555554BF, %tmp_75_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 323 'dsub' 'tmp_76_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 8.44>
ST_50 : Operation 324 [3/5] (8.41ns)   --->   "%tmp_68_i = fmul double %tmp_64_i, 9.800000e+00" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 324 'dmul' 'tmp_68_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 325 [1/3] (8.44ns)   --->   "%tmp_69_i = fmul float %costheta, %temp" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 325 'fmul' 'tmp_69_i' <Predicate = true> <Delay = 8.44> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 326 [3/5] (6.30ns)   --->   "%tmp_76_i = fsub double 0x3FF55555555554BF, %tmp_75_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 326 'dsub' 'tmp_76_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 8.41>
ST_51 : Operation 327 [2/5] (8.41ns)   --->   "%tmp_68_i = fmul double %tmp_64_i, 9.800000e+00" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 327 'dmul' 'tmp_68_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 328 [2/2] (2.97ns)   --->   "%tmp_70_i = fpext float %tmp_69_i to double" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 328 'fpext' 'tmp_70_i' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 329 [2/5] (6.30ns)   --->   "%tmp_76_i = fsub double 0x3FF55555555554BF, %tmp_75_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 329 'dsub' 'tmp_76_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 8.41>
ST_52 : Operation 330 [1/5] (8.41ns)   --->   "%tmp_68_i = fmul double %tmp_64_i, 9.800000e+00" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 330 'dmul' 'tmp_68_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 331 [1/2] (2.97ns)   --->   "%tmp_70_i = fpext float %tmp_69_i to double" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 331 'fpext' 'tmp_70_i' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 332 [1/5] (6.30ns)   --->   "%tmp_76_i = fsub double 0x3FF55555555554BF, %tmp_75_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 332 'dsub' 'tmp_76_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 8.41>
ST_53 : Operation 333 [5/5] (6.30ns)   --->   "%tmp_71_i = fsub double %tmp_68_i, %tmp_70_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 333 'dsub' 'tmp_71_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 334 [5/5] (8.41ns)   --->   "%tmp_77_i = fmul double %tmp_76_i, 5.000000e-01" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 334 'dmul' 'tmp_77_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 8.41>
ST_54 : Operation 335 [4/5] (6.30ns)   --->   "%tmp_71_i = fsub double %tmp_68_i, %tmp_70_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 335 'dsub' 'tmp_71_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 336 [4/5] (8.41ns)   --->   "%tmp_77_i = fmul double %tmp_76_i, 5.000000e-01" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 336 'dmul' 'tmp_77_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 8.41>
ST_55 : Operation 337 [3/5] (6.30ns)   --->   "%tmp_71_i = fsub double %tmp_68_i, %tmp_70_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 337 'dsub' 'tmp_71_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 338 [3/5] (8.41ns)   --->   "%tmp_77_i = fmul double %tmp_76_i, 5.000000e-01" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 338 'dmul' 'tmp_77_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 8.41>
ST_56 : Operation 339 [2/5] (6.30ns)   --->   "%tmp_71_i = fsub double %tmp_68_i, %tmp_70_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 339 'dsub' 'tmp_71_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 340 [2/5] (8.41ns)   --->   "%tmp_77_i = fmul double %tmp_76_i, 5.000000e-01" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 340 'dmul' 'tmp_77_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 8.41>
ST_57 : Operation 341 [1/5] (6.30ns)   --->   "%tmp_71_i = fsub double %tmp_68_i, %tmp_70_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 341 'dsub' 'tmp_71_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 342 [1/5] (8.41ns)   --->   "%tmp_77_i = fmul double %tmp_76_i, 5.000000e-01" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 342 'dmul' 'tmp_77_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.59>
ST_58 : Operation 343 [22/22] (7.59ns)   --->   "%tmp_78_i = fdiv double %tmp_71_i, %tmp_77_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 343 'ddiv' 'tmp_78_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.59>
ST_59 : Operation 344 [21/22] (7.59ns)   --->   "%tmp_78_i = fdiv double %tmp_71_i, %tmp_77_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 344 'ddiv' 'tmp_78_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.59>
ST_60 : Operation 345 [20/22] (7.59ns)   --->   "%tmp_78_i = fdiv double %tmp_71_i, %tmp_77_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 345 'ddiv' 'tmp_78_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.59>
ST_61 : Operation 346 [19/22] (7.59ns)   --->   "%tmp_78_i = fdiv double %tmp_71_i, %tmp_77_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 346 'ddiv' 'tmp_78_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.59>
ST_62 : Operation 347 [18/22] (7.59ns)   --->   "%tmp_78_i = fdiv double %tmp_71_i, %tmp_77_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 347 'ddiv' 'tmp_78_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.59>
ST_63 : Operation 348 [17/22] (7.59ns)   --->   "%tmp_78_i = fdiv double %tmp_71_i, %tmp_77_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 348 'ddiv' 'tmp_78_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.59>
ST_64 : Operation 349 [16/22] (7.59ns)   --->   "%tmp_78_i = fdiv double %tmp_71_i, %tmp_77_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 349 'ddiv' 'tmp_78_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.59>
ST_65 : Operation 350 [15/22] (7.59ns)   --->   "%tmp_78_i = fdiv double %tmp_71_i, %tmp_77_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 350 'ddiv' 'tmp_78_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.59>
ST_66 : Operation 351 [14/22] (7.59ns)   --->   "%tmp_78_i = fdiv double %tmp_71_i, %tmp_77_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 351 'ddiv' 'tmp_78_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.59>
ST_67 : Operation 352 [13/22] (7.59ns)   --->   "%tmp_78_i = fdiv double %tmp_71_i, %tmp_77_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 352 'ddiv' 'tmp_78_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.59>
ST_68 : Operation 353 [12/22] (7.59ns)   --->   "%tmp_78_i = fdiv double %tmp_71_i, %tmp_77_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 353 'ddiv' 'tmp_78_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.59>
ST_69 : Operation 354 [11/22] (7.59ns)   --->   "%tmp_78_i = fdiv double %tmp_71_i, %tmp_77_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 354 'ddiv' 'tmp_78_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.59>
ST_70 : Operation 355 [10/22] (7.59ns)   --->   "%tmp_78_i = fdiv double %tmp_71_i, %tmp_77_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 355 'ddiv' 'tmp_78_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.59>
ST_71 : Operation 356 [9/22] (7.59ns)   --->   "%tmp_78_i = fdiv double %tmp_71_i, %tmp_77_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 356 'ddiv' 'tmp_78_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.59>
ST_72 : Operation 357 [8/22] (7.59ns)   --->   "%tmp_78_i = fdiv double %tmp_71_i, %tmp_77_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 357 'ddiv' 'tmp_78_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.59>
ST_73 : Operation 358 [7/22] (7.59ns)   --->   "%tmp_78_i = fdiv double %tmp_71_i, %tmp_77_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 358 'ddiv' 'tmp_78_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.59>
ST_74 : Operation 359 [6/22] (7.59ns)   --->   "%tmp_78_i = fdiv double %tmp_71_i, %tmp_77_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 359 'ddiv' 'tmp_78_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.59>
ST_75 : Operation 360 [5/22] (7.59ns)   --->   "%tmp_78_i = fdiv double %tmp_71_i, %tmp_77_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 360 'ddiv' 'tmp_78_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.59>
ST_76 : Operation 361 [4/22] (7.59ns)   --->   "%tmp_78_i = fdiv double %tmp_71_i, %tmp_77_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 361 'ddiv' 'tmp_78_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.59>
ST_77 : Operation 362 [3/22] (7.59ns)   --->   "%tmp_78_i = fdiv double %tmp_71_i, %tmp_77_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 362 'ddiv' 'tmp_78_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.59>
ST_78 : Operation 363 [2/22] (7.59ns)   --->   "%tmp_78_i = fdiv double %tmp_71_i, %tmp_77_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 363 'ddiv' 'tmp_78_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.59>
ST_79 : Operation 364 [1/22] (7.59ns)   --->   "%tmp_78_i = fdiv double %tmp_71_i, %tmp_77_i" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 364 'ddiv' 'tmp_78_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 3.72>
ST_80 : Operation 365 [2/2] (3.72ns)   --->   "%thetaacc = fptrunc double %tmp_78_i to float" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 365 'fptrunc' 'thetaacc' <Predicate = true> <Delay = 3.72> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.70>
ST_81 : Operation 366 [1/2] (3.72ns)   --->   "%thetaacc = fptrunc double %tmp_78_i to float" [HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23]   --->   Operation 366 'fptrunc' 'thetaacc' <Predicate = true> <Delay = 3.72> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 367 [2/2] (2.97ns)   --->   "%tmp_80_i = fpext float %thetaacc to double" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 367 'fpext' 'tmp_80_i' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 81> <Delay = 2.97>
ST_82 : Operation 368 [1/2] (2.97ns)   --->   "%tmp_80_i = fpext float %thetaacc to double" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 368 'fpext' 'tmp_80_i' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 82> <Delay = 8.41>
ST_83 : Operation 369 [5/5] (8.41ns)   --->   "%tmp_81_i = fmul double %tmp_80_i, 5.000000e-02" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 369 'dmul' 'tmp_81_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 370 [5/5] (8.41ns)   --->   "%tmp_95_i = fmul double %tmp_80_i, 2.000000e-02" [HLS_CartPole/pole.c:98->HLS_CartPole/pole.c:23]   --->   Operation 370 'dmul' 'tmp_95_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 8.41>
ST_84 : Operation 371 [4/5] (8.41ns)   --->   "%tmp_81_i = fmul double %tmp_80_i, 5.000000e-02" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 371 'dmul' 'tmp_81_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 372 [4/5] (8.41ns)   --->   "%tmp_95_i = fmul double %tmp_80_i, 2.000000e-02" [HLS_CartPole/pole.c:98->HLS_CartPole/pole.c:23]   --->   Operation 372 'dmul' 'tmp_95_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 8.41>
ST_85 : Operation 373 [3/5] (8.41ns)   --->   "%tmp_81_i = fmul double %tmp_80_i, 5.000000e-02" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 373 'dmul' 'tmp_81_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 374 [3/5] (8.41ns)   --->   "%tmp_95_i = fmul double %tmp_80_i, 2.000000e-02" [HLS_CartPole/pole.c:98->HLS_CartPole/pole.c:23]   --->   Operation 374 'dmul' 'tmp_95_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 8.41>
ST_86 : Operation 375 [2/5] (8.41ns)   --->   "%tmp_81_i = fmul double %tmp_80_i, 5.000000e-02" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 375 'dmul' 'tmp_81_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 376 [2/5] (8.41ns)   --->   "%tmp_95_i = fmul double %tmp_80_i, 2.000000e-02" [HLS_CartPole/pole.c:98->HLS_CartPole/pole.c:23]   --->   Operation 376 'dmul' 'tmp_95_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 8.41>
ST_87 : Operation 377 [1/5] (8.41ns)   --->   "%tmp_81_i = fmul double %tmp_80_i, 5.000000e-02" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 377 'dmul' 'tmp_81_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 378 [1/5] (8.41ns)   --->   "%tmp_95_i = fmul double %tmp_80_i, 2.000000e-02" [HLS_CartPole/pole.c:98->HLS_CartPole/pole.c:23]   --->   Operation 378 'dmul' 'tmp_95_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 8.41>
ST_88 : Operation 379 [5/5] (8.41ns)   --->   "%tmp_82_i = fmul double %tmp_81_i, %tmp_72_i" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 379 'dmul' 'tmp_82_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 380 [5/5] (8.41ns)   --->   "%tmp_92_i = fmul double %tmp_i, 2.000000e-02" [HLS_CartPole/pole.c:97->HLS_CartPole/pole.c:23]   --->   Operation 380 'dmul' 'tmp_92_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 381 [5/5] (6.30ns)   --->   "%tmp_96_i = fadd double %tmp_i, %tmp_95_i" [HLS_CartPole/pole.c:98->HLS_CartPole/pole.c:23]   --->   Operation 381 'dadd' 'tmp_96_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 8.41>
ST_89 : Operation 382 [4/5] (8.41ns)   --->   "%tmp_82_i = fmul double %tmp_81_i, %tmp_72_i" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 382 'dmul' 'tmp_82_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 383 [4/5] (8.41ns)   --->   "%tmp_92_i = fmul double %tmp_i, 2.000000e-02" [HLS_CartPole/pole.c:97->HLS_CartPole/pole.c:23]   --->   Operation 383 'dmul' 'tmp_92_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 384 [4/5] (6.30ns)   --->   "%tmp_96_i = fadd double %tmp_i, %tmp_95_i" [HLS_CartPole/pole.c:98->HLS_CartPole/pole.c:23]   --->   Operation 384 'dadd' 'tmp_96_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 8.41>
ST_90 : Operation 385 [3/5] (8.41ns)   --->   "%tmp_82_i = fmul double %tmp_81_i, %tmp_72_i" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 385 'dmul' 'tmp_82_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 386 [3/5] (8.41ns)   --->   "%tmp_92_i = fmul double %tmp_i, 2.000000e-02" [HLS_CartPole/pole.c:97->HLS_CartPole/pole.c:23]   --->   Operation 386 'dmul' 'tmp_92_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 387 [3/5] (6.30ns)   --->   "%tmp_96_i = fadd double %tmp_i, %tmp_95_i" [HLS_CartPole/pole.c:98->HLS_CartPole/pole.c:23]   --->   Operation 387 'dadd' 'tmp_96_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 8.41>
ST_91 : Operation 388 [2/5] (8.41ns)   --->   "%tmp_82_i = fmul double %tmp_81_i, %tmp_72_i" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 388 'dmul' 'tmp_82_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 389 [2/5] (8.41ns)   --->   "%tmp_92_i = fmul double %tmp_i, 2.000000e-02" [HLS_CartPole/pole.c:97->HLS_CartPole/pole.c:23]   --->   Operation 389 'dmul' 'tmp_92_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 390 [2/2] (2.97ns)   --->   "%tmp_93_i = fpext float %theta_read_assign_lo to double" [HLS_CartPole/pole.c:97->HLS_CartPole/pole.c:23]   --->   Operation 390 'fpext' 'tmp_93_i' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 391 [2/5] (6.30ns)   --->   "%tmp_96_i = fadd double %tmp_i, %tmp_95_i" [HLS_CartPole/pole.c:98->HLS_CartPole/pole.c:23]   --->   Operation 391 'dadd' 'tmp_96_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 8.41>
ST_92 : Operation 392 [1/5] (8.41ns)   --->   "%tmp_82_i = fmul double %tmp_81_i, %tmp_72_i" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 392 'dmul' 'tmp_82_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 393 [1/5] (8.41ns)   --->   "%tmp_92_i = fmul double %tmp_i, 2.000000e-02" [HLS_CartPole/pole.c:97->HLS_CartPole/pole.c:23]   --->   Operation 393 'dmul' 'tmp_92_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 394 [1/2] (2.97ns)   --->   "%tmp_93_i = fpext float %theta_read_assign_lo to double" [HLS_CartPole/pole.c:97->HLS_CartPole/pole.c:23]   --->   Operation 394 'fpext' 'tmp_93_i' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 395 [1/5] (6.30ns)   --->   "%tmp_96_i = fadd double %tmp_i, %tmp_95_i" [HLS_CartPole/pole.c:98->HLS_CartPole/pole.c:23]   --->   Operation 395 'dadd' 'tmp_96_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.59>
ST_93 : Operation 396 [22/22] (7.59ns)   --->   "%tmp_83_i = fdiv double %tmp_82_i, 1.100000e+00" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 396 'ddiv' 'tmp_83_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 397 [5/5] (6.30ns)   --->   "%tmp_94_i = fadd double %tmp_93_i, %tmp_92_i" [HLS_CartPole/pole.c:97->HLS_CartPole/pole.c:23]   --->   Operation 397 'dadd' 'tmp_94_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 398 [2/2] (3.72ns)   --->   "%theta_dot_write_assi = fptrunc double %tmp_96_i to float" [HLS_CartPole/pole.c:98->HLS_CartPole/pole.c:23]   --->   Operation 398 'fptrunc' 'theta_dot_write_assi' <Predicate = true> <Delay = 3.72> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.59>
ST_94 : Operation 399 [21/22] (7.59ns)   --->   "%tmp_83_i = fdiv double %tmp_82_i, 1.100000e+00" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 399 'ddiv' 'tmp_83_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 400 [4/5] (6.30ns)   --->   "%tmp_94_i = fadd double %tmp_93_i, %tmp_92_i" [HLS_CartPole/pole.c:97->HLS_CartPole/pole.c:23]   --->   Operation 400 'dadd' 'tmp_94_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 401 [1/2] (3.72ns)   --->   "%theta_dot_write_assi = fptrunc double %tmp_96_i to float" [HLS_CartPole/pole.c:98->HLS_CartPole/pole.c:23]   --->   Operation 401 'fptrunc' 'theta_dot_write_assi' <Predicate = true> <Delay = 3.72> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.59>
ST_95 : Operation 402 [20/22] (7.59ns)   --->   "%tmp_83_i = fdiv double %tmp_82_i, 1.100000e+00" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 402 'ddiv' 'tmp_83_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 403 [3/5] (6.30ns)   --->   "%tmp_94_i = fadd double %tmp_93_i, %tmp_92_i" [HLS_CartPole/pole.c:97->HLS_CartPole/pole.c:23]   --->   Operation 403 'dadd' 'tmp_94_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.59>
ST_96 : Operation 404 [19/22] (7.59ns)   --->   "%tmp_83_i = fdiv double %tmp_82_i, 1.100000e+00" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 404 'ddiv' 'tmp_83_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 405 [2/5] (6.30ns)   --->   "%tmp_94_i = fadd double %tmp_93_i, %tmp_92_i" [HLS_CartPole/pole.c:97->HLS_CartPole/pole.c:23]   --->   Operation 405 'dadd' 'tmp_94_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.59>
ST_97 : Operation 406 [18/22] (7.59ns)   --->   "%tmp_83_i = fdiv double %tmp_82_i, 1.100000e+00" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 406 'ddiv' 'tmp_83_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 407 [1/5] (6.30ns)   --->   "%tmp_94_i = fadd double %tmp_93_i, %tmp_92_i" [HLS_CartPole/pole.c:97->HLS_CartPole/pole.c:23]   --->   Operation 407 'dadd' 'tmp_94_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.59>
ST_98 : Operation 408 [17/22] (7.59ns)   --->   "%tmp_83_i = fdiv double %tmp_82_i, 1.100000e+00" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 408 'ddiv' 'tmp_83_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 409 [2/2] (3.72ns)   --->   "%theta_write_assign = fptrunc double %tmp_94_i to float" [HLS_CartPole/pole.c:97->HLS_CartPole/pole.c:23]   --->   Operation 409 'fptrunc' 'theta_write_assign' <Predicate = true> <Delay = 3.72> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.59>
ST_99 : Operation 410 [16/22] (7.59ns)   --->   "%tmp_83_i = fdiv double %tmp_82_i, 1.100000e+00" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 410 'ddiv' 'tmp_83_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 411 [1/2] (3.72ns)   --->   "%theta_write_assign = fptrunc double %tmp_94_i to float" [HLS_CartPole/pole.c:97->HLS_CartPole/pole.c:23]   --->   Operation 411 'fptrunc' 'theta_write_assign' <Predicate = true> <Delay = 3.72> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.59>
ST_100 : Operation 412 [15/22] (7.59ns)   --->   "%tmp_83_i = fdiv double %tmp_82_i, 1.100000e+00" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 412 'ddiv' 'tmp_83_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.59>
ST_101 : Operation 413 [14/22] (7.59ns)   --->   "%tmp_83_i = fdiv double %tmp_82_i, 1.100000e+00" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 413 'ddiv' 'tmp_83_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.59>
ST_102 : Operation 414 [13/22] (7.59ns)   --->   "%tmp_83_i = fdiv double %tmp_82_i, 1.100000e+00" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 414 'ddiv' 'tmp_83_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.59>
ST_103 : Operation 415 [12/22] (7.59ns)   --->   "%tmp_83_i = fdiv double %tmp_82_i, 1.100000e+00" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 415 'ddiv' 'tmp_83_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.59>
ST_104 : Operation 416 [11/22] (7.59ns)   --->   "%tmp_83_i = fdiv double %tmp_82_i, 1.100000e+00" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 416 'ddiv' 'tmp_83_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.59>
ST_105 : Operation 417 [10/22] (7.59ns)   --->   "%tmp_83_i = fdiv double %tmp_82_i, 1.100000e+00" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 417 'ddiv' 'tmp_83_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.59>
ST_106 : Operation 418 [9/22] (7.59ns)   --->   "%tmp_83_i = fdiv double %tmp_82_i, 1.100000e+00" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 418 'ddiv' 'tmp_83_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.59>
ST_107 : Operation 419 [8/22] (7.59ns)   --->   "%tmp_83_i = fdiv double %tmp_82_i, 1.100000e+00" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 419 'ddiv' 'tmp_83_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.59>
ST_108 : Operation 420 [7/22] (7.59ns)   --->   "%tmp_83_i = fdiv double %tmp_82_i, 1.100000e+00" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 420 'ddiv' 'tmp_83_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.59>
ST_109 : Operation 421 [6/22] (7.59ns)   --->   "%tmp_83_i = fdiv double %tmp_82_i, 1.100000e+00" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 421 'ddiv' 'tmp_83_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.59>
ST_110 : Operation 422 [5/22] (7.59ns)   --->   "%tmp_83_i = fdiv double %tmp_82_i, 1.100000e+00" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 422 'ddiv' 'tmp_83_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.59>
ST_111 : Operation 423 [4/22] (7.59ns)   --->   "%tmp_83_i = fdiv double %tmp_82_i, 1.100000e+00" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 423 'ddiv' 'tmp_83_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.59>
ST_112 : Operation 424 [3/22] (7.59ns)   --->   "%tmp_83_i = fdiv double %tmp_82_i, 1.100000e+00" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 424 'ddiv' 'tmp_83_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.59>
ST_113 : Operation 425 [2/2] (2.97ns)   --->   "%tmp_79_i = fpext float %temp to double" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 425 'fpext' 'tmp_79_i' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_113 : Operation 426 [2/22] (7.59ns)   --->   "%tmp_83_i = fdiv double %tmp_82_i, 1.100000e+00" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 426 'ddiv' 'tmp_83_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.59>
ST_114 : Operation 427 [1/2] (2.97ns)   --->   "%tmp_79_i = fpext float %temp to double" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 427 'fpext' 'tmp_79_i' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_114 : Operation 428 [1/22] (7.59ns)   --->   "%tmp_83_i = fdiv double %tmp_82_i, 1.100000e+00" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 428 'ddiv' 'tmp_83_i' <Predicate = true> <Delay = 7.59> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 6.30>
ST_115 : Operation 429 [5/5] (6.30ns)   --->   "%tmp_84_i = fsub double %tmp_79_i, %tmp_83_i" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 429 'dsub' 'tmp_84_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 6.30>
ST_116 : Operation 430 [4/5] (6.30ns)   --->   "%tmp_84_i = fsub double %tmp_79_i, %tmp_83_i" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 430 'dsub' 'tmp_84_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 6.30>
ST_117 : Operation 431 [3/5] (6.30ns)   --->   "%tmp_84_i = fsub double %tmp_79_i, %tmp_83_i" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 431 'dsub' 'tmp_84_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 6.30>
ST_118 : Operation 432 [2/5] (6.30ns)   --->   "%tmp_84_i = fsub double %tmp_79_i, %tmp_83_i" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 432 'dsub' 'tmp_84_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 6.30>
ST_119 : Operation 433 [1/1] (0.00ns)   --->   "%x_dot_read_assign_lo = load float* %x_dot_read_assign" [HLS_CartPole/pole.c:95->HLS_CartPole/pole.c:23]   --->   Operation 433 'load' 'x_dot_read_assign_lo' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 434 [1/5] (6.30ns)   --->   "%tmp_84_i = fsub double %tmp_79_i, %tmp_83_i" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 434 'dsub' 'tmp_84_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 435 [2/2] (2.97ns)   --->   "%tmp_85_i = fpext float %x_dot_read_assign_lo to double" [HLS_CartPole/pole.c:95->HLS_CartPole/pole.c:23]   --->   Operation 435 'fpext' 'tmp_85_i' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 120 <SV = 119> <Delay = 3.72>
ST_120 : Operation 436 [2/2] (3.72ns)   --->   "%xacc = fptrunc double %tmp_84_i to float" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 436 'fptrunc' 'xacc' <Predicate = true> <Delay = 3.72> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_120 : Operation 437 [1/2] (2.97ns)   --->   "%tmp_85_i = fpext float %x_dot_read_assign_lo to double" [HLS_CartPole/pole.c:95->HLS_CartPole/pole.c:23]   --->   Operation 437 'fpext' 'tmp_85_i' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 121 <SV = 120> <Delay = 8.41>
ST_121 : Operation 438 [1/2] (3.72ns)   --->   "%xacc = fptrunc double %tmp_84_i to float" [HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23]   --->   Operation 438 'fptrunc' 'xacc' <Predicate = true> <Delay = 3.72> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_121 : Operation 439 [5/5] (8.41ns)   --->   "%tmp_86_i = fmul double %tmp_85_i, 2.000000e-02" [HLS_CartPole/pole.c:95->HLS_CartPole/pole.c:23]   --->   Operation 439 'dmul' 'tmp_86_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 440 [2/2] (2.97ns)   --->   "%tmp_89_i = fpext float %xacc to double" [HLS_CartPole/pole.c:96->HLS_CartPole/pole.c:23]   --->   Operation 440 'fpext' 'tmp_89_i' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 122 <SV = 121> <Delay = 8.41>
ST_122 : Operation 441 [4/5] (8.41ns)   --->   "%tmp_86_i = fmul double %tmp_85_i, 2.000000e-02" [HLS_CartPole/pole.c:95->HLS_CartPole/pole.c:23]   --->   Operation 441 'dmul' 'tmp_86_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 442 [1/2] (2.97ns)   --->   "%tmp_89_i = fpext float %xacc to double" [HLS_CartPole/pole.c:96->HLS_CartPole/pole.c:23]   --->   Operation 442 'fpext' 'tmp_89_i' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 123 <SV = 122> <Delay = 8.41>
ST_123 : Operation 443 [3/5] (8.41ns)   --->   "%tmp_86_i = fmul double %tmp_85_i, 2.000000e-02" [HLS_CartPole/pole.c:95->HLS_CartPole/pole.c:23]   --->   Operation 443 'dmul' 'tmp_86_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 444 [5/5] (8.41ns)   --->   "%tmp_90_i = fmul double %tmp_89_i, 2.000000e-02" [HLS_CartPole/pole.c:96->HLS_CartPole/pole.c:23]   --->   Operation 444 'dmul' 'tmp_90_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 8.41>
ST_124 : Operation 445 [1/1] (0.00ns)   --->   "%x_read_assign_load = load float* %x_read_assign" [HLS_CartPole/pole.c:95->HLS_CartPole/pole.c:23]   --->   Operation 445 'load' 'x_read_assign_load' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 446 [2/5] (8.41ns)   --->   "%tmp_86_i = fmul double %tmp_85_i, 2.000000e-02" [HLS_CartPole/pole.c:95->HLS_CartPole/pole.c:23]   --->   Operation 446 'dmul' 'tmp_86_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 447 [2/2] (2.97ns)   --->   "%tmp_87_i = fpext float %x_read_assign_load to double" [HLS_CartPole/pole.c:95->HLS_CartPole/pole.c:23]   --->   Operation 447 'fpext' 'tmp_87_i' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_124 : Operation 448 [4/5] (8.41ns)   --->   "%tmp_90_i = fmul double %tmp_89_i, 2.000000e-02" [HLS_CartPole/pole.c:96->HLS_CartPole/pole.c:23]   --->   Operation 448 'dmul' 'tmp_90_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 8.41>
ST_125 : Operation 449 [1/5] (8.41ns)   --->   "%tmp_86_i = fmul double %tmp_85_i, 2.000000e-02" [HLS_CartPole/pole.c:95->HLS_CartPole/pole.c:23]   --->   Operation 449 'dmul' 'tmp_86_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 450 [1/2] (2.97ns)   --->   "%tmp_87_i = fpext float %x_read_assign_load to double" [HLS_CartPole/pole.c:95->HLS_CartPole/pole.c:23]   --->   Operation 450 'fpext' 'tmp_87_i' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_125 : Operation 451 [3/5] (8.41ns)   --->   "%tmp_90_i = fmul double %tmp_89_i, 2.000000e-02" [HLS_CartPole/pole.c:96->HLS_CartPole/pole.c:23]   --->   Operation 451 'dmul' 'tmp_90_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 8.41>
ST_126 : Operation 452 [5/5] (6.30ns)   --->   "%tmp_88_i = fadd double %tmp_87_i, %tmp_86_i" [HLS_CartPole/pole.c:95->HLS_CartPole/pole.c:23]   --->   Operation 452 'dadd' 'tmp_88_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 453 [2/5] (8.41ns)   --->   "%tmp_90_i = fmul double %tmp_89_i, 2.000000e-02" [HLS_CartPole/pole.c:96->HLS_CartPole/pole.c:23]   --->   Operation 453 'dmul' 'tmp_90_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 8.41>
ST_127 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i32 %p_01 to i64" [HLS_CartPole/pole.c:16]   --->   Operation 454 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 455 [1/1] (0.00ns)   --->   "%e_addr = getelementptr [162 x float]* %e, i64 0, i64 %sext_ln16" [HLS_CartPole/pole.c:18]   --->   Operation 455 'getelementptr' 'e_addr' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 456 [2/2] (2.66ns)   --->   "%e_load = load float* %e_addr, align 4" [HLS_CartPole/pole.c:18]   --->   Operation 456 'load' 'e_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_127 : Operation 457 [1/1] (0.00ns)   --->   "%xbar_addr = getelementptr [162 x float]* %xbar, i64 0, i64 %sext_ln16" [HLS_CartPole/pole.c:19]   --->   Operation 457 'getelementptr' 'xbar_addr' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 458 [2/2] (2.66ns)   --->   "%xbar_load = load float* %xbar_addr, align 4" [HLS_CartPole/pole.c:19]   --->   Operation 458 'load' 'xbar_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_127 : Operation 459 [1/1] (0.00ns)   --->   "%v_addr = getelementptr [162 x float]* %v, i64 0, i64 %sext_ln16" [HLS_CartPole/pole.c:21]   --->   Operation 459 'getelementptr' 'v_addr' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 460 [2/2] (2.66ns)   --->   "%v_load_1 = load float* %v_addr, align 4" [HLS_CartPole/pole.c:21]   --->   Operation 460 'load' 'v_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_127 : Operation 461 [4/5] (6.30ns)   --->   "%tmp_88_i = fadd double %tmp_87_i, %tmp_86_i" [HLS_CartPole/pole.c:95->HLS_CartPole/pole.c:23]   --->   Operation 461 'dadd' 'tmp_88_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 462 [1/5] (8.41ns)   --->   "%tmp_90_i = fmul double %tmp_89_i, 2.000000e-02" [HLS_CartPole/pole.c:96->HLS_CartPole/pole.c:23]   --->   Operation 462 'dmul' 'tmp_90_i' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 6.30>
ST_128 : Operation 463 [1/2] (2.66ns)   --->   "%e_load = load float* %e_addr, align 4" [HLS_CartPole/pole.c:18]   --->   Operation 463 'load' 'e_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_128 : Operation 464 [2/2] (2.97ns)   --->   "%tmp_s = fpext float %e_load to double" [HLS_CartPole/pole.c:18]   --->   Operation 464 'fpext' 'tmp_s' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_128 : Operation 465 [1/2] (2.66ns)   --->   "%xbar_load = load float* %xbar_addr, align 4" [HLS_CartPole/pole.c:19]   --->   Operation 465 'load' 'xbar_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_128 : Operation 466 [2/2] (2.97ns)   --->   "%tmp_3 = fpext float %xbar_load to double" [HLS_CartPole/pole.c:19]   --->   Operation 466 'fpext' 'tmp_3' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_128 : Operation 467 [1/2] (2.66ns)   --->   "%v_load_1 = load float* %v_addr, align 4" [HLS_CartPole/pole.c:21]   --->   Operation 467 'load' 'v_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_128 : Operation 468 [3/5] (6.30ns)   --->   "%tmp_88_i = fadd double %tmp_87_i, %tmp_86_i" [HLS_CartPole/pole.c:95->HLS_CartPole/pole.c:23]   --->   Operation 468 'dadd' 'tmp_88_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 469 [5/5] (6.30ns)   --->   "%tmp_91_i = fadd double %tmp_85_i, %tmp_90_i" [HLS_CartPole/pole.c:96->HLS_CartPole/pole.c:23]   --->   Operation 469 'dadd' 'tmp_91_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 6.30>
ST_129 : Operation 470 [1/2] (2.97ns)   --->   "%tmp_s = fpext float %e_load to double" [HLS_CartPole/pole.c:18]   --->   Operation 470 'fpext' 'tmp_s' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_129 : Operation 471 [1/2] (2.97ns)   --->   "%tmp_3 = fpext float %xbar_load to double" [HLS_CartPole/pole.c:19]   --->   Operation 471 'fpext' 'tmp_3' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_129 : Operation 472 [2/5] (6.30ns)   --->   "%tmp_88_i = fadd double %tmp_87_i, %tmp_86_i" [HLS_CartPole/pole.c:95->HLS_CartPole/pole.c:23]   --->   Operation 472 'dadd' 'tmp_88_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 473 [4/5] (6.30ns)   --->   "%tmp_91_i = fadd double %tmp_85_i, %tmp_90_i" [HLS_CartPole/pole.c:96->HLS_CartPole/pole.c:23]   --->   Operation 473 'dadd' 'tmp_91_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 6.30>
ST_130 : Operation 474 [5/5] (6.30ns)   --->   "%tmp_1 = fadd double %tmp_s, undef" [HLS_CartPole/pole.c:18]   --->   Operation 474 'dadd' 'tmp_1' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 475 [5/5] (6.30ns)   --->   "%tmp_4 = fadd double %tmp_3, 0x3FC9999999999998" [HLS_CartPole/pole.c:19]   --->   Operation 475 'dadd' 'tmp_4' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 476 [1/5] (6.30ns)   --->   "%tmp_88_i = fadd double %tmp_87_i, %tmp_86_i" [HLS_CartPole/pole.c:95->HLS_CartPole/pole.c:23]   --->   Operation 476 'dadd' 'tmp_88_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 477 [3/5] (6.30ns)   --->   "%tmp_91_i = fadd double %tmp_85_i, %tmp_90_i" [HLS_CartPole/pole.c:96->HLS_CartPole/pole.c:23]   --->   Operation 477 'dadd' 'tmp_91_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 6.30>
ST_131 : Operation 478 [4/5] (6.30ns)   --->   "%tmp_1 = fadd double %tmp_s, undef" [HLS_CartPole/pole.c:18]   --->   Operation 478 'dadd' 'tmp_1' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 479 [4/5] (6.30ns)   --->   "%tmp_4 = fadd double %tmp_3, 0x3FC9999999999998" [HLS_CartPole/pole.c:19]   --->   Operation 479 'dadd' 'tmp_4' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 480 [2/2] (3.72ns)   --->   "%x_write_assign = fptrunc double %tmp_88_i to float" [HLS_CartPole/pole.c:95->HLS_CartPole/pole.c:23]   --->   Operation 480 'fptrunc' 'x_write_assign' <Predicate = true> <Delay = 3.72> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_131 : Operation 481 [2/5] (6.30ns)   --->   "%tmp_91_i = fadd double %tmp_85_i, %tmp_90_i" [HLS_CartPole/pole.c:96->HLS_CartPole/pole.c:23]   --->   Operation 481 'dadd' 'tmp_91_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 482 [2/2] (2.97ns)   --->   "%tmp_28_i = fpext float %theta_write_assign to double" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 482 'fpext' 'tmp_28_i' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 132 <SV = 131> <Delay = 6.70>
ST_132 : Operation 483 [3/5] (6.30ns)   --->   "%tmp_1 = fadd double %tmp_s, undef" [HLS_CartPole/pole.c:18]   --->   Operation 483 'dadd' 'tmp_1' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 484 [3/5] (6.30ns)   --->   "%tmp_4 = fadd double %tmp_3, 0x3FC9999999999998" [HLS_CartPole/pole.c:19]   --->   Operation 484 'dadd' 'tmp_4' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 485 [1/2] (3.72ns)   --->   "%x_write_assign = fptrunc double %tmp_88_i to float" [HLS_CartPole/pole.c:95->HLS_CartPole/pole.c:23]   --->   Operation 485 'fptrunc' 'x_write_assign' <Predicate = true> <Delay = 3.72> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_132 : Operation 486 [1/5] (6.30ns)   --->   "%tmp_91_i = fadd double %tmp_85_i, %tmp_90_i" [HLS_CartPole/pole.c:96->HLS_CartPole/pole.c:23]   --->   Operation 486 'dadd' 'tmp_91_i' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 487 [2/2] (2.97ns)   --->   "%tmp_i1 = fpext float %x_write_assign to double" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 487 'fpext' 'tmp_i1' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_132 : Operation 488 [1/2] (2.97ns)   --->   "%tmp_28_i = fpext float %theta_write_assign to double" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 488 'fpext' 'tmp_28_i' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_132 : Operation 489 [2/2] (3.70ns)   --->   "%tmp_38 = fcmp olt double %tmp_28_i, -1.047192e-01" [HLS_CartPole/pole.c:124->HLS_CartPole/pole.c:25]   --->   Operation 489 'dcmp' 'tmp_38' <Predicate = true> <Delay = 3.70> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 6.67>
ST_133 : Operation 490 [2/5] (6.30ns)   --->   "%tmp_1 = fadd double %tmp_s, undef" [HLS_CartPole/pole.c:18]   --->   Operation 490 'dadd' 'tmp_1' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 491 [2/5] (6.30ns)   --->   "%tmp_4 = fadd double %tmp_3, 0x3FC9999999999998" [HLS_CartPole/pole.c:19]   --->   Operation 491 'dadd' 'tmp_4' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 492 [2/2] (3.72ns)   --->   "%x_dot_write_assign = fptrunc double %tmp_91_i to float" [HLS_CartPole/pole.c:96->HLS_CartPole/pole.c:23]   --->   Operation 492 'fptrunc' 'x_dot_write_assign' <Predicate = true> <Delay = 3.72> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_133 : Operation 493 [1/2] (2.97ns)   --->   "%tmp_i1 = fpext float %x_write_assign to double" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 493 'fpext' 'tmp_i1' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_133 : Operation 494 [1/1] (0.00ns)   --->   "%bitcast_ln107 = bitcast double %tmp_i1 to i64" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 494 'bitcast' 'bitcast_ln107' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_27 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln107, i32 52, i32 62)" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 495 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i64 %bitcast_ln107 to i52" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 496 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 497 [1/1] (1.23ns)   --->   "%icmp_ln107 = icmp ne i11 %tmp_27, -1" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 497 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 498 [1/1] (1.73ns)   --->   "%icmp_ln107_1 = icmp eq i52 %trunc_ln107, 0" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 498 'icmp' 'icmp_ln107_1' <Predicate = true> <Delay = 1.73> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 499 [1/1] (0.61ns)   --->   "%or_ln107 = or i1 %icmp_ln107_1, %icmp_ln107" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 499 'or' 'or_ln107' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 500 [2/2] (3.70ns)   --->   "%tmp_28 = fcmp olt double %tmp_i1, -2.400000e+00" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 500 'dcmp' 'tmp_28' <Predicate = true> <Delay = 3.70> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 501 [2/2] (3.70ns)   --->   "%tmp_29 = fcmp ogt double %tmp_i1, 2.400000e+00" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 501 'dcmp' 'tmp_29' <Predicate = true> <Delay = 3.70> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 502 [1/1] (0.00ns)   --->   "%bitcast_ln107_1 = bitcast double %tmp_28_i to i64" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 502 'bitcast' 'bitcast_ln107_1' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_30 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln107_1, i32 52, i32 62)" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 503 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = trunc i64 %bitcast_ln107_1 to i52" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 504 'trunc' 'trunc_ln107_1' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 505 [1/1] (1.23ns)   --->   "%icmp_ln107_2 = icmp ne i11 %tmp_30, -1" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 505 'icmp' 'icmp_ln107_2' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 506 [1/1] (1.73ns)   --->   "%icmp_ln107_3 = icmp eq i52 %trunc_ln107_1, 0" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 506 'icmp' 'icmp_ln107_3' <Predicate = true> <Delay = 1.73> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 507 [1/1] (0.61ns)   --->   "%or_ln107_1 = or i1 %icmp_ln107_3, %icmp_ln107_2" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 507 'or' 'or_ln107_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 508 [2/2] (3.70ns)   --->   "%tmp_31 = fcmp olt double %tmp_28_i, -2.094384e-01" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 508 'dcmp' 'tmp_31' <Predicate = true> <Delay = 3.70> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 509 [2/2] (3.70ns)   --->   "%tmp_32 = fcmp ogt double %tmp_28_i, 2.094384e-01" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 509 'dcmp' 'tmp_32' <Predicate = true> <Delay = 3.70> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 510 [2/2] (3.70ns)   --->   "%tmp_33 = fcmp olt double %tmp_i1, -8.000000e-01" [HLS_CartPole/pole.c:110->HLS_CartPole/pole.c:25]   --->   Operation 510 'dcmp' 'tmp_33' <Predicate = true> <Delay = 3.70> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 511 [2/2] (3.70ns)   --->   "%tmp_34 = fcmp olt double %tmp_i1, 8.000000e-01" [HLS_CartPole/pole.c:112->HLS_CartPole/pole.c:25]   --->   Operation 511 'dcmp' 'tmp_34' <Predicate = true> <Delay = 3.70> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 512 [1/2] (3.70ns)   --->   "%tmp_38 = fcmp olt double %tmp_28_i, -1.047192e-01" [HLS_CartPole/pole.c:124->HLS_CartPole/pole.c:25]   --->   Operation 512 'dcmp' 'tmp_38' <Predicate = true> <Delay = 3.70> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 513 [1/1] (0.61ns)   --->   "%and_ln124 = and i1 %or_ln107_1, %tmp_38" [HLS_CartPole/pole.c:124->HLS_CartPole/pole.c:25]   --->   Operation 513 'and' 'and_ln124' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 7.51>
ST_134 : Operation 514 [1/5] (6.30ns)   --->   "%tmp_1 = fadd double %tmp_s, undef" [HLS_CartPole/pole.c:18]   --->   Operation 514 'dadd' 'tmp_1' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 515 [1/5] (6.30ns)   --->   "%tmp_4 = fadd double %tmp_3, 0x3FC9999999999998" [HLS_CartPole/pole.c:19]   --->   Operation 515 'dadd' 'tmp_4' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 516 [1/2] (3.72ns)   --->   "%x_dot_write_assign = fptrunc double %tmp_91_i to float" [HLS_CartPole/pole.c:96->HLS_CartPole/pole.c:23]   --->   Operation 516 'fptrunc' 'x_dot_write_assign' <Predicate = true> <Delay = 3.72> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_134 : Operation 517 [1/2] (3.70ns)   --->   "%tmp_28 = fcmp olt double %tmp_i1, -2.400000e+00" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 517 'dcmp' 'tmp_28' <Predicate = true> <Delay = 3.70> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 518 [1/2] (3.70ns)   --->   "%tmp_29 = fcmp ogt double %tmp_i1, 2.400000e+00" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 518 'dcmp' 'tmp_29' <Predicate = true> <Delay = 3.70> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 519 [1/2] (3.70ns)   --->   "%tmp_31 = fcmp olt double %tmp_28_i, -2.094384e-01" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 519 'dcmp' 'tmp_31' <Predicate = true> <Delay = 3.70> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 520 [1/2] (3.70ns)   --->   "%tmp_32 = fcmp ogt double %tmp_28_i, 2.094384e-01" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 520 'dcmp' 'tmp_32' <Predicate = true> <Delay = 3.70> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 521 [1/2] (3.70ns)   --->   "%tmp_33 = fcmp olt double %tmp_i1, -8.000000e-01" [HLS_CartPole/pole.c:110->HLS_CartPole/pole.c:25]   --->   Operation 521 'dcmp' 'tmp_33' <Predicate = true> <Delay = 3.70> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 522 [1/2] (3.70ns)   --->   "%tmp_34 = fcmp olt double %tmp_i1, 8.000000e-01" [HLS_CartPole/pole.c:112->HLS_CartPole/pole.c:25]   --->   Operation 522 'dcmp' 'tmp_34' <Predicate = true> <Delay = 3.70> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 523 [2/2] (3.78ns)   --->   "%tmp_36 = fcmp olt float %x_dot_write_assign, -5.000000e-01" [HLS_CartPole/pole.c:117->HLS_CartPole/pole.c:25]   --->   Operation 523 'fcmp' 'tmp_36' <Predicate = true> <Delay = 3.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 524 [2/2] (3.78ns)   --->   "%tmp_37 = fcmp olt float %x_dot_write_assign, 5.000000e-01" [HLS_CartPole/pole.c:119->HLS_CartPole/pole.c:25]   --->   Operation 524 'fcmp' 'tmp_37' <Predicate = true> <Delay = 3.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 525 [2/2] (3.70ns)   --->   "%tmp_39 = fcmp olt double %tmp_28_i, -1.745320e-02" [HLS_CartPole/pole.c:126->HLS_CartPole/pole.c:25]   --->   Operation 525 'dcmp' 'tmp_39' <Predicate = (!and_ln124)> <Delay = 3.70> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 526 [2/2] (3.78ns)   --->   "%tmp_41 = fcmp olt float %theta_write_assign, 0.000000e+00" [HLS_CartPole/pole.c:128->HLS_CartPole/pole.c:25]   --->   Operation 526 'fcmp' 'tmp_41' <Predicate = (!and_ln124)> <Delay = 3.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 527 [2/2] (3.70ns)   --->   "%tmp_42 = fcmp olt double %tmp_28_i, 1.745320e-02" [HLS_CartPole/pole.c:130->HLS_CartPole/pole.c:25]   --->   Operation 527 'dcmp' 'tmp_42' <Predicate = (!and_ln124)> <Delay = 3.70> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 528 [2/2] (3.70ns)   --->   "%tmp_43 = fcmp olt double %tmp_28_i, 1.047192e-01" [HLS_CartPole/pole.c:132->HLS_CartPole/pole.c:25]   --->   Operation 528 'dcmp' 'tmp_43' <Predicate = (!and_ln124)> <Delay = 3.70> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 529 [2/2] (2.97ns)   --->   "%tmp_40_i = fpext float %theta_dot_write_assi to double" [HLS_CartPole/pole.c:137->HLS_CartPole/pole.c:25]   --->   Operation 529 'fpext' 'tmp_40_i' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_134 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_4)   --->   "%or_ln107_2 = or i1 %tmp_28, %tmp_29" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 530 'or' 'or_ln107_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_4)   --->   "%and_ln107 = and i1 %or_ln107, %or_ln107_2" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 531 'and' 'and_ln107' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_4)   --->   "%or_ln107_3 = or i1 %tmp_32, %tmp_31" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 532 'or' 'or_ln107_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_4)   --->   "%and_ln107_1 = and i1 %or_ln107_1, %or_ln107_3" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 533 'and' 'and_ln107_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 534 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_ln107_4 = or i1 %and_ln107_1, %and_ln107" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 534 'or' 'or_ln107_4' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 6.67>
ST_135 : Operation 535 [2/2] (3.72ns)   --->   "%tmp_2 = fptrunc double %tmp_1 to float" [HLS_CartPole/pole.c:18]   --->   Operation 535 'fptrunc' 'tmp_2' <Predicate = true> <Delay = 3.72> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_135 : Operation 536 [2/2] (3.72ns)   --->   "%tmp_5 = fptrunc double %tmp_4 to float" [HLS_CartPole/pole.c:19]   --->   Operation 536 'fptrunc' 'tmp_5' <Predicate = true> <Delay = 3.72> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_135 : Operation 537 [1/1] (0.61ns)   --->   "%and_ln110 = and i1 %or_ln107, %tmp_33" [HLS_CartPole/pole.c:110->HLS_CartPole/pole.c:25]   --->   Operation 537 'and' 'and_ln110' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node select_ln110_1)   --->   "%and_ln112 = and i1 %or_ln107, %tmp_34" [HLS_CartPole/pole.c:112->HLS_CartPole/pole.c:25]   --->   Operation 538 'and' 'and_ln112' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node select_ln110_1)   --->   "%select_ln110 = select i1 %and_ln110, i2 0, i2 1" [HLS_CartPole/pole.c:110->HLS_CartPole/pole.c:25]   --->   Operation 539 'select' 'select_ln110' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node select_ln110_1)   --->   "%or_ln110 = or i1 %and_ln110, %and_ln112" [HLS_CartPole/pole.c:110->HLS_CartPole/pole.c:25]   --->   Operation 540 'or' 'or_ln110' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 541 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln110_1 = select i1 %or_ln110, i2 %select_ln110, i2 -2" [HLS_CartPole/pole.c:110->HLS_CartPole/pole.c:25]   --->   Operation 541 'select' 'select_ln110_1' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i2 %select_ln110_1 to i4" [HLS_CartPole/pole.c:110->HLS_CartPole/pole.c:25]   --->   Operation 542 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 543 [1/1] (0.00ns)   --->   "%bitcast_ln117 = bitcast float %x_dot_write_assign to i32" [HLS_CartPole/pole.c:117->HLS_CartPole/pole.c:25]   --->   Operation 543 'bitcast' 'bitcast_ln117' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln117, i32 23, i32 30)" [HLS_CartPole/pole.c:117->HLS_CartPole/pole.c:25]   --->   Operation 544 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i32 %bitcast_ln117 to i23" [HLS_CartPole/pole.c:117->HLS_CartPole/pole.c:25]   --->   Operation 545 'trunc' 'trunc_ln117' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 546 [1/1] (1.12ns)   --->   "%icmp_ln117 = icmp ne i8 %tmp_35, -1" [HLS_CartPole/pole.c:117->HLS_CartPole/pole.c:25]   --->   Operation 546 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 547 [1/1] (1.48ns)   --->   "%icmp_ln117_1 = icmp eq i23 %trunc_ln117, 0" [HLS_CartPole/pole.c:117->HLS_CartPole/pole.c:25]   --->   Operation 547 'icmp' 'icmp_ln117_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 548 [1/1] (0.61ns)   --->   "%or_ln117 = or i1 %icmp_ln117_1, %icmp_ln117" [HLS_CartPole/pole.c:117->HLS_CartPole/pole.c:25]   --->   Operation 548 'or' 'or_ln117' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 549 [1/2] (3.78ns)   --->   "%tmp_36 = fcmp olt float %x_dot_write_assign, -5.000000e-01" [HLS_CartPole/pole.c:117->HLS_CartPole/pole.c:25]   --->   Operation 549 'fcmp' 'tmp_36' <Predicate = true> <Delay = 3.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%and_ln117 = and i1 %or_ln117, %tmp_36" [HLS_CartPole/pole.c:117->HLS_CartPole/pole.c:25]   --->   Operation 550 'and' 'and_ln117' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 551 [1/2] (3.78ns)   --->   "%tmp_37 = fcmp olt float %x_dot_write_assign, 5.000000e-01" [HLS_CartPole/pole.c:119->HLS_CartPole/pole.c:25]   --->   Operation 551 'fcmp' 'tmp_37' <Predicate = true> <Delay = 3.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node box_1)   --->   "%and_ln119 = and i1 %or_ln117, %tmp_37" [HLS_CartPole/pole.c:119->HLS_CartPole/pole.c:25]   --->   Operation 552 'and' 'and_ln119' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node box_1)   --->   "%select_ln119 = select i1 %and_ln119, i4 3, i4 6" [HLS_CartPole/pole.c:119->HLS_CartPole/pole.c:25]   --->   Operation 553 'select' 'select_ln119' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 554 [1/1] (1.36ns) (out node of the LUT)   --->   "%box_1 = add i4 %zext_ln110, %select_ln119" [HLS_CartPole/pole.c:119->HLS_CartPole/pole.c:25]   --->   Operation 554 'add' 'box_1' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 555 [1/1] (0.65ns) (out node of the LUT)   --->   "%select_ln117 = select i1 %and_ln117, i4 %zext_ln110, i4 %box_1" [HLS_CartPole/pole.c:117->HLS_CartPole/pole.c:25]   --->   Operation 555 'select' 'select_ln117' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 556 [1/2] (3.70ns)   --->   "%tmp_39 = fcmp olt double %tmp_28_i, -1.745320e-02" [HLS_CartPole/pole.c:126->HLS_CartPole/pole.c:25]   --->   Operation 556 'dcmp' 'tmp_39' <Predicate = (!and_ln124)> <Delay = 3.70> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 557 [1/1] (0.61ns)   --->   "%and_ln126 = and i1 %or_ln107_1, %tmp_39" [HLS_CartPole/pole.c:126->HLS_CartPole/pole.c:25]   --->   Operation 557 'and' 'and_ln126' <Predicate = (!and_ln124)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 558 [1/1] (0.00ns)   --->   "%bitcast_ln128 = bitcast float %theta_write_assign to i32" [HLS_CartPole/pole.c:128->HLS_CartPole/pole.c:25]   --->   Operation 558 'bitcast' 'bitcast_ln128' <Predicate = (!and_ln124)> <Delay = 0.00>
ST_135 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln128, i32 23, i32 30)" [HLS_CartPole/pole.c:128->HLS_CartPole/pole.c:25]   --->   Operation 559 'partselect' 'tmp_40' <Predicate = (!and_ln124)> <Delay = 0.00>
ST_135 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln128 = trunc i32 %bitcast_ln128 to i23" [HLS_CartPole/pole.c:128->HLS_CartPole/pole.c:25]   --->   Operation 560 'trunc' 'trunc_ln128' <Predicate = (!and_ln124)> <Delay = 0.00>
ST_135 : Operation 561 [1/1] (1.12ns)   --->   "%icmp_ln128 = icmp ne i8 %tmp_40, -1" [HLS_CartPole/pole.c:128->HLS_CartPole/pole.c:25]   --->   Operation 561 'icmp' 'icmp_ln128' <Predicate = (!and_ln124)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 562 [1/1] (1.48ns)   --->   "%icmp_ln128_1 = icmp eq i23 %trunc_ln128, 0" [HLS_CartPole/pole.c:128->HLS_CartPole/pole.c:25]   --->   Operation 562 'icmp' 'icmp_ln128_1' <Predicate = (!and_ln124)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node and_ln128)   --->   "%or_ln128 = or i1 %icmp_ln128_1, %icmp_ln128" [HLS_CartPole/pole.c:128->HLS_CartPole/pole.c:25]   --->   Operation 563 'or' 'or_ln128' <Predicate = (!and_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 564 [1/2] (3.78ns)   --->   "%tmp_41 = fcmp olt float %theta_write_assign, 0.000000e+00" [HLS_CartPole/pole.c:128->HLS_CartPole/pole.c:25]   --->   Operation 564 'fcmp' 'tmp_41' <Predicate = (!and_ln124)> <Delay = 3.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 565 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln128 = and i1 %or_ln128, %tmp_41" [HLS_CartPole/pole.c:128->HLS_CartPole/pole.c:25]   --->   Operation 565 'and' 'and_ln128' <Predicate = (!and_ln124)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 566 [1/2] (3.70ns)   --->   "%tmp_42 = fcmp olt double %tmp_28_i, 1.745320e-02" [HLS_CartPole/pole.c:130->HLS_CartPole/pole.c:25]   --->   Operation 566 'dcmp' 'tmp_42' <Predicate = (!and_ln124)> <Delay = 3.70> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 567 [1/2] (3.70ns)   --->   "%tmp_43 = fcmp olt double %tmp_28_i, 1.047192e-01" [HLS_CartPole/pole.c:132->HLS_CartPole/pole.c:25]   --->   Operation 567 'dcmp' 'tmp_43' <Predicate = (!and_ln124)> <Delay = 3.70> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 568 [1/1] (0.61ns)   --->   "%or_ln126 = or i1 %and_ln124, %and_ln126" [HLS_CartPole/pole.c:126->HLS_CartPole/pole.c:25]   --->   Operation 568 'or' 'or_ln126' <Predicate = (!and_ln124)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 569 [1/2] (2.97ns)   --->   "%tmp_40_i = fpext float %theta_dot_write_assi to double" [HLS_CartPole/pole.c:137->HLS_CartPole/pole.c:25]   --->   Operation 569 'fpext' 'tmp_40_i' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_135 : Operation 570 [1/1] (0.00ns)   --->   "%bitcast_ln137 = bitcast double %tmp_40_i to i64" [HLS_CartPole/pole.c:137->HLS_CartPole/pole.c:25]   --->   Operation 570 'bitcast' 'bitcast_ln137' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_44 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln137, i32 52, i32 62)" [HLS_CartPole/pole.c:137->HLS_CartPole/pole.c:25]   --->   Operation 571 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln137 = trunc i64 %bitcast_ln137 to i52" [HLS_CartPole/pole.c:137->HLS_CartPole/pole.c:25]   --->   Operation 572 'trunc' 'trunc_ln137' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 573 [1/1] (1.23ns)   --->   "%icmp_ln137 = icmp ne i11 %tmp_44, -1" [HLS_CartPole/pole.c:137->HLS_CartPole/pole.c:25]   --->   Operation 573 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 574 [1/1] (1.73ns)   --->   "%icmp_ln137_1 = icmp eq i52 %trunc_ln137, 0" [HLS_CartPole/pole.c:137->HLS_CartPole/pole.c:25]   --->   Operation 574 'icmp' 'icmp_ln137_1' <Predicate = true> <Delay = 1.73> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 575 [1/1] (0.61ns)   --->   "%or_ln137 = or i1 %icmp_ln137_1, %icmp_ln137" [HLS_CartPole/pole.c:137->HLS_CartPole/pole.c:25]   --->   Operation 575 'or' 'or_ln137' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 576 [2/2] (3.70ns)   --->   "%tmp_45 = fcmp olt double %tmp_40_i, -8.726600e-01" [HLS_CartPole/pole.c:137->HLS_CartPole/pole.c:25]   --->   Operation 576 'dcmp' 'tmp_45' <Predicate = true> <Delay = 3.70> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 577 [2/2] (3.70ns)   --->   "%tmp_46 = fcmp olt double %tmp_40_i, 8.726600e-01" [HLS_CartPole/pole.c:139->HLS_CartPole/pole.c:25]   --->   Operation 577 'dcmp' 'tmp_46' <Predicate = (!or_ln107_4)> <Delay = 3.70> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 8.65>
ST_136 : Operation 578 [1/2] (3.72ns)   --->   "%tmp_2 = fptrunc double %tmp_1 to float" [HLS_CartPole/pole.c:18]   --->   Operation 578 'fptrunc' 'tmp_2' <Predicate = true> <Delay = 3.72> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_136 : Operation 579 [1/1] (2.66ns)   --->   "store float %tmp_2, float* %e_addr, align 4" [HLS_CartPole/pole.c:18]   --->   Operation 579 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_136 : Operation 580 [1/2] (3.72ns)   --->   "%tmp_5 = fptrunc double %tmp_4 to float" [HLS_CartPole/pole.c:19]   --->   Operation 580 'fptrunc' 'tmp_5' <Predicate = true> <Delay = 3.72> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_136 : Operation 581 [1/1] (2.66ns)   --->   "store float %tmp_5, float* %xbar_addr, align 4" [HLS_CartPole/pole.c:19]   --->   Operation 581 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_136 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i4 %select_ln117 to i6" [HLS_CartPole/pole.c:117->HLS_CartPole/pole.c:25]   --->   Operation 582 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node and_ln130_1)   --->   "%and_ln130 = and i1 %or_ln107_1, %tmp_42" [HLS_CartPole/pole.c:130->HLS_CartPole/pole.c:25]   --->   Operation 583 'and' 'and_ln130' <Predicate = (!and_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node or_ln130_2)   --->   "%and_ln132 = and i1 %or_ln107_1, %tmp_43" [HLS_CartPole/pole.c:132->HLS_CartPole/pole.c:25]   --->   Operation 584 'and' 'and_ln132' <Predicate = (!and_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node and_ln126_1)   --->   "%xor_ln124 = xor i1 %and_ln124, true" [HLS_CartPole/pole.c:124->HLS_CartPole/pole.c:25]   --->   Operation 585 'xor' 'xor_ln124' <Predicate = (!and_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 586 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln126_1 = and i1 %and_ln126, %xor_ln124" [HLS_CartPole/pole.c:126->HLS_CartPole/pole.c:25]   --->   Operation 586 'and' 'and_ln126_1' <Predicate = (!and_ln124)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node or_ln130)   --->   "%xor_ln126 = xor i1 %or_ln126, true" [HLS_CartPole/pole.c:126->HLS_CartPole/pole.c:25]   --->   Operation 587 'xor' 'xor_ln126' <Predicate = (!and_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node or_ln130)   --->   "%and_ln128_1 = and i1 %and_ln128, %xor_ln126" [HLS_CartPole/pole.c:128->HLS_CartPole/pole.c:25]   --->   Operation 588 'and' 'and_ln128_1' <Predicate = (!and_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node and_ln130_1)   --->   "%or_ln128_1 = or i1 %or_ln126, %and_ln128" [HLS_CartPole/pole.c:128->HLS_CartPole/pole.c:25]   --->   Operation 589 'or' 'or_ln128_1' <Predicate = (!and_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node and_ln130_1)   --->   "%xor_ln128 = xor i1 %or_ln128_1, true" [HLS_CartPole/pole.c:128->HLS_CartPole/pole.c:25]   --->   Operation 590 'xor' 'xor_ln128' <Predicate = (!and_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 591 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln130_1 = and i1 %and_ln130, %xor_ln128" [HLS_CartPole/pole.c:130->HLS_CartPole/pole.c:25]   --->   Operation 591 'and' 'and_ln130_1' <Predicate = (!and_ln124)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node box_2)   --->   "%select_ln130 = select i1 %and_ln130_1, i6 27, i6 18" [HLS_CartPole/pole.c:130->HLS_CartPole/pole.c:25]   --->   Operation 592 'select' 'select_ln130' <Predicate = (!and_ln124)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 593 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_ln130 = or i1 %and_ln130_1, %and_ln128_1" [HLS_CartPole/pole.c:130->HLS_CartPole/pole.c:25]   --->   Operation 593 'or' 'or_ln130' <Predicate = (!and_ln124)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node box_2)   --->   "%select_ln130_1 = select i1 %and_ln126_1, i6 9, i6 -28" [HLS_CartPole/pole.c:130->HLS_CartPole/pole.c:25]   --->   Operation 594 'select' 'select_ln130_1' <Predicate = (!and_ln124)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node or_ln130_2)   --->   "%or_ln130_1 = or i1 %and_ln126_1, %and_ln132" [HLS_CartPole/pole.c:130->HLS_CartPole/pole.c:25]   --->   Operation 595 'or' 'or_ln130_1' <Predicate = (!and_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node box_2)   --->   "%select_ln130_2 = select i1 %or_ln130, i6 %select_ln130, i6 %select_ln130_1" [HLS_CartPole/pole.c:130->HLS_CartPole/pole.c:25]   --->   Operation 596 'select' 'select_ln130_2' <Predicate = (!and_ln124)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 597 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_ln130_2 = or i1 %or_ln130, %or_ln130_1" [HLS_CartPole/pole.c:130->HLS_CartPole/pole.c:25]   --->   Operation 597 'or' 'or_ln130_2' <Predicate = (!and_ln124)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node box_2)   --->   "%select_ln130_3 = select i1 %or_ln130_2, i6 %select_ln130_2, i6 -19" [HLS_CartPole/pole.c:130->HLS_CartPole/pole.c:25]   --->   Operation 598 'select' 'select_ln130_3' <Predicate = (!and_ln124)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 599 [1/1] (1.37ns) (out node of the LUT)   --->   "%box_2 = add i6 %zext_ln117, %select_ln130_3" [HLS_CartPole/pole.c:130->HLS_CartPole/pole.c:25]   --->   Operation 599 'add' 'box_2' <Predicate = (!and_ln124)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 600 [1/1] (0.75ns)   --->   "%box_3 = select i1 %and_ln124, i6 %zext_ln117, i6 %box_2" [HLS_CartPole/pole.c:124->HLS_CartPole/pole.c:25]   --->   Operation 600 'select' 'box_3' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node box_4)   --->   "%zext_ln124 = zext i6 %box_3 to i8" [HLS_CartPole/pole.c:124->HLS_CartPole/pole.c:25]   --->   Operation 601 'zext' 'zext_ln124' <Predicate = (!or_ln107_4)> <Delay = 0.00>
ST_136 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node select_ln137)   --->   "%zext_ln124_1 = zext i6 %box_3 to i9" [HLS_CartPole/pole.c:124->HLS_CartPole/pole.c:25]   --->   Operation 602 'zext' 'zext_ln124_1' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 603 [1/2] (3.70ns)   --->   "%tmp_45 = fcmp olt double %tmp_40_i, -8.726600e-01" [HLS_CartPole/pole.c:137->HLS_CartPole/pole.c:25]   --->   Operation 603 'dcmp' 'tmp_45' <Predicate = true> <Delay = 3.70> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node select_ln137)   --->   "%and_ln137 = and i1 %or_ln137, %tmp_45" [HLS_CartPole/pole.c:137->HLS_CartPole/pole.c:25]   --->   Operation 604 'and' 'and_ln137' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 605 [1/2] (3.70ns)   --->   "%tmp_46 = fcmp olt double %tmp_40_i, 8.726600e-01" [HLS_CartPole/pole.c:139->HLS_CartPole/pole.c:25]   --->   Operation 605 'dcmp' 'tmp_46' <Predicate = (!or_ln107_4)> <Delay = 3.70> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node box_4)   --->   "%and_ln139 = and i1 %or_ln137, %tmp_46" [HLS_CartPole/pole.c:139->HLS_CartPole/pole.c:25]   --->   Operation 606 'and' 'and_ln139' <Predicate = (!or_ln107_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node box_4)   --->   "%select_ln139 = select i1 %and_ln139, i8 54, i8 108" [HLS_CartPole/pole.c:139->HLS_CartPole/pole.c:25]   --->   Operation 607 'select' 'select_ln139' <Predicate = (!or_ln107_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 608 [1/1] (1.39ns) (out node of the LUT)   --->   "%box_4 = add i8 %zext_ln124, %select_ln139" [HLS_CartPole/pole.c:139->HLS_CartPole/pole.c:25]   --->   Operation 608 'add' 'box_4' <Predicate = (!or_ln107_4)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node select_ln137)   --->   "%zext_ln139 = zext i8 %box_4 to i9" [HLS_CartPole/pole.c:139->HLS_CartPole/pole.c:25]   --->   Operation 609 'zext' 'zext_ln139' <Predicate = (!or_ln107_4)> <Delay = 0.00>
ST_136 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node select_ln137)   --->   "%select_ln107 = select i1 %or_ln107_4, i9 -1, i9 %zext_ln139" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 610 'select' 'select_ln107' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node select_ln137)   --->   "%xor_ln107 = xor i1 %or_ln107_4, true" [HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25]   --->   Operation 611 'xor' 'xor_ln107' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node select_ln137)   --->   "%and_ln137_1 = and i1 %and_ln137, %xor_ln107" [HLS_CartPole/pole.c:137->HLS_CartPole/pole.c:25]   --->   Operation 612 'and' 'and_ln137_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 613 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln137 = select i1 %and_ln137_1, i9 %zext_ln124_1, i9 %select_ln107" [HLS_CartPole/pole.c:137->HLS_CartPole/pole.c:25]   --->   Operation 613 'select' 'select_ln137' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln137 = sext i9 %select_ln137 to i32" [HLS_CartPole/pole.c:137->HLS_CartPole/pole.c:25]   --->   Operation 614 'sext' 'sext_ln137' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 615 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %select_ln137, i32 8)" [HLS_CartPole/pole.c:26]   --->   Operation 615 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 616 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %2" [HLS_CartPole/pole.c:26]   --->   Operation 616 'br' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i32 %sext_ln137 to i64" [HLS_CartPole/pole.c:43]   --->   Operation 617 'zext' 'zext_ln43' <Predicate = (!tmp)> <Delay = 0.00>
ST_136 : Operation 618 [1/1] (0.00ns)   --->   "%v_addr_1 = getelementptr [162 x float]* %v, i64 0, i64 %zext_ln43" [HLS_CartPole/pole.c:43]   --->   Operation 618 'getelementptr' 'v_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_136 : Operation 619 [2/2] (2.66ns)   --->   "%v_load_2 = load float* %v_addr_1, align 4" [HLS_CartPole/pole.c:43]   --->   Operation 619 'load' 'v_load_2' <Predicate = (!tmp)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_136 : Operation 620 [1/1] (1.23ns)   --->   "store float %theta_dot_write_assi, float* %theta_dot_read_assig" [HLS_CartPole/pole.c:98->HLS_CartPole/pole.c:23]   --->   Operation 620 'store' <Predicate = (!tmp)> <Delay = 1.23>
ST_136 : Operation 621 [1/1] (1.23ns)   --->   "store float %theta_write_assign, float* %theta_read_assign" [HLS_CartPole/pole.c:97->HLS_CartPole/pole.c:23]   --->   Operation 621 'store' <Predicate = (!tmp)> <Delay = 1.23>
ST_136 : Operation 622 [1/1] (1.23ns)   --->   "store float %x_dot_write_assign, float* %x_dot_read_assign" [HLS_CartPole/pole.c:96->HLS_CartPole/pole.c:23]   --->   Operation 622 'store' <Predicate = (!tmp)> <Delay = 1.23>
ST_136 : Operation 623 [1/1] (1.23ns)   --->   "store float %x_write_assign, float* %x_read_assign" [HLS_CartPole/pole.c:95->HLS_CartPole/pole.c:23]   --->   Operation 623 'store' <Predicate = (!tmp)> <Delay = 1.23>
ST_136 : Operation 624 [1/1] (1.18ns)   --->   "store i32 %steps, i32* %steps_1" [HLS_CartPole/pole.c:14]   --->   Operation 624 'store' <Predicate = (!tmp)> <Delay = 1.18>
ST_136 : Operation 625 [1/1] (1.63ns)   --->   "%failures = add nsw i32 %failures_1_load, 1" [HLS_CartPole/pole.c:29]   --->   Operation 625 'add' 'failures' <Predicate = (tmp)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 626 [1/1] (1.18ns)   --->   "store i32 %failures, i32* %failures_1" [HLS_CartPole/pole.c:38]   --->   Operation 626 'store' <Predicate = (tmp)> <Delay = 1.18>
ST_136 : Operation 627 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %theta_dot_read_assig" [HLS_CartPole/pole.c:38]   --->   Operation 627 'store' <Predicate = (tmp)> <Delay = 1.23>
ST_136 : Operation 628 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %theta_read_assign" [HLS_CartPole/pole.c:38]   --->   Operation 628 'store' <Predicate = (tmp)> <Delay = 1.23>
ST_136 : Operation 629 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %x_dot_read_assign" [HLS_CartPole/pole.c:38]   --->   Operation 629 'store' <Predicate = (tmp)> <Delay = 1.23>
ST_136 : Operation 630 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %x_read_assign" [HLS_CartPole/pole.c:38]   --->   Operation 630 'store' <Predicate = (tmp)> <Delay = 1.23>
ST_136 : Operation 631 [1/1] (1.18ns)   --->   "store i32 0, i32* %steps_1" [HLS_CartPole/pole.c:38]   --->   Operation 631 'store' <Predicate = (tmp)> <Delay = 1.18>
ST_136 : Operation 632 [1/1] (1.18ns)   --->   "br label %3" [HLS_CartPole/pole.c:38]   --->   Operation 632 'br' <Predicate = (tmp)> <Delay = 1.18>

State 137 <SV = 136> <Delay = 6.82>
ST_137 : Operation 633 [1/2] (2.66ns)   --->   "%v_load_2 = load float* %v_addr_1, align 4" [HLS_CartPole/pole.c:43]   --->   Operation 633 'load' 'v_load_2' <Predicate = (!tmp)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_137 : Operation 634 [1/1] (1.18ns)   --->   "br label %3"   --->   Operation 634 'br' <Predicate = (!tmp)> <Delay = 1.18>
ST_137 : Operation 635 [1/1] (0.00ns)   --->   "%p_03 = phi float [ 0.000000e+00, %1 ], [ %v_load_2, %2 ]" [HLS_CartPole/pole.c:43]   --->   Operation 635 'phi' 'p_03' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 636 [2/2] (2.97ns)   --->   "%tmp_7 = fpext float %p_03 to double" [HLS_CartPole/pole.c:47]   --->   Operation 636 'fpext' 'tmp_7' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 138 <SV = 137> <Delay = 2.97>
ST_138 : Operation 637 [1/1] (0.00ns)   --->   "%p_1 = phi i9 [ 85, %1 ], [ %select_ln137, %2 ]" [HLS_CartPole/pole.c:137->HLS_CartPole/pole.c:25]   --->   Operation 637 'phi' 'p_1' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i9 %p_1 to i32" [HLS_CartPole/pole.c:47]   --->   Operation 638 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 639 [1/2] (2.97ns)   --->   "%tmp_7 = fpext float %p_03 to double" [HLS_CartPole/pole.c:47]   --->   Operation 639 'fpext' 'tmp_7' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 139 <SV = 138> <Delay = 8.41>
ST_139 : Operation 640 [5/5] (8.41ns)   --->   "%tmp_8 = fmul double %tmp_7, 9.500000e-01" [HLS_CartPole/pole.c:47]   --->   Operation 640 'dmul' 'tmp_8' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 8.41>
ST_140 : Operation 641 [4/5] (8.41ns)   --->   "%tmp_8 = fmul double %tmp_7, 9.500000e-01" [HLS_CartPole/pole.c:47]   --->   Operation 641 'dmul' 'tmp_8' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 8.41>
ST_141 : Operation 642 [3/5] (8.41ns)   --->   "%tmp_8 = fmul double %tmp_7, 9.500000e-01" [HLS_CartPole/pole.c:47]   --->   Operation 642 'dmul' 'tmp_8' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 8.41>
ST_142 : Operation 643 [1/1] (0.00ns)   --->   "%p_02 = phi float [ -1.000000e+00, %1 ], [ 0.000000e+00, %2 ]"   --->   Operation 643 'phi' 'p_02' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 644 [2/2] (2.97ns)   --->   "%tmp_6 = fpext float %p_02 to double" [HLS_CartPole/pole.c:47]   --->   Operation 644 'fpext' 'tmp_6' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_142 : Operation 645 [2/5] (8.41ns)   --->   "%tmp_8 = fmul double %tmp_7, 9.500000e-01" [HLS_CartPole/pole.c:47]   --->   Operation 645 'dmul' 'tmp_8' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 8.41>
ST_143 : Operation 646 [1/2] (2.97ns)   --->   "%tmp_6 = fpext float %p_02 to double" [HLS_CartPole/pole.c:47]   --->   Operation 646 'fpext' 'tmp_6' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_143 : Operation 647 [1/5] (8.41ns)   --->   "%tmp_8 = fmul double %tmp_7, 9.500000e-01" [HLS_CartPole/pole.c:47]   --->   Operation 647 'dmul' 'tmp_8' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 6.30>
ST_144 : Operation 648 [5/5] (6.30ns)   --->   "%tmp_9 = fadd double %tmp_6, %tmp_8" [HLS_CartPole/pole.c:47]   --->   Operation 648 'dadd' 'tmp_9' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 6.30>
ST_145 : Operation 649 [4/5] (6.30ns)   --->   "%tmp_9 = fadd double %tmp_6, %tmp_8" [HLS_CartPole/pole.c:47]   --->   Operation 649 'dadd' 'tmp_9' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 6.30>
ST_146 : Operation 650 [3/5] (6.30ns)   --->   "%tmp_9 = fadd double %tmp_6, %tmp_8" [HLS_CartPole/pole.c:47]   --->   Operation 650 'dadd' 'tmp_9' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 6.30>
ST_147 : Operation 651 [2/5] (6.30ns)   --->   "%tmp_9 = fadd double %tmp_6, %tmp_8" [HLS_CartPole/pole.c:47]   --->   Operation 651 'dadd' 'tmp_9' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 652 [2/2] (2.97ns)   --->   "%tmp_10 = fpext float %v_load_1 to double" [HLS_CartPole/pole.c:47]   --->   Operation 652 'fpext' 'tmp_10' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 148 <SV = 147> <Delay = 6.30>
ST_148 : Operation 653 [1/5] (6.30ns)   --->   "%tmp_9 = fadd double %tmp_6, %tmp_8" [HLS_CartPole/pole.c:47]   --->   Operation 653 'dadd' 'tmp_9' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 654 [1/2] (2.97ns)   --->   "%tmp_10 = fpext float %v_load_1 to double" [HLS_CartPole/pole.c:47]   --->   Operation 654 'fpext' 'tmp_10' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 149 <SV = 148> <Delay = 6.30>
ST_149 : Operation 655 [5/5] (6.30ns)   --->   "%tmp_11 = fsub double %tmp_9, %tmp_10" [HLS_CartPole/pole.c:47]   --->   Operation 655 'dsub' 'tmp_11' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 6.30>
ST_150 : Operation 656 [4/5] (6.30ns)   --->   "%tmp_11 = fsub double %tmp_9, %tmp_10" [HLS_CartPole/pole.c:47]   --->   Operation 656 'dsub' 'tmp_11' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 6.30>
ST_151 : Operation 657 [3/5] (6.30ns)   --->   "%tmp_11 = fsub double %tmp_9, %tmp_10" [HLS_CartPole/pole.c:47]   --->   Operation 657 'dsub' 'tmp_11' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 6.30>
ST_152 : Operation 658 [2/5] (6.30ns)   --->   "%tmp_11 = fsub double %tmp_9, %tmp_10" [HLS_CartPole/pole.c:47]   --->   Operation 658 'dsub' 'tmp_11' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 6.30>
ST_153 : Operation 659 [1/5] (6.30ns)   --->   "%tmp_11 = fsub double %tmp_9, %tmp_10" [HLS_CartPole/pole.c:47]   --->   Operation 659 'dsub' 'tmp_11' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 3.72>
ST_154 : Operation 660 [2/2] (3.72ns)   --->   "%rhat_assign = fptrunc double %tmp_11 to float" [HLS_CartPole/pole.c:47]   --->   Operation 660 'fptrunc' 'rhat_assign' <Predicate = true> <Delay = 3.72> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 155 <SV = 154> <Delay = 6.70>
ST_155 : Operation 661 [1/2] (3.72ns)   --->   "%rhat_assign = fptrunc double %tmp_11 to float" [HLS_CartPole/pole.c:47]   --->   Operation 661 'fptrunc' 'rhat_assign' <Predicate = true> <Delay = 3.72> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_155 : Operation 662 [2/2] (2.97ns)   --->   "%tmp_13 = fpext float %rhat_assign to double" [HLS_CartPole/pole.c:51]   --->   Operation 662 'fpext' 'tmp_13' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 156 <SV = 155> <Delay = 2.97>
ST_156 : Operation 663 [1/2] (2.97ns)   --->   "%tmp_13 = fpext float %rhat_assign to double" [HLS_CartPole/pole.c:51]   --->   Operation 663 'fpext' 'tmp_13' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 157 <SV = 156> <Delay = 8.41>
ST_157 : Operation 664 [5/5] (8.41ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [HLS_CartPole/pole.c:51]   --->   Operation 664 'dmul' 'tmp_14' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 8.41>
ST_158 : Operation 665 [4/5] (8.41ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [HLS_CartPole/pole.c:51]   --->   Operation 665 'dmul' 'tmp_14' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 8.44>
ST_159 : Operation 666 [3/3] (8.44ns)   --->   "%tmp_12 = fmul float %rhat_assign, 1.000000e+03" [HLS_CartPole/pole.c:50]   --->   Operation 666 'fmul' 'tmp_12' <Predicate = true> <Delay = 8.44> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 667 [3/5] (8.41ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [HLS_CartPole/pole.c:51]   --->   Operation 667 'dmul' 'tmp_14' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 8.44>
ST_160 : Operation 668 [2/3] (8.44ns)   --->   "%tmp_12 = fmul float %rhat_assign, 1.000000e+03" [HLS_CartPole/pole.c:50]   --->   Operation 668 'fmul' 'tmp_12' <Predicate = true> <Delay = 8.44> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 669 [2/5] (8.41ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [HLS_CartPole/pole.c:51]   --->   Operation 669 'dmul' 'tmp_14' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 8.44>
ST_161 : Operation 670 [1/1] (0.00ns)   --->   "%phi_ln55 = phi i1 [ false, %1 ], [ true, %2 ]" [HLS_CartPole/pole.c:55]   --->   Operation 670 'phi' 'phi_ln55' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 671 [1/3] (8.44ns)   --->   "%tmp_12 = fmul float %rhat_assign, 1.000000e+03" [HLS_CartPole/pole.c:50]   --->   Operation 671 'fmul' 'tmp_12' <Predicate = true> <Delay = 8.44> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 672 [1/5] (8.41ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [HLS_CartPole/pole.c:51]   --->   Operation 672 'dmul' 'tmp_14' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 673 [1/1] (1.18ns)   --->   "br label %4" [HLS_CartPole/pole.c:48]   --->   Operation 673 'br' <Predicate = true> <Delay = 1.18>

State 162 <SV = 161> <Delay = 2.66>
ST_162 : Operation 674 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ 0, %3 ], [ %i, %7 ]"   --->   Operation 674 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 675 [1/1] (1.12ns)   --->   "%icmp_ln48 = icmp eq i8 %i_0, -94" [HLS_CartPole/pole.c:48]   --->   Operation 675 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 676 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 162, i64 162, i64 162) nounwind"   --->   Operation 676 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 677 [1/1] (1.39ns)   --->   "%i = add i8 %i_0, 1" [HLS_CartPole/pole.c:48]   --->   Operation 677 'add' 'i' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 678 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %.loopexit.loopexit, label %._crit_edge5" [HLS_CartPole/pole.c:48]   --->   Operation 678 'br' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i8 %i_0 to i64" [HLS_CartPole/pole.c:50]   --->   Operation 679 'zext' 'zext_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_162 : Operation 680 [1/1] (0.00ns)   --->   "%e_addr_1 = getelementptr [162 x float]* %e, i64 0, i64 %zext_ln50" [HLS_CartPole/pole.c:50]   --->   Operation 680 'getelementptr' 'e_addr_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_162 : Operation 681 [2/2] (2.66ns)   --->   "%e_load_1 = load float* %e_addr_1, align 4" [HLS_CartPole/pole.c:50]   --->   Operation 681 'load' 'e_load_1' <Predicate = (!icmp_ln48)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_162 : Operation 682 [1/1] (0.00ns)   --->   "%w_addr = getelementptr [162 x float]* %w, i64 0, i64 %zext_ln50" [HLS_CartPole/pole.c:50]   --->   Operation 682 'getelementptr' 'w_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_162 : Operation 683 [1/1] (0.00ns)   --->   "%xbar_addr_1 = getelementptr [162 x float]* %xbar, i64 0, i64 %zext_ln50" [HLS_CartPole/pole.c:51]   --->   Operation 683 'getelementptr' 'xbar_addr_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_162 : Operation 684 [2/2] (2.66ns)   --->   "%xbar_load_1 = load float* %xbar_addr_1, align 4" [HLS_CartPole/pole.c:51]   --->   Operation 684 'load' 'xbar_load_1' <Predicate = (!icmp_ln48)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_162 : Operation 685 [1/1] (0.00ns)   --->   "%v_addr_2 = getelementptr [162 x float]* %v, i64 0, i64 %zext_ln50" [HLS_CartPole/pole.c:51]   --->   Operation 685 'getelementptr' 'v_addr_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_162 : Operation 686 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 686 'br' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 163 <SV = 162> <Delay = 5.63>
ST_163 : Operation 687 [1/2] (2.66ns)   --->   "%e_load_1 = load float* %e_addr_1, align 4" [HLS_CartPole/pole.c:50]   --->   Operation 687 'load' 'e_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_163 : Operation 688 [1/2] (2.66ns)   --->   "%xbar_load_1 = load float* %xbar_addr_1, align 4" [HLS_CartPole/pole.c:51]   --->   Operation 688 'load' 'xbar_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_163 : Operation 689 [2/2] (2.97ns)   --->   "%tmp_17 = fpext float %xbar_load_1 to double" [HLS_CartPole/pole.c:51]   --->   Operation 689 'fpext' 'tmp_17' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 164 <SV = 163> <Delay = 8.44>
ST_164 : Operation 690 [3/3] (8.44ns)   --->   "%tmp_15 = fmul float %tmp_12, %e_load_1" [HLS_CartPole/pole.c:50]   --->   Operation 690 'fmul' 'tmp_15' <Predicate = true> <Delay = 8.44> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 691 [1/2] (2.97ns)   --->   "%tmp_17 = fpext float %xbar_load_1 to double" [HLS_CartPole/pole.c:51]   --->   Operation 691 'fpext' 'tmp_17' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 165 <SV = 164> <Delay = 8.44>
ST_165 : Operation 692 [2/3] (8.44ns)   --->   "%tmp_15 = fmul float %tmp_12, %e_load_1" [HLS_CartPole/pole.c:50]   --->   Operation 692 'fmul' 'tmp_15' <Predicate = true> <Delay = 8.44> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 693 [2/2] (2.66ns)   --->   "%w_load = load float* %w_addr, align 4" [HLS_CartPole/pole.c:50]   --->   Operation 693 'load' 'w_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_165 : Operation 694 [5/5] (8.41ns)   --->   "%tmp_18 = fmul double %tmp_14, %tmp_17" [HLS_CartPole/pole.c:51]   --->   Operation 694 'dmul' 'tmp_18' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 8.44>
ST_166 : Operation 695 [1/3] (8.44ns)   --->   "%tmp_15 = fmul float %tmp_12, %e_load_1" [HLS_CartPole/pole.c:50]   --->   Operation 695 'fmul' 'tmp_15' <Predicate = true> <Delay = 8.44> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 696 [1/2] (2.66ns)   --->   "%w_load = load float* %w_addr, align 4" [HLS_CartPole/pole.c:50]   --->   Operation 696 'load' 'w_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_166 : Operation 697 [4/5] (8.41ns)   --->   "%tmp_18 = fmul double %tmp_14, %tmp_17" [HLS_CartPole/pole.c:51]   --->   Operation 697 'dmul' 'tmp_18' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 8.41>
ST_167 : Operation 698 [4/4] (8.21ns)   --->   "%tmp_16 = fadd float %w_load, %tmp_15" [HLS_CartPole/pole.c:50]   --->   Operation 698 'fadd' 'tmp_16' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 699 [3/5] (8.41ns)   --->   "%tmp_18 = fmul double %tmp_14, %tmp_17" [HLS_CartPole/pole.c:51]   --->   Operation 699 'dmul' 'tmp_18' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 700 [2/2] (2.66ns)   --->   "%v_load = load float* %v_addr_2, align 4" [HLS_CartPole/pole.c:51]   --->   Operation 700 'load' 'v_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>

State 168 <SV = 167> <Delay = 8.41>
ST_168 : Operation 701 [3/4] (8.21ns)   --->   "%tmp_16 = fadd float %w_load, %tmp_15" [HLS_CartPole/pole.c:50]   --->   Operation 701 'fadd' 'tmp_16' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 702 [2/5] (8.41ns)   --->   "%tmp_18 = fmul double %tmp_14, %tmp_17" [HLS_CartPole/pole.c:51]   --->   Operation 702 'dmul' 'tmp_18' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 703 [1/2] (2.66ns)   --->   "%v_load = load float* %v_addr_2, align 4" [HLS_CartPole/pole.c:51]   --->   Operation 703 'load' 'v_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_168 : Operation 704 [2/2] (2.97ns)   --->   "%tmp_19 = fpext float %v_load to double" [HLS_CartPole/pole.c:51]   --->   Operation 704 'fpext' 'tmp_19' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 169 <SV = 168> <Delay = 8.41>
ST_169 : Operation 705 [2/4] (8.21ns)   --->   "%tmp_16 = fadd float %w_load, %tmp_15" [HLS_CartPole/pole.c:50]   --->   Operation 705 'fadd' 'tmp_16' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 706 [1/5] (8.41ns)   --->   "%tmp_18 = fmul double %tmp_14, %tmp_17" [HLS_CartPole/pole.c:51]   --->   Operation 706 'dmul' 'tmp_18' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 707 [1/2] (2.97ns)   --->   "%tmp_19 = fpext float %v_load to double" [HLS_CartPole/pole.c:51]   --->   Operation 707 'fpext' 'tmp_19' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 170 <SV = 169> <Delay = 8.21>
ST_170 : Operation 708 [1/4] (8.21ns)   --->   "%tmp_16 = fadd float %w_load, %tmp_15" [HLS_CartPole/pole.c:50]   --->   Operation 708 'fadd' 'tmp_16' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 709 [5/5] (6.30ns)   --->   "%tmp_20 = fadd double %tmp_19, %tmp_18" [HLS_CartPole/pole.c:51]   --->   Operation 709 'dadd' 'tmp_20' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 6.30>
ST_171 : Operation 710 [1/1] (2.66ns)   --->   "store float %tmp_16, float* %w_addr, align 4" [HLS_CartPole/pole.c:50]   --->   Operation 710 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_171 : Operation 711 [4/5] (6.30ns)   --->   "%tmp_20 = fadd double %tmp_19, %tmp_18" [HLS_CartPole/pole.c:51]   --->   Operation 711 'dadd' 'tmp_20' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 6.30>
ST_172 : Operation 712 [3/5] (6.30ns)   --->   "%tmp_20 = fadd double %tmp_19, %tmp_18" [HLS_CartPole/pole.c:51]   --->   Operation 712 'dadd' 'tmp_20' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 6.30>
ST_173 : Operation 713 [2/5] (6.30ns)   --->   "%tmp_20 = fadd double %tmp_19, %tmp_18" [HLS_CartPole/pole.c:51]   --->   Operation 713 'dadd' 'tmp_20' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 6.30>
ST_174 : Operation 714 [1/5] (6.30ns)   --->   "%tmp_20 = fadd double %tmp_19, %tmp_18" [HLS_CartPole/pole.c:51]   --->   Operation 714 'dadd' 'tmp_20' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 3.72>
ST_175 : Operation 715 [2/2] (3.72ns)   --->   "%tmp_21 = fptrunc double %tmp_20 to float" [HLS_CartPole/pole.c:51]   --->   Operation 715 'fptrunc' 'tmp_21' <Predicate = true> <Delay = 3.72> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 176 <SV = 175> <Delay = 8.41>
ST_176 : Operation 716 [1/2] (3.72ns)   --->   "%tmp_21 = fptrunc double %tmp_20 to float" [HLS_CartPole/pole.c:51]   --->   Operation 716 'fptrunc' 'tmp_21' <Predicate = true> <Delay = 3.72> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_176 : Operation 717 [1/1] (2.66ns)   --->   "store float %tmp_21, float* %v_addr_2, align 4" [HLS_CartPole/pole.c:51]   --->   Operation 717 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_176 : Operation 718 [1/1] (0.00ns)   --->   "br i1 %phi_ln55, label %6, label %5" [HLS_CartPole/pole.c:55]   --->   Operation 718 'br' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 719 [1/1] (2.66ns)   --->   "store float 0.000000e+00, float* %e_addr_1, align 4" [HLS_CartPole/pole.c:57]   --->   Operation 719 'store' <Predicate = (!phi_ln55)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_176 : Operation 720 [1/1] (1.18ns)   --->   "br label %7" [HLS_CartPole/pole.c:59]   --->   Operation 720 'br' <Predicate = (!phi_ln55)> <Delay = 1.18>
ST_176 : Operation 721 [2/2] (2.97ns)   --->   "%tmp_22 = fpext float %e_load_1 to double" [HLS_CartPole/pole.c:61]   --->   Operation 721 'fpext' 'tmp_22' <Predicate = (phi_ln55)> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_176 : Operation 722 [5/5] (8.41ns)   --->   "%tmp_25 = fmul double %tmp_17, 8.000000e-01" [HLS_CartPole/pole.c:62]   --->   Operation 722 'dmul' 'tmp_25' <Predicate = (phi_ln55)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 8.41>
ST_177 : Operation 723 [1/2] (2.97ns)   --->   "%tmp_22 = fpext float %e_load_1 to double" [HLS_CartPole/pole.c:61]   --->   Operation 723 'fpext' 'tmp_22' <Predicate = true> <Delay = 2.97> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_177 : Operation 724 [4/5] (8.41ns)   --->   "%tmp_25 = fmul double %tmp_17, 8.000000e-01" [HLS_CartPole/pole.c:62]   --->   Operation 724 'dmul' 'tmp_25' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 8.41>
ST_178 : Operation 725 [5/5] (8.41ns)   --->   "%tmp_23 = fmul double %tmp_22, 9.000000e-01" [HLS_CartPole/pole.c:61]   --->   Operation 725 'dmul' 'tmp_23' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 726 [3/5] (8.41ns)   --->   "%tmp_25 = fmul double %tmp_17, 8.000000e-01" [HLS_CartPole/pole.c:62]   --->   Operation 726 'dmul' 'tmp_25' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 8.41>
ST_179 : Operation 727 [4/5] (8.41ns)   --->   "%tmp_23 = fmul double %tmp_22, 9.000000e-01" [HLS_CartPole/pole.c:61]   --->   Operation 727 'dmul' 'tmp_23' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 728 [2/5] (8.41ns)   --->   "%tmp_25 = fmul double %tmp_17, 8.000000e-01" [HLS_CartPole/pole.c:62]   --->   Operation 728 'dmul' 'tmp_25' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 8.41>
ST_180 : Operation 729 [3/5] (8.41ns)   --->   "%tmp_23 = fmul double %tmp_22, 9.000000e-01" [HLS_CartPole/pole.c:61]   --->   Operation 729 'dmul' 'tmp_23' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 730 [1/5] (8.41ns)   --->   "%tmp_25 = fmul double %tmp_17, 8.000000e-01" [HLS_CartPole/pole.c:62]   --->   Operation 730 'dmul' 'tmp_25' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 8.41>
ST_181 : Operation 731 [2/5] (8.41ns)   --->   "%tmp_23 = fmul double %tmp_22, 9.000000e-01" [HLS_CartPole/pole.c:61]   --->   Operation 731 'dmul' 'tmp_23' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 732 [2/2] (3.72ns)   --->   "%tmp_26 = fptrunc double %tmp_25 to float" [HLS_CartPole/pole.c:62]   --->   Operation 732 'fptrunc' 'tmp_26' <Predicate = true> <Delay = 3.72> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 182 <SV = 181> <Delay = 8.41>
ST_182 : Operation 733 [1/5] (8.41ns)   --->   "%tmp_23 = fmul double %tmp_22, 9.000000e-01" [HLS_CartPole/pole.c:61]   --->   Operation 733 'dmul' 'tmp_23' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 734 [1/2] (3.72ns)   --->   "%tmp_26 = fptrunc double %tmp_25 to float" [HLS_CartPole/pole.c:62]   --->   Operation 734 'fptrunc' 'tmp_26' <Predicate = true> <Delay = 3.72> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 183 <SV = 182> <Delay = 3.72>
ST_183 : Operation 735 [2/2] (3.72ns)   --->   "%tmp_24 = fptrunc double %tmp_23 to float" [HLS_CartPole/pole.c:61]   --->   Operation 735 'fptrunc' 'tmp_24' <Predicate = true> <Delay = 3.72> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 184 <SV = 183> <Delay = 6.39>
ST_184 : Operation 736 [1/2] (3.72ns)   --->   "%tmp_24 = fptrunc double %tmp_23 to float" [HLS_CartPole/pole.c:61]   --->   Operation 736 'fptrunc' 'tmp_24' <Predicate = (phi_ln55)> <Delay = 3.72> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_184 : Operation 737 [1/1] (2.66ns)   --->   "store float %tmp_24, float* %e_addr_1, align 4" [HLS_CartPole/pole.c:61]   --->   Operation 737 'store' <Predicate = (phi_ln55)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_184 : Operation 738 [1/1] (1.18ns)   --->   "br label %7"   --->   Operation 738 'br' <Predicate = (phi_ln55)> <Delay = 1.18>
ST_184 : Operation 739 [1/1] (0.00ns)   --->   "%storemerge = phi float [ 0.000000e+00, %5 ], [ %tmp_26, %6 ]" [HLS_CartPole/pole.c:62]   --->   Operation 739 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 740 [1/1] (2.66ns)   --->   "store float %storemerge, float* %xbar_addr_1, align 4" [HLS_CartPole/pole.c:62]   --->   Operation 740 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_184 : Operation 741 [1/1] (0.00ns)   --->   "br label %4" [HLS_CartPole/pole.c:48]   --->   Operation 741 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'alloca' operation ('x') [24]  (0 ns)
	'store' operation ('store_ln14', HLS_CartPole/pole.c:14) of variable 'x', HLS_CartPole/pole.c:3 on local variable 'x' [54]  (1.24 ns)

 <State 2>: 2.97ns
The critical path consists of the following:
	'load' operation ('theta_dot_read_assig_1', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) on local variable 'theta_dot' [70]  (0 ns)
	'fpext' operation ('tmp_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [88]  (2.97 ns)

 <State 3>: 2.97ns
The critical path consists of the following:
	'fpext' operation ('tmp_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [88]  (2.97 ns)

 <State 4>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_i_30', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [89]  (8.42 ns)

 <State 5>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_i_30', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [89]  (8.42 ns)

 <State 6>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_i_30', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [89]  (8.42 ns)

 <State 7>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_i_30', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [89]  (8.42 ns)

 <State 8>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_i_30', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [89]  (8.42 ns)

 <State 9>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_63_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [90]  (8.42 ns)

 <State 10>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_63_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [90]  (8.42 ns)

 <State 11>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_63_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [90]  (8.42 ns)

 <State 12>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_63_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [90]  (8.42 ns)

 <State 13>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_63_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [90]  (8.42 ns)

 <State 14>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_65_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [92]  (8.42 ns)

 <State 15>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_65_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [92]  (8.42 ns)

 <State 16>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_65_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [92]  (8.42 ns)

 <State 17>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_65_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [92]  (8.42 ns)

 <State 18>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_65_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [92]  (8.42 ns)

 <State 19>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_73_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [101]  (8.42 ns)

 <State 20>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_73_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [101]  (8.42 ns)

 <State 21>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_74_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [102]  (8.42 ns)

 <State 22>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_74_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [102]  (8.42 ns)

 <State 23>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_74_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [102]  (8.42 ns)

 <State 24>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_74_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [102]  (8.42 ns)

 <State 25>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_74_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [102]  (8.42 ns)

 <State 26>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_67_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [94]  (7.6 ns)

 <State 27>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_67_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [94]  (7.6 ns)

 <State 28>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_67_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [94]  (7.6 ns)

 <State 29>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_67_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [94]  (7.6 ns)

 <State 30>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_67_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [94]  (7.6 ns)

 <State 31>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_67_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [94]  (7.6 ns)

 <State 32>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_67_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [94]  (7.6 ns)

 <State 33>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_67_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [94]  (7.6 ns)

 <State 34>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_67_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [94]  (7.6 ns)

 <State 35>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_67_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [94]  (7.6 ns)

 <State 36>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_67_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [94]  (7.6 ns)

 <State 37>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_67_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [94]  (7.6 ns)

 <State 38>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_67_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [94]  (7.6 ns)

 <State 39>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_67_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [94]  (7.6 ns)

 <State 40>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_67_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [94]  (7.6 ns)

 <State 41>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_67_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [94]  (7.6 ns)

 <State 42>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_67_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [94]  (7.6 ns)

 <State 43>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_67_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [94]  (7.6 ns)

 <State 44>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_67_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [94]  (7.6 ns)

 <State 45>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_67_i', HLS_CartPole/pole.c:81->HLS_CartPole/pole.c:23) [94]  (7.6 ns)

 <State 46>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_75_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [103]  (7.6 ns)

 <State 47>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_75_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [103]  (7.6 ns)

 <State 48>: 8.44ns
The critical path consists of the following:
	'fmul' operation ('tmp_69_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [97]  (8.44 ns)

 <State 49>: 8.44ns
The critical path consists of the following:
	'fmul' operation ('tmp_69_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [97]  (8.44 ns)

 <State 50>: 8.44ns
The critical path consists of the following:
	'fmul' operation ('tmp_69_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [97]  (8.44 ns)

 <State 51>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_68_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [96]  (8.42 ns)

 <State 52>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_68_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [96]  (8.42 ns)

 <State 53>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_77_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [105]  (8.42 ns)

 <State 54>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_77_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [105]  (8.42 ns)

 <State 55>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_77_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [105]  (8.42 ns)

 <State 56>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_77_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [105]  (8.42 ns)

 <State 57>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_77_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [105]  (8.42 ns)

 <State 58>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_78_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [106]  (7.6 ns)

 <State 59>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_78_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [106]  (7.6 ns)

 <State 60>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_78_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [106]  (7.6 ns)

 <State 61>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_78_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [106]  (7.6 ns)

 <State 62>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_78_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [106]  (7.6 ns)

 <State 63>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_78_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [106]  (7.6 ns)

 <State 64>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_78_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [106]  (7.6 ns)

 <State 65>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_78_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [106]  (7.6 ns)

 <State 66>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_78_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [106]  (7.6 ns)

 <State 67>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_78_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [106]  (7.6 ns)

 <State 68>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_78_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [106]  (7.6 ns)

 <State 69>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_78_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [106]  (7.6 ns)

 <State 70>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_78_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [106]  (7.6 ns)

 <State 71>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_78_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [106]  (7.6 ns)

 <State 72>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_78_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [106]  (7.6 ns)

 <State 73>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_78_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [106]  (7.6 ns)

 <State 74>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_78_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [106]  (7.6 ns)

 <State 75>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_78_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [106]  (7.6 ns)

 <State 76>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_78_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [106]  (7.6 ns)

 <State 77>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_78_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [106]  (7.6 ns)

 <State 78>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_78_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [106]  (7.6 ns)

 <State 79>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_78_i', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [106]  (7.6 ns)

 <State 80>: 3.73ns
The critical path consists of the following:
	'fptrunc' operation ('thetaacc', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [107]  (3.73 ns)

 <State 81>: 6.7ns
The critical path consists of the following:
	'fptrunc' operation ('thetaacc', HLS_CartPole/pole.c:84->HLS_CartPole/pole.c:23) [107]  (3.73 ns)
	'fpext' operation ('tmp_80_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [109]  (2.97 ns)

 <State 82>: 2.97ns
The critical path consists of the following:
	'fpext' operation ('tmp_80_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [109]  (2.97 ns)

 <State 83>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_81_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [110]  (8.42 ns)

 <State 84>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_81_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [110]  (8.42 ns)

 <State 85>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_81_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [110]  (8.42 ns)

 <State 86>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_81_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [110]  (8.42 ns)

 <State 87>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_81_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [110]  (8.42 ns)

 <State 88>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_82_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [111]  (8.42 ns)

 <State 89>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_82_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [111]  (8.42 ns)

 <State 90>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_82_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [111]  (8.42 ns)

 <State 91>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_82_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [111]  (8.42 ns)

 <State 92>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_82_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [111]  (8.42 ns)

 <State 93>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_83_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [112]  (7.6 ns)

 <State 94>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_83_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [112]  (7.6 ns)

 <State 95>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_83_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [112]  (7.6 ns)

 <State 96>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_83_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [112]  (7.6 ns)

 <State 97>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_83_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [112]  (7.6 ns)

 <State 98>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_83_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [112]  (7.6 ns)

 <State 99>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_83_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [112]  (7.6 ns)

 <State 100>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_83_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [112]  (7.6 ns)

 <State 101>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_83_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [112]  (7.6 ns)

 <State 102>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_83_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [112]  (7.6 ns)

 <State 103>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_83_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [112]  (7.6 ns)

 <State 104>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_83_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [112]  (7.6 ns)

 <State 105>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_83_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [112]  (7.6 ns)

 <State 106>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_83_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [112]  (7.6 ns)

 <State 107>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_83_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [112]  (7.6 ns)

 <State 108>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_83_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [112]  (7.6 ns)

 <State 109>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_83_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [112]  (7.6 ns)

 <State 110>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_83_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [112]  (7.6 ns)

 <State 111>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_83_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [112]  (7.6 ns)

 <State 112>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_83_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [112]  (7.6 ns)

 <State 113>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_83_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [112]  (7.6 ns)

 <State 114>: 7.6ns
The critical path consists of the following:
	'ddiv' operation ('tmp_83_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [112]  (7.6 ns)

 <State 115>: 6.31ns
The critical path consists of the following:
	'dsub' operation ('tmp_84_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [113]  (6.31 ns)

 <State 116>: 6.31ns
The critical path consists of the following:
	'dsub' operation ('tmp_84_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [113]  (6.31 ns)

 <State 117>: 6.31ns
The critical path consists of the following:
	'dsub' operation ('tmp_84_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [113]  (6.31 ns)

 <State 118>: 6.31ns
The critical path consists of the following:
	'dsub' operation ('tmp_84_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [113]  (6.31 ns)

 <State 119>: 6.31ns
The critical path consists of the following:
	'dsub' operation ('tmp_84_i', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [113]  (6.31 ns)

 <State 120>: 3.73ns
The critical path consists of the following:
	'fptrunc' operation ('xacc', HLS_CartPole/pole.c:91->HLS_CartPole/pole.c:23) [114]  (3.73 ns)

 <State 121>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_86_i', HLS_CartPole/pole.c:95->HLS_CartPole/pole.c:23) [116]  (8.42 ns)

 <State 122>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_86_i', HLS_CartPole/pole.c:95->HLS_CartPole/pole.c:23) [116]  (8.42 ns)

 <State 123>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_86_i', HLS_CartPole/pole.c:95->HLS_CartPole/pole.c:23) [116]  (8.42 ns)

 <State 124>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_86_i', HLS_CartPole/pole.c:95->HLS_CartPole/pole.c:23) [116]  (8.42 ns)

 <State 125>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_86_i', HLS_CartPole/pole.c:95->HLS_CartPole/pole.c:23) [116]  (8.42 ns)

 <State 126>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_90_i', HLS_CartPole/pole.c:96->HLS_CartPole/pole.c:23) [121]  (8.42 ns)

 <State 127>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_90_i', HLS_CartPole/pole.c:96->HLS_CartPole/pole.c:23) [121]  (8.42 ns)

 <State 128>: 6.31ns
The critical path consists of the following:
	'dadd' operation ('tmp_88_i', HLS_CartPole/pole.c:95->HLS_CartPole/pole.c:23) [118]  (6.31 ns)

 <State 129>: 6.31ns
The critical path consists of the following:
	'dadd' operation ('tmp_88_i', HLS_CartPole/pole.c:95->HLS_CartPole/pole.c:23) [118]  (6.31 ns)

 <State 130>: 6.31ns
The critical path consists of the following:
	'dadd' operation ('tmp_1', HLS_CartPole/pole.c:18) [75]  (6.31 ns)

 <State 131>: 6.31ns
The critical path consists of the following:
	'dadd' operation ('tmp_1', HLS_CartPole/pole.c:18) [75]  (6.31 ns)

 <State 132>: 6.7ns
The critical path consists of the following:
	'fptrunc' operation ('x', HLS_CartPole/pole.c:95->HLS_CartPole/pole.c:23) [119]  (3.73 ns)
	'fpext' operation ('tmp_i1', HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25) [131]  (2.97 ns)

 <State 133>: 6.68ns
The critical path consists of the following:
	'fpext' operation ('tmp_i1', HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25) [131]  (2.97 ns)
	'dcmp' operation ('tmp_28', HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25) [138]  (3.7 ns)

 <State 134>: 7.51ns
The critical path consists of the following:
	'fptrunc' operation ('x_dot', HLS_CartPole/pole.c:96->HLS_CartPole/pole.c:23) [123]  (3.73 ns)
	'fcmp' operation ('tmp_36', HLS_CartPole/pole.c:117->HLS_CartPole/pole.c:25) [163]  (3.79 ns)

 <State 135>: 6.68ns
The critical path consists of the following:
	'fpext' operation ('tmp_40_i', HLS_CartPole/pole.c:137->HLS_CartPole/pole.c:25) [206]  (2.97 ns)
	'dcmp' operation ('tmp_45', HLS_CartPole/pole.c:137->HLS_CartPole/pole.c:25) [213]  (3.7 ns)

 <State 136>: 8.66ns
The critical path consists of the following:
	'and' operation ('and_ln130', HLS_CartPole/pole.c:130->HLS_CartPole/pole.c:25) [184]  (0 ns)
	'and' operation ('and_ln130_1', HLS_CartPole/pole.c:130->HLS_CartPole/pole.c:25) [194]  (0.616 ns)
	'or' operation ('or_ln130', HLS_CartPole/pole.c:130->HLS_CartPole/pole.c:25) [196]  (0.616 ns)
	'or' operation ('or_ln130_2', HLS_CartPole/pole.c:130->HLS_CartPole/pole.c:25) [200]  (0.616 ns)
	'select' operation ('select_ln130_3', HLS_CartPole/pole.c:130->HLS_CartPole/pole.c:25) [201]  (0 ns)
	'add' operation ('box', HLS_CartPole/pole.c:130->HLS_CartPole/pole.c:25) [202]  (1.38 ns)
	'select' operation ('box', HLS_CartPole/pole.c:124->HLS_CartPole/pole.c:25) [203]  (0.757 ns)
	'add' operation ('box', HLS_CartPole/pole.c:139->HLS_CartPole/pole.c:25) [218]  (1.39 ns)
	'select' operation ('select_ln107', HLS_CartPole/pole.c:107->HLS_CartPole/pole.c:25) [225]  (0 ns)
	'select' operation ('box', HLS_CartPole/pole.c:137->HLS_CartPole/pole.c:25) [228]  (0.616 ns)
	'getelementptr' operation ('v_addr_1', HLS_CartPole/pole.c:43) [234]  (0 ns)
	'load' operation ('p', HLS_CartPole/pole.c:43) on array 'v' [235]  (2.66 ns)

 <State 137>: 6.82ns
The critical path consists of the following:
	'load' operation ('p', HLS_CartPole/pole.c:43) on array 'v' [235]  (2.66 ns)
	multiplexor before 'phi' operation ('p_03', HLS_CartPole/pole.c:43) with incoming values : ('p', HLS_CartPole/pole.c:43) [252]  (1.18 ns)
	'phi' operation ('p_03', HLS_CartPole/pole.c:43) with incoming values : ('p', HLS_CartPole/pole.c:43) [252]  (0 ns)
	'fpext' operation ('tmp_7', HLS_CartPole/pole.c:47) [258]  (2.97 ns)

 <State 138>: 2.97ns
The critical path consists of the following:
	'fpext' operation ('tmp_7', HLS_CartPole/pole.c:47) [258]  (2.97 ns)

 <State 139>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_8', HLS_CartPole/pole.c:47) [259]  (8.42 ns)

 <State 140>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_8', HLS_CartPole/pole.c:47) [259]  (8.42 ns)

 <State 141>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_8', HLS_CartPole/pole.c:47) [259]  (8.42 ns)

 <State 142>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_8', HLS_CartPole/pole.c:47) [259]  (8.42 ns)

 <State 143>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_8', HLS_CartPole/pole.c:47) [259]  (8.42 ns)

 <State 144>: 6.31ns
The critical path consists of the following:
	'dadd' operation ('tmp_9', HLS_CartPole/pole.c:47) [260]  (6.31 ns)

 <State 145>: 6.31ns
The critical path consists of the following:
	'dadd' operation ('tmp_9', HLS_CartPole/pole.c:47) [260]  (6.31 ns)

 <State 146>: 6.31ns
The critical path consists of the following:
	'dadd' operation ('tmp_9', HLS_CartPole/pole.c:47) [260]  (6.31 ns)

 <State 147>: 6.31ns
The critical path consists of the following:
	'dadd' operation ('tmp_9', HLS_CartPole/pole.c:47) [260]  (6.31 ns)

 <State 148>: 6.31ns
The critical path consists of the following:
	'dadd' operation ('tmp_9', HLS_CartPole/pole.c:47) [260]  (6.31 ns)

 <State 149>: 6.31ns
The critical path consists of the following:
	'dsub' operation ('tmp_11', HLS_CartPole/pole.c:47) [262]  (6.31 ns)

 <State 150>: 6.31ns
The critical path consists of the following:
	'dsub' operation ('tmp_11', HLS_CartPole/pole.c:47) [262]  (6.31 ns)

 <State 151>: 6.31ns
The critical path consists of the following:
	'dsub' operation ('tmp_11', HLS_CartPole/pole.c:47) [262]  (6.31 ns)

 <State 152>: 6.31ns
The critical path consists of the following:
	'dsub' operation ('tmp_11', HLS_CartPole/pole.c:47) [262]  (6.31 ns)

 <State 153>: 6.31ns
The critical path consists of the following:
	'dsub' operation ('tmp_11', HLS_CartPole/pole.c:47) [262]  (6.31 ns)

 <State 154>: 3.73ns
The critical path consists of the following:
	'fptrunc' operation ('rhat', HLS_CartPole/pole.c:47) [263]  (3.73 ns)

 <State 155>: 6.7ns
The critical path consists of the following:
	'fptrunc' operation ('rhat', HLS_CartPole/pole.c:47) [263]  (3.73 ns)
	'fpext' operation ('tmp_13', HLS_CartPole/pole.c:51) [265]  (2.97 ns)

 <State 156>: 2.97ns
The critical path consists of the following:
	'fpext' operation ('tmp_13', HLS_CartPole/pole.c:51) [265]  (2.97 ns)

 <State 157>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_14', HLS_CartPole/pole.c:51) [266]  (8.42 ns)

 <State 158>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_14', HLS_CartPole/pole.c:51) [266]  (8.42 ns)

 <State 159>: 8.44ns
The critical path consists of the following:
	'fmul' operation ('tmp_12', HLS_CartPole/pole.c:50) [264]  (8.44 ns)

 <State 160>: 8.44ns
The critical path consists of the following:
	'fmul' operation ('tmp_12', HLS_CartPole/pole.c:50) [264]  (8.44 ns)

 <State 161>: 8.44ns
The critical path consists of the following:
	'fmul' operation ('tmp_12', HLS_CartPole/pole.c:50) [264]  (8.44 ns)

 <State 162>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', HLS_CartPole/pole.c:48) [269]  (0 ns)
	'getelementptr' operation ('e_addr_1', HLS_CartPole/pole.c:50) [276]  (0 ns)
	'load' operation ('e_load_1', HLS_CartPole/pole.c:50) on array 'e' [277]  (2.66 ns)

 <State 163>: 5.64ns
The critical path consists of the following:
	'load' operation ('xbar_load_1', HLS_CartPole/pole.c:51) on array 'xbar' [284]  (2.66 ns)
	'fpext' operation ('tmp_17', HLS_CartPole/pole.c:51) [285]  (2.97 ns)

 <State 164>: 8.44ns
The critical path consists of the following:
	'fmul' operation ('tmp_15', HLS_CartPole/pole.c:50) [278]  (8.44 ns)

 <State 165>: 8.44ns
The critical path consists of the following:
	'fmul' operation ('tmp_15', HLS_CartPole/pole.c:50) [278]  (8.44 ns)

 <State 166>: 8.44ns
The critical path consists of the following:
	'fmul' operation ('tmp_15', HLS_CartPole/pole.c:50) [278]  (8.44 ns)

 <State 167>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_18', HLS_CartPole/pole.c:51) [286]  (8.42 ns)

 <State 168>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_18', HLS_CartPole/pole.c:51) [286]  (8.42 ns)

 <State 169>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_18', HLS_CartPole/pole.c:51) [286]  (8.42 ns)

 <State 170>: 8.22ns
The critical path consists of the following:
	'fadd' operation ('tmp_16', HLS_CartPole/pole.c:50) [281]  (8.22 ns)

 <State 171>: 6.31ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', HLS_CartPole/pole.c:51) [290]  (6.31 ns)

 <State 172>: 6.31ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', HLS_CartPole/pole.c:51) [290]  (6.31 ns)

 <State 173>: 6.31ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', HLS_CartPole/pole.c:51) [290]  (6.31 ns)

 <State 174>: 6.31ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', HLS_CartPole/pole.c:51) [290]  (6.31 ns)

 <State 175>: 3.73ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_21', HLS_CartPole/pole.c:51) [291]  (3.73 ns)

 <State 176>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_25', HLS_CartPole/pole.c:62) [302]  (8.42 ns)

 <State 177>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_25', HLS_CartPole/pole.c:62) [302]  (8.42 ns)

 <State 178>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_23', HLS_CartPole/pole.c:61) [299]  (8.42 ns)

 <State 179>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_23', HLS_CartPole/pole.c:61) [299]  (8.42 ns)

 <State 180>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_23', HLS_CartPole/pole.c:61) [299]  (8.42 ns)

 <State 181>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_23', HLS_CartPole/pole.c:61) [299]  (8.42 ns)

 <State 182>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_23', HLS_CartPole/pole.c:61) [299]  (8.42 ns)

 <State 183>: 3.73ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_24', HLS_CartPole/pole.c:61) [300]  (3.73 ns)

 <State 184>: 6.39ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_24', HLS_CartPole/pole.c:61) [300]  (3.73 ns)
	'store' operation ('store_ln61', HLS_CartPole/pole.c:61) of variable 'tmp_24', HLS_CartPole/pole.c:61 on array 'e' [301]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
