{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580078067390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580078067391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 19:34:27 2020 " "Processing started: Sun Jan 26 19:34:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580078067391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580078067391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off interfacev1 -c interfacev1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off interfacev1 -c interfacev1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580078067392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1580078067726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580078067727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_FSM_v4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_FSM_v4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Interface_FSM_v4-controlador_arch " "Found design unit 1: Interface_FSM_v4-controlador_arch" {  } { { "interface_FSM_v4.vhd" "" { Text "/home/jose/Desktop/LabDig/EXP4/interface_FSM_v4.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580078083697 ""} { "Info" "ISGN_ENTITY_NAME" "1 Interface_FSM_v4 " "Found entity 1: Interface_FSM_v4" {  } { { "interface_FSM_v4.vhd" "" { Text "/home/jose/Desktop/LabDig/EXP4/interface_FSM_v4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580078083697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580078083697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_leds_botoes_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_leds_botoes_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_leds_botoes_v2-arch " "Found design unit 1: interface_leds_botoes_v2-arch" {  } { { "interface_leds_botoes_v2.vhd" "" { Text "/home/jose/Desktop/LabDig/EXP4/interface_leds_botoes_v2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580078083698 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_leds_botoes_v2 " "Found entity 1: interface_leds_botoes_v2" {  } { { "interface_leds_botoes_v2.vhd" "" { Text "/home/jose/Desktop/LabDig/EXP4/interface_leds_botoes_v2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580078083698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580078083698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_modm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_modm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_modm-contador_modm_arch " "Found design unit 1: contador_modm-contador_modm_arch" {  } { { "contador_modm.vhd" "" { Text "/home/jose/Desktop/LabDig/EXP4/contador_modm.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580078083698 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_modm " "Found entity 1: contador_modm" {  } { { "contador_modm.vhd" "" { Text "/home/jose/Desktop/LabDig/EXP4/contador_modm.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580078083698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580078083698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_sr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_sr-comportamental " "Found design unit 1: latch_sr-comportamental" {  } { { "latch_sr.vhd" "" { Text "/home/jose/Desktop/LabDig/EXP4/latch_sr.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580078083699 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch_sr " "Found entity 1: latch_sr" {  } { { "latch_sr.vhd" "" { Text "/home/jose/Desktop/LabDig/EXP4/latch_sr.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580078083699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580078083699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geraPulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file geraPulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 geraPulse-geraPulso_arch " "Found design unit 1: geraPulse-geraPulso_arch" {  } { { "geraPulse.vhd" "" { Text "/home/jose/Desktop/LabDig/EXP4/geraPulse.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580078083700 ""} { "Info" "ISGN_ENTITY_NAME" "1 geraPulse " "Found entity 1: geraPulse" {  } { { "geraPulse.vhd" "" { Text "/home/jose/Desktop/LabDig/EXP4/geraPulse.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580078083700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580078083700 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "interface_leds_botoes_v2 " "Elaborating entity \"interface_leds_botoes_v2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1580078083789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_modm contador_modm:CONT_INICIO " "Elaborating entity \"contador_modm\" for hierarchy \"contador_modm:CONT_INICIO\"" {  } { { "interface_leds_botoes_v2.vhd" "CONT_INICIO" { Text "/home/jose/Desktop/LabDig/EXP4/interface_leds_botoes_v2.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580078083798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_sr latch_sr:LATCH " "Elaborating entity \"latch_sr\" for hierarchy \"latch_sr:LATCH\"" {  } { { "interface_leds_botoes_v2.vhd" "LATCH" { Text "/home/jose/Desktop/LabDig/EXP4/interface_leds_botoes_v2.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580078083801 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iq latch_sr.vhd(27) " "VHDL Process Statement warning at latch_sr.vhd(27): inferring latch(es) for signal or variable \"iq\", which holds its previous value in one or more paths through the process" {  } { { "latch_sr.vhd" "" { Text "/home/jose/Desktop/LabDig/EXP4/latch_sr.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1580078083801 "|latch_sr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iq latch_sr.vhd(27) " "Inferred latch for \"iq\" at latch_sr.vhd(27)" {  } { { "latch_sr.vhd" "" { Text "/home/jose/Desktop/LabDig/EXP4/latch_sr.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580078083802 "|latch_sr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "geraPulse geraPulse:PULSE " "Elaborating entity \"geraPulse\" for hierarchy \"geraPulse:PULSE\"" {  } { { "interface_leds_botoes_v2.vhd" "PULSE" { Text "/home/jose/Desktop/LabDig/EXP4/interface_leds_botoes_v2.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580078083802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Interface_FSM_v4 Interface_FSM_v4:FSM " "Elaborating entity \"Interface_FSM_v4\" for hierarchy \"Interface_FSM_v4:FSM\"" {  } { { "interface_leds_botoes_v2.vhd" "FSM" { Text "/home/jose/Desktop/LabDig/EXP4/interface_leds_botoes_v2.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580078083803 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1580078084514 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1580078084824 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580078084824 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1580078084860 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1580078084860 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1580078084860 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1580078084860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1036 " "Peak virtual memory: 1036 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580078084867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 19:34:44 2020 " "Processing ended: Sun Jan 26 19:34:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580078084867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580078084867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580078084867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580078084867 ""}
