{
  "module_name": "cmd.h",
  "hash_id": "786813ed525094e987445197f0e3ad04d970e870436ca0d1fae2fbd270ca4342",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/mellanox/mlx5/core/fpga/cmd.h",
  "human_readable_source": " \n\n#ifndef __MLX5_FPGA_H__\n#define __MLX5_FPGA_H__\n\n#include <linux/mlx5/driver.h>\n\nenum mlx5_fpga_id {\n\tMLX5_FPGA_NEWTON = 0,\n\tMLX5_FPGA_EDISON = 1,\n\tMLX5_FPGA_MORSE = 2,\n\tMLX5_FPGA_MORSEQ = 3,\n};\n\nenum mlx5_fpga_image {\n\tMLX5_FPGA_IMAGE_USER = 0,\n\tMLX5_FPGA_IMAGE_FACTORY,\n};\n\nenum mlx5_fpga_status {\n\tMLX5_FPGA_STATUS_SUCCESS = 0,\n\tMLX5_FPGA_STATUS_FAILURE = 1,\n\tMLX5_FPGA_STATUS_IN_PROGRESS = 2,\n\tMLX5_FPGA_STATUS_NONE = 0xFFFF,\n};\n\nstruct mlx5_fpga_query {\n\tenum mlx5_fpga_image admin_image;\n\tenum mlx5_fpga_image oper_image;\n\tenum mlx5_fpga_status status;\n};\n\nenum mlx5_fpga_qpc_field_select {\n\tMLX5_FPGA_QPC_STATE = BIT(0),\n};\n\nstruct mlx5_fpga_qp_counters {\n\tu64 rx_ack_packets;\n\tu64 rx_send_packets;\n\tu64 tx_ack_packets;\n\tu64 tx_send_packets;\n\tu64 rx_total_drop;\n};\n\nint mlx5_fpga_caps(struct mlx5_core_dev *dev);\nint mlx5_fpga_query(struct mlx5_core_dev *dev, struct mlx5_fpga_query *query);\nint mlx5_fpga_ctrl_op(struct mlx5_core_dev *dev, u8 op);\nint mlx5_fpga_access_reg(struct mlx5_core_dev *dev, u8 size, u64 addr,\n\t\t\t void *buf, bool write);\nint mlx5_fpga_sbu_caps(struct mlx5_core_dev *dev, void *caps, int size);\n\nint mlx5_fpga_create_qp(struct mlx5_core_dev *dev, void *fpga_qpc,\n\t\t\tu32 *fpga_qpn);\nint mlx5_fpga_modify_qp(struct mlx5_core_dev *dev, u32 fpga_qpn,\n\t\t\tenum mlx5_fpga_qpc_field_select fields, void *fpga_qpc);\nint mlx5_fpga_query_qp(struct mlx5_core_dev *dev, u32 fpga_qpn, void *fpga_qpc);\nint mlx5_fpga_query_qp_counters(struct mlx5_core_dev *dev, u32 fpga_qpn,\n\t\t\t\tbool clear, struct mlx5_fpga_qp_counters *data);\nint mlx5_fpga_destroy_qp(struct mlx5_core_dev *dev, u32 fpga_qpn);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}