Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.0.0.24.1

Thu Nov 18 16:20:53 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt ModuloAlarmaTP2_impl_1.tws ModuloAlarmaTP2_impl_1_syn.udb -gui

-----------------------------------------
Design:          MainModule
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock SERCLK_OUT_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
i1_3_lut/A	->	i1_3_lut/Z

++++ Loop2
i40_4_lut/Z	->	i39_3_lut/Z

++++ Loop3
i1_3_lut_adj_45/A	->	i1_3_lut_adj_45/Z

++++ Loop4
i29_3_lut/Z	->	i1935_4_lut/Z

++++ Loop5
i924_4_lut/Z	->	i29_3_lut/Z

++++ Loop6
i936_3_lut/A	->	i936_3_lut/Z

++++ Loop7
keyboard/i519_3_lut/A	->	keyboard/i519_3_lut/Z

++++ Loop8
keyboard/i513_3_lut/A	->	keyboard/i513_3_lut/Z

++++ Loop9
keyboard/i517_3_lut/A	->	keyboard/i517_3_lut/Z

++++ Loop10
keyboard/i515_3_lut/A	->	keyboard/i515_3_lut/Z

++++ Loop11
keyboard/i503_3_lut/A	->	keyboard/i503_3_lut/Z

++++ Loop12
keyboard/i497_3_lut/A	->	keyboard/i497_3_lut/Z

++++ Loop13
keyboard/i501_3_lut/A	->	keyboard/i501_3_lut/Z

++++ Loop14
keyboard/i499_3_lut/A	->	keyboard/i499_3_lut/Z

++++ Loop15
keyboard/i505_4_lut/A	->	keyboard/i505_4_lut/Z

++++ Loop16
keyboard/i1_2_lut/Z	->	keyboard/i12_4_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "SERCLK_OUT_c"
=======================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock SERCLK_OUT_c           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From SERCLK_OUT_c                      |             Target |      100000.000 ns |          0.010 MHz 
                                        | Actual (all paths) |      100000.000 ns |          0.010 MHz 
OSCInst1/CLKLF (MPW)                    |   (50% duty cycle) |      100000.000 ns |          0.010 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 93.743%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
Sreg_i0/D                                |99964.954 ns 
STATE_OUT/j__i1/SR                       |99968.246 ns 
STATE_OUT/j__i0/SR                       |99968.246 ns 
STATE_OUT/j__i11/D                       |99968.550 ns 
STATE_OUT/j__i10/D                       |99968.550 ns 
STATE_OUT/j__i2/D                        |99968.550 ns 
STATE_OUT/j__i3/D                        |99968.550 ns 
STATE_OUT/waiting_c/D                    |99968.550 ns 
STATE_OUT/j__i6/D                        |99968.550 ns 
STATE_OUT/j__i4/D                        |99968.550 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/serial/temp_data_out_i0_i3/D   |    1.671 ns 
STATE_OUT/serial/status_send/DO0         |    1.671 ns 
mainTimer/clkCont_i13/D                  |    4.196 ns 
mainTimer/clkCont_i14/D                  |    4.196 ns 
mainTimer/clkCont_i15/D                  |    4.196 ns 
mainTimer/clkCont_i16/D                  |    4.196 ns 
mainTimer/clkCont_i17/D                  |    4.196 ns 
mainTimer/state/D                        |    4.196 ns 
keyboard/state_i1/D                      |    4.196 ns 
Sreg_i0/D                                |    4.196 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 2 Start Points         |           Type           
-------------------------------------------------------------------
STATE_OUT/serial/status_out/Q           |          No required time
STATE_OUT/serial/status_send/PADDO      |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         2
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 6 End Points          |           Type           
-------------------------------------------------------------------
Sreg_i1/SR                              |           No arrival time
Sreg_i0/SR                              |           No arrival time
keyboard/counter_156__i0/D              |    No arrival or required
keyboard/counter_156__i1/D              |    No arrival or required
STATE_OUT/serial/temp_data_out_i0_i0/D  |           No arrival time
STATE_OUT/serial/temp_data_out_i0_i1/D  |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         6
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
SENSOR1_IN                              |                     input
SENSOR2_IN                              |                     input
KB_IN[1]                                |                     input
KB_IN[0]                                |                     input
KB_RECV                                 |                     input
RESET_IN                                |                     input
SIREN_OUT                               |                    output
STATUS_OUT                              |                    output
STATUS_SEND                             |                    output
SERCLK_OUT                              |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        15
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : keyboard/state_i0/Q  (FD1P3XZ)
Path End         : Sreg_i0/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 14
Delay Ratio      : 78.2% (route), 21.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99964.954 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  101     



keyboard/state_i0/CK->keyboard/state_i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  12      
state[0]                                                  NET DELAY      0.280         5.821  12      
keyboard/i927_2_lut_3_lut_4_lut/C->keyboard/i927_2_lut_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY   0.477         6.298  2       
keyboard/n1081                                            NET DELAY      2.075         8.373  2       
keyboard/i499_3_lut/C->keyboard/i499_3_lut/Z
                                          LUT4            C_TO_Z_DELAY   0.477         8.850  2       
keyboard/actualKey[1][0]                                  NET DELAY      2.075        10.925  2       
keyboard/i1790_4_lut/D->keyboard/i1790_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        11.402  1       
keyboard/n2249                                            NET DELAY      2.075        13.477  1       
keyboard/i3_3_lut/A->keyboard/i3_3_lut/Z  LUT4            A_TO_Z_DELAY   0.477        13.954  1       
keyboard/n8                                               NET DELAY      2.075        16.029  1       
keyboard/i1_4_lut/C->keyboard/i1_4_lut/Z  LUT4            C_TO_Z_DELAY   0.477        16.506  4       
n4                                                        NET DELAY      2.075        18.581  4       
KEY_STATUS_1__I_0_i3_2_lut_3_lut/C->KEY_STATUS_1__I_0_i3_2_lut_3_lut/Z
                                          LUT4            C_TO_Z_DELAY   0.477        19.058  3       
TIMER_EN_N_26                                             NET DELAY      2.075        21.133  3       
i2_3_lut_4_lut/A->i2_3_lut_4_lut/Z        LUT4            A_TO_Z_DELAY   0.477        21.610  2       
n8                                                        NET DELAY      2.075        23.685  2       
i1_2_lut_3_lut/C->i1_2_lut_3_lut/Z        LUT4            C_TO_Z_DELAY   0.477        24.162  1       
n6                                                        NET DELAY      2.075        26.237  1       
i4_4_lut/D->i4_4_lut/Z                    LUT4            D_TO_Z_DELAY   0.477        26.714  2       
n724                                                      NET DELAY      2.075        28.789  2       
i1_3_lut_adj_45/B->i1_3_lut_adj_45/Z      LUT4            B_TO_Z_DELAY   0.477        29.266  2       
PREV_KEY[0]                                               NET DELAY      2.075        31.341  2       
i1946_2_lut/A->i1946_2_lut/Z              LUT4            A_TO_Z_DELAY   0.477        31.818  1       
n2448                                                     NET DELAY      2.075        33.893  1       
i41_4_lut/A->i41_4_lut/Z                  LUT4            A_TO_Z_DELAY   0.477        34.370  1       
n22                                                       NET DELAY      2.075        36.445  1       
i39_3_lut/B->i39_3_lut/Z                  LUT4            B_TO_Z_DELAY   0.477        36.922  3       
debug_c_0 ( D )                                           NET DELAY      2.075        38.997  3       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  101     
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  101     
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -38.997  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99964.954  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/j__i1/SR  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.246 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  101     



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         7.616  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         7.974  2       
STATE_OUT/n1473                                           NET DELAY         0.280         8.254  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.532  2       
STATE_OUT/n3278                                           NET DELAY         0.280         8.812  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.090  2       
STATE_OUT/n1475                                           NET DELAY         0.280         9.370  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.648  2       
STATE_OUT/n3281                                           NET DELAY         0.280         9.928  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.206  2       
STATE_OUT/n1477                                           NET DELAY         0.280        10.486  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.764  2       
STATE_OUT/n3284                                           NET DELAY         0.280        11.044  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.322  2       
STATE_OUT/n1479                                           NET DELAY         0.280        11.602  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.880  2       
STATE_OUT/n3287                                           NET DELAY         0.280        12.160  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.438  2       
STATE_OUT/n1481                                           NET DELAY         0.280        12.718  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.996  2       
STATE_OUT/n3290                                           NET DELAY         0.280        13.276  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.554  2       
STATE_OUT/n1483                                           NET DELAY         0.280        13.834  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.112  2       
STATE_OUT/n3293                                           NET DELAY         0.280        14.392  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.670  2       
STATE_OUT/n1485                                           NET DELAY         0.280        14.950  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.228  2       
STATE_OUT/n3296                                           NET DELAY         0.280        15.508  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.786  2       
STATE_OUT/n1487                                           NET DELAY         0.280        16.066  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.344  2       
STATE_OUT/n3299                                           NET DELAY         0.280        16.624  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.902  2       
STATE_OUT/n1489                                           NET DELAY         0.280        17.182  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.460  2       
STATE_OUT/n3302                                           NET DELAY         0.280        17.740  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.018  2       
STATE_OUT/n1491                                           NET DELAY         0.280        18.298  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.576  2       
STATE_OUT/n3305                                           NET DELAY         0.280        18.856  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.134  2       
STATE_OUT/n1493                                           NET DELAY         0.280        19.414  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.692  2       
STATE_OUT/n3308                                           NET DELAY         0.280        19.972  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.250  2       
STATE_OUT/n1495                                           NET DELAY         0.280        20.530  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.808  2       
STATE_OUT/n3311                                           NET DELAY         0.280        21.088  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.366  2       
STATE_OUT/n1497                                           NET DELAY         0.280        21.646  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.924  2       
STATE_OUT/n3314                                           NET DELAY         0.280        22.204  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.482  2       
STATE_OUT/n1499                                           NET DELAY         0.280        22.762  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.040  2       
STATE_OUT/n3317                                           NET DELAY         0.280        23.320  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.598  2       
STATE_OUT/n1501                                           NET DELAY         0.280        23.878  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.156  2       
STATE_OUT/n3320                                           NET DELAY         0.280        24.436  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        24.913  2       
waiting_N_155[30]                                         NET DELAY         0.280        25.193  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        25.670  1       
STATE_OUT/n50                                             NET DELAY         2.075        27.745  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        28.222  1       
STATE_OUT/n56                                             NET DELAY         2.075        30.297  1       
STATE_OUT/i896_4_lut/C->STATE_OUT/i896_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        30.774  32      
waiting_N_154                                             NET DELAY         2.075        32.849  32      
STATE_OUT/i159_2_lut/B->STATE_OUT/i159_2_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.450        33.299  2       
STATE_OUT/n196 ( SR )                                     NET DELAY         2.075        35.374  2       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  101     
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  101     
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.530    100003.620  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.620  
Arrival Time                                                                         -35.374  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.246  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/j__i0/SR  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.246 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  101     



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         7.616  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         7.974  2       
STATE_OUT/n1473                                           NET DELAY         0.280         8.254  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.532  2       
STATE_OUT/n3278                                           NET DELAY         0.280         8.812  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.090  2       
STATE_OUT/n1475                                           NET DELAY         0.280         9.370  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.648  2       
STATE_OUT/n3281                                           NET DELAY         0.280         9.928  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.206  2       
STATE_OUT/n1477                                           NET DELAY         0.280        10.486  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.764  2       
STATE_OUT/n3284                                           NET DELAY         0.280        11.044  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.322  2       
STATE_OUT/n1479                                           NET DELAY         0.280        11.602  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.880  2       
STATE_OUT/n3287                                           NET DELAY         0.280        12.160  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.438  2       
STATE_OUT/n1481                                           NET DELAY         0.280        12.718  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.996  2       
STATE_OUT/n3290                                           NET DELAY         0.280        13.276  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.554  2       
STATE_OUT/n1483                                           NET DELAY         0.280        13.834  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.112  2       
STATE_OUT/n3293                                           NET DELAY         0.280        14.392  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.670  2       
STATE_OUT/n1485                                           NET DELAY         0.280        14.950  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.228  2       
STATE_OUT/n3296                                           NET DELAY         0.280        15.508  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.786  2       
STATE_OUT/n1487                                           NET DELAY         0.280        16.066  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.344  2       
STATE_OUT/n3299                                           NET DELAY         0.280        16.624  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.902  2       
STATE_OUT/n1489                                           NET DELAY         0.280        17.182  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.460  2       
STATE_OUT/n3302                                           NET DELAY         0.280        17.740  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.018  2       
STATE_OUT/n1491                                           NET DELAY         0.280        18.298  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.576  2       
STATE_OUT/n3305                                           NET DELAY         0.280        18.856  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.134  2       
STATE_OUT/n1493                                           NET DELAY         0.280        19.414  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.692  2       
STATE_OUT/n3308                                           NET DELAY         0.280        19.972  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.250  2       
STATE_OUT/n1495                                           NET DELAY         0.280        20.530  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.808  2       
STATE_OUT/n3311                                           NET DELAY         0.280        21.088  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.366  2       
STATE_OUT/n1497                                           NET DELAY         0.280        21.646  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.924  2       
STATE_OUT/n3314                                           NET DELAY         0.280        22.204  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.482  2       
STATE_OUT/n1499                                           NET DELAY         0.280        22.762  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.040  2       
STATE_OUT/n3317                                           NET DELAY         0.280        23.320  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.598  2       
STATE_OUT/n1501                                           NET DELAY         0.280        23.878  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.156  2       
STATE_OUT/n3320                                           NET DELAY         0.280        24.436  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        24.913  2       
waiting_N_155[30]                                         NET DELAY         0.280        25.193  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        25.670  1       
STATE_OUT/n50                                             NET DELAY         2.075        27.745  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        28.222  1       
STATE_OUT/n56                                             NET DELAY         2.075        30.297  1       
STATE_OUT/i896_4_lut/C->STATE_OUT/i896_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        30.774  32      
waiting_N_154                                             NET DELAY         2.075        32.849  32      
STATE_OUT/i159_2_lut/B->STATE_OUT/i159_2_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.450        33.299  2       
STATE_OUT/n196 ( SR )                                     NET DELAY         2.075        35.374  2       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  101     
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  101     
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.530    100003.620  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.620  
Arrival Time                                                                         -35.374  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.246  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/j__i11/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.550 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  101     



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         7.616  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         7.974  2       
STATE_OUT/n1473                                           NET DELAY         0.280         8.254  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.532  2       
STATE_OUT/n3278                                           NET DELAY         0.280         8.812  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.090  2       
STATE_OUT/n1475                                           NET DELAY         0.280         9.370  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.648  2       
STATE_OUT/n3281                                           NET DELAY         0.280         9.928  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.206  2       
STATE_OUT/n1477                                           NET DELAY         0.280        10.486  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.764  2       
STATE_OUT/n3284                                           NET DELAY         0.280        11.044  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.322  2       
STATE_OUT/n1479                                           NET DELAY         0.280        11.602  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.880  2       
STATE_OUT/n3287                                           NET DELAY         0.280        12.160  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.438  2       
STATE_OUT/n1481                                           NET DELAY         0.280        12.718  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.996  2       
STATE_OUT/n3290                                           NET DELAY         0.280        13.276  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.554  2       
STATE_OUT/n1483                                           NET DELAY         0.280        13.834  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.112  2       
STATE_OUT/n3293                                           NET DELAY         0.280        14.392  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.670  2       
STATE_OUT/n1485                                           NET DELAY         0.280        14.950  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.228  2       
STATE_OUT/n3296                                           NET DELAY         0.280        15.508  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.786  2       
STATE_OUT/n1487                                           NET DELAY         0.280        16.066  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.344  2       
STATE_OUT/n3299                                           NET DELAY         0.280        16.624  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.902  2       
STATE_OUT/n1489                                           NET DELAY         0.280        17.182  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.460  2       
STATE_OUT/n3302                                           NET DELAY         0.280        17.740  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.018  2       
STATE_OUT/n1491                                           NET DELAY         0.280        18.298  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.576  2       
STATE_OUT/n3305                                           NET DELAY         0.280        18.856  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.134  2       
STATE_OUT/n1493                                           NET DELAY         0.280        19.414  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.692  2       
STATE_OUT/n3308                                           NET DELAY         0.280        19.972  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.250  2       
STATE_OUT/n1495                                           NET DELAY         0.280        20.530  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.808  2       
STATE_OUT/n3311                                           NET DELAY         0.280        21.088  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.366  2       
STATE_OUT/n1497                                           NET DELAY         0.280        21.646  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.924  2       
STATE_OUT/n3314                                           NET DELAY         0.280        22.204  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.482  2       
STATE_OUT/n1499                                           NET DELAY         0.280        22.762  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.040  2       
STATE_OUT/n3317                                           NET DELAY         0.280        23.320  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.598  2       
STATE_OUT/n1501                                           NET DELAY         0.280        23.878  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.156  2       
STATE_OUT/n3320                                           NET DELAY         0.280        24.436  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        24.913  2       
waiting_N_155[30]                                         NET DELAY         0.280        25.193  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        25.670  1       
STATE_OUT/n50                                             NET DELAY         2.075        27.745  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        28.222  1       
STATE_OUT/n56                                             NET DELAY         2.075        30.297  1       
STATE_OUT/i896_4_lut/C->STATE_OUT/i896_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        30.774  32      
waiting_N_154                                             NET DELAY         2.075        32.849  32      
i426_4_lut_4_lut/B->i426_4_lut_4_lut/Z    LUT4            B_TO_Z_DELAY      0.477        33.326  1       
n553 ( D )                                                NET DELAY         2.075        35.401  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  101     
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  101     
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -35.401  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.550  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/j__i10/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.550 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  101     



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         7.616  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         7.974  2       
STATE_OUT/n1473                                           NET DELAY         0.280         8.254  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.532  2       
STATE_OUT/n3278                                           NET DELAY         0.280         8.812  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.090  2       
STATE_OUT/n1475                                           NET DELAY         0.280         9.370  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.648  2       
STATE_OUT/n3281                                           NET DELAY         0.280         9.928  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.206  2       
STATE_OUT/n1477                                           NET DELAY         0.280        10.486  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.764  2       
STATE_OUT/n3284                                           NET DELAY         0.280        11.044  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.322  2       
STATE_OUT/n1479                                           NET DELAY         0.280        11.602  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.880  2       
STATE_OUT/n3287                                           NET DELAY         0.280        12.160  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.438  2       
STATE_OUT/n1481                                           NET DELAY         0.280        12.718  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.996  2       
STATE_OUT/n3290                                           NET DELAY         0.280        13.276  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.554  2       
STATE_OUT/n1483                                           NET DELAY         0.280        13.834  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.112  2       
STATE_OUT/n3293                                           NET DELAY         0.280        14.392  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.670  2       
STATE_OUT/n1485                                           NET DELAY         0.280        14.950  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.228  2       
STATE_OUT/n3296                                           NET DELAY         0.280        15.508  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.786  2       
STATE_OUT/n1487                                           NET DELAY         0.280        16.066  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.344  2       
STATE_OUT/n3299                                           NET DELAY         0.280        16.624  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.902  2       
STATE_OUT/n1489                                           NET DELAY         0.280        17.182  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.460  2       
STATE_OUT/n3302                                           NET DELAY         0.280        17.740  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.018  2       
STATE_OUT/n1491                                           NET DELAY         0.280        18.298  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.576  2       
STATE_OUT/n3305                                           NET DELAY         0.280        18.856  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.134  2       
STATE_OUT/n1493                                           NET DELAY         0.280        19.414  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.692  2       
STATE_OUT/n3308                                           NET DELAY         0.280        19.972  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.250  2       
STATE_OUT/n1495                                           NET DELAY         0.280        20.530  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.808  2       
STATE_OUT/n3311                                           NET DELAY         0.280        21.088  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.366  2       
STATE_OUT/n1497                                           NET DELAY         0.280        21.646  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.924  2       
STATE_OUT/n3314                                           NET DELAY         0.280        22.204  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.482  2       
STATE_OUT/n1499                                           NET DELAY         0.280        22.762  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.040  2       
STATE_OUT/n3317                                           NET DELAY         0.280        23.320  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.598  2       
STATE_OUT/n1501                                           NET DELAY         0.280        23.878  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.156  2       
STATE_OUT/n3320                                           NET DELAY         0.280        24.436  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        24.913  2       
waiting_N_155[30]                                         NET DELAY         0.280        25.193  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        25.670  1       
STATE_OUT/n50                                             NET DELAY         2.075        27.745  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        28.222  1       
STATE_OUT/n56                                             NET DELAY         2.075        30.297  1       
STATE_OUT/i896_4_lut/C->STATE_OUT/i896_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        30.774  32      
waiting_N_154                                             NET DELAY         2.075        32.849  32      
i393_4_lut_4_lut/B->i393_4_lut_4_lut/Z    LUT4            B_TO_Z_DELAY      0.477        33.326  1       
n520 ( D )                                                NET DELAY         2.075        35.401  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  101     
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  101     
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -35.401  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.550  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/j__i2/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.550 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  101     



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         7.616  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         7.974  2       
STATE_OUT/n1473                                           NET DELAY         0.280         8.254  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.532  2       
STATE_OUT/n3278                                           NET DELAY         0.280         8.812  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.090  2       
STATE_OUT/n1475                                           NET DELAY         0.280         9.370  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.648  2       
STATE_OUT/n3281                                           NET DELAY         0.280         9.928  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.206  2       
STATE_OUT/n1477                                           NET DELAY         0.280        10.486  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.764  2       
STATE_OUT/n3284                                           NET DELAY         0.280        11.044  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.322  2       
STATE_OUT/n1479                                           NET DELAY         0.280        11.602  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.880  2       
STATE_OUT/n3287                                           NET DELAY         0.280        12.160  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.438  2       
STATE_OUT/n1481                                           NET DELAY         0.280        12.718  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.996  2       
STATE_OUT/n3290                                           NET DELAY         0.280        13.276  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.554  2       
STATE_OUT/n1483                                           NET DELAY         0.280        13.834  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.112  2       
STATE_OUT/n3293                                           NET DELAY         0.280        14.392  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.670  2       
STATE_OUT/n1485                                           NET DELAY         0.280        14.950  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.228  2       
STATE_OUT/n3296                                           NET DELAY         0.280        15.508  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.786  2       
STATE_OUT/n1487                                           NET DELAY         0.280        16.066  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.344  2       
STATE_OUT/n3299                                           NET DELAY         0.280        16.624  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.902  2       
STATE_OUT/n1489                                           NET DELAY         0.280        17.182  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.460  2       
STATE_OUT/n3302                                           NET DELAY         0.280        17.740  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.018  2       
STATE_OUT/n1491                                           NET DELAY         0.280        18.298  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.576  2       
STATE_OUT/n3305                                           NET DELAY         0.280        18.856  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.134  2       
STATE_OUT/n1493                                           NET DELAY         0.280        19.414  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.692  2       
STATE_OUT/n3308                                           NET DELAY         0.280        19.972  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.250  2       
STATE_OUT/n1495                                           NET DELAY         0.280        20.530  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.808  2       
STATE_OUT/n3311                                           NET DELAY         0.280        21.088  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.366  2       
STATE_OUT/n1497                                           NET DELAY         0.280        21.646  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.924  2       
STATE_OUT/n3314                                           NET DELAY         0.280        22.204  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.482  2       
STATE_OUT/n1499                                           NET DELAY         0.280        22.762  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.040  2       
STATE_OUT/n3317                                           NET DELAY         0.280        23.320  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.598  2       
STATE_OUT/n1501                                           NET DELAY         0.280        23.878  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.156  2       
STATE_OUT/n3320                                           NET DELAY         0.280        24.436  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        24.913  2       
waiting_N_155[30]                                         NET DELAY         0.280        25.193  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        25.670  1       
STATE_OUT/n50                                             NET DELAY         2.075        27.745  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        28.222  1       
STATE_OUT/n56                                             NET DELAY         2.075        30.297  1       
STATE_OUT/i896_4_lut/C->STATE_OUT/i896_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        30.774  32      
waiting_N_154                                             NET DELAY         2.075        32.849  32      
i391_4_lut_4_lut/B->i391_4_lut_4_lut/Z    LUT4            B_TO_Z_DELAY      0.477        33.326  1       
n518 ( D )                                                NET DELAY         2.075        35.401  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  101     
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  101     
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -35.401  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.550  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/j__i3/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.550 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  101     



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         7.616  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         7.974  2       
STATE_OUT/n1473                                           NET DELAY         0.280         8.254  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.532  2       
STATE_OUT/n3278                                           NET DELAY         0.280         8.812  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.090  2       
STATE_OUT/n1475                                           NET DELAY         0.280         9.370  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.648  2       
STATE_OUT/n3281                                           NET DELAY         0.280         9.928  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.206  2       
STATE_OUT/n1477                                           NET DELAY         0.280        10.486  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.764  2       
STATE_OUT/n3284                                           NET DELAY         0.280        11.044  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.322  2       
STATE_OUT/n1479                                           NET DELAY         0.280        11.602  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.880  2       
STATE_OUT/n3287                                           NET DELAY         0.280        12.160  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.438  2       
STATE_OUT/n1481                                           NET DELAY         0.280        12.718  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.996  2       
STATE_OUT/n3290                                           NET DELAY         0.280        13.276  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.554  2       
STATE_OUT/n1483                                           NET DELAY         0.280        13.834  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.112  2       
STATE_OUT/n3293                                           NET DELAY         0.280        14.392  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.670  2       
STATE_OUT/n1485                                           NET DELAY         0.280        14.950  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.228  2       
STATE_OUT/n3296                                           NET DELAY         0.280        15.508  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.786  2       
STATE_OUT/n1487                                           NET DELAY         0.280        16.066  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.344  2       
STATE_OUT/n3299                                           NET DELAY         0.280        16.624  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.902  2       
STATE_OUT/n1489                                           NET DELAY         0.280        17.182  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.460  2       
STATE_OUT/n3302                                           NET DELAY         0.280        17.740  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.018  2       
STATE_OUT/n1491                                           NET DELAY         0.280        18.298  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.576  2       
STATE_OUT/n3305                                           NET DELAY         0.280        18.856  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.134  2       
STATE_OUT/n1493                                           NET DELAY         0.280        19.414  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.692  2       
STATE_OUT/n3308                                           NET DELAY         0.280        19.972  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.250  2       
STATE_OUT/n1495                                           NET DELAY         0.280        20.530  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.808  2       
STATE_OUT/n3311                                           NET DELAY         0.280        21.088  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.366  2       
STATE_OUT/n1497                                           NET DELAY         0.280        21.646  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.924  2       
STATE_OUT/n3314                                           NET DELAY         0.280        22.204  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.482  2       
STATE_OUT/n1499                                           NET DELAY         0.280        22.762  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.040  2       
STATE_OUT/n3317                                           NET DELAY         0.280        23.320  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.598  2       
STATE_OUT/n1501                                           NET DELAY         0.280        23.878  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.156  2       
STATE_OUT/n3320                                           NET DELAY         0.280        24.436  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        24.913  2       
waiting_N_155[30]                                         NET DELAY         0.280        25.193  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        25.670  1       
STATE_OUT/n50                                             NET DELAY         2.075        27.745  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        28.222  1       
STATE_OUT/n56                                             NET DELAY         2.075        30.297  1       
STATE_OUT/i896_4_lut/C->STATE_OUT/i896_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        30.774  32      
waiting_N_154                                             NET DELAY         2.075        32.849  32      
i389_4_lut_4_lut/B->i389_4_lut_4_lut/Z    LUT4            B_TO_Z_DELAY      0.477        33.326  1       
n516 ( D )                                                NET DELAY         2.075        35.401  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  101     
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  101     
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -35.401  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.550  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/waiting_c/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.550 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  101     



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         7.616  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         7.974  2       
STATE_OUT/n1473                                           NET DELAY         0.280         8.254  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.532  2       
STATE_OUT/n3278                                           NET DELAY         0.280         8.812  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.090  2       
STATE_OUT/n1475                                           NET DELAY         0.280         9.370  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.648  2       
STATE_OUT/n3281                                           NET DELAY         0.280         9.928  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.206  2       
STATE_OUT/n1477                                           NET DELAY         0.280        10.486  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.764  2       
STATE_OUT/n3284                                           NET DELAY         0.280        11.044  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.322  2       
STATE_OUT/n1479                                           NET DELAY         0.280        11.602  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.880  2       
STATE_OUT/n3287                                           NET DELAY         0.280        12.160  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.438  2       
STATE_OUT/n1481                                           NET DELAY         0.280        12.718  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.996  2       
STATE_OUT/n3290                                           NET DELAY         0.280        13.276  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.554  2       
STATE_OUT/n1483                                           NET DELAY         0.280        13.834  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.112  2       
STATE_OUT/n3293                                           NET DELAY         0.280        14.392  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.670  2       
STATE_OUT/n1485                                           NET DELAY         0.280        14.950  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.228  2       
STATE_OUT/n3296                                           NET DELAY         0.280        15.508  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.786  2       
STATE_OUT/n1487                                           NET DELAY         0.280        16.066  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.344  2       
STATE_OUT/n3299                                           NET DELAY         0.280        16.624  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.902  2       
STATE_OUT/n1489                                           NET DELAY         0.280        17.182  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.460  2       
STATE_OUT/n3302                                           NET DELAY         0.280        17.740  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.018  2       
STATE_OUT/n1491                                           NET DELAY         0.280        18.298  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.576  2       
STATE_OUT/n3305                                           NET DELAY         0.280        18.856  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.134  2       
STATE_OUT/n1493                                           NET DELAY         0.280        19.414  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.692  2       
STATE_OUT/n3308                                           NET DELAY         0.280        19.972  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.250  2       
STATE_OUT/n1495                                           NET DELAY         0.280        20.530  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.808  2       
STATE_OUT/n3311                                           NET DELAY         0.280        21.088  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.366  2       
STATE_OUT/n1497                                           NET DELAY         0.280        21.646  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.924  2       
STATE_OUT/n3314                                           NET DELAY         0.280        22.204  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.482  2       
STATE_OUT/n1499                                           NET DELAY         0.280        22.762  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.040  2       
STATE_OUT/n3317                                           NET DELAY         0.280        23.320  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.598  2       
STATE_OUT/n1501                                           NET DELAY         0.280        23.878  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.156  2       
STATE_OUT/n3320                                           NET DELAY         0.280        24.436  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        24.913  2       
waiting_N_155[30]                                         NET DELAY         0.280        25.193  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        25.670  1       
STATE_OUT/n50                                             NET DELAY         2.075        27.745  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        28.222  1       
STATE_OUT/n56                                             NET DELAY         2.075        30.297  1       
STATE_OUT/i896_4_lut/C->STATE_OUT/i896_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        30.774  32      
waiting_N_154                                             NET DELAY         2.075        32.849  32      
STATE_OUT/i12_3_lut/A->STATE_OUT/i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        33.326  1       
STATE_OUT/n1919 ( D )                                     NET DELAY         2.075        35.401  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  101     
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  101     
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -35.401  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.550  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/j__i6/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.550 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  101     



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         7.616  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         7.974  2       
STATE_OUT/n1473                                           NET DELAY         0.280         8.254  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.532  2       
STATE_OUT/n3278                                           NET DELAY         0.280         8.812  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.090  2       
STATE_OUT/n1475                                           NET DELAY         0.280         9.370  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.648  2       
STATE_OUT/n3281                                           NET DELAY         0.280         9.928  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.206  2       
STATE_OUT/n1477                                           NET DELAY         0.280        10.486  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.764  2       
STATE_OUT/n3284                                           NET DELAY         0.280        11.044  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.322  2       
STATE_OUT/n1479                                           NET DELAY         0.280        11.602  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.880  2       
STATE_OUT/n3287                                           NET DELAY         0.280        12.160  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.438  2       
STATE_OUT/n1481                                           NET DELAY         0.280        12.718  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.996  2       
STATE_OUT/n3290                                           NET DELAY         0.280        13.276  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.554  2       
STATE_OUT/n1483                                           NET DELAY         0.280        13.834  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.112  2       
STATE_OUT/n3293                                           NET DELAY         0.280        14.392  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.670  2       
STATE_OUT/n1485                                           NET DELAY         0.280        14.950  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.228  2       
STATE_OUT/n3296                                           NET DELAY         0.280        15.508  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.786  2       
STATE_OUT/n1487                                           NET DELAY         0.280        16.066  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.344  2       
STATE_OUT/n3299                                           NET DELAY         0.280        16.624  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.902  2       
STATE_OUT/n1489                                           NET DELAY         0.280        17.182  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.460  2       
STATE_OUT/n3302                                           NET DELAY         0.280        17.740  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.018  2       
STATE_OUT/n1491                                           NET DELAY         0.280        18.298  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.576  2       
STATE_OUT/n3305                                           NET DELAY         0.280        18.856  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.134  2       
STATE_OUT/n1493                                           NET DELAY         0.280        19.414  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.692  2       
STATE_OUT/n3308                                           NET DELAY         0.280        19.972  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.250  2       
STATE_OUT/n1495                                           NET DELAY         0.280        20.530  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.808  2       
STATE_OUT/n3311                                           NET DELAY         0.280        21.088  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.366  2       
STATE_OUT/n1497                                           NET DELAY         0.280        21.646  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.924  2       
STATE_OUT/n3314                                           NET DELAY         0.280        22.204  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.482  2       
STATE_OUT/n1499                                           NET DELAY         0.280        22.762  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.040  2       
STATE_OUT/n3317                                           NET DELAY         0.280        23.320  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.598  2       
STATE_OUT/n1501                                           NET DELAY         0.280        23.878  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.156  2       
STATE_OUT/n3320                                           NET DELAY         0.280        24.436  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        24.913  2       
waiting_N_155[30]                                         NET DELAY         0.280        25.193  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        25.670  1       
STATE_OUT/n50                                             NET DELAY         2.075        27.745  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        28.222  1       
STATE_OUT/n56                                             NET DELAY         2.075        30.297  1       
STATE_OUT/i896_4_lut/C->STATE_OUT/i896_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        30.774  32      
waiting_N_154                                             NET DELAY         2.075        32.849  32      
i383_4_lut_4_lut/B->i383_4_lut_4_lut/Z    LUT4            B_TO_Z_DELAY      0.477        33.326  1       
n510 ( D )                                                NET DELAY         2.075        35.401  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  101     
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  101     
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -35.401  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.550  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/j__i4/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.550 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  101     



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         7.616  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         7.974  2       
STATE_OUT/n1473                                           NET DELAY         0.280         8.254  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.532  2       
STATE_OUT/n3278                                           NET DELAY         0.280         8.812  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.090  2       
STATE_OUT/n1475                                           NET DELAY         0.280         9.370  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.648  2       
STATE_OUT/n3281                                           NET DELAY         0.280         9.928  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.206  2       
STATE_OUT/n1477                                           NET DELAY         0.280        10.486  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.764  2       
STATE_OUT/n3284                                           NET DELAY         0.280        11.044  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.322  2       
STATE_OUT/n1479                                           NET DELAY         0.280        11.602  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.880  2       
STATE_OUT/n3287                                           NET DELAY         0.280        12.160  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.438  2       
STATE_OUT/n1481                                           NET DELAY         0.280        12.718  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.996  2       
STATE_OUT/n3290                                           NET DELAY         0.280        13.276  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.554  2       
STATE_OUT/n1483                                           NET DELAY         0.280        13.834  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.112  2       
STATE_OUT/n3293                                           NET DELAY         0.280        14.392  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.670  2       
STATE_OUT/n1485                                           NET DELAY         0.280        14.950  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.228  2       
STATE_OUT/n3296                                           NET DELAY         0.280        15.508  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.786  2       
STATE_OUT/n1487                                           NET DELAY         0.280        16.066  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.344  2       
STATE_OUT/n3299                                           NET DELAY         0.280        16.624  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.902  2       
STATE_OUT/n1489                                           NET DELAY         0.280        17.182  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.460  2       
STATE_OUT/n3302                                           NET DELAY         0.280        17.740  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.018  2       
STATE_OUT/n1491                                           NET DELAY         0.280        18.298  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.576  2       
STATE_OUT/n3305                                           NET DELAY         0.280        18.856  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.134  2       
STATE_OUT/n1493                                           NET DELAY         0.280        19.414  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.692  2       
STATE_OUT/n3308                                           NET DELAY         0.280        19.972  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.250  2       
STATE_OUT/n1495                                           NET DELAY         0.280        20.530  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.808  2       
STATE_OUT/n3311                                           NET DELAY         0.280        21.088  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.366  2       
STATE_OUT/n1497                                           NET DELAY         0.280        21.646  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.924  2       
STATE_OUT/n3314                                           NET DELAY         0.280        22.204  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.482  2       
STATE_OUT/n1499                                           NET DELAY         0.280        22.762  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.040  2       
STATE_OUT/n3317                                           NET DELAY         0.280        23.320  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.598  2       
STATE_OUT/n1501                                           NET DELAY         0.280        23.878  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.156  2       
STATE_OUT/n3320                                           NET DELAY         0.280        24.436  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        24.913  2       
waiting_N_155[30]                                         NET DELAY         0.280        25.193  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        25.670  1       
STATE_OUT/n50                                             NET DELAY         2.075        27.745  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        28.222  1       
STATE_OUT/n56                                             NET DELAY         2.075        30.297  1       
STATE_OUT/i896_4_lut/C->STATE_OUT/i896_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        30.774  32      
waiting_N_154                                             NET DELAY         2.075        32.849  32      
i387_4_lut_4_lut/B->i387_4_lut_4_lut/Z    LUT4            B_TO_Z_DELAY      0.477        33.326  1       
n514 ( D )                                                NET DELAY         2.075        35.401  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  101     
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  101     
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -35.401  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.550  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Sreg_i1/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/temp_data_out_i0_i3/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  101     



Sreg_i1/CK->Sreg_i1/Q                     FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  11      
Sreg[1] ( D )                                             NET DELAY      0.280         5.821  11      


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  101     
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           5.821  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/status_send/DO0  (IOL_B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  101     



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  4       
init ( DO0 )                                              NET DELAY      0.280         5.821  4       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c ( OUTCLK )                                   NET DELAY      4.150         4.150  101     
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           5.821  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (FD1P3XZ)
Path End         : mainTimer/clkCont_i13/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  101     



mainTimer/state/CK->mainTimer/state/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  25      
timeout_c                                                 NET DELAY      0.280         5.821  25      
mainTimer/i887_2_lut/B->mainTimer/i887_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         6.271  1       
mainTimer/clkCont_17__N_34[13] ( D )                      NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  101     
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (FD1P3XZ)
Path End         : mainTimer/clkCont_i14/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  101     



mainTimer/state/CK->mainTimer/state/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  25      
timeout_c                                                 NET DELAY      0.280         5.821  25      
mainTimer/i886_2_lut/B->mainTimer/i886_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         6.271  1       
mainTimer/clkCont_17__N_34[14] ( D )                      NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  101     
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (FD1P3XZ)
Path End         : mainTimer/clkCont_i15/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  101     



mainTimer/state/CK->mainTimer/state/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  25      
timeout_c                                                 NET DELAY      0.280         5.821  25      
mainTimer/i885_2_lut/B->mainTimer/i885_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         6.271  1       
mainTimer/clkCont_17__N_34[15] ( D )                      NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  101     
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (FD1P3XZ)
Path End         : mainTimer/clkCont_i16/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  101     



mainTimer/state/CK->mainTimer/state/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  25      
timeout_c                                                 NET DELAY      0.280         5.821  25      
mainTimer/i884_2_lut/B->mainTimer/i884_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         6.271  1       
mainTimer/clkCont_17__N_34[16] ( D )                      NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  101     
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (FD1P3XZ)
Path End         : mainTimer/clkCont_i17/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  101     



mainTimer/state/CK->mainTimer/state/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  25      
timeout_c                                                 NET DELAY      0.280         5.821  25      
mainTimer/i882_2_lut/B->mainTimer/i882_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         6.271  1       
mainTimer/clkCont_17__N_34[17] ( D )                      NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  101     
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/clkCont_i3/Q  (FD1P3XZ)
Path End         : mainTimer/state/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  101     



mainTimer/clkCont_i3/CK->mainTimer/clkCont_i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  2       
mainTimer/clkCont[3]                                      NET DELAY      0.280         5.821  2       
mainTimer/i5_4_lut/A->mainTimer/i5_4_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.450         6.271  1       
mainTimer/n3009 ( D )                                     NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  101     
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : keyboard/state_i0/Q  (FD1P3XZ)
Path End         : keyboard/state_i1/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  101     



keyboard/state_i0/CK->keyboard/state_i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  12      
state[0]                                                  NET DELAY      0.280         5.821  12      
keyboard/i1_2_lut/A->keyboard/i1_2_lut/Z  LUT4            A_TO_Z_DELAY   0.450         6.271  2       
keyboard/nextState[1] ( D )                               NET DELAY      2.075         8.346  2       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  101     
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Sreg_i0/Q  (FD1P3XZ)
Path End         : Sreg_i0/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  101     



Sreg_i0/CK->Sreg_i0/Q                     FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  10      
Sreg[0]                                                   NET DELAY      0.280         5.821  10      
i39_3_lut/C->i39_3_lut/Z                  LUT4            C_TO_Z_DELAY   0.450         6.271  3       
debug_c_0 ( D )                                           NET DELAY      2.075         8.346  3       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  101     
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  101     
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

