Creating a Sample HDL Project:

ISE Design Suite 14.7 --> File --> New Project --> Enter Name of the file, Location,
Working Directory --> Select Family(eg:Spartan3), Device(eg:XC3S50), Package(eg:TQ144),
Synthesis Tool(eg:XST), Simulator(iSIM), Preferred Language(Verilog) --> New Source -->
Verilog Module --> file name --> Give Port Details --> Start typing the code.