set ::env(PROJECT_NAME) a_vhd_16550_uart_072108
set ::env(DESIGN_TOP) gh_uart_16550_amba_apb_wrapper
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/Cores/Communication_Controller/a_vhd_16550_uart/web_uploads/gh_uart_16550_072108/uart
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/Communication_Controller/a_vhd_16550_uart/web_uploads/gh_uart_16550_072108/uart/gh_uart_16550_amba_apb_wrapper.vhd
set ::env(CLOCK_COUNT) 3
set ::env(DOMAIN) controller

