// Seed: 713479097
module module_0 (
    input tri1 id_0,
    input wor  id_1
);
  id_3(
      .id_0(id_4), .id_1(id_1), .id_2({id_5, 1}), .id_3(1), .id_4()
  );
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    output tri id_2
    , id_11,
    inout wire id_3,
    input supply0 id_4,
    output tri id_5,
    input wor id_6,
    output supply1 id_7,
    output tri0 id_8,
    input tri1 id_9
);
  reg id_12;
  task id_13(input id_14);
    begin
      #1 begin
        id_14 = id_13;
      end
      @(posedge 1 && 1);
      {1'o0, id_12, 1, 1'b0, 1} <= 1;
    end
  endtask
  module_0(
      id_3, id_4
  );
endmodule
