{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 18:19:33 2024 " "Info: Processing started: Fri Mar 22 18:19:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ripple_counter_256_with_input -c ripple_counter_256_with_input --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ripple_counter_256_with_input -c ripple_counter_256_with_input --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ripple_counter_16_with_input:inst\|inst~latch " "Warning: Node \"ripple_counter_16_with_input:inst\|inst~latch\" is a latch" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ripple_counter_16_with_input:inst\|inst2~latch " "Warning: Node \"ripple_counter_16_with_input:inst\|inst2~latch\" is a latch" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ripple_counter_16_with_input:inst\|inst3~latch " "Warning: Node \"ripple_counter_16_with_input:inst\|inst3~latch\" is a latch" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ripple_counter_16_with_input:inst\|inst10~latch " "Warning: Node \"ripple_counter_16_with_input:inst\|inst10~latch\" is a latch" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ripple_counter_16_with_input:inst7\|inst~latch " "Warning: Node \"ripple_counter_16_with_input:inst7\|inst~latch\" is a latch" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ripple_counter_16_with_input:inst7\|inst2~latch " "Warning: Node \"ripple_counter_16_with_input:inst7\|inst2~latch\" is a latch" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ripple_counter_16_with_input:inst7\|inst3~latch " "Warning: Node \"ripple_counter_16_with_input:inst7\|inst3~latch\" is a latch" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ripple_counter_16_with_input:inst7\|inst10~latch " "Warning: Node \"ripple_counter_16_with_input:inst7\|inst10~latch\" is a latch" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 256 48 216 272 "CLK" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLR " "Info: Assuming node \"CLR\" is an undefined clock" {  } { { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 272 48 216 288 "CLR" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "D0 " "Info: Assuming node \"D0\" is an undefined clock" {  } { { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 240 48 216 256 "D0" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "D1 " "Info: Assuming node \"D1\" is an undefined clock" {  } { { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 224 48 216 240 "D1" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "D2 " "Info: Assuming node \"D2\" is an undefined clock" {  } { { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 208 48 216 224 "D2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "D3 " "Info: Assuming node \"D3\" is an undefined clock" {  } { { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 192 48 216 208 "D3" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "D4 " "Info: Assuming node \"D4\" is an undefined clock" {  } { { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 32 0 168 48 "D4" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "D5 " "Info: Assuming node \"D5\" is an undefined clock" {  } { { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 16 0 168 32 "D5" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "D6 " "Info: Assuming node \"D6\" is an undefined clock" {  } { { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 0 0 168 16 "D6" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D6" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "21 " "Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst7\|inst3~latch " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst7\|inst3~latch\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst7\|inst3~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst7\|inst2~latch " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst7\|inst2~latch\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst7\|inst2~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst7\|inst~latch " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst7\|inst~latch\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst7\|inst~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst\|inst10~latch " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst\|inst10~latch\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst\|inst10~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst\|inst3~latch " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst\|inst3~latch\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst\|inst3~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst\|inst2~latch " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst\|inst2~latch\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst\|inst2~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst\|inst~latch " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst\|inst~latch\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst\|inst~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ripple_counter_16_with_input:inst7\|inst3~head_lut " "Info: Detected gated clock \"ripple_counter_16_with_input:inst7\|inst3~head_lut\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst7\|inst3~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst7\|inst3~_emulated " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst7\|inst3~_emulated\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst7\|inst3~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ripple_counter_16_with_input:inst7\|inst2~head_lut " "Info: Detected gated clock \"ripple_counter_16_with_input:inst7\|inst2~head_lut\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst7\|inst2~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst7\|inst2~_emulated " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst7\|inst2~_emulated\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst7\|inst2~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ripple_counter_16_with_input:inst7\|inst~head_lut " "Info: Detected gated clock \"ripple_counter_16_with_input:inst7\|inst~head_lut\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst7\|inst~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst7\|inst~_emulated " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst7\|inst~_emulated\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst7\|inst~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ripple_counter_16_with_input:inst\|inst10~head_lut " "Info: Detected gated clock \"ripple_counter_16_with_input:inst\|inst10~head_lut\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst\|inst10~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst\|inst10~_emulated " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst\|inst10~_emulated\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst\|inst10~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ripple_counter_16_with_input:inst\|inst3~head_lut " "Info: Detected gated clock \"ripple_counter_16_with_input:inst\|inst3~head_lut\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst\|inst3~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst\|inst3~_emulated " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst\|inst3~_emulated\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst\|inst3~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ripple_counter_16_with_input:inst\|inst2~head_lut " "Info: Detected gated clock \"ripple_counter_16_with_input:inst\|inst2~head_lut\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst\|inst2~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst\|inst2~_emulated " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst\|inst2~_emulated\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst\|inst2~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ripple_counter_16_with_input:inst\|inst~head_lut " "Info: Detected gated clock \"ripple_counter_16_with_input:inst\|inst~head_lut\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst\|inst~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst\|inst~_emulated " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst\|inst~_emulated\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst\|inst~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register ripple_counter_16_with_input:inst\|inst10~_emulated register ripple_counter_16_with_input:inst\|inst10~_emulated 305.25 MHz 3.276 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 305.25 MHz between source register \"ripple_counter_16_with_input:inst\|inst10~_emulated\" and destination register \"ripple_counter_16_with_input:inst\|inst10~_emulated\" (period= 3.276 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.012 ns + Longest register register " "Info: + Longest register to register delay is 3.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_16_with_input:inst\|inst10~_emulated 1 REG LCFF_X17_Y4_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.370 ns) 1.562 ns ripple_counter_16_with_input:inst\|inst10~head_lut 2 COMB LCCOMB_X17_Y1_N10 3 " "Info: 2: + IC(1.192 ns) + CELL(0.370 ns) = 1.562 ns; Loc. = LCCOMB_X17_Y1_N10; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.206 ns) 2.904 ns ripple_counter_16_with_input:inst\|inst10~data_lut 3 COMB LCCOMB_X17_Y4_N8 1 " "Info: 3: + IC(1.136 ns) + CELL(0.206 ns) = 2.904 ns; Loc. = LCCOMB_X17_Y4_N8; Fanout = 1; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst|inst10~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.012 ns ripple_counter_16_with_input:inst\|inst10~_emulated 4 REG LCFF_X17_Y4_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.012 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_16_with_input:inst|inst10~data_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 22.71 % ) " "Info: Total cell delay = 0.684 ns ( 22.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.328 ns ( 77.29 % ) " "Info: Total interconnect delay = 2.328 ns ( 77.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst|inst10~data_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.012 ns" { ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst|inst10~data_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 1.192ns 1.136ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 12.851 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 12.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 256 48 216 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.465 ns) + CELL(0.970 ns) 4.585 ns ripple_counter_16_with_input:inst\|inst~_emulated 2 REG LCFF_X17_Y1_N9 1 " "Info: 2: + IC(2.465 ns) + CELL(0.970 ns) = 4.585 ns; Loc. = LCFF_X17_Y1_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.435 ns" { CLK ripple_counter_16_with_input:inst|inst~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 5.390 ns ripple_counter_16_with_input:inst\|inst~head_lut 3 COMB LCCOMB_X17_Y1_N26 3 " "Info: 3: + IC(0.435 ns) + CELL(0.370 ns) = 5.390 ns; Loc. = LCCOMB_X17_Y1_N26; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { ripple_counter_16_with_input:inst|inst~_emulated ripple_counter_16_with_input:inst|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.970 ns) 6.707 ns ripple_counter_16_with_input:inst\|inst2~_emulated 4 REG LCFF_X17_Y1_N29 1 " "Info: 4: + IC(0.347 ns) + CELL(0.970 ns) = 6.707 ns; Loc. = LCFF_X17_Y1_N29; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.206 ns) 7.356 ns ripple_counter_16_with_input:inst\|inst2~head_lut 5 COMB LCCOMB_X17_Y1_N22 3 " "Info: 5: + IC(0.443 ns) + CELL(0.206 ns) = 7.356 ns; Loc. = LCCOMB_X17_Y1_N22; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.970 ns) 9.579 ns ripple_counter_16_with_input:inst\|inst3~_emulated 6 REG LCFF_X18_Y2_N17 1 " "Info: 6: + IC(1.253 ns) + CELL(0.970 ns) = 9.579 ns; Loc. = LCFF_X18_Y2_N17; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.223 ns" { ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.370 ns) 11.102 ns ripple_counter_16_with_input:inst\|inst3~head_lut 7 COMB LCCOMB_X17_Y1_N0 3 " "Info: 7: + IC(1.153 ns) + CELL(0.370 ns) = 11.102 ns; Loc. = LCCOMB_X17_Y1_N0; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.666 ns) 12.851 ns ripple_counter_16_with_input:inst\|inst10~_emulated 8 REG LCFF_X17_Y4_N9 1 " "Info: 8: + IC(1.083 ns) + CELL(0.666 ns) = 12.851 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.672 ns ( 44.14 % ) " "Info: Total cell delay = 5.672 ns ( 44.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.179 ns ( 55.86 % ) " "Info: Total interconnect delay = 7.179 ns ( 55.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.851 ns" { CLK ripple_counter_16_with_input:inst|inst~_emulated ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.851 ns" { CLK {} CLK~combout {} ripple_counter_16_with_input:inst|inst~_emulated {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 2.465ns 0.435ns 0.347ns 0.443ns 1.253ns 1.153ns 1.083ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 12.851 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 12.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 256 48 216 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.465 ns) + CELL(0.970 ns) 4.585 ns ripple_counter_16_with_input:inst\|inst~_emulated 2 REG LCFF_X17_Y1_N9 1 " "Info: 2: + IC(2.465 ns) + CELL(0.970 ns) = 4.585 ns; Loc. = LCFF_X17_Y1_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.435 ns" { CLK ripple_counter_16_with_input:inst|inst~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 5.390 ns ripple_counter_16_with_input:inst\|inst~head_lut 3 COMB LCCOMB_X17_Y1_N26 3 " "Info: 3: + IC(0.435 ns) + CELL(0.370 ns) = 5.390 ns; Loc. = LCCOMB_X17_Y1_N26; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { ripple_counter_16_with_input:inst|inst~_emulated ripple_counter_16_with_input:inst|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.970 ns) 6.707 ns ripple_counter_16_with_input:inst\|inst2~_emulated 4 REG LCFF_X17_Y1_N29 1 " "Info: 4: + IC(0.347 ns) + CELL(0.970 ns) = 6.707 ns; Loc. = LCFF_X17_Y1_N29; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.206 ns) 7.356 ns ripple_counter_16_with_input:inst\|inst2~head_lut 5 COMB LCCOMB_X17_Y1_N22 3 " "Info: 5: + IC(0.443 ns) + CELL(0.206 ns) = 7.356 ns; Loc. = LCCOMB_X17_Y1_N22; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.970 ns) 9.579 ns ripple_counter_16_with_input:inst\|inst3~_emulated 6 REG LCFF_X18_Y2_N17 1 " "Info: 6: + IC(1.253 ns) + CELL(0.970 ns) = 9.579 ns; Loc. = LCFF_X18_Y2_N17; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.223 ns" { ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.370 ns) 11.102 ns ripple_counter_16_with_input:inst\|inst3~head_lut 7 COMB LCCOMB_X17_Y1_N0 3 " "Info: 7: + IC(1.153 ns) + CELL(0.370 ns) = 11.102 ns; Loc. = LCCOMB_X17_Y1_N0; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.666 ns) 12.851 ns ripple_counter_16_with_input:inst\|inst10~_emulated 8 REG LCFF_X17_Y4_N9 1 " "Info: 8: + IC(1.083 ns) + CELL(0.666 ns) = 12.851 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.672 ns ( 44.14 % ) " "Info: Total cell delay = 5.672 ns ( 44.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.179 ns ( 55.86 % ) " "Info: Total interconnect delay = 7.179 ns ( 55.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.851 ns" { CLK ripple_counter_16_with_input:inst|inst~_emulated ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.851 ns" { CLK {} CLK~combout {} ripple_counter_16_with_input:inst|inst~_emulated {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 2.465ns 0.435ns 0.347ns 0.443ns 1.253ns 1.153ns 1.083ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.851 ns" { CLK ripple_counter_16_with_input:inst|inst~_emulated ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.851 ns" { CLK {} CLK~combout {} ripple_counter_16_with_input:inst|inst~_emulated {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 2.465ns 0.435ns 0.347ns 0.443ns 1.253ns 1.153ns 1.083ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.851 ns" { CLK {} CLK~combout {} ripple_counter_16_with_input:inst|inst~_emulated {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 2.465ns 0.435ns 0.347ns 0.443ns 1.253ns 1.153ns 1.083ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst|inst10~data_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.012 ns" { ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst|inst10~data_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 1.192ns 1.136ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.851 ns" { CLK ripple_counter_16_with_input:inst|inst~_emulated ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.851 ns" { CLK {} CLK~combout {} ripple_counter_16_with_input:inst|inst~_emulated {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 2.465ns 0.435ns 0.347ns 0.443ns 1.253ns 1.153ns 1.083ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.851 ns" { CLK {} CLK~combout {} ripple_counter_16_with_input:inst|inst~_emulated {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 2.465ns 0.435ns 0.347ns 0.443ns 1.253ns 1.153ns 1.083ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLR register ripple_counter_16_with_input:inst7\|inst10~_emulated register ripple_counter_16_with_input:inst7\|inst10~_emulated 52.75 MHz 18.958 ns Internal " "Info: Clock \"CLR\" has Internal fmax of 52.75 MHz between source register \"ripple_counter_16_with_input:inst7\|inst10~_emulated\" and destination register \"ripple_counter_16_with_input:inst7\|inst10~_emulated\" (period= 18.958 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.317 ns + Longest register register " "Info: + Longest register to register delay is 1.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 1 REG LCFF_X25_Y1_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.206 ns) 0.638 ns ripple_counter_16_with_input:inst7\|inst10~head_lut 2 COMB LCCOMB_X25_Y1_N0 2 " "Info: 2: + IC(0.432 ns) + CELL(0.206 ns) = 0.638 ns; Loc. = LCCOMB_X25_Y1_N0; Fanout = 2; COMB Node = 'ripple_counter_16_with_input:inst7\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated ripple_counter_16_with_input:inst7|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 1.209 ns ripple_counter_16_with_input:inst7\|inst10~data_lut 3 COMB LCCOMB_X25_Y1_N22 1 " "Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 1.209 ns; Loc. = LCCOMB_X25_Y1_N22; Fanout = 1; COMB Node = 'ripple_counter_16_with_input:inst7\|inst10~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.317 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 4 REG LCFF_X25_Y1_N23 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.317 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.48 % ) " "Info: Total cell delay = 0.520 ns ( 39.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.797 ns ( 60.52 % ) " "Info: Total interconnect delay = 0.797 ns ( 60.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.317 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated {} ripple_counter_16_with_input:inst7|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst10~data_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.432ns 0.365ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-17.377 ns - Smallest " "Info: - Smallest clock skew is -17.377 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 5.463 ns + Shortest register " "Info: + Shortest clock path from clock \"CLR\" to destination register is 5.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CLR 1 CLK PIN_67 24 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 272 48 216 288 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.855 ns) + CELL(0.615 ns) 4.464 ns ripple_counter_16_with_input:inst7\|inst3~head_lut 2 COMB LCCOMB_X25_Y1_N12 3 " "Info: 2: + IC(2.855 ns) + CELL(0.615 ns) = 4.464 ns; Loc. = LCCOMB_X25_Y1_N12; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.470 ns" { CLR ripple_counter_16_with_input:inst7|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 5.463 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 3 REG LCFF_X25_Y1_N23 1 " "Info: 3: + IC(0.333 ns) + CELL(0.666 ns) = 5.463 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.275 ns ( 41.64 % ) " "Info: Total cell delay = 2.275 ns ( 41.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.188 ns ( 58.36 % ) " "Info: Total interconnect delay = 3.188 ns ( 58.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.463 ns" { CLR ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.463 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.855ns 0.333ns } { 0.000ns 0.994ns 0.615ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 22.840 ns - Longest register " "Info: - Longest clock path from clock \"CLR\" to source register is 22.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CLR 1 CLK PIN_67 24 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 272 48 216 288 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.201 ns) + CELL(0.206 ns) 3.401 ns ripple_counter_16_with_input:inst\|inst~head_lut 2 COMB LCCOMB_X17_Y1_N26 3 " "Info: 2: + IC(2.201 ns) + CELL(0.206 ns) = 3.401 ns; Loc. = LCCOMB_X17_Y1_N26; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.407 ns" { CLR ripple_counter_16_with_input:inst|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.970 ns) 4.718 ns ripple_counter_16_with_input:inst\|inst2~_emulated 3 REG LCFF_X17_Y1_N29 1 " "Info: 3: + IC(0.347 ns) + CELL(0.970 ns) = 4.718 ns; Loc. = LCFF_X17_Y1_N29; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.206 ns) 5.367 ns ripple_counter_16_with_input:inst\|inst2~head_lut 4 COMB LCCOMB_X17_Y1_N22 3 " "Info: 4: + IC(0.443 ns) + CELL(0.206 ns) = 5.367 ns; Loc. = LCCOMB_X17_Y1_N22; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.970 ns) 7.590 ns ripple_counter_16_with_input:inst\|inst3~_emulated 5 REG LCFF_X18_Y2_N17 1 " "Info: 5: + IC(1.253 ns) + CELL(0.970 ns) = 7.590 ns; Loc. = LCFF_X18_Y2_N17; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.223 ns" { ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.370 ns) 9.113 ns ripple_counter_16_with_input:inst\|inst3~head_lut 6 COMB LCCOMB_X17_Y1_N0 3 " "Info: 6: + IC(1.153 ns) + CELL(0.370 ns) = 9.113 ns; Loc. = LCCOMB_X17_Y1_N0; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.970 ns) 11.166 ns ripple_counter_16_with_input:inst\|inst10~_emulated 7 REG LCFF_X17_Y4_N9 1 " "Info: 7: + IC(1.083 ns) + CELL(0.970 ns) = 11.166 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.053 ns" { ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.370 ns) 12.728 ns ripple_counter_16_with_input:inst\|inst10~head_lut 8 COMB LCCOMB_X17_Y1_N10 3 " "Info: 8: + IC(1.192 ns) + CELL(0.370 ns) = 12.728 ns; Loc. = LCCOMB_X17_Y1_N10; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.970 ns) 14.791 ns ripple_counter_16_with_input:inst7\|inst~_emulated 9 REG LCFF_X17_Y4_N27 1 " "Info: 9: + IC(1.093 ns) + CELL(0.970 ns) = 14.791 ns; Loc. = LCFF_X17_Y4_N27; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.063 ns" { ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.206 ns) 16.261 ns ripple_counter_16_with_input:inst7\|inst~head_lut 10 COMB LCCOMB_X17_Y1_N4 3 " "Info: 10: + IC(1.264 ns) + CELL(0.206 ns) = 16.261 ns; Loc. = LCCOMB_X17_Y1_N4; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.970 ns) 18.613 ns ripple_counter_16_with_input:inst7\|inst2~_emulated 11 REG LCFF_X22_Y1_N17 1 " "Info: 11: + IC(1.382 ns) + CELL(0.970 ns) = 18.613 ns; Loc. = LCFF_X22_Y1_N17; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.206 ns) 19.897 ns ripple_counter_16_with_input:inst7\|inst2~head_lut 12 COMB LCCOMB_X25_Y1_N24 3 " "Info: 12: + IC(1.078 ns) + CELL(0.206 ns) = 19.897 ns; Loc. = LCCOMB_X25_Y1_N24; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.970 ns) 21.190 ns ripple_counter_16_with_input:inst7\|inst3~_emulated 13 REG LCFF_X25_Y1_N27 1 " "Info: 13: + IC(0.323 ns) + CELL(0.970 ns) = 21.190 ns; Loc. = LCFF_X25_Y1_N27; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.206 ns) 21.841 ns ripple_counter_16_with_input:inst7\|inst3~head_lut 14 COMB LCCOMB_X25_Y1_N12 3 " "Info: 14: + IC(0.445 ns) + CELL(0.206 ns) = 21.841 ns; Loc. = LCCOMB_X25_Y1_N12; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 22.840 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 15 REG LCFF_X25_Y1_N23 1 " "Info: 15: + IC(0.333 ns) + CELL(0.666 ns) = 22.840 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.250 ns ( 40.50 % ) " "Info: Total cell delay = 9.250 ns ( 40.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.590 ns ( 59.50 % ) " "Info: Total interconnect delay = 13.590 ns ( 59.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.840 ns" { CLR ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "22.840 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.201ns 0.347ns 0.443ns 1.253ns 1.153ns 1.083ns 1.192ns 1.093ns 1.264ns 1.382ns 1.078ns 0.323ns 0.445ns 0.333ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.463 ns" { CLR ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.463 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.855ns 0.333ns } { 0.000ns 0.994ns 0.615ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.840 ns" { CLR ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "22.840 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.201ns 0.347ns 0.443ns 1.253ns 1.153ns 1.083ns 1.192ns 1.093ns 1.264ns 1.382ns 1.078ns 0.323ns 0.445ns 0.333ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.317 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated {} ripple_counter_16_with_input:inst7|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst10~data_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.432ns 0.365ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.463 ns" { CLR ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.463 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.855ns 0.333ns } { 0.000ns 0.994ns 0.615ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.840 ns" { CLR ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "22.840 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.201ns 0.347ns 0.443ns 1.253ns 1.153ns 1.083ns 1.192ns 1.093ns 1.264ns 1.382ns 1.078ns 0.323ns 0.445ns 0.333ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "D0 register ripple_counter_16_with_input:inst\|inst10~_emulated register ripple_counter_16_with_input:inst\|inst10~_emulated 305.25 MHz 3.276 ns Internal " "Info: Clock \"D0\" has Internal fmax of 305.25 MHz between source register \"ripple_counter_16_with_input:inst\|inst10~_emulated\" and destination register \"ripple_counter_16_with_input:inst\|inst10~_emulated\" (period= 3.276 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.012 ns + Longest register register " "Info: + Longest register to register delay is 3.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_16_with_input:inst\|inst10~_emulated 1 REG LCFF_X17_Y4_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.370 ns) 1.562 ns ripple_counter_16_with_input:inst\|inst10~head_lut 2 COMB LCCOMB_X17_Y1_N10 3 " "Info: 2: + IC(1.192 ns) + CELL(0.370 ns) = 1.562 ns; Loc. = LCCOMB_X17_Y1_N10; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.206 ns) 2.904 ns ripple_counter_16_with_input:inst\|inst10~data_lut 3 COMB LCCOMB_X17_Y4_N8 1 " "Info: 3: + IC(1.136 ns) + CELL(0.206 ns) = 2.904 ns; Loc. = LCCOMB_X17_Y4_N8; Fanout = 1; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst|inst10~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.012 ns ripple_counter_16_with_input:inst\|inst10~_emulated 4 REG LCFF_X17_Y4_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.012 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_16_with_input:inst|inst10~data_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 22.71 % ) " "Info: Total cell delay = 0.684 ns ( 22.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.328 ns ( 77.29 % ) " "Info: Total interconnect delay = 2.328 ns ( 77.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst|inst10~data_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.012 ns" { ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst|inst10~data_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 1.192ns 1.136ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D0 destination 10.619 ns + Shortest register " "Info: + Shortest clock path from clock \"D0\" to destination register is 10.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns D0 1 CLK PIN_77 3 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 3; CLK Node = 'D0'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 240 48 216 256 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.624 ns) 3.158 ns ripple_counter_16_with_input:inst\|inst~head_lut 2 COMB LCCOMB_X17_Y1_N26 3 " "Info: 2: + IC(1.560 ns) + CELL(0.624 ns) = 3.158 ns; Loc. = LCCOMB_X17_Y1_N26; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.184 ns" { D0 ripple_counter_16_with_input:inst|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.970 ns) 4.475 ns ripple_counter_16_with_input:inst\|inst2~_emulated 3 REG LCFF_X17_Y1_N29 1 " "Info: 3: + IC(0.347 ns) + CELL(0.970 ns) = 4.475 ns; Loc. = LCFF_X17_Y1_N29; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.206 ns) 5.124 ns ripple_counter_16_with_input:inst\|inst2~head_lut 4 COMB LCCOMB_X17_Y1_N22 3 " "Info: 4: + IC(0.443 ns) + CELL(0.206 ns) = 5.124 ns; Loc. = LCCOMB_X17_Y1_N22; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.970 ns) 7.347 ns ripple_counter_16_with_input:inst\|inst3~_emulated 5 REG LCFF_X18_Y2_N17 1 " "Info: 5: + IC(1.253 ns) + CELL(0.970 ns) = 7.347 ns; Loc. = LCFF_X18_Y2_N17; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.223 ns" { ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.370 ns) 8.870 ns ripple_counter_16_with_input:inst\|inst3~head_lut 6 COMB LCCOMB_X17_Y1_N0 3 " "Info: 6: + IC(1.153 ns) + CELL(0.370 ns) = 8.870 ns; Loc. = LCCOMB_X17_Y1_N0; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.666 ns) 10.619 ns ripple_counter_16_with_input:inst\|inst10~_emulated 7 REG LCFF_X17_Y4_N9 1 " "Info: 7: + IC(1.083 ns) + CELL(0.666 ns) = 10.619 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.780 ns ( 45.01 % ) " "Info: Total cell delay = 4.780 ns ( 45.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.839 ns ( 54.99 % ) " "Info: Total interconnect delay = 5.839 ns ( 54.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.619 ns" { D0 ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.619 ns" { D0 {} D0~combout {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 1.560ns 0.347ns 0.443ns 1.253ns 1.153ns 1.083ns } { 0.000ns 0.974ns 0.624ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D0 source 10.619 ns - Longest register " "Info: - Longest clock path from clock \"D0\" to source register is 10.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns D0 1 CLK PIN_77 3 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 3; CLK Node = 'D0'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 240 48 216 256 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.624 ns) 3.158 ns ripple_counter_16_with_input:inst\|inst~head_lut 2 COMB LCCOMB_X17_Y1_N26 3 " "Info: 2: + IC(1.560 ns) + CELL(0.624 ns) = 3.158 ns; Loc. = LCCOMB_X17_Y1_N26; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.184 ns" { D0 ripple_counter_16_with_input:inst|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.970 ns) 4.475 ns ripple_counter_16_with_input:inst\|inst2~_emulated 3 REG LCFF_X17_Y1_N29 1 " "Info: 3: + IC(0.347 ns) + CELL(0.970 ns) = 4.475 ns; Loc. = LCFF_X17_Y1_N29; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.206 ns) 5.124 ns ripple_counter_16_with_input:inst\|inst2~head_lut 4 COMB LCCOMB_X17_Y1_N22 3 " "Info: 4: + IC(0.443 ns) + CELL(0.206 ns) = 5.124 ns; Loc. = LCCOMB_X17_Y1_N22; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.970 ns) 7.347 ns ripple_counter_16_with_input:inst\|inst3~_emulated 5 REG LCFF_X18_Y2_N17 1 " "Info: 5: + IC(1.253 ns) + CELL(0.970 ns) = 7.347 ns; Loc. = LCFF_X18_Y2_N17; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.223 ns" { ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.370 ns) 8.870 ns ripple_counter_16_with_input:inst\|inst3~head_lut 6 COMB LCCOMB_X17_Y1_N0 3 " "Info: 6: + IC(1.153 ns) + CELL(0.370 ns) = 8.870 ns; Loc. = LCCOMB_X17_Y1_N0; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.666 ns) 10.619 ns ripple_counter_16_with_input:inst\|inst10~_emulated 7 REG LCFF_X17_Y4_N9 1 " "Info: 7: + IC(1.083 ns) + CELL(0.666 ns) = 10.619 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.780 ns ( 45.01 % ) " "Info: Total cell delay = 4.780 ns ( 45.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.839 ns ( 54.99 % ) " "Info: Total interconnect delay = 5.839 ns ( 54.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.619 ns" { D0 ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.619 ns" { D0 {} D0~combout {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 1.560ns 0.347ns 0.443ns 1.253ns 1.153ns 1.083ns } { 0.000ns 0.974ns 0.624ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.619 ns" { D0 ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.619 ns" { D0 {} D0~combout {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 1.560ns 0.347ns 0.443ns 1.253ns 1.153ns 1.083ns } { 0.000ns 0.974ns 0.624ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.619 ns" { D0 {} D0~combout {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 1.560ns 0.347ns 0.443ns 1.253ns 1.153ns 1.083ns } { 0.000ns 0.974ns 0.624ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst|inst10~data_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.012 ns" { ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst|inst10~data_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 1.192ns 1.136ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.619 ns" { D0 ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.619 ns" { D0 {} D0~combout {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 1.560ns 0.347ns 0.443ns 1.253ns 1.153ns 1.083ns } { 0.000ns 0.974ns 0.624ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.619 ns" { D0 {} D0~combout {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 1.560ns 0.347ns 0.443ns 1.253ns 1.153ns 1.083ns } { 0.000ns 0.974ns 0.624ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "D1 register ripple_counter_16_with_input:inst\|inst10~_emulated register ripple_counter_16_with_input:inst\|inst10~_emulated 305.25 MHz 3.276 ns Internal " "Info: Clock \"D1\" has Internal fmax of 305.25 MHz between source register \"ripple_counter_16_with_input:inst\|inst10~_emulated\" and destination register \"ripple_counter_16_with_input:inst\|inst10~_emulated\" (period= 3.276 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.012 ns + Longest register register " "Info: + Longest register to register delay is 3.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_16_with_input:inst\|inst10~_emulated 1 REG LCFF_X17_Y4_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.370 ns) 1.562 ns ripple_counter_16_with_input:inst\|inst10~head_lut 2 COMB LCCOMB_X17_Y1_N10 3 " "Info: 2: + IC(1.192 ns) + CELL(0.370 ns) = 1.562 ns; Loc. = LCCOMB_X17_Y1_N10; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.206 ns) 2.904 ns ripple_counter_16_with_input:inst\|inst10~data_lut 3 COMB LCCOMB_X17_Y4_N8 1 " "Info: 3: + IC(1.136 ns) + CELL(0.206 ns) = 2.904 ns; Loc. = LCCOMB_X17_Y4_N8; Fanout = 1; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst|inst10~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.012 ns ripple_counter_16_with_input:inst\|inst10~_emulated 4 REG LCFF_X17_Y4_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.012 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_16_with_input:inst|inst10~data_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 22.71 % ) " "Info: Total cell delay = 0.684 ns ( 22.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.328 ns ( 77.29 % ) " "Info: Total interconnect delay = 2.328 ns ( 77.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst|inst10~data_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.012 ns" { ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst|inst10~data_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 1.192ns 1.136ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D1 destination 9.190 ns + Shortest register " "Info: + Shortest clock path from clock \"D1\" to destination register is 9.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns D1 1 CLK PIN_80 3 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 3; CLK Node = 'D1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 224 48 216 240 "D1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(0.623 ns) 3.695 ns ripple_counter_16_with_input:inst\|inst2~head_lut 2 COMB LCCOMB_X17_Y1_N22 3 " "Info: 2: + IC(2.088 ns) + CELL(0.623 ns) = 3.695 ns; Loc. = LCCOMB_X17_Y1_N22; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { D1 ripple_counter_16_with_input:inst|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.970 ns) 5.918 ns ripple_counter_16_with_input:inst\|inst3~_emulated 3 REG LCFF_X18_Y2_N17 1 " "Info: 3: + IC(1.253 ns) + CELL(0.970 ns) = 5.918 ns; Loc. = LCFF_X18_Y2_N17; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.223 ns" { ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.370 ns) 7.441 ns ripple_counter_16_with_input:inst\|inst3~head_lut 4 COMB LCCOMB_X17_Y1_N0 3 " "Info: 4: + IC(1.153 ns) + CELL(0.370 ns) = 7.441 ns; Loc. = LCCOMB_X17_Y1_N0; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.666 ns) 9.190 ns ripple_counter_16_with_input:inst\|inst10~_emulated 5 REG LCFF_X17_Y4_N9 1 " "Info: 5: + IC(1.083 ns) + CELL(0.666 ns) = 9.190 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.613 ns ( 39.31 % ) " "Info: Total cell delay = 3.613 ns ( 39.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.577 ns ( 60.69 % ) " "Info: Total interconnect delay = 5.577 ns ( 60.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.190 ns" { D1 ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.190 ns" { D1 {} D1~combout {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 2.088ns 1.253ns 1.153ns 1.083ns } { 0.000ns 0.984ns 0.623ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D1 source 9.190 ns - Longest register " "Info: - Longest clock path from clock \"D1\" to source register is 9.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns D1 1 CLK PIN_80 3 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 3; CLK Node = 'D1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 224 48 216 240 "D1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(0.623 ns) 3.695 ns ripple_counter_16_with_input:inst\|inst2~head_lut 2 COMB LCCOMB_X17_Y1_N22 3 " "Info: 2: + IC(2.088 ns) + CELL(0.623 ns) = 3.695 ns; Loc. = LCCOMB_X17_Y1_N22; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { D1 ripple_counter_16_with_input:inst|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.970 ns) 5.918 ns ripple_counter_16_with_input:inst\|inst3~_emulated 3 REG LCFF_X18_Y2_N17 1 " "Info: 3: + IC(1.253 ns) + CELL(0.970 ns) = 5.918 ns; Loc. = LCFF_X18_Y2_N17; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.223 ns" { ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.370 ns) 7.441 ns ripple_counter_16_with_input:inst\|inst3~head_lut 4 COMB LCCOMB_X17_Y1_N0 3 " "Info: 4: + IC(1.153 ns) + CELL(0.370 ns) = 7.441 ns; Loc. = LCCOMB_X17_Y1_N0; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.666 ns) 9.190 ns ripple_counter_16_with_input:inst\|inst10~_emulated 5 REG LCFF_X17_Y4_N9 1 " "Info: 5: + IC(1.083 ns) + CELL(0.666 ns) = 9.190 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.613 ns ( 39.31 % ) " "Info: Total cell delay = 3.613 ns ( 39.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.577 ns ( 60.69 % ) " "Info: Total interconnect delay = 5.577 ns ( 60.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.190 ns" { D1 ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.190 ns" { D1 {} D1~combout {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 2.088ns 1.253ns 1.153ns 1.083ns } { 0.000ns 0.984ns 0.623ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.190 ns" { D1 ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.190 ns" { D1 {} D1~combout {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 2.088ns 1.253ns 1.153ns 1.083ns } { 0.000ns 0.984ns 0.623ns 0.970ns 0.370ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.190 ns" { D1 {} D1~combout {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 2.088ns 1.253ns 1.153ns 1.083ns } { 0.000ns 0.984ns 0.623ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst|inst10~data_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.012 ns" { ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst|inst10~data_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 1.192ns 1.136ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.190 ns" { D1 ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.190 ns" { D1 {} D1~combout {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 2.088ns 1.253ns 1.153ns 1.083ns } { 0.000ns 0.984ns 0.623ns 0.970ns 0.370ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.190 ns" { D1 {} D1~combout {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 2.088ns 1.253ns 1.153ns 1.083ns } { 0.000ns 0.984ns 0.623ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "D2 register ripple_counter_16_with_input:inst\|inst10~_emulated register ripple_counter_16_with_input:inst\|inst10~_emulated 305.25 MHz 3.276 ns Internal " "Info: Clock \"D2\" has Internal fmax of 305.25 MHz between source register \"ripple_counter_16_with_input:inst\|inst10~_emulated\" and destination register \"ripple_counter_16_with_input:inst\|inst10~_emulated\" (period= 3.276 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.012 ns + Longest register register " "Info: + Longest register to register delay is 3.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_16_with_input:inst\|inst10~_emulated 1 REG LCFF_X17_Y4_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.370 ns) 1.562 ns ripple_counter_16_with_input:inst\|inst10~head_lut 2 COMB LCCOMB_X17_Y1_N10 3 " "Info: 2: + IC(1.192 ns) + CELL(0.370 ns) = 1.562 ns; Loc. = LCCOMB_X17_Y1_N10; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.206 ns) 2.904 ns ripple_counter_16_with_input:inst\|inst10~data_lut 3 COMB LCCOMB_X17_Y4_N8 1 " "Info: 3: + IC(1.136 ns) + CELL(0.206 ns) = 2.904 ns; Loc. = LCCOMB_X17_Y4_N8; Fanout = 1; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst|inst10~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.012 ns ripple_counter_16_with_input:inst\|inst10~_emulated 4 REG LCFF_X17_Y4_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.012 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_16_with_input:inst|inst10~data_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 22.71 % ) " "Info: Total cell delay = 0.684 ns ( 22.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.328 ns ( 77.29 % ) " "Info: Total interconnect delay = 2.328 ns ( 77.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst|inst10~data_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.012 ns" { ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst|inst10~data_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 1.192ns 1.136ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D2 destination 5.455 ns + Shortest register " "Info: + Shortest clock path from clock \"D2\" to destination register is 5.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns D2 1 CLK PIN_81 3 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 3; CLK Node = 'D2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 208 48 216 224 "D2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.108 ns) + CELL(0.624 ns) 3.706 ns ripple_counter_16_with_input:inst\|inst3~head_lut 2 COMB LCCOMB_X17_Y1_N0 3 " "Info: 2: + IC(2.108 ns) + CELL(0.624 ns) = 3.706 ns; Loc. = LCCOMB_X17_Y1_N0; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { D2 ripple_counter_16_with_input:inst|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.666 ns) 5.455 ns ripple_counter_16_with_input:inst\|inst10~_emulated 3 REG LCFF_X17_Y4_N9 1 " "Info: 3: + IC(1.083 ns) + CELL(0.666 ns) = 5.455 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.264 ns ( 41.50 % ) " "Info: Total cell delay = 2.264 ns ( 41.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.191 ns ( 58.50 % ) " "Info: Total interconnect delay = 3.191 ns ( 58.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.455 ns" { D2 ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.455 ns" { D2 {} D2~combout {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 2.108ns 1.083ns } { 0.000ns 0.974ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D2 source 5.455 ns - Longest register " "Info: - Longest clock path from clock \"D2\" to source register is 5.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns D2 1 CLK PIN_81 3 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 3; CLK Node = 'D2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 208 48 216 224 "D2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.108 ns) + CELL(0.624 ns) 3.706 ns ripple_counter_16_with_input:inst\|inst3~head_lut 2 COMB LCCOMB_X17_Y1_N0 3 " "Info: 2: + IC(2.108 ns) + CELL(0.624 ns) = 3.706 ns; Loc. = LCCOMB_X17_Y1_N0; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { D2 ripple_counter_16_with_input:inst|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.666 ns) 5.455 ns ripple_counter_16_with_input:inst\|inst10~_emulated 3 REG LCFF_X17_Y4_N9 1 " "Info: 3: + IC(1.083 ns) + CELL(0.666 ns) = 5.455 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.264 ns ( 41.50 % ) " "Info: Total cell delay = 2.264 ns ( 41.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.191 ns ( 58.50 % ) " "Info: Total interconnect delay = 3.191 ns ( 58.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.455 ns" { D2 ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.455 ns" { D2 {} D2~combout {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 2.108ns 1.083ns } { 0.000ns 0.974ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.455 ns" { D2 ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.455 ns" { D2 {} D2~combout {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 2.108ns 1.083ns } { 0.000ns 0.974ns 0.624ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.455 ns" { D2 {} D2~combout {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 2.108ns 1.083ns } { 0.000ns 0.974ns 0.624ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst|inst10~data_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.012 ns" { ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst|inst10~data_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 1.192ns 1.136ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.455 ns" { D2 ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.455 ns" { D2 {} D2~combout {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 2.108ns 1.083ns } { 0.000ns 0.974ns 0.624ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.455 ns" { D2 {} D2~combout {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 2.108ns 1.083ns } { 0.000ns 0.974ns 0.624ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "D3 register ripple_counter_16_with_input:inst7\|inst~_emulated register ripple_counter_16_with_input:inst7\|inst~_emulated 315.56 MHz 3.169 ns Internal " "Info: Clock \"D3\" has Internal fmax of 315.56 MHz between source register \"ripple_counter_16_with_input:inst7\|inst~_emulated\" and destination register \"ripple_counter_16_with_input:inst7\|inst~_emulated\" (period= 3.169 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.905 ns + Longest register register " "Info: + Longest register to register delay is 2.905 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_16_with_input:inst7\|inst~_emulated 1 REG LCFF_X17_Y4_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y4_N27; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.206 ns) 1.470 ns ripple_counter_16_with_input:inst7\|inst~head_lut 2 COMB LCCOMB_X17_Y1_N4 3 " "Info: 2: + IC(1.264 ns) + CELL(0.206 ns) = 1.470 ns; Loc. = LCCOMB_X17_Y1_N4; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.206 ns) 2.797 ns ripple_counter_16_with_input:inst7\|inst~data_lut 3 COMB LCCOMB_X17_Y4_N26 1 " "Info: 3: + IC(1.121 ns) + CELL(0.206 ns) = 2.797 ns; Loc. = LCCOMB_X17_Y4_N26; Fanout = 1; COMB Node = 'ripple_counter_16_with_input:inst7\|inst~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.905 ns ripple_counter_16_with_input:inst7\|inst~_emulated 4 REG LCFF_X17_Y4_N27 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.905 ns; Loc. = LCFF_X17_Y4_N27; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_16_with_input:inst7|inst~data_lut ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 17.90 % ) " "Info: Total cell delay = 0.520 ns ( 17.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.385 ns ( 82.10 % ) " "Info: Total interconnect delay = 2.385 ns ( 82.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.905 ns" { ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst~data_lut ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.905 ns" { ripple_counter_16_with_input:inst7|inst~_emulated {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst~data_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} } { 0.000ns 1.264ns 1.121ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D3 destination 5.446 ns + Shortest register " "Info: + Shortest clock path from clock \"D3\" to destination register is 5.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns D3 1 CLK PIN_82 3 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 3; CLK Node = 'D3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 192 48 216 208 "D3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.089 ns) + CELL(0.624 ns) 3.687 ns ripple_counter_16_with_input:inst\|inst10~head_lut 2 COMB LCCOMB_X17_Y1_N10 3 " "Info: 2: + IC(2.089 ns) + CELL(0.624 ns) = 3.687 ns; Loc. = LCCOMB_X17_Y1_N10; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { D3 ripple_counter_16_with_input:inst|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.666 ns) 5.446 ns ripple_counter_16_with_input:inst7\|inst~_emulated 3 REG LCFF_X17_Y4_N27 1 " "Info: 3: + IC(1.093 ns) + CELL(0.666 ns) = 5.446 ns; Loc. = LCFF_X17_Y4_N27; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.759 ns" { ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.264 ns ( 41.57 % ) " "Info: Total cell delay = 2.264 ns ( 41.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.182 ns ( 58.43 % ) " "Info: Total interconnect delay = 3.182 ns ( 58.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.446 ns" { D3 ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.446 ns" { D3 {} D3~combout {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} } { 0.000ns 0.000ns 2.089ns 1.093ns } { 0.000ns 0.974ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D3 source 5.446 ns - Longest register " "Info: - Longest clock path from clock \"D3\" to source register is 5.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns D3 1 CLK PIN_82 3 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 3; CLK Node = 'D3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 192 48 216 208 "D3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.089 ns) + CELL(0.624 ns) 3.687 ns ripple_counter_16_with_input:inst\|inst10~head_lut 2 COMB LCCOMB_X17_Y1_N10 3 " "Info: 2: + IC(2.089 ns) + CELL(0.624 ns) = 3.687 ns; Loc. = LCCOMB_X17_Y1_N10; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { D3 ripple_counter_16_with_input:inst|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.666 ns) 5.446 ns ripple_counter_16_with_input:inst7\|inst~_emulated 3 REG LCFF_X17_Y4_N27 1 " "Info: 3: + IC(1.093 ns) + CELL(0.666 ns) = 5.446 ns; Loc. = LCFF_X17_Y4_N27; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.759 ns" { ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.264 ns ( 41.57 % ) " "Info: Total cell delay = 2.264 ns ( 41.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.182 ns ( 58.43 % ) " "Info: Total interconnect delay = 3.182 ns ( 58.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.446 ns" { D3 ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.446 ns" { D3 {} D3~combout {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} } { 0.000ns 0.000ns 2.089ns 1.093ns } { 0.000ns 0.974ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.446 ns" { D3 ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.446 ns" { D3 {} D3~combout {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} } { 0.000ns 0.000ns 2.089ns 1.093ns } { 0.000ns 0.974ns 0.624ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.446 ns" { D3 {} D3~combout {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} } { 0.000ns 0.000ns 2.089ns 1.093ns } { 0.000ns 0.974ns 0.624ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.905 ns" { ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst~data_lut ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.905 ns" { ripple_counter_16_with_input:inst7|inst~_emulated {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst~data_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} } { 0.000ns 1.264ns 1.121ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.446 ns" { D3 ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.446 ns" { D3 {} D3~combout {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} } { 0.000ns 0.000ns 2.089ns 1.093ns } { 0.000ns 0.974ns 0.624ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.446 ns" { D3 {} D3~combout {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} } { 0.000ns 0.000ns 2.089ns 1.093ns } { 0.000ns 0.974ns 0.624ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "D4 register ripple_counter_16_with_input:inst7\|inst2~_emulated register ripple_counter_16_with_input:inst7\|inst2~_emulated 347.58 MHz 2.877 ns Internal " "Info: Clock \"D4\" has Internal fmax of 347.58 MHz between source register \"ripple_counter_16_with_input:inst7\|inst2~_emulated\" and destination register \"ripple_counter_16_with_input:inst7\|inst2~_emulated\" (period= 2.877 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.613 ns + Longest register register " "Info: + Longest register to register delay is 2.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_16_with_input:inst7\|inst2~_emulated 1 REG LCFF_X22_Y1_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y1_N17; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.206 ns) 1.284 ns ripple_counter_16_with_input:inst7\|inst2~head_lut 2 COMB LCCOMB_X25_Y1_N24 3 " "Info: 2: + IC(1.078 ns) + CELL(0.206 ns) = 1.284 ns; Loc. = LCCOMB_X25_Y1_N24; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.206 ns) 2.505 ns ripple_counter_16_with_input:inst7\|inst2~data_lut 3 COMB LCCOMB_X22_Y1_N16 1 " "Info: 3: + IC(1.015 ns) + CELL(0.206 ns) = 2.505 ns; Loc. = LCCOMB_X22_Y1_N16; Fanout = 1; COMB Node = 'ripple_counter_16_with_input:inst7\|inst2~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst2~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.613 ns ripple_counter_16_with_input:inst7\|inst2~_emulated 4 REG LCFF_X22_Y1_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.613 ns; Loc. = LCFF_X22_Y1_N17; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_16_with_input:inst7|inst2~data_lut ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 19.90 % ) " "Info: Total cell delay = 0.520 ns ( 19.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.093 ns ( 80.10 % ) " "Info: Total interconnect delay = 2.093 ns ( 80.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst2~data_lut ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { ripple_counter_16_with_input:inst7|inst2~_emulated {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst2~data_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} } { 0.000ns 1.078ns 1.015ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D4 destination 5.805 ns + Shortest register " "Info: + Shortest clock path from clock \"D4\" to destination register is 5.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns D4 1 CLK PIN_84 3 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 3; CLK Node = 'D4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 32 0 168 48 "D4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.142 ns) + CELL(0.651 ns) 3.757 ns ripple_counter_16_with_input:inst7\|inst~head_lut 2 COMB LCCOMB_X17_Y1_N4 3 " "Info: 2: + IC(2.142 ns) + CELL(0.651 ns) = 3.757 ns; Loc. = LCCOMB_X17_Y1_N4; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { D4 ripple_counter_16_with_input:inst7|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.666 ns) 5.805 ns ripple_counter_16_with_input:inst7\|inst2~_emulated 3 REG LCFF_X22_Y1_N17 1 " "Info: 3: + IC(1.382 ns) + CELL(0.666 ns) = 5.805 ns; Loc. = LCFF_X22_Y1_N17; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.281 ns ( 39.29 % ) " "Info: Total cell delay = 2.281 ns ( 39.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.524 ns ( 60.71 % ) " "Info: Total interconnect delay = 3.524 ns ( 60.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.805 ns" { D4 ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.805 ns" { D4 {} D4~combout {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} } { 0.000ns 0.000ns 2.142ns 1.382ns } { 0.000ns 0.964ns 0.651ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D4 source 5.805 ns - Longest register " "Info: - Longest clock path from clock \"D4\" to source register is 5.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns D4 1 CLK PIN_84 3 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 3; CLK Node = 'D4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 32 0 168 48 "D4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.142 ns) + CELL(0.651 ns) 3.757 ns ripple_counter_16_with_input:inst7\|inst~head_lut 2 COMB LCCOMB_X17_Y1_N4 3 " "Info: 2: + IC(2.142 ns) + CELL(0.651 ns) = 3.757 ns; Loc. = LCCOMB_X17_Y1_N4; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { D4 ripple_counter_16_with_input:inst7|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.666 ns) 5.805 ns ripple_counter_16_with_input:inst7\|inst2~_emulated 3 REG LCFF_X22_Y1_N17 1 " "Info: 3: + IC(1.382 ns) + CELL(0.666 ns) = 5.805 ns; Loc. = LCFF_X22_Y1_N17; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.281 ns ( 39.29 % ) " "Info: Total cell delay = 2.281 ns ( 39.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.524 ns ( 60.71 % ) " "Info: Total interconnect delay = 3.524 ns ( 60.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.805 ns" { D4 ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.805 ns" { D4 {} D4~combout {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} } { 0.000ns 0.000ns 2.142ns 1.382ns } { 0.000ns 0.964ns 0.651ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.805 ns" { D4 ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.805 ns" { D4 {} D4~combout {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} } { 0.000ns 0.000ns 2.142ns 1.382ns } { 0.000ns 0.964ns 0.651ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.805 ns" { D4 {} D4~combout {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} } { 0.000ns 0.000ns 2.142ns 1.382ns } { 0.000ns 0.964ns 0.651ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst2~data_lut ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { ripple_counter_16_with_input:inst7|inst2~_emulated {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst2~data_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} } { 0.000ns 1.078ns 1.015ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.805 ns" { D4 ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.805 ns" { D4 {} D4~combout {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} } { 0.000ns 0.000ns 2.142ns 1.382ns } { 0.000ns 0.964ns 0.651ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.805 ns" { D4 {} D4~combout {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} } { 0.000ns 0.000ns 2.142ns 1.382ns } { 0.000ns 0.964ns 0.651ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "D5 register register ripple_counter_16_with_input:inst7\|inst3~_emulated ripple_counter_16_with_input:inst7\|inst3~_emulated 360.1 MHz Internal " "Info: Clock \"D5\" Internal fmax is restricted to 360.1 MHz between source register \"ripple_counter_16_with_input:inst7\|inst3~_emulated\" and destination register \"ripple_counter_16_with_input:inst7\|inst3~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.338 ns + Longest register register " "Info: + Longest register to register delay is 1.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_16_with_input:inst7\|inst3~_emulated 1 REG LCFF_X25_Y1_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N27; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.206 ns) 0.651 ns ripple_counter_16_with_input:inst7\|inst3~head_lut 2 COMB LCCOMB_X25_Y1_N12 3 " "Info: 2: + IC(0.445 ns) + CELL(0.206 ns) = 0.651 ns; Loc. = LCCOMB_X25_Y1_N12; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 1.230 ns ripple_counter_16_with_input:inst7\|inst3~data_lut 3 COMB LCCOMB_X25_Y1_N26 1 " "Info: 3: + IC(0.373 ns) + CELL(0.206 ns) = 1.230 ns; Loc. = LCCOMB_X25_Y1_N26; Fanout = 1; COMB Node = 'ripple_counter_16_with_input:inst7\|inst3~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst3~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.338 ns ripple_counter_16_with_input:inst7\|inst3~_emulated 4 REG LCFF_X25_Y1_N27 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.338 ns; Loc. = LCFF_X25_Y1_N27; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_16_with_input:inst7|inst3~data_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 38.86 % ) " "Info: Total cell delay = 0.520 ns ( 38.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.818 ns ( 61.14 % ) " "Info: Total interconnect delay = 0.818 ns ( 61.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst3~data_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.338 ns" { ripple_counter_16_with_input:inst7|inst3~_emulated {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst3~data_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} } { 0.000ns 0.445ns 0.373ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D5 destination 3.925 ns + Shortest register " "Info: + Shortest clock path from clock \"D5\" to destination register is 3.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns D5 1 CLK PIN_86 3 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 3; CLK Node = 'D5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 16 0 168 32 "D5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.651 ns) 2.936 ns ripple_counter_16_with_input:inst7\|inst2~head_lut 2 COMB LCCOMB_X25_Y1_N24 3 " "Info: 2: + IC(1.321 ns) + CELL(0.651 ns) = 2.936 ns; Loc. = LCCOMB_X25_Y1_N24; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.972 ns" { D5 ripple_counter_16_with_input:inst7|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.666 ns) 3.925 ns ripple_counter_16_with_input:inst7\|inst3~_emulated 3 REG LCFF_X25_Y1_N27 1 " "Info: 3: + IC(0.323 ns) + CELL(0.666 ns) = 3.925 ns; Loc. = LCFF_X25_Y1_N27; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.281 ns ( 58.11 % ) " "Info: Total cell delay = 2.281 ns ( 58.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.644 ns ( 41.89 % ) " "Info: Total interconnect delay = 1.644 ns ( 41.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.925 ns" { D5 ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.925 ns" { D5 {} D5~combout {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} } { 0.000ns 0.000ns 1.321ns 0.323ns } { 0.000ns 0.964ns 0.651ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D5 source 3.925 ns - Longest register " "Info: - Longest clock path from clock \"D5\" to source register is 3.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns D5 1 CLK PIN_86 3 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 3; CLK Node = 'D5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 16 0 168 32 "D5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.651 ns) 2.936 ns ripple_counter_16_with_input:inst7\|inst2~head_lut 2 COMB LCCOMB_X25_Y1_N24 3 " "Info: 2: + IC(1.321 ns) + CELL(0.651 ns) = 2.936 ns; Loc. = LCCOMB_X25_Y1_N24; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.972 ns" { D5 ripple_counter_16_with_input:inst7|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.666 ns) 3.925 ns ripple_counter_16_with_input:inst7\|inst3~_emulated 3 REG LCFF_X25_Y1_N27 1 " "Info: 3: + IC(0.323 ns) + CELL(0.666 ns) = 3.925 ns; Loc. = LCFF_X25_Y1_N27; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.281 ns ( 58.11 % ) " "Info: Total cell delay = 2.281 ns ( 58.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.644 ns ( 41.89 % ) " "Info: Total interconnect delay = 1.644 ns ( 41.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.925 ns" { D5 ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.925 ns" { D5 {} D5~combout {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} } { 0.000ns 0.000ns 1.321ns 0.323ns } { 0.000ns 0.964ns 0.651ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.925 ns" { D5 ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.925 ns" { D5 {} D5~combout {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} } { 0.000ns 0.000ns 1.321ns 0.323ns } { 0.000ns 0.964ns 0.651ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.925 ns" { D5 {} D5~combout {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} } { 0.000ns 0.000ns 1.321ns 0.323ns } { 0.000ns 0.964ns 0.651ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst3~data_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.338 ns" { ripple_counter_16_with_input:inst7|inst3~_emulated {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst3~data_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} } { 0.000ns 0.445ns 0.373ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.925 ns" { D5 ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.925 ns" { D5 {} D5~combout {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} } { 0.000ns 0.000ns 1.321ns 0.323ns } { 0.000ns 0.964ns 0.651ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.925 ns" { D5 {} D5~combout {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} } { 0.000ns 0.000ns 1.321ns 0.323ns } { 0.000ns 0.964ns 0.651ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { ripple_counter_16_with_input:inst7|inst3~_emulated {} } {  } {  } "" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "D6 register register ripple_counter_16_with_input:inst7\|inst10~_emulated ripple_counter_16_with_input:inst7\|inst10~_emulated 360.1 MHz Internal " "Info: Clock \"D6\" Internal fmax is restricted to 360.1 MHz between source register \"ripple_counter_16_with_input:inst7\|inst10~_emulated\" and destination register \"ripple_counter_16_with_input:inst7\|inst10~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.317 ns + Longest register register " "Info: + Longest register to register delay is 1.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 1 REG LCFF_X25_Y1_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.206 ns) 0.638 ns ripple_counter_16_with_input:inst7\|inst10~head_lut 2 COMB LCCOMB_X25_Y1_N0 2 " "Info: 2: + IC(0.432 ns) + CELL(0.206 ns) = 0.638 ns; Loc. = LCCOMB_X25_Y1_N0; Fanout = 2; COMB Node = 'ripple_counter_16_with_input:inst7\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated ripple_counter_16_with_input:inst7|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 1.209 ns ripple_counter_16_with_input:inst7\|inst10~data_lut 3 COMB LCCOMB_X25_Y1_N22 1 " "Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 1.209 ns; Loc. = LCCOMB_X25_Y1_N22; Fanout = 1; COMB Node = 'ripple_counter_16_with_input:inst7\|inst10~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.317 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 4 REG LCFF_X25_Y1_N23 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.317 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.48 % ) " "Info: Total cell delay = 0.520 ns ( 39.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.797 ns ( 60.52 % ) " "Info: Total interconnect delay = 0.797 ns ( 60.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.317 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated {} ripple_counter_16_with_input:inst7|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst10~data_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.432ns 0.365ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D6 destination 4.005 ns + Shortest register " "Info: + Shortest clock path from clock \"D6\" to destination register is 4.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns D6 1 CLK PIN_87 3 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 3; CLK Node = 'D6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 0 0 168 16 "D6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.651 ns) 3.006 ns ripple_counter_16_with_input:inst7\|inst3~head_lut 2 COMB LCCOMB_X25_Y1_N12 3 " "Info: 2: + IC(1.381 ns) + CELL(0.651 ns) = 3.006 ns; Loc. = LCCOMB_X25_Y1_N12; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { D6 ripple_counter_16_with_input:inst7|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 4.005 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 3 REG LCFF_X25_Y1_N23 1 " "Info: 3: + IC(0.333 ns) + CELL(0.666 ns) = 4.005 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.291 ns ( 57.20 % ) " "Info: Total cell delay = 2.291 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.714 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.714 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.005 ns" { D6 ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.005 ns" { D6 {} D6~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 1.381ns 0.333ns } { 0.000ns 0.974ns 0.651ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D6 source 4.005 ns - Longest register " "Info: - Longest clock path from clock \"D6\" to source register is 4.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns D6 1 CLK PIN_87 3 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 3; CLK Node = 'D6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 0 0 168 16 "D6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.651 ns) 3.006 ns ripple_counter_16_with_input:inst7\|inst3~head_lut 2 COMB LCCOMB_X25_Y1_N12 3 " "Info: 2: + IC(1.381 ns) + CELL(0.651 ns) = 3.006 ns; Loc. = LCCOMB_X25_Y1_N12; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { D6 ripple_counter_16_with_input:inst7|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 4.005 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 3 REG LCFF_X25_Y1_N23 1 " "Info: 3: + IC(0.333 ns) + CELL(0.666 ns) = 4.005 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.291 ns ( 57.20 % ) " "Info: Total cell delay = 2.291 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.714 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.714 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.005 ns" { D6 ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.005 ns" { D6 {} D6~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 1.381ns 0.333ns } { 0.000ns 0.974ns 0.651ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.005 ns" { D6 ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.005 ns" { D6 {} D6~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 1.381ns 0.333ns } { 0.000ns 0.974ns 0.651ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.005 ns" { D6 {} D6~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 1.381ns 0.333ns } { 0.000ns 0.974ns 0.651ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.317 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated {} ripple_counter_16_with_input:inst7|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst10~data_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.432ns 0.365ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.005 ns" { D6 ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.005 ns" { D6 {} D6~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 1.381ns 0.333ns } { 0.000ns 0.974ns 0.651ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.005 ns" { D6 {} D6~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 1.381ns 0.333ns } { 0.000ns 0.974ns 0.651ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { ripple_counter_16_with_input:inst7|inst10~_emulated {} } {  } {  } "" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLR 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"CLR\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ripple_counter_16_with_input:inst7\|inst10~_emulated ripple_counter_16_with_input:inst7\|inst10~_emulated CLR 16.062 ns " "Info: Found hold time violation between source  pin or register \"ripple_counter_16_with_input:inst7\|inst10~_emulated\" and destination pin or register \"ripple_counter_16_with_input:inst7\|inst10~_emulated\" for clock \"CLR\" (Hold time is 16.062 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "17.377 ns + Largest " "Info: + Largest clock skew is 17.377 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 22.840 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 22.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CLR 1 CLK PIN_67 24 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 272 48 216 288 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.201 ns) + CELL(0.206 ns) 3.401 ns ripple_counter_16_with_input:inst\|inst~head_lut 2 COMB LCCOMB_X17_Y1_N26 3 " "Info: 2: + IC(2.201 ns) + CELL(0.206 ns) = 3.401 ns; Loc. = LCCOMB_X17_Y1_N26; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.407 ns" { CLR ripple_counter_16_with_input:inst|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.970 ns) 4.718 ns ripple_counter_16_with_input:inst\|inst2~_emulated 3 REG LCFF_X17_Y1_N29 1 " "Info: 3: + IC(0.347 ns) + CELL(0.970 ns) = 4.718 ns; Loc. = LCFF_X17_Y1_N29; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.206 ns) 5.367 ns ripple_counter_16_with_input:inst\|inst2~head_lut 4 COMB LCCOMB_X17_Y1_N22 3 " "Info: 4: + IC(0.443 ns) + CELL(0.206 ns) = 5.367 ns; Loc. = LCCOMB_X17_Y1_N22; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.970 ns) 7.590 ns ripple_counter_16_with_input:inst\|inst3~_emulated 5 REG LCFF_X18_Y2_N17 1 " "Info: 5: + IC(1.253 ns) + CELL(0.970 ns) = 7.590 ns; Loc. = LCFF_X18_Y2_N17; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.223 ns" { ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.370 ns) 9.113 ns ripple_counter_16_with_input:inst\|inst3~head_lut 6 COMB LCCOMB_X17_Y1_N0 3 " "Info: 6: + IC(1.153 ns) + CELL(0.370 ns) = 9.113 ns; Loc. = LCCOMB_X17_Y1_N0; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.970 ns) 11.166 ns ripple_counter_16_with_input:inst\|inst10~_emulated 7 REG LCFF_X17_Y4_N9 1 " "Info: 7: + IC(1.083 ns) + CELL(0.970 ns) = 11.166 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.053 ns" { ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.370 ns) 12.728 ns ripple_counter_16_with_input:inst\|inst10~head_lut 8 COMB LCCOMB_X17_Y1_N10 3 " "Info: 8: + IC(1.192 ns) + CELL(0.370 ns) = 12.728 ns; Loc. = LCCOMB_X17_Y1_N10; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.970 ns) 14.791 ns ripple_counter_16_with_input:inst7\|inst~_emulated 9 REG LCFF_X17_Y4_N27 1 " "Info: 9: + IC(1.093 ns) + CELL(0.970 ns) = 14.791 ns; Loc. = LCFF_X17_Y4_N27; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.063 ns" { ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.206 ns) 16.261 ns ripple_counter_16_with_input:inst7\|inst~head_lut 10 COMB LCCOMB_X17_Y1_N4 3 " "Info: 10: + IC(1.264 ns) + CELL(0.206 ns) = 16.261 ns; Loc. = LCCOMB_X17_Y1_N4; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.970 ns) 18.613 ns ripple_counter_16_with_input:inst7\|inst2~_emulated 11 REG LCFF_X22_Y1_N17 1 " "Info: 11: + IC(1.382 ns) + CELL(0.970 ns) = 18.613 ns; Loc. = LCFF_X22_Y1_N17; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.206 ns) 19.897 ns ripple_counter_16_with_input:inst7\|inst2~head_lut 12 COMB LCCOMB_X25_Y1_N24 3 " "Info: 12: + IC(1.078 ns) + CELL(0.206 ns) = 19.897 ns; Loc. = LCCOMB_X25_Y1_N24; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.970 ns) 21.190 ns ripple_counter_16_with_input:inst7\|inst3~_emulated 13 REG LCFF_X25_Y1_N27 1 " "Info: 13: + IC(0.323 ns) + CELL(0.970 ns) = 21.190 ns; Loc. = LCFF_X25_Y1_N27; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.206 ns) 21.841 ns ripple_counter_16_with_input:inst7\|inst3~head_lut 14 COMB LCCOMB_X25_Y1_N12 3 " "Info: 14: + IC(0.445 ns) + CELL(0.206 ns) = 21.841 ns; Loc. = LCCOMB_X25_Y1_N12; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 22.840 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 15 REG LCFF_X25_Y1_N23 1 " "Info: 15: + IC(0.333 ns) + CELL(0.666 ns) = 22.840 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.250 ns ( 40.50 % ) " "Info: Total cell delay = 9.250 ns ( 40.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.590 ns ( 59.50 % ) " "Info: Total interconnect delay = 13.590 ns ( 59.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.840 ns" { CLR ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "22.840 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.201ns 0.347ns 0.443ns 1.253ns 1.153ns 1.083ns 1.192ns 1.093ns 1.264ns 1.382ns 1.078ns 0.323ns 0.445ns 0.333ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 5.463 ns - Shortest register " "Info: - Shortest clock path from clock \"CLR\" to source register is 5.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CLR 1 CLK PIN_67 24 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 272 48 216 288 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.855 ns) + CELL(0.615 ns) 4.464 ns ripple_counter_16_with_input:inst7\|inst3~head_lut 2 COMB LCCOMB_X25_Y1_N12 3 " "Info: 2: + IC(2.855 ns) + CELL(0.615 ns) = 4.464 ns; Loc. = LCCOMB_X25_Y1_N12; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.470 ns" { CLR ripple_counter_16_with_input:inst7|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 5.463 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 3 REG LCFF_X25_Y1_N23 1 " "Info: 3: + IC(0.333 ns) + CELL(0.666 ns) = 5.463 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.275 ns ( 41.64 % ) " "Info: Total cell delay = 2.275 ns ( 41.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.188 ns ( 58.36 % ) " "Info: Total interconnect delay = 3.188 ns ( 58.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.463 ns" { CLR ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.463 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.855ns 0.333ns } { 0.000ns 0.994ns 0.615ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.840 ns" { CLR ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "22.840 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.201ns 0.347ns 0.443ns 1.253ns 1.153ns 1.083ns 1.192ns 1.093ns 1.264ns 1.382ns 1.078ns 0.323ns 0.445ns 0.333ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.463 ns" { CLR ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.463 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.855ns 0.333ns } { 0.000ns 0.994ns 0.615ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.317 ns - Shortest register register " "Info: - Shortest register to register delay is 1.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 1 REG LCFF_X25_Y1_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.206 ns) 0.638 ns ripple_counter_16_with_input:inst7\|inst10~head_lut 2 COMB LCCOMB_X25_Y1_N0 2 " "Info: 2: + IC(0.432 ns) + CELL(0.206 ns) = 0.638 ns; Loc. = LCCOMB_X25_Y1_N0; Fanout = 2; COMB Node = 'ripple_counter_16_with_input:inst7\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated ripple_counter_16_with_input:inst7|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 1.209 ns ripple_counter_16_with_input:inst7\|inst10~data_lut 3 COMB LCCOMB_X25_Y1_N22 1 " "Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 1.209 ns; Loc. = LCCOMB_X25_Y1_N22; Fanout = 1; COMB Node = 'ripple_counter_16_with_input:inst7\|inst10~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.317 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 4 REG LCFF_X25_Y1_N23 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.317 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.48 % ) " "Info: Total cell delay = 0.520 ns ( 39.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.797 ns ( 60.52 % ) " "Info: Total interconnect delay = 0.797 ns ( 60.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.317 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated {} ripple_counter_16_with_input:inst7|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst10~data_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.432ns 0.365ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.840 ns" { CLR ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "22.840 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.201ns 0.347ns 0.443ns 1.253ns 1.153ns 1.083ns 1.192ns 1.093ns 1.264ns 1.382ns 1.078ns 0.323ns 0.445ns 0.333ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.463 ns" { CLR ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.463 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.855ns 0.333ns } { 0.000ns 0.994ns 0.615ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.317 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated {} ripple_counter_16_with_input:inst7|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst10~data_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.432ns 0.365ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "ripple_counter_16_with_input:inst7\|inst10~_emulated CLR D6 5.279 ns register " "Info: tsu for register \"ripple_counter_16_with_input:inst7\|inst10~_emulated\" (data pin = \"CLR\", clock pin = \"D6\") is 5.279 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.324 ns + Longest pin register " "Info: + Longest pin to register delay is 9.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CLR 1 CLK PIN_67 24 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 272 48 216 288 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.281 ns) + CELL(0.370 ns) 8.645 ns ripple_counter_16_with_input:inst7\|inst10~head_lut 2 COMB LCCOMB_X25_Y1_N0 2 " "Info: 2: + IC(7.281 ns) + CELL(0.370 ns) = 8.645 ns; Loc. = LCCOMB_X25_Y1_N0; Fanout = 2; COMB Node = 'ripple_counter_16_with_input:inst7\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.651 ns" { CLR ripple_counter_16_with_input:inst7|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 9.216 ns ripple_counter_16_with_input:inst7\|inst10~data_lut 3 COMB LCCOMB_X25_Y1_N22 1 " "Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 9.216 ns; Loc. = LCCOMB_X25_Y1_N22; Fanout = 1; COMB Node = 'ripple_counter_16_with_input:inst7\|inst10~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.324 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 4 REG LCFF_X25_Y1_N23 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.324 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 18.00 % ) " "Info: Total cell delay = 1.678 ns ( 18.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.646 ns ( 82.00 % ) " "Info: Total interconnect delay = 7.646 ns ( 82.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.324 ns" { CLR ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.324 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst7|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst10~data_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 7.281ns 0.365ns 0.000ns } { 0.000ns 0.994ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D6 destination 4.005 ns - Shortest register " "Info: - Shortest clock path from clock \"D6\" to destination register is 4.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns D6 1 CLK PIN_87 3 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 3; CLK Node = 'D6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 0 0 168 16 "D6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.651 ns) 3.006 ns ripple_counter_16_with_input:inst7\|inst3~head_lut 2 COMB LCCOMB_X25_Y1_N12 3 " "Info: 2: + IC(1.381 ns) + CELL(0.651 ns) = 3.006 ns; Loc. = LCCOMB_X25_Y1_N12; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { D6 ripple_counter_16_with_input:inst7|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 4.005 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 3 REG LCFF_X25_Y1_N23 1 " "Info: 3: + IC(0.333 ns) + CELL(0.666 ns) = 4.005 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.291 ns ( 57.20 % ) " "Info: Total cell delay = 2.291 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.714 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.714 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.005 ns" { D6 ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.005 ns" { D6 {} D6~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 1.381ns 0.333ns } { 0.000ns 0.974ns 0.651ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.324 ns" { CLR ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.324 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst7|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst10~data_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 7.281ns 0.365ns 0.000ns } { 0.000ns 0.994ns 0.370ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.005 ns" { D6 ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.005 ns" { D6 {} D6~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 1.381ns 0.333ns } { 0.000ns 0.974ns 0.651ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q7 ripple_counter_16_with_input:inst7\|inst10~_emulated 32.031 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q7\" through register \"ripple_counter_16_with_input:inst7\|inst10~_emulated\" is 32.031 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 24.829 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 24.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 256 48 216 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.465 ns) + CELL(0.970 ns) 4.585 ns ripple_counter_16_with_input:inst\|inst~_emulated 2 REG LCFF_X17_Y1_N9 1 " "Info: 2: + IC(2.465 ns) + CELL(0.970 ns) = 4.585 ns; Loc. = LCFF_X17_Y1_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.435 ns" { CLK ripple_counter_16_with_input:inst|inst~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 5.390 ns ripple_counter_16_with_input:inst\|inst~head_lut 3 COMB LCCOMB_X17_Y1_N26 3 " "Info: 3: + IC(0.435 ns) + CELL(0.370 ns) = 5.390 ns; Loc. = LCCOMB_X17_Y1_N26; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { ripple_counter_16_with_input:inst|inst~_emulated ripple_counter_16_with_input:inst|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.970 ns) 6.707 ns ripple_counter_16_with_input:inst\|inst2~_emulated 4 REG LCFF_X17_Y1_N29 1 " "Info: 4: + IC(0.347 ns) + CELL(0.970 ns) = 6.707 ns; Loc. = LCFF_X17_Y1_N29; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.206 ns) 7.356 ns ripple_counter_16_with_input:inst\|inst2~head_lut 5 COMB LCCOMB_X17_Y1_N22 3 " "Info: 5: + IC(0.443 ns) + CELL(0.206 ns) = 7.356 ns; Loc. = LCCOMB_X17_Y1_N22; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.970 ns) 9.579 ns ripple_counter_16_with_input:inst\|inst3~_emulated 6 REG LCFF_X18_Y2_N17 1 " "Info: 6: + IC(1.253 ns) + CELL(0.970 ns) = 9.579 ns; Loc. = LCFF_X18_Y2_N17; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.223 ns" { ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.370 ns) 11.102 ns ripple_counter_16_with_input:inst\|inst3~head_lut 7 COMB LCCOMB_X17_Y1_N0 3 " "Info: 7: + IC(1.153 ns) + CELL(0.370 ns) = 11.102 ns; Loc. = LCCOMB_X17_Y1_N0; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.970 ns) 13.155 ns ripple_counter_16_with_input:inst\|inst10~_emulated 8 REG LCFF_X17_Y4_N9 1 " "Info: 8: + IC(1.083 ns) + CELL(0.970 ns) = 13.155 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.053 ns" { ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.370 ns) 14.717 ns ripple_counter_16_with_input:inst\|inst10~head_lut 9 COMB LCCOMB_X17_Y1_N10 3 " "Info: 9: + IC(1.192 ns) + CELL(0.370 ns) = 14.717 ns; Loc. = LCCOMB_X17_Y1_N10; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.970 ns) 16.780 ns ripple_counter_16_with_input:inst7\|inst~_emulated 10 REG LCFF_X17_Y4_N27 1 " "Info: 10: + IC(1.093 ns) + CELL(0.970 ns) = 16.780 ns; Loc. = LCFF_X17_Y4_N27; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.063 ns" { ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.206 ns) 18.250 ns ripple_counter_16_with_input:inst7\|inst~head_lut 11 COMB LCCOMB_X17_Y1_N4 3 " "Info: 11: + IC(1.264 ns) + CELL(0.206 ns) = 18.250 ns; Loc. = LCCOMB_X17_Y1_N4; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.970 ns) 20.602 ns ripple_counter_16_with_input:inst7\|inst2~_emulated 12 REG LCFF_X22_Y1_N17 1 " "Info: 12: + IC(1.382 ns) + CELL(0.970 ns) = 20.602 ns; Loc. = LCFF_X22_Y1_N17; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.206 ns) 21.886 ns ripple_counter_16_with_input:inst7\|inst2~head_lut 13 COMB LCCOMB_X25_Y1_N24 3 " "Info: 13: + IC(1.078 ns) + CELL(0.206 ns) = 21.886 ns; Loc. = LCCOMB_X25_Y1_N24; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.970 ns) 23.179 ns ripple_counter_16_with_input:inst7\|inst3~_emulated 14 REG LCFF_X25_Y1_N27 1 " "Info: 14: + IC(0.323 ns) + CELL(0.970 ns) = 23.179 ns; Loc. = LCFF_X25_Y1_N27; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.206 ns) 23.830 ns ripple_counter_16_with_input:inst7\|inst3~head_lut 15 COMB LCCOMB_X25_Y1_N12 3 " "Info: 15: + IC(0.445 ns) + CELL(0.206 ns) = 23.830 ns; Loc. = LCCOMB_X25_Y1_N12; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 24.829 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 16 REG LCFF_X25_Y1_N23 1 " "Info: 16: + IC(0.333 ns) + CELL(0.666 ns) = 24.829 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.540 ns ( 42.45 % ) " "Info: Total cell delay = 10.540 ns ( 42.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.289 ns ( 57.55 % ) " "Info: Total interconnect delay = 14.289 ns ( 57.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "24.829 ns" { CLK ripple_counter_16_with_input:inst|inst~_emulated ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "24.829 ns" { CLK {} CLK~combout {} ripple_counter_16_with_input:inst|inst~_emulated {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.465ns 0.435ns 0.347ns 0.443ns 1.253ns 1.153ns 1.083ns 1.192ns 1.093ns 1.264ns 1.382ns 1.078ns 0.323ns 0.445ns 0.333ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.898 ns + Longest register pin " "Info: + Longest register to pin delay is 6.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 1 REG LCFF_X25_Y1_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.206 ns) 0.638 ns ripple_counter_16_with_input:inst7\|inst10~head_lut 2 COMB LCCOMB_X25_Y1_N0 2 " "Info: 2: + IC(0.432 ns) + CELL(0.206 ns) = 0.638 ns; Loc. = LCCOMB_X25_Y1_N0; Fanout = 2; COMB Node = 'ripple_counter_16_with_input:inst7\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated ripple_counter_16_with_input:inst7|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.154 ns) + CELL(3.106 ns) 6.898 ns Q7 3 PIN PIN_44 0 " "Info: 3: + IC(3.154 ns) + CELL(3.106 ns) = 6.898 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'Q7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { ripple_counter_16_with_input:inst7|inst10~head_lut Q7 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { -16 448 624 0 "Q7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.312 ns ( 48.01 % ) " "Info: Total cell delay = 3.312 ns ( 48.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.586 ns ( 51.99 % ) " "Info: Total interconnect delay = 3.586 ns ( 51.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.898 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated ripple_counter_16_with_input:inst7|inst10~head_lut Q7 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.898 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated {} ripple_counter_16_with_input:inst7|inst10~head_lut {} Q7 {} } { 0.000ns 0.432ns 3.154ns } { 0.000ns 0.206ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "24.829 ns" { CLK ripple_counter_16_with_input:inst|inst~_emulated ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "24.829 ns" { CLK {} CLK~combout {} ripple_counter_16_with_input:inst|inst~_emulated {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.465ns 0.435ns 0.347ns 0.443ns 1.253ns 1.153ns 1.083ns 1.192ns 1.093ns 1.264ns 1.382ns 1.078ns 0.323ns 0.445ns 0.333ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.898 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated ripple_counter_16_with_input:inst7|inst10~head_lut Q7 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.898 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated {} ripple_counter_16_with_input:inst7|inst10~head_lut {} Q7 {} } { 0.000ns 0.432ns 3.154ns } { 0.000ns 0.206ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLR Q7 14.905 ns Longest " "Info: Longest tpd from source pin \"CLR\" to destination pin \"Q7\" is 14.905 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CLR 1 CLK PIN_67 24 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 272 48 216 288 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.281 ns) + CELL(0.370 ns) 8.645 ns ripple_counter_16_with_input:inst7\|inst10~head_lut 2 COMB LCCOMB_X25_Y1_N0 2 " "Info: 2: + IC(7.281 ns) + CELL(0.370 ns) = 8.645 ns; Loc. = LCCOMB_X25_Y1_N0; Fanout = 2; COMB Node = 'ripple_counter_16_with_input:inst7\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.651 ns" { CLR ripple_counter_16_with_input:inst7|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.154 ns) + CELL(3.106 ns) 14.905 ns Q7 3 PIN PIN_44 0 " "Info: 3: + IC(3.154 ns) + CELL(3.106 ns) = 14.905 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'Q7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { ripple_counter_16_with_input:inst7|inst10~head_lut Q7 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { -16 448 624 0 "Q7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.470 ns ( 29.99 % ) " "Info: Total cell delay = 4.470 ns ( 29.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.435 ns ( 70.01 % ) " "Info: Total interconnect delay = 10.435 ns ( 70.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.905 ns" { CLR ripple_counter_16_with_input:inst7|inst10~head_lut Q7 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.905 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst7|inst10~head_lut {} Q7 {} } { 0.000ns 0.000ns 7.281ns 3.154ns } { 0.000ns 0.994ns 0.370ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "ripple_counter_16_with_input:inst7\|inst3~_emulated D6 CLK 19.488 ns register " "Info: th for register \"ripple_counter_16_with_input:inst7\|inst3~_emulated\" (data pin = \"D6\", clock pin = \"CLK\") is 19.488 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 22.875 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 22.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 256 48 216 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.465 ns) + CELL(0.970 ns) 4.585 ns ripple_counter_16_with_input:inst\|inst~_emulated 2 REG LCFF_X17_Y1_N9 1 " "Info: 2: + IC(2.465 ns) + CELL(0.970 ns) = 4.585 ns; Loc. = LCFF_X17_Y1_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.435 ns" { CLK ripple_counter_16_with_input:inst|inst~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 5.390 ns ripple_counter_16_with_input:inst\|inst~head_lut 3 COMB LCCOMB_X17_Y1_N26 3 " "Info: 3: + IC(0.435 ns) + CELL(0.370 ns) = 5.390 ns; Loc. = LCCOMB_X17_Y1_N26; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { ripple_counter_16_with_input:inst|inst~_emulated ripple_counter_16_with_input:inst|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.970 ns) 6.707 ns ripple_counter_16_with_input:inst\|inst2~_emulated 4 REG LCFF_X17_Y1_N29 1 " "Info: 4: + IC(0.347 ns) + CELL(0.970 ns) = 6.707 ns; Loc. = LCFF_X17_Y1_N29; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.206 ns) 7.356 ns ripple_counter_16_with_input:inst\|inst2~head_lut 5 COMB LCCOMB_X17_Y1_N22 3 " "Info: 5: + IC(0.443 ns) + CELL(0.206 ns) = 7.356 ns; Loc. = LCCOMB_X17_Y1_N22; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.970 ns) 9.579 ns ripple_counter_16_with_input:inst\|inst3~_emulated 6 REG LCFF_X18_Y2_N17 1 " "Info: 6: + IC(1.253 ns) + CELL(0.970 ns) = 9.579 ns; Loc. = LCFF_X18_Y2_N17; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.223 ns" { ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.370 ns) 11.102 ns ripple_counter_16_with_input:inst\|inst3~head_lut 7 COMB LCCOMB_X17_Y1_N0 3 " "Info: 7: + IC(1.153 ns) + CELL(0.370 ns) = 11.102 ns; Loc. = LCCOMB_X17_Y1_N0; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.970 ns) 13.155 ns ripple_counter_16_with_input:inst\|inst10~_emulated 8 REG LCFF_X17_Y4_N9 1 " "Info: 8: + IC(1.083 ns) + CELL(0.970 ns) = 13.155 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.053 ns" { ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.370 ns) 14.717 ns ripple_counter_16_with_input:inst\|inst10~head_lut 9 COMB LCCOMB_X17_Y1_N10 3 " "Info: 9: + IC(1.192 ns) + CELL(0.370 ns) = 14.717 ns; Loc. = LCCOMB_X17_Y1_N10; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.970 ns) 16.780 ns ripple_counter_16_with_input:inst7\|inst~_emulated 10 REG LCFF_X17_Y4_N27 1 " "Info: 10: + IC(1.093 ns) + CELL(0.970 ns) = 16.780 ns; Loc. = LCFF_X17_Y4_N27; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.063 ns" { ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.206 ns) 18.250 ns ripple_counter_16_with_input:inst7\|inst~head_lut 11 COMB LCCOMB_X17_Y1_N4 3 " "Info: 11: + IC(1.264 ns) + CELL(0.206 ns) = 18.250 ns; Loc. = LCCOMB_X17_Y1_N4; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.970 ns) 20.602 ns ripple_counter_16_with_input:inst7\|inst2~_emulated 12 REG LCFF_X22_Y1_N17 1 " "Info: 12: + IC(1.382 ns) + CELL(0.970 ns) = 20.602 ns; Loc. = LCFF_X22_Y1_N17; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.206 ns) 21.886 ns ripple_counter_16_with_input:inst7\|inst2~head_lut 13 COMB LCCOMB_X25_Y1_N24 3 " "Info: 13: + IC(1.078 ns) + CELL(0.206 ns) = 21.886 ns; Loc. = LCCOMB_X25_Y1_N24; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.666 ns) 22.875 ns ripple_counter_16_with_input:inst7\|inst3~_emulated 14 REG LCFF_X25_Y1_N27 1 " "Info: 14: + IC(0.323 ns) + CELL(0.666 ns) = 22.875 ns; Loc. = LCFF_X25_Y1_N27; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.364 ns ( 40.94 % ) " "Info: Total cell delay = 9.364 ns ( 40.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.511 ns ( 59.06 % ) " "Info: Total interconnect delay = 13.511 ns ( 59.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.875 ns" { CLK ripple_counter_16_with_input:inst|inst~_emulated ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "22.875 ns" { CLK {} CLK~combout {} ripple_counter_16_with_input:inst|inst~_emulated {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} } { 0.000ns 0.000ns 2.465ns 0.435ns 0.347ns 0.443ns 1.253ns 1.153ns 1.083ns 1.192ns 1.093ns 1.264ns 1.382ns 1.078ns 0.323ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.693 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns D6 1 CLK PIN_87 3 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 3; CLK Node = 'D6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 0 0 168 16 "D6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.651 ns) 3.006 ns ripple_counter_16_with_input:inst7\|inst3~head_lut 2 COMB LCCOMB_X25_Y1_N12 3 " "Info: 2: + IC(1.381 ns) + CELL(0.651 ns) = 3.006 ns; Loc. = LCCOMB_X25_Y1_N12; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { D6 ripple_counter_16_with_input:inst7|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 3.585 ns ripple_counter_16_with_input:inst7\|inst3~data_lut 3 COMB LCCOMB_X25_Y1_N26 1 " "Info: 3: + IC(0.373 ns) + CELL(0.206 ns) = 3.585 ns; Loc. = LCCOMB_X25_Y1_N26; Fanout = 1; COMB Node = 'ripple_counter_16_with_input:inst7\|inst3~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst3~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.693 ns ripple_counter_16_with_input:inst7\|inst3~_emulated 4 REG LCFF_X25_Y1_N27 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.693 ns; Loc. = LCFF_X25_Y1_N27; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_16_with_input:inst7|inst3~data_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 52.50 % ) " "Info: Total cell delay = 1.939 ns ( 52.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.754 ns ( 47.50 % ) " "Info: Total interconnect delay = 1.754 ns ( 47.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.693 ns" { D6 ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst3~data_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.693 ns" { D6 {} D6~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst3~data_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} } { 0.000ns 0.000ns 1.381ns 0.373ns 0.000ns } { 0.000ns 0.974ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.875 ns" { CLK ripple_counter_16_with_input:inst|inst~_emulated ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "22.875 ns" { CLK {} CLK~combout {} ripple_counter_16_with_input:inst|inst~_emulated {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} } { 0.000ns 0.000ns 2.465ns 0.435ns 0.347ns 0.443ns 1.253ns 1.153ns 1.083ns 1.192ns 1.093ns 1.264ns 1.382ns 1.078ns 0.323ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.693 ns" { D6 ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst3~data_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.693 ns" { D6 {} D6~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst3~data_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} } { 0.000ns 0.000ns 1.381ns 0.373ns 0.000ns } { 0.000ns 0.974ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 18:19:33 2024 " "Info: Processing ended: Fri Mar 22 18:19:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
