

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      40 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           24 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                  257 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    1 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    1 # Seperate_Write_Queue_Enable
-dram_write_queue_size           128:108:32 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1200.0:1200.0:1200.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 54a21a90d18ee75dbdd9da195ca23f61  /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 48
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007100 	high:15 low:8
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000eff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Running md5sum using "md5sum /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out "
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x55c5747d7f9e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=18, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x55c5747d7dc3, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37668..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37660..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37658..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37650..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37648..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37640..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff68d376f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c5747d7dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (a.1.sm_52.ptx:43) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (a.1.sm_52.ptx:50) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (a.1.sm_52.ptx:60) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x158 (a.1.sm_52.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (a.1.sm_52.ptx:93) add.s64 %rd31, %rd31, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1d0 (a.1.sm_52.ptx:97) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 3887
gpu_sim_insn = 1245360
gpu_ipc =     320.3911
gpu_tot_sim_cycle = 3887
gpu_tot_sim_insn = 1245360
gpu_tot_ipc =     320.3911
gpu_tot_issued_cta = 128
gpu_occupancy = 36.6323% 
gpu_tot_occupancy = 36.6323% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5341
partiton_level_parallism_total  =       0.5341
partiton_level_parallism_util =      12.2118
partiton_level_parallism_util_total  =      12.2118
L2_BW  =      20.5090 GB/Sec
L2_BW_total  =      20.5090 GB/Sec
gpu_total_sim_rate=415120

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 123, Miss = 91, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2107
	L1D_total_cache_misses = 2075
	L1D_total_cache_miss_rate = 0.9848
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.048
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17

Total_core_cache_fail_stats:
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
207, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 1316704
gpgpu_n_tot_w_icount = 41147
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2059
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:41344	W0_Idle:13333	W0_Scoreboard:74632	W1:187	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
single_issue_nums: WS0:10427	WS1:10240	WS2:10240	WS3:10240	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16472 {8:2059,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82360 {40:2059,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
maxmflatency = 255 
max_icnt2mem_latency = 89 
maxmrqlatency = 0 
max_icnt2sh_latency = 20 
averagemflatency = 207 
avg_icnt2mem_latency = 43 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2076 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	852 	874 	350 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1870 	156 	40 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        187         0         0       187         0         0         0         0         0         0       237       253         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       236       251         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       237       253       187         0       187         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       235       244         0       187         0         0
dram[4]:          0       187         0         0         0         0         0         0         0         0       235       254         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       234       252         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0       234       252       187         0         0       187
dram[7]:          0         0         0         0         0         0         0         0         0         0       234       245       187         0         0         0
dram[8]:          0         0         0         0         0         0         0         0         0         0       221       253         0         0       187         0
dram[9]:          0         0         0         0         0         0         0         0         0         0       231       249         0       187         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0       222       248         0       187         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0       232       245         0         0         0         0
dram[12]:          0         0       187         0         0         0         0         0         0         0       220       252         0       187       187         0
dram[13]:          0       187         0         0         0         0         0         0         0         0       231       249         0         0       187         0
dram[14]:          0         0         0         0         0         0         0         0         0         0       221       247         0         0         0       187
dram[15]:          0         0         0         0         0         0         0         0         0         0       231       244         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0         0         0       246       223         0         0         0         0
dram[17]:          0         0         0         0         0         0         0         0         0         0       244       230       187         0         0         0
dram[18]:          0         0         0         0         0         0         0         0         0         0       252       222         0       187         0         0
dram[19]:          0         0         0         0         0         0         0         0         0         0       249       226         0         0         0         0
dram[20]:          0         0         0         0         0         0         0         0         0         0       245       224         0         0         0         0
dram[21]:          0         0         0         0         0         0         0         0         0         0       243       226         0       187         0         0
dram[22]:          0         0         0         0         0         0         0         0         0         0       255       223         0         0         0         0
dram[23]:        187         0         0         0         0         0         0         0         0         0       249       229         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753 n_nop=2753 n_act=0 n_pre=0 n_ref_event=94306558778016 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2753i bk1: 0a 2753i bk2: 0a 2753i bk3: 0a 2753i bk4: 0a 2753i bk5: 0a 2753i bk6: 0a 2753i bk7: 0a 2753i bk8: 0a 2753i bk9: 0a 2753i bk10: 0a 2753i bk11: 0a 2753i bk12: 0a 2753i bk13: 0a 2753i bk14: 0a 2753i bk15: 0a 2753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 0.673494
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 2753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2753 
n_nop = 2753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 94306558778016 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753 n_nop=2753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2753i bk1: 0a 2753i bk2: 0a 2753i bk3: 0a 2753i bk4: 0a 2753i bk5: 0a 2753i bk6: 0a 2753i bk7: 0a 2753i bk8: 0a 2753i bk9: 0a 2753i bk10: 0a 2753i bk11: 0a 2753i bk12: 0a 2753i bk13: 0a 2753i bk14: 0a 2753i bk15: 0a 2753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 2753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2753 
n_nop = 2753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753 n_nop=2753 n_act=0 n_pre=0 n_ref_event=4564736266875427237 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2753i bk1: 0a 2753i bk2: 0a 2753i bk3: 0a 2753i bk4: 0a 2753i bk5: 0a 2753i bk6: 0a 2753i bk7: 0a 2753i bk8: 0a 2753i bk9: 0a 2753i bk10: 0a 2753i bk11: 0a 2753i bk12: 0a 2753i bk13: 0a 2753i bk14: 0a 2753i bk15: 0a 2753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2753 
n_nop = 2753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 4564736266875427237 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753 n_nop=2753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2753i bk1: 0a 2753i bk2: 0a 2753i bk3: 0a 2753i bk4: 0a 2753i bk5: 0a 2753i bk6: 0a 2753i bk7: 0a 2753i bk8: 0a 2753i bk9: 0a 2753i bk10: 0a 2753i bk11: 0a 2753i bk12: 0a 2753i bk13: 0a 2753i bk14: 0a 2753i bk15: 0a 2753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2753 
n_nop = 2753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753 n_nop=2753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2753i bk1: 0a 2753i bk2: 0a 2753i bk3: 0a 2753i bk4: 0a 2753i bk5: 0a 2753i bk6: 0a 2753i bk7: 0a 2753i bk8: 0a 2753i bk9: 0a 2753i bk10: 0a 2753i bk11: 0a 2753i bk12: 0a 2753i bk13: 0a 2753i bk14: 0a 2753i bk15: 0a 2753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 2753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2753 
n_nop = 2753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753 n_nop=2753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2753i bk1: 0a 2753i bk2: 0a 2753i bk3: 0a 2753i bk4: 0a 2753i bk5: 0a 2753i bk6: 0a 2753i bk7: 0a 2753i bk8: 0a 2753i bk9: 0a 2753i bk10: 0a 2753i bk11: 0a 2753i bk12: 0a 2753i bk13: 0a 2753i bk14: 0a 2753i bk15: 0a 2753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2753 
n_nop = 2753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753 n_nop=2753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2753i bk1: 0a 2753i bk2: 0a 2753i bk3: 0a 2753i bk4: 0a 2753i bk5: 0a 2753i bk6: 0a 2753i bk7: 0a 2753i bk8: 0a 2753i bk9: 0a 2753i bk10: 0a 2753i bk11: 0a 2753i bk12: 0a 2753i bk13: 0a 2753i bk14: 0a 2753i bk15: 0a 2753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2753 
n_nop = 2753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753 n_nop=2753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2753i bk1: 0a 2753i bk2: 0a 2753i bk3: 0a 2753i bk4: 0a 2753i bk5: 0a 2753i bk6: 0a 2753i bk7: 0a 2753i bk8: 0a 2753i bk9: 0a 2753i bk10: 0a 2753i bk11: 0a 2753i bk12: 0a 2753i bk13: 0a 2753i bk14: 0a 2753i bk15: 0a 2753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2753 
n_nop = 2753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753 n_nop=2753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2753i bk1: 0a 2753i bk2: 0a 2753i bk3: 0a 2753i bk4: 0a 2753i bk5: 0a 2753i bk6: 0a 2753i bk7: 0a 2753i bk8: 0a 2753i bk9: 0a 2753i bk10: 0a 2753i bk11: 0a 2753i bk12: 0a 2753i bk13: 0a 2753i bk14: 0a 2753i bk15: 0a 2753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2753 
n_nop = 2753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753 n_nop=2753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2753i bk1: 0a 2753i bk2: 0a 2753i bk3: 0a 2753i bk4: 0a 2753i bk5: 0a 2753i bk6: 0a 2753i bk7: 0a 2753i bk8: 0a 2753i bk9: 0a 2753i bk10: 0a 2753i bk11: 0a 2753i bk12: 0a 2753i bk13: 0a 2753i bk14: 0a 2753i bk15: 0a 2753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2753 
n_nop = 2753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753 n_nop=2753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2753i bk1: 0a 2753i bk2: 0a 2753i bk3: 0a 2753i bk4: 0a 2753i bk5: 0a 2753i bk6: 0a 2753i bk7: 0a 2753i bk8: 0a 2753i bk9: 0a 2753i bk10: 0a 2753i bk11: 0a 2753i bk12: 0a 2753i bk13: 0a 2753i bk14: 0a 2753i bk15: 0a 2753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2753 
n_nop = 2753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753 n_nop=2753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2753i bk1: 0a 2753i bk2: 0a 2753i bk3: 0a 2753i bk4: 0a 2753i bk5: 0a 2753i bk6: 0a 2753i bk7: 0a 2753i bk8: 0a 2753i bk9: 0a 2753i bk10: 0a 2753i bk11: 0a 2753i bk12: 0a 2753i bk13: 0a 2753i bk14: 0a 2753i bk15: 0a 2753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2753 
n_nop = 2753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753 n_nop=2753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2753i bk1: 0a 2753i bk2: 0a 2753i bk3: 0a 2753i bk4: 0a 2753i bk5: 0a 2753i bk6: 0a 2753i bk7: 0a 2753i bk8: 0a 2753i bk9: 0a 2753i bk10: 0a 2753i bk11: 0a 2753i bk12: 0a 2753i bk13: 0a 2753i bk14: 0a 2753i bk15: 0a 2753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2753 
n_nop = 2753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753 n_nop=2753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2753i bk1: 0a 2753i bk2: 0a 2753i bk3: 0a 2753i bk4: 0a 2753i bk5: 0a 2753i bk6: 0a 2753i bk7: 0a 2753i bk8: 0a 2753i bk9: 0a 2753i bk10: 0a 2753i bk11: 0a 2753i bk12: 0a 2753i bk13: 0a 2753i bk14: 0a 2753i bk15: 0a 2753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2753 
n_nop = 2753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753 n_nop=2753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2753i bk1: 0a 2753i bk2: 0a 2753i bk3: 0a 2753i bk4: 0a 2753i bk5: 0a 2753i bk6: 0a 2753i bk7: 0a 2753i bk8: 0a 2753i bk9: 0a 2753i bk10: 0a 2753i bk11: 0a 2753i bk12: 0a 2753i bk13: 0a 2753i bk14: 0a 2753i bk15: 0a 2753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2753 
n_nop = 2753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753 n_nop=2753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2753i bk1: 0a 2753i bk2: 0a 2753i bk3: 0a 2753i bk4: 0a 2753i bk5: 0a 2753i bk6: 0a 2753i bk7: 0a 2753i bk8: 0a 2753i bk9: 0a 2753i bk10: 0a 2753i bk11: 0a 2753i bk12: 0a 2753i bk13: 0a 2753i bk14: 0a 2753i bk15: 0a 2753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2753 
n_nop = 2753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753 n_nop=2753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2753i bk1: 0a 2753i bk2: 0a 2753i bk3: 0a 2753i bk4: 0a 2753i bk5: 0a 2753i bk6: 0a 2753i bk7: 0a 2753i bk8: 0a 2753i bk9: 0a 2753i bk10: 0a 2753i bk11: 0a 2753i bk12: 0a 2753i bk13: 0a 2753i bk14: 0a 2753i bk15: 0a 2753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2753 
n_nop = 2753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753 n_nop=2753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2753i bk1: 0a 2753i bk2: 0a 2753i bk3: 0a 2753i bk4: 0a 2753i bk5: 0a 2753i bk6: 0a 2753i bk7: 0a 2753i bk8: 0a 2753i bk9: 0a 2753i bk10: 0a 2753i bk11: 0a 2753i bk12: 0a 2753i bk13: 0a 2753i bk14: 0a 2753i bk15: 0a 2753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2753 
n_nop = 2753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753 n_nop=2753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2753i bk1: 0a 2753i bk2: 0a 2753i bk3: 0a 2753i bk4: 0a 2753i bk5: 0a 2753i bk6: 0a 2753i bk7: 0a 2753i bk8: 0a 2753i bk9: 0a 2753i bk10: 0a 2753i bk11: 0a 2753i bk12: 0a 2753i bk13: 0a 2753i bk14: 0a 2753i bk15: 0a 2753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2753 
n_nop = 2753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753 n_nop=2753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2753i bk1: 0a 2753i bk2: 0a 2753i bk3: 0a 2753i bk4: 0a 2753i bk5: 0a 2753i bk6: 0a 2753i bk7: 0a 2753i bk8: 0a 2753i bk9: 0a 2753i bk10: 0a 2753i bk11: 0a 2753i bk12: 0a 2753i bk13: 0a 2753i bk14: 0a 2753i bk15: 0a 2753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2753 
n_nop = 2753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753 n_nop=2753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2753i bk1: 0a 2753i bk2: 0a 2753i bk3: 0a 2753i bk4: 0a 2753i bk5: 0a 2753i bk6: 0a 2753i bk7: 0a 2753i bk8: 0a 2753i bk9: 0a 2753i bk10: 0a 2753i bk11: 0a 2753i bk12: 0a 2753i bk13: 0a 2753i bk14: 0a 2753i bk15: 0a 2753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2753 
n_nop = 2753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753 n_nop=2753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2753i bk1: 0a 2753i bk2: 0a 2753i bk3: 0a 2753i bk4: 0a 2753i bk5: 0a 2753i bk6: 0a 2753i bk7: 0a 2753i bk8: 0a 2753i bk9: 0a 2753i bk10: 0a 2753i bk11: 0a 2753i bk12: 0a 2753i bk13: 0a 2753i bk14: 0a 2753i bk15: 0a 2753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2753 
n_nop = 2753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753 n_nop=2753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2753i bk1: 0a 2753i bk2: 0a 2753i bk3: 0a 2753i bk4: 0a 2753i bk5: 0a 2753i bk6: 0a 2753i bk7: 0a 2753i bk8: 0a 2753i bk9: 0a 2753i bk10: 0a 2753i bk11: 0a 2753i bk12: 0a 2753i bk13: 0a 2753i bk14: 0a 2753i bk15: 0a 2753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2753 
n_nop = 2753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753 n_nop=2753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2753i bk1: 0a 2753i bk2: 0a 2753i bk3: 0a 2753i bk4: 0a 2753i bk5: 0a 2753i bk6: 0a 2753i bk7: 0a 2753i bk8: 0a 2753i bk9: 0a 2753i bk10: 0a 2753i bk11: 0a 2753i bk12: 0a 2753i bk13: 0a 2753i bk14: 0a 2753i bk15: 0a 2753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2753 
n_nop = 2753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 113, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 81, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2076
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2059
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2076
icnt_total_pkts_simt_to_mem=2076
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2076
Req_Network_cycles = 3887
Req_Network_injected_packets_per_cycle =       0.5341 
Req_Network_conflicts_per_cycle =       0.5907
Req_Network_conflicts_per_cycle_util =      13.5059
Req_Bank_Level_Parallism =      12.2118
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2671
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0111

Reply_Network_injected_packets_num = 2076
Reply_Network_cycles = 3887
Reply_Network_injected_packets_per_cycle =        0.5341
Reply_Network_conflicts_per_cycle =        0.1171
Reply_Network_conflicts_per_cycle_util =       2.5138
Reply_Bank_Level_Parallism =      11.4696
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0066
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0134
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 415120 (inst/sec)
gpgpu_simulation_rate = 1295 (cycle/sec)
gpgpu_silicon_slowdown = 926640x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37698..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37690..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37688..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff68d3767c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c5747d7f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x230 (a.1.sm_52.ptx:128) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (a.1.sm_52.ptx:150) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x260 (a.1.sm_52.ptx:135) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (a.1.sm_52.ptx:150) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 714
gpu_sim_insn = 1114192
gpu_ipc =    1560.4930
gpu_tot_sim_cycle = 4601
gpu_tot_sim_insn = 2359552
gpu_tot_ipc =     512.8346
gpu_tot_issued_cta = 256
gpu_occupancy = 37.3238% 
gpu_tot_occupancy = 36.9485% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.9132
partiton_level_parallism_total  =       0.9033
partiton_level_parallism_util =      13.2484
partiton_level_parallism_util_total  =      12.7095
L2_BW  =     111.8655 GB/Sec
L2_BW_total  =      34.6860 GB/Sec
gpu_total_sim_rate=471910

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 171, Miss = 139, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 4147
	L1D_total_cache_miss_rate = 0.9904
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.052
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3072
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49

Total_core_cache_fail_stats:
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
225, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 
gpgpu_n_tot_thrd_icount = 2499168
gpgpu_n_tot_w_icount = 78099
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4107
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:70666	W0_Idle:22755	W0_Scoreboard:142596	W1:275	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
single_issue_nums: WS0:19676	WS1:19489	WS2:19467	WS3:19467	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32856 {8:4107,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 164280 {40:4107,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
maxmflatency = 255 
max_icnt2mem_latency = 89 
maxmrqlatency = 0 
max_icnt2sh_latency = 20 
averagemflatency = 201 
avg_icnt2mem_latency = 37 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4156 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2294 	1512 	350 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3805 	285 	56 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        187         0         0       187         0         0         0         0         0         0       237       253       214       221         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       236       251       217       218         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       237       253       215       216       187         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       235       244       220       213         0         0
dram[4]:          0       187         0         0         0         0         0         0         0         0       235       254       216       224         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       234       252       223       218         0         0
dram[6]:          0         0         0         0       187         0         0         0         0         0       234       252       222       222         0       187
dram[7]:          0         0         0         0         0         0         0         0         0         0       234       245       221       221         0         0
dram[8]:          0         0         0         0         0         0         0         0         0         0       221       253       218       207       187         0
dram[9]:          0         0         0         0         0         0         0         0         0         0       231       249       221       210         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0       222       248       221       209         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0       232       245       221       211         0         0
dram[12]:          0         0       187         0         0         0         0         0         0         0       220       252       217       211       187         0
dram[13]:          0       187         0         0         0         0         0         0         0         0       231       249       220       209       187         0
dram[14]:          0         0         0         0         0         0         0         0         0         0       221       247       214       205         0       187
dram[15]:          0         0         0         0         0         0         0         0         0         0       231       244       218       205         0         0
dram[16]:          0         0         0         0         0         0         0         0         0         0       246       223       222       211         0         0
dram[17]:          0         0         0         0         0         0         0         0         0         0       244       230       220       208         0         0
dram[18]:          0         0         0         0         0         0         0         0         0         0       252       222       221       214         0         0
dram[19]:          0         0         0         0         0         0         0         0         0         0       249       226       219       211         0         0
dram[20]:          0         0         0         0         0         0         0         0         0         0       245       224       217       216         0         0
dram[21]:          0         0         0         0         0         0         0         0         0         0       243       226       216       215         0         0
dram[22]:          0         0         0         0         0         0         0         0         0         0       255       223       220       216         0         0
dram[23]:        187         0         0         0         0         0         0         0         0         0       249       229       218       212         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259 n_nop=3259 n_act=0 n_pre=0 n_ref_event=94306558778016 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3259i bk1: 0a 3259i bk2: 0a 3259i bk3: 0a 3259i bk4: 0a 3259i bk5: 0a 3259i bk6: 0a 3259i bk7: 0a 3259i bk8: 0a 3259i bk9: 0a 3259i bk10: 0a 3259i bk11: 0a 3259i bk12: 0a 3259i bk13: 0a 3259i bk14: 0a 3259i bk15: 0a 3259i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 0.673494
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 3259 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3259 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3259 
n_nop = 3259 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 94306558778016 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259 n_nop=3259 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3259i bk1: 0a 3259i bk2: 0a 3259i bk3: 0a 3259i bk4: 0a 3259i bk5: 0a 3259i bk6: 0a 3259i bk7: 0a 3259i bk8: 0a 3259i bk9: 0a 3259i bk10: 0a 3259i bk11: 0a 3259i bk12: 0a 3259i bk13: 0a 3259i bk14: 0a 3259i bk15: 0a 3259i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 3259 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3259 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3259 
n_nop = 3259 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259 n_nop=3259 n_act=0 n_pre=0 n_ref_event=4564736266875427237 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3259i bk1: 0a 3259i bk2: 0a 3259i bk3: 0a 3259i bk4: 0a 3259i bk5: 0a 3259i bk6: 0a 3259i bk7: 0a 3259i bk8: 0a 3259i bk9: 0a 3259i bk10: 0a 3259i bk11: 0a 3259i bk12: 0a 3259i bk13: 0a 3259i bk14: 0a 3259i bk15: 0a 3259i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3259 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3259 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3259 
n_nop = 3259 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 4564736266875427237 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259 n_nop=3259 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3259i bk1: 0a 3259i bk2: 0a 3259i bk3: 0a 3259i bk4: 0a 3259i bk5: 0a 3259i bk6: 0a 3259i bk7: 0a 3259i bk8: 0a 3259i bk9: 0a 3259i bk10: 0a 3259i bk11: 0a 3259i bk12: 0a 3259i bk13: 0a 3259i bk14: 0a 3259i bk15: 0a 3259i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3259 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3259 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3259 
n_nop = 3259 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259 n_nop=3259 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3259i bk1: 0a 3259i bk2: 0a 3259i bk3: 0a 3259i bk4: 0a 3259i bk5: 0a 3259i bk6: 0a 3259i bk7: 0a 3259i bk8: 0a 3259i bk9: 0a 3259i bk10: 0a 3259i bk11: 0a 3259i bk12: 0a 3259i bk13: 0a 3259i bk14: 0a 3259i bk15: 0a 3259i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 3259 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3259 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3259 
n_nop = 3259 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259 n_nop=3259 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3259i bk1: 0a 3259i bk2: 0a 3259i bk3: 0a 3259i bk4: 0a 3259i bk5: 0a 3259i bk6: 0a 3259i bk7: 0a 3259i bk8: 0a 3259i bk9: 0a 3259i bk10: 0a 3259i bk11: 0a 3259i bk12: 0a 3259i bk13: 0a 3259i bk14: 0a 3259i bk15: 0a 3259i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3259 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3259 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3259 
n_nop = 3259 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259 n_nop=3259 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3259i bk1: 0a 3259i bk2: 0a 3259i bk3: 0a 3259i bk4: 0a 3259i bk5: 0a 3259i bk6: 0a 3259i bk7: 0a 3259i bk8: 0a 3259i bk9: 0a 3259i bk10: 0a 3259i bk11: 0a 3259i bk12: 0a 3259i bk13: 0a 3259i bk14: 0a 3259i bk15: 0a 3259i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3259 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3259 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3259 
n_nop = 3259 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259 n_nop=3259 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3259i bk1: 0a 3259i bk2: 0a 3259i bk3: 0a 3259i bk4: 0a 3259i bk5: 0a 3259i bk6: 0a 3259i bk7: 0a 3259i bk8: 0a 3259i bk9: 0a 3259i bk10: 0a 3259i bk11: 0a 3259i bk12: 0a 3259i bk13: 0a 3259i bk14: 0a 3259i bk15: 0a 3259i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3259 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3259 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3259 
n_nop = 3259 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259 n_nop=3259 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3259i bk1: 0a 3259i bk2: 0a 3259i bk3: 0a 3259i bk4: 0a 3259i bk5: 0a 3259i bk6: 0a 3259i bk7: 0a 3259i bk8: 0a 3259i bk9: 0a 3259i bk10: 0a 3259i bk11: 0a 3259i bk12: 0a 3259i bk13: 0a 3259i bk14: 0a 3259i bk15: 0a 3259i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3259 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3259 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3259 
n_nop = 3259 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259 n_nop=3259 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3259i bk1: 0a 3259i bk2: 0a 3259i bk3: 0a 3259i bk4: 0a 3259i bk5: 0a 3259i bk6: 0a 3259i bk7: 0a 3259i bk8: 0a 3259i bk9: 0a 3259i bk10: 0a 3259i bk11: 0a 3259i bk12: 0a 3259i bk13: 0a 3259i bk14: 0a 3259i bk15: 0a 3259i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3259 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3259 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3259 
n_nop = 3259 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259 n_nop=3259 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3259i bk1: 0a 3259i bk2: 0a 3259i bk3: 0a 3259i bk4: 0a 3259i bk5: 0a 3259i bk6: 0a 3259i bk7: 0a 3259i bk8: 0a 3259i bk9: 0a 3259i bk10: 0a 3259i bk11: 0a 3259i bk12: 0a 3259i bk13: 0a 3259i bk14: 0a 3259i bk15: 0a 3259i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3259 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3259 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3259 
n_nop = 3259 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259 n_nop=3259 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3259i bk1: 0a 3259i bk2: 0a 3259i bk3: 0a 3259i bk4: 0a 3259i bk5: 0a 3259i bk6: 0a 3259i bk7: 0a 3259i bk8: 0a 3259i bk9: 0a 3259i bk10: 0a 3259i bk11: 0a 3259i bk12: 0a 3259i bk13: 0a 3259i bk14: 0a 3259i bk15: 0a 3259i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3259 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3259 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3259 
n_nop = 3259 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259 n_nop=3259 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3259i bk1: 0a 3259i bk2: 0a 3259i bk3: 0a 3259i bk4: 0a 3259i bk5: 0a 3259i bk6: 0a 3259i bk7: 0a 3259i bk8: 0a 3259i bk9: 0a 3259i bk10: 0a 3259i bk11: 0a 3259i bk12: 0a 3259i bk13: 0a 3259i bk14: 0a 3259i bk15: 0a 3259i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3259 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3259 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3259 
n_nop = 3259 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259 n_nop=3259 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3259i bk1: 0a 3259i bk2: 0a 3259i bk3: 0a 3259i bk4: 0a 3259i bk5: 0a 3259i bk6: 0a 3259i bk7: 0a 3259i bk8: 0a 3259i bk9: 0a 3259i bk10: 0a 3259i bk11: 0a 3259i bk12: 0a 3259i bk13: 0a 3259i bk14: 0a 3259i bk15: 0a 3259i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3259 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3259 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3259 
n_nop = 3259 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259 n_nop=3259 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3259i bk1: 0a 3259i bk2: 0a 3259i bk3: 0a 3259i bk4: 0a 3259i bk5: 0a 3259i bk6: 0a 3259i bk7: 0a 3259i bk8: 0a 3259i bk9: 0a 3259i bk10: 0a 3259i bk11: 0a 3259i bk12: 0a 3259i bk13: 0a 3259i bk14: 0a 3259i bk15: 0a 3259i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3259 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3259 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3259 
n_nop = 3259 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259 n_nop=3259 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3259i bk1: 0a 3259i bk2: 0a 3259i bk3: 0a 3259i bk4: 0a 3259i bk5: 0a 3259i bk6: 0a 3259i bk7: 0a 3259i bk8: 0a 3259i bk9: 0a 3259i bk10: 0a 3259i bk11: 0a 3259i bk12: 0a 3259i bk13: 0a 3259i bk14: 0a 3259i bk15: 0a 3259i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3259 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3259 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3259 
n_nop = 3259 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259 n_nop=3259 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3259i bk1: 0a 3259i bk2: 0a 3259i bk3: 0a 3259i bk4: 0a 3259i bk5: 0a 3259i bk6: 0a 3259i bk7: 0a 3259i bk8: 0a 3259i bk9: 0a 3259i bk10: 0a 3259i bk11: 0a 3259i bk12: 0a 3259i bk13: 0a 3259i bk14: 0a 3259i bk15: 0a 3259i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3259 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3259 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3259 
n_nop = 3259 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259 n_nop=3259 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3259i bk1: 0a 3259i bk2: 0a 3259i bk3: 0a 3259i bk4: 0a 3259i bk5: 0a 3259i bk6: 0a 3259i bk7: 0a 3259i bk8: 0a 3259i bk9: 0a 3259i bk10: 0a 3259i bk11: 0a 3259i bk12: 0a 3259i bk13: 0a 3259i bk14: 0a 3259i bk15: 0a 3259i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3259 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3259 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3259 
n_nop = 3259 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259 n_nop=3259 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3259i bk1: 0a 3259i bk2: 0a 3259i bk3: 0a 3259i bk4: 0a 3259i bk5: 0a 3259i bk6: 0a 3259i bk7: 0a 3259i bk8: 0a 3259i bk9: 0a 3259i bk10: 0a 3259i bk11: 0a 3259i bk12: 0a 3259i bk13: 0a 3259i bk14: 0a 3259i bk15: 0a 3259i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3259 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3259 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3259 
n_nop = 3259 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259 n_nop=3259 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3259i bk1: 0a 3259i bk2: 0a 3259i bk3: 0a 3259i bk4: 0a 3259i bk5: 0a 3259i bk6: 0a 3259i bk7: 0a 3259i bk8: 0a 3259i bk9: 0a 3259i bk10: 0a 3259i bk11: 0a 3259i bk12: 0a 3259i bk13: 0a 3259i bk14: 0a 3259i bk15: 0a 3259i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3259 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3259 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3259 
n_nop = 3259 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259 n_nop=3259 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3259i bk1: 0a 3259i bk2: 0a 3259i bk3: 0a 3259i bk4: 0a 3259i bk5: 0a 3259i bk6: 0a 3259i bk7: 0a 3259i bk8: 0a 3259i bk9: 0a 3259i bk10: 0a 3259i bk11: 0a 3259i bk12: 0a 3259i bk13: 0a 3259i bk14: 0a 3259i bk15: 0a 3259i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3259 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3259 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3259 
n_nop = 3259 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259 n_nop=3259 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3259i bk1: 0a 3259i bk2: 0a 3259i bk3: 0a 3259i bk4: 0a 3259i bk5: 0a 3259i bk6: 0a 3259i bk7: 0a 3259i bk8: 0a 3259i bk9: 0a 3259i bk10: 0a 3259i bk11: 0a 3259i bk12: 0a 3259i bk13: 0a 3259i bk14: 0a 3259i bk15: 0a 3259i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3259 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3259 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3259 
n_nop = 3259 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259 n_nop=3259 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3259i bk1: 0a 3259i bk2: 0a 3259i bk3: 0a 3259i bk4: 0a 3259i bk5: 0a 3259i bk6: 0a 3259i bk7: 0a 3259i bk8: 0a 3259i bk9: 0a 3259i bk10: 0a 3259i bk11: 0a 3259i bk12: 0a 3259i bk13: 0a 3259i bk14: 0a 3259i bk15: 0a 3259i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3259 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3259 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3259 
n_nop = 3259 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259 n_nop=3259 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3259i bk1: 0a 3259i bk2: 0a 3259i bk3: 0a 3259i bk4: 0a 3259i bk5: 0a 3259i bk6: 0a 3259i bk7: 0a 3259i bk8: 0a 3259i bk9: 0a 3259i bk10: 0a 3259i bk11: 0a 3259i bk12: 0a 3259i bk13: 0a 3259i bk14: 0a 3259i bk15: 0a 3259i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3259 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3259 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3259 
n_nop = 3259 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 107, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 104, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 113, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 108, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 114, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 106, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 105, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 110, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 120, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 108, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 114, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 66, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 65, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 66, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 66, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 68, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 65, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 68, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 65, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 65, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 88, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 90, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 90, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 88, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 88, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 90, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 82, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 88, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 89, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4156
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4156
icnt_total_pkts_simt_to_mem=4156
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4156
Req_Network_cycles = 4601
Req_Network_injected_packets_per_cycle =       0.9033 
Req_Network_conflicts_per_cycle =       0.8448
Req_Network_conflicts_per_cycle_util =      11.8869
Req_Bank_Level_Parallism =      12.7095
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3138
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0188

Reply_Network_injected_packets_num = 4156
Reply_Network_cycles = 4601
Reply_Network_injected_packets_per_cycle =        0.9033
Reply_Network_conflicts_per_cycle =        0.1684
Reply_Network_conflicts_per_cycle_util =       2.2727
Reply_Bank_Level_Parallism =      12.1877
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0093
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0226
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 471910 (inst/sec)
gpgpu_simulation_rate = 920 (cycle/sec)
gpgpu_silicon_slowdown = 1304347x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37668..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37660..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37658..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37650..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37648..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37640..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff68d376f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c5747d7dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 5009
gpu_sim_insn = 1246360
gpu_ipc =     248.8241
gpu_tot_sim_cycle = 9610
gpu_tot_sim_insn = 3605912
gpu_tot_ipc =     375.2250
gpu_tot_issued_cta = 384
gpu_occupancy = 24.9293% 
gpu_tot_occupancy = 31.5523% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4468
partiton_level_parallism_total  =       0.6653
partiton_level_parallism_util =       6.5439
partiton_level_parallism_util_total  =       9.5575
L2_BW  =      17.1570 GB/Sec
L2_BW_total  =      25.5494 GB/Sec
gpu_total_sim_rate=450739

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 219, Miss = 187, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 207, Miss = 183, Miss_rate = 0.884, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 207, Miss = 182, Miss_rate = 0.879, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 193, Miss = 177, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 164, Miss = 163, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 164, Miss = 163, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 164, Miss = 163, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 218, Miss = 189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 235, Miss = 195, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 207, Miss = 183, Miss_rate = 0.884, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 186, Miss = 173, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 148, Miss = 147, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 148, Miss = 147, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 148, Miss = 147, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 191, Miss = 167, Miss_rate = 0.874, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 148, Miss = 147, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6611
	L1D_total_cache_misses = 6377
	L1D_total_cache_miss_rate = 0.9646
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.044
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4611
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153

Total_core_cache_fail_stats:
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
245, 58, 58, 58, 58, 58, 58, 58, 58, 58, 58, 58, 58, 58, 58, 58, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 
gpgpu_n_tot_thrd_icount = 3849824
gpgpu_n_tot_w_icount = 120307
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6241
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:112205	W0_Idle:100741	W0_Scoreboard:236591	W1:1523	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
single_issue_nums: WS0:30489	WS1:30155	WS2:29800	WS3:29863	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49928 {8:6241,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 249640 {40:6241,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
maxmflatency = 327 
max_icnt2mem_latency = 89 
maxmrqlatency = 1 
max_icnt2sh_latency = 20 
averagemflatency = 203 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6392 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3412 	2227 	755 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5817 	496 	71 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0       857         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0       809         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2/2 = 1.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none         327    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none         514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        187         0         0       187       187         0         0         0       187         0       240       253       214       221       187         0
dram[1]:        187       187       187       187         0         0         0         0       187         0       244       251       217       218       187         0
dram[2]:          0         0       187       327         0         0         0         0         0       187       245       253       215       216       187       187
dram[3]:          0         0       187         0         0         0         0         0         0         0       245       244       220       213         0       187
dram[4]:          0       187         0       187         0         0         0         0         0         0       235       254       216       224       187         0
dram[5]:          0         0         0       187         0         0       187         0       187         0       234       252       223       218         0       187
dram[6]:          0         0         0       187       187         0         0         0         0         0       237       252       222       222         0       187
dram[7]:        187       327         0       187         0         0         0         0         0         0       234       247       221       221       187       187
dram[8]:          0         0       187       187         0         0         0         0         0         0       221       253       218       207       187         0
dram[9]:        187         0         0         0         0         0         0         0         0         0       231       251       221       210         0         0
dram[10]:        187         0         0         0         0         0         0         0         0         0       222       252       221       209         0         0
dram[11]:        187       187       187       187         0         0         0         0         0         0       232       250       221       211         0       187
dram[12]:          0         0       187         0         0       187         0         0         0         0       229       254       217       211       187         0
dram[13]:          0       187         0       187       189         0         0         0         0         0       240       249       220       209       187         0
dram[14]:        187         0         0       187         0         0         0         0         0         0       229       247       214       205         0       187
dram[15]:          0         0         0         0         0         0         0         0         0         0       232       244       218       205         0       187
dram[16]:          0       187         0         0         0         0         0         0         0         0       252       244       222       211         0         0
dram[17]:          0         0       187       187         0         0         0         0         0         0       251       245       220       208       187         0
dram[18]:        187         0         0         0         0         0         0         0         0         0       252       240       221       214         0       187
dram[19]:          0         0         0       187         0         0         0         0         0         0       252       245       219       211         0         0
dram[20]:          0         0         0         0         0         0         0         0         0         0       245       232       217       216       187         0
dram[21]:        187         0         0         0         0         0         0         0         0         0       243       239       216       215         0         0
dram[22]:          0         0         0       187         0         0         0         0         0         0       255       226       220       216         0       187
dram[23]:        187         0       187       187         0         0         0         0         0         0       251       229       218       212         0       187
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6807 n_nop=6807 n_act=0 n_pre=0 n_ref_event=94306558778016 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6807i bk1: 0a 6807i bk2: 0a 6807i bk3: 0a 6807i bk4: 0a 6807i bk5: 0a 6807i bk6: 0a 6807i bk7: 0a 6807i bk8: 0a 6807i bk9: 0a 6807i bk10: 0a 6807i bk11: 0a 6807i bk12: 0a 6807i bk13: 0a 6807i bk14: 0a 6807i bk15: 0a 6807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 0.673494
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 6807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6807 
n_nop = 6807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 94306558778016 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6807 n_nop=6807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6807i bk1: 0a 6807i bk2: 0a 6807i bk3: 0a 6807i bk4: 0a 6807i bk5: 0a 6807i bk6: 0a 6807i bk7: 0a 6807i bk8: 0a 6807i bk9: 0a 6807i bk10: 0a 6807i bk11: 0a 6807i bk12: 0a 6807i bk13: 0a 6807i bk14: 0a 6807i bk15: 0a 6807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 6807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6807 
n_nop = 6807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6807 n_nop=6805 n_act=1 n_pre=0 n_ref_event=4564736266875427237 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001469
n_activity=40 dram_eff=0.025
bk0: 0a 6807i bk1: 0a 6807i bk2: 0a 6807i bk3: 1a 6795i bk4: 0a 6807i bk5: 0a 6807i bk6: 0a 6807i bk7: 0a 6807i bk8: 0a 6807i bk9: 0a 6807i bk10: 0a 6807i bk11: 0a 6807i bk12: 0a 6807i bk13: 0a 6807i bk14: 0a 6807i bk15: 0a 6807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000147 
total_CMD = 6807 
util_bw = 1 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 6794 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6807 
n_nop = 6805 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 4564736266875427237 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000147 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000294 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6807 n_nop=6807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6807i bk1: 0a 6807i bk2: 0a 6807i bk3: 0a 6807i bk4: 0a 6807i bk5: 0a 6807i bk6: 0a 6807i bk7: 0a 6807i bk8: 0a 6807i bk9: 0a 6807i bk10: 0a 6807i bk11: 0a 6807i bk12: 0a 6807i bk13: 0a 6807i bk14: 0a 6807i bk15: 0a 6807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6807 
n_nop = 6807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6807 n_nop=6807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6807i bk1: 0a 6807i bk2: 0a 6807i bk3: 0a 6807i bk4: 0a 6807i bk5: 0a 6807i bk6: 0a 6807i bk7: 0a 6807i bk8: 0a 6807i bk9: 0a 6807i bk10: 0a 6807i bk11: 0a 6807i bk12: 0a 6807i bk13: 0a 6807i bk14: 0a 6807i bk15: 0a 6807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 6807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6807 
n_nop = 6807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6807 n_nop=6807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6807i bk1: 0a 6807i bk2: 0a 6807i bk3: 0a 6807i bk4: 0a 6807i bk5: 0a 6807i bk6: 0a 6807i bk7: 0a 6807i bk8: 0a 6807i bk9: 0a 6807i bk10: 0a 6807i bk11: 0a 6807i bk12: 0a 6807i bk13: 0a 6807i bk14: 0a 6807i bk15: 0a 6807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6807 
n_nop = 6807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6807 n_nop=6807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6807i bk1: 0a 6807i bk2: 0a 6807i bk3: 0a 6807i bk4: 0a 6807i bk5: 0a 6807i bk6: 0a 6807i bk7: 0a 6807i bk8: 0a 6807i bk9: 0a 6807i bk10: 0a 6807i bk11: 0a 6807i bk12: 0a 6807i bk13: 0a 6807i bk14: 0a 6807i bk15: 0a 6807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6807 
n_nop = 6807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6807 n_nop=6805 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001469
n_activity=40 dram_eff=0.025
bk0: 0a 6807i bk1: 1a 6795i bk2: 0a 6807i bk3: 0a 6807i bk4: 0a 6807i bk5: 0a 6807i bk6: 0a 6807i bk7: 0a 6807i bk8: 0a 6807i bk9: 0a 6807i bk10: 0a 6807i bk11: 0a 6807i bk12: 0a 6807i bk13: 0a 6807i bk14: 0a 6807i bk15: 0a 6807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000147 
total_CMD = 6807 
util_bw = 1 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 6794 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6807 
n_nop = 6805 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000147 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000294 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6807 n_nop=6807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6807i bk1: 0a 6807i bk2: 0a 6807i bk3: 0a 6807i bk4: 0a 6807i bk5: 0a 6807i bk6: 0a 6807i bk7: 0a 6807i bk8: 0a 6807i bk9: 0a 6807i bk10: 0a 6807i bk11: 0a 6807i bk12: 0a 6807i bk13: 0a 6807i bk14: 0a 6807i bk15: 0a 6807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6807 
n_nop = 6807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6807 n_nop=6807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6807i bk1: 0a 6807i bk2: 0a 6807i bk3: 0a 6807i bk4: 0a 6807i bk5: 0a 6807i bk6: 0a 6807i bk7: 0a 6807i bk8: 0a 6807i bk9: 0a 6807i bk10: 0a 6807i bk11: 0a 6807i bk12: 0a 6807i bk13: 0a 6807i bk14: 0a 6807i bk15: 0a 6807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6807 
n_nop = 6807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6807 n_nop=6807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6807i bk1: 0a 6807i bk2: 0a 6807i bk3: 0a 6807i bk4: 0a 6807i bk5: 0a 6807i bk6: 0a 6807i bk7: 0a 6807i bk8: 0a 6807i bk9: 0a 6807i bk10: 0a 6807i bk11: 0a 6807i bk12: 0a 6807i bk13: 0a 6807i bk14: 0a 6807i bk15: 0a 6807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6807 
n_nop = 6807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6807 n_nop=6807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6807i bk1: 0a 6807i bk2: 0a 6807i bk3: 0a 6807i bk4: 0a 6807i bk5: 0a 6807i bk6: 0a 6807i bk7: 0a 6807i bk8: 0a 6807i bk9: 0a 6807i bk10: 0a 6807i bk11: 0a 6807i bk12: 0a 6807i bk13: 0a 6807i bk14: 0a 6807i bk15: 0a 6807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6807 
n_nop = 6807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6807 n_nop=6807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6807i bk1: 0a 6807i bk2: 0a 6807i bk3: 0a 6807i bk4: 0a 6807i bk5: 0a 6807i bk6: 0a 6807i bk7: 0a 6807i bk8: 0a 6807i bk9: 0a 6807i bk10: 0a 6807i bk11: 0a 6807i bk12: 0a 6807i bk13: 0a 6807i bk14: 0a 6807i bk15: 0a 6807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6807 
n_nop = 6807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6807 n_nop=6807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6807i bk1: 0a 6807i bk2: 0a 6807i bk3: 0a 6807i bk4: 0a 6807i bk5: 0a 6807i bk6: 0a 6807i bk7: 0a 6807i bk8: 0a 6807i bk9: 0a 6807i bk10: 0a 6807i bk11: 0a 6807i bk12: 0a 6807i bk13: 0a 6807i bk14: 0a 6807i bk15: 0a 6807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6807 
n_nop = 6807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6807 n_nop=6807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6807i bk1: 0a 6807i bk2: 0a 6807i bk3: 0a 6807i bk4: 0a 6807i bk5: 0a 6807i bk6: 0a 6807i bk7: 0a 6807i bk8: 0a 6807i bk9: 0a 6807i bk10: 0a 6807i bk11: 0a 6807i bk12: 0a 6807i bk13: 0a 6807i bk14: 0a 6807i bk15: 0a 6807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6807 
n_nop = 6807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6807 n_nop=6807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6807i bk1: 0a 6807i bk2: 0a 6807i bk3: 0a 6807i bk4: 0a 6807i bk5: 0a 6807i bk6: 0a 6807i bk7: 0a 6807i bk8: 0a 6807i bk9: 0a 6807i bk10: 0a 6807i bk11: 0a 6807i bk12: 0a 6807i bk13: 0a 6807i bk14: 0a 6807i bk15: 0a 6807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6807 
n_nop = 6807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6807 n_nop=6807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6807i bk1: 0a 6807i bk2: 0a 6807i bk3: 0a 6807i bk4: 0a 6807i bk5: 0a 6807i bk6: 0a 6807i bk7: 0a 6807i bk8: 0a 6807i bk9: 0a 6807i bk10: 0a 6807i bk11: 0a 6807i bk12: 0a 6807i bk13: 0a 6807i bk14: 0a 6807i bk15: 0a 6807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6807 
n_nop = 6807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6807 n_nop=6807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6807i bk1: 0a 6807i bk2: 0a 6807i bk3: 0a 6807i bk4: 0a 6807i bk5: 0a 6807i bk6: 0a 6807i bk7: 0a 6807i bk8: 0a 6807i bk9: 0a 6807i bk10: 0a 6807i bk11: 0a 6807i bk12: 0a 6807i bk13: 0a 6807i bk14: 0a 6807i bk15: 0a 6807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6807 
n_nop = 6807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6807 n_nop=6807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6807i bk1: 0a 6807i bk2: 0a 6807i bk3: 0a 6807i bk4: 0a 6807i bk5: 0a 6807i bk6: 0a 6807i bk7: 0a 6807i bk8: 0a 6807i bk9: 0a 6807i bk10: 0a 6807i bk11: 0a 6807i bk12: 0a 6807i bk13: 0a 6807i bk14: 0a 6807i bk15: 0a 6807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6807 
n_nop = 6807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6807 n_nop=6807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6807i bk1: 0a 6807i bk2: 0a 6807i bk3: 0a 6807i bk4: 0a 6807i bk5: 0a 6807i bk6: 0a 6807i bk7: 0a 6807i bk8: 0a 6807i bk9: 0a 6807i bk10: 0a 6807i bk11: 0a 6807i bk12: 0a 6807i bk13: 0a 6807i bk14: 0a 6807i bk15: 0a 6807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6807 
n_nop = 6807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6807 n_nop=6807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6807i bk1: 0a 6807i bk2: 0a 6807i bk3: 0a 6807i bk4: 0a 6807i bk5: 0a 6807i bk6: 0a 6807i bk7: 0a 6807i bk8: 0a 6807i bk9: 0a 6807i bk10: 0a 6807i bk11: 0a 6807i bk12: 0a 6807i bk13: 0a 6807i bk14: 0a 6807i bk15: 0a 6807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6807 
n_nop = 6807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6807 n_nop=6807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6807i bk1: 0a 6807i bk2: 0a 6807i bk3: 0a 6807i bk4: 0a 6807i bk5: 0a 6807i bk6: 0a 6807i bk7: 0a 6807i bk8: 0a 6807i bk9: 0a 6807i bk10: 0a 6807i bk11: 0a 6807i bk12: 0a 6807i bk13: 0a 6807i bk14: 0a 6807i bk15: 0a 6807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6807 
n_nop = 6807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6807 n_nop=6807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6807i bk1: 0a 6807i bk2: 0a 6807i bk3: 0a 6807i bk4: 0a 6807i bk5: 0a 6807i bk6: 0a 6807i bk7: 0a 6807i bk8: 0a 6807i bk9: 0a 6807i bk10: 0a 6807i bk11: 0a 6807i bk12: 0a 6807i bk13: 0a 6807i bk14: 0a 6807i bk15: 0a 6807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6807 
n_nop = 6807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6807 n_nop=6807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6807i bk1: 0a 6807i bk2: 0a 6807i bk3: 0a 6807i bk4: 0a 6807i bk5: 0a 6807i bk6: 0a 6807i bk7: 0a 6807i bk8: 0a 6807i bk9: 0a 6807i bk10: 0a 6807i bk11: 0a 6807i bk12: 0a 6807i bk13: 0a 6807i bk14: 0a 6807i bk15: 0a 6807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6807 
n_nop = 6807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 117, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 228, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 116, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 227, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 115, Miss = 1, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 229, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 117, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 224, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 114, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 224, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 227, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 123, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 232, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 123, Miss = 1, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 228, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 71, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 130, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 67, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 128, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 70, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 128, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 73, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 128, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 74, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 132, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 74, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 131, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 71, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 128, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 69, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 128, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 92, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 160, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 97, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 160, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 94, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 160, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 91, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 160, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 91, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 160, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 94, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 163, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 95, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 160, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 99, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 160, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6394
L2_total_cache_misses = 2
L2_total_cache_miss_rate = 0.0003
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6394
icnt_total_pkts_simt_to_mem=6394
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6394
Req_Network_cycles = 9610
Req_Network_injected_packets_per_cycle =       0.6653 
Req_Network_conflicts_per_cycle =       0.6403
Req_Network_conflicts_per_cycle_util =       9.1973
Req_Bank_Level_Parallism =       9.5575
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2575
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0139

Reply_Network_injected_packets_num = 6394
Reply_Network_cycles = 9610
Reply_Network_injected_packets_per_cycle =        0.6653
Reply_Network_conflicts_per_cycle =        0.1177
Reply_Network_conflicts_per_cycle_util =       1.6487
Reply_Bank_Level_Parallism =       9.3207
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0066
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0166
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 450739 (inst/sec)
gpgpu_simulation_rate = 1201 (cycle/sec)
gpgpu_silicon_slowdown = 999167x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37698..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37690..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37688..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff68d3767c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c5747d7f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 725
gpu_sim_insn = 1114592
gpu_ipc =    1537.3683
gpu_tot_sim_cycle = 10335
gpu_tot_sim_insn = 4720504
gpu_tot_ipc =     456.7493
gpu_tot_issued_cta = 512
gpu_occupancy = 33.1195% 
gpu_tot_occupancy = 31.9017% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.0786
partiton_level_parallism_total  =       0.8346
partiton_level_parallism_util =       9.2231
partiton_level_parallism_util_total  =       9.4687
L2_BW  =     118.2190 GB/Sec
L2_BW_total  =      32.0502 GB/Sec
gpu_total_sim_rate=472050

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 267, Miss = 235, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 259, Miss = 234, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 255, Miss = 230, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 212, Miss = 211, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 212, Miss = 211, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 208, Miss = 208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 245, Miss = 228, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 212, Miss = 211, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 216, Miss = 214, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 212, Miss = 211, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 212, Miss = 211, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 208, Miss = 208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 216, Miss = 214, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 208, Miss = 208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 224, Miss = 220, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 266, Miss = 237, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 295, Miss = 252, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 212, Miss = 211, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 212, Miss = 211, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 220, Miss = 217, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 255, Miss = 231, Miss_rate = 0.906, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 212, Miss = 211, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 212, Miss = 211, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 242, Miss = 227, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 208, Miss = 208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 220, Miss = 217, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 212, Miss = 211, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 220, Miss = 217, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 212, Miss = 211, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 220, Miss = 217, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 220, Miss = 217, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 212, Miss = 211, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 200, Miss = 198, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 196, Miss = 195, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 200, Miss = 198, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 200, Miss = 198, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 239, Miss = 215, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 196, Miss = 195, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 200, Miss = 198, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 196, Miss = 195, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 8843
	L1D_total_cache_misses = 8563
	L1D_total_cache_miss_rate = 0.9683
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.045
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6147
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 63
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337

Total_core_cache_fail_stats:
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
263, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 
gpgpu_n_tot_thrd_icount = 5045664
gpgpu_n_tot_w_icount = 157677
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8289
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:141501	W0_Idle:129448	W0_Scoreboard:304718	W1:2007	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
single_issue_nums: WS0:39826	WS1:39525	WS2:39104	WS3:39222	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 66312 {8:8289,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 331560 {40:8289,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
maxmflatency = 327 
max_icnt2mem_latency = 89 
maxmrqlatency = 1 
max_icnt2sh_latency = 20 
averagemflatency = 201 
avg_icnt2mem_latency = 37 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8624 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	4964 	2907 	755 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7888 	637 	91 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0       857         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0       809         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2/2 = 1.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none         327    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none         514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        187         0         0       187       187         0         0         0       187         0       240       253       214       221       187         0
dram[1]:        187       187       187       187         0         0         0         0       187         0       244       251       219       221       187         0
dram[2]:          0         0       187       327         0         0         0         0         0       187       245       253       219       218       187       187
dram[3]:          0         0       187         0         0         0         0         0         0         0       245       244       221       217         0       187
dram[4]:          0       187         0       187         0         0         0         0         0         0       235       254       216       226       187         0
dram[5]:          0         0         0       187         0         0       187         0       187         0       234       252       223       225         0       187
dram[6]:          0         0         0       187       189         0         0         0         0         0       237       252       226       222         0       187
dram[7]:        187       327         0       187         0         0         0         0         0         0       234       247       227       221       187       187
dram[8]:          0         0       187       187         0         0         0         0         0         0       221       253       218       212       187         0
dram[9]:        187         0         0         0         0         0         0         0         0         0       231       251       221       210         0         0
dram[10]:        187         0         0         0         0         0         0         0         0         0       222       252       225       209         0         0
dram[11]:        187       187       187       187         0         0         0         0         0         0       232       250       222       211         0       187
dram[12]:          0         0       187         0         0       187         0         0         0         0       229       254       217       211       187         0
dram[13]:          0       187         0       187       189         0         0         0         0         0       240       249       220       209       187         0
dram[14]:        187         0         0       187         0         0         0         0         0         0       229       247       214       215         0       187
dram[15]:          0         0         0         0         0         0         0         0         0         0       232       244       218       213         0       187
dram[16]:          0       187         0         0         0         0         0         0         0         0       252       244       225       211         0         0
dram[17]:          0         0       187       187         0         0         0         0         0         0       251       245       222       209       187         0
dram[18]:        187         0         0         0         0         0         0         0         0         0       252       240       221       214         0       187
dram[19]:          0         0         0       187         0         0         0         0         0         0       252       245       219       211         0         0
dram[20]:          0         0         0         0         0         0         0         0         0         0       245       232       217       218       187         0
dram[21]:        187         0         0         0         0         0         0         0         0         0       243       239       216       215         0         0
dram[22]:          0         0         0       187         0         0         0         0         0         0       255       226       220       216         0       187
dram[23]:        187         0       187       187         0         0         0         0         0         0       251       229       218       212         0       187
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7320 n_nop=7320 n_act=0 n_pre=0 n_ref_event=94306558778016 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7320i bk1: 0a 7320i bk2: 0a 7320i bk3: 0a 7320i bk4: 0a 7320i bk5: 0a 7320i bk6: 0a 7320i bk7: 0a 7320i bk8: 0a 7320i bk9: 0a 7320i bk10: 0a 7320i bk11: 0a 7320i bk12: 0a 7320i bk13: 0a 7320i bk14: 0a 7320i bk15: 0a 7320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 0.673494
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 7320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7320 
n_nop = 7320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 94306558778016 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7320 n_nop=7320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7320i bk1: 0a 7320i bk2: 0a 7320i bk3: 0a 7320i bk4: 0a 7320i bk5: 0a 7320i bk6: 0a 7320i bk7: 0a 7320i bk8: 0a 7320i bk9: 0a 7320i bk10: 0a 7320i bk11: 0a 7320i bk12: 0a 7320i bk13: 0a 7320i bk14: 0a 7320i bk15: 0a 7320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 7320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7320 
n_nop = 7320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7320 n_nop=7318 n_act=1 n_pre=0 n_ref_event=4564736266875427237 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001366
n_activity=40 dram_eff=0.025
bk0: 0a 7320i bk1: 0a 7320i bk2: 0a 7320i bk3: 1a 7308i bk4: 0a 7320i bk5: 0a 7320i bk6: 0a 7320i bk7: 0a 7320i bk8: 0a 7320i bk9: 0a 7320i bk10: 0a 7320i bk11: 0a 7320i bk12: 0a 7320i bk13: 0a 7320i bk14: 0a 7320i bk15: 0a 7320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000137 
total_CMD = 7320 
util_bw = 1 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 7307 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7320 
n_nop = 7318 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 4564736266875427237 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7320 n_nop=7320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7320i bk1: 0a 7320i bk2: 0a 7320i bk3: 0a 7320i bk4: 0a 7320i bk5: 0a 7320i bk6: 0a 7320i bk7: 0a 7320i bk8: 0a 7320i bk9: 0a 7320i bk10: 0a 7320i bk11: 0a 7320i bk12: 0a 7320i bk13: 0a 7320i bk14: 0a 7320i bk15: 0a 7320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7320 
n_nop = 7320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7320 n_nop=7320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7320i bk1: 0a 7320i bk2: 0a 7320i bk3: 0a 7320i bk4: 0a 7320i bk5: 0a 7320i bk6: 0a 7320i bk7: 0a 7320i bk8: 0a 7320i bk9: 0a 7320i bk10: 0a 7320i bk11: 0a 7320i bk12: 0a 7320i bk13: 0a 7320i bk14: 0a 7320i bk15: 0a 7320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 7320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7320 
n_nop = 7320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7320 n_nop=7320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7320i bk1: 0a 7320i bk2: 0a 7320i bk3: 0a 7320i bk4: 0a 7320i bk5: 0a 7320i bk6: 0a 7320i bk7: 0a 7320i bk8: 0a 7320i bk9: 0a 7320i bk10: 0a 7320i bk11: 0a 7320i bk12: 0a 7320i bk13: 0a 7320i bk14: 0a 7320i bk15: 0a 7320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7320 
n_nop = 7320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7320 n_nop=7320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7320i bk1: 0a 7320i bk2: 0a 7320i bk3: 0a 7320i bk4: 0a 7320i bk5: 0a 7320i bk6: 0a 7320i bk7: 0a 7320i bk8: 0a 7320i bk9: 0a 7320i bk10: 0a 7320i bk11: 0a 7320i bk12: 0a 7320i bk13: 0a 7320i bk14: 0a 7320i bk15: 0a 7320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7320 
n_nop = 7320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7320 n_nop=7318 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001366
n_activity=40 dram_eff=0.025
bk0: 0a 7320i bk1: 1a 7308i bk2: 0a 7320i bk3: 0a 7320i bk4: 0a 7320i bk5: 0a 7320i bk6: 0a 7320i bk7: 0a 7320i bk8: 0a 7320i bk9: 0a 7320i bk10: 0a 7320i bk11: 0a 7320i bk12: 0a 7320i bk13: 0a 7320i bk14: 0a 7320i bk15: 0a 7320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000137 
total_CMD = 7320 
util_bw = 1 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 7307 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7320 
n_nop = 7318 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7320 n_nop=7320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7320i bk1: 0a 7320i bk2: 0a 7320i bk3: 0a 7320i bk4: 0a 7320i bk5: 0a 7320i bk6: 0a 7320i bk7: 0a 7320i bk8: 0a 7320i bk9: 0a 7320i bk10: 0a 7320i bk11: 0a 7320i bk12: 0a 7320i bk13: 0a 7320i bk14: 0a 7320i bk15: 0a 7320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7320 
n_nop = 7320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7320 n_nop=7320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7320i bk1: 0a 7320i bk2: 0a 7320i bk3: 0a 7320i bk4: 0a 7320i bk5: 0a 7320i bk6: 0a 7320i bk7: 0a 7320i bk8: 0a 7320i bk9: 0a 7320i bk10: 0a 7320i bk11: 0a 7320i bk12: 0a 7320i bk13: 0a 7320i bk14: 0a 7320i bk15: 0a 7320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7320 
n_nop = 7320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7320 n_nop=7320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7320i bk1: 0a 7320i bk2: 0a 7320i bk3: 0a 7320i bk4: 0a 7320i bk5: 0a 7320i bk6: 0a 7320i bk7: 0a 7320i bk8: 0a 7320i bk9: 0a 7320i bk10: 0a 7320i bk11: 0a 7320i bk12: 0a 7320i bk13: 0a 7320i bk14: 0a 7320i bk15: 0a 7320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7320 
n_nop = 7320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7320 n_nop=7320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7320i bk1: 0a 7320i bk2: 0a 7320i bk3: 0a 7320i bk4: 0a 7320i bk5: 0a 7320i bk6: 0a 7320i bk7: 0a 7320i bk8: 0a 7320i bk9: 0a 7320i bk10: 0a 7320i bk11: 0a 7320i bk12: 0a 7320i bk13: 0a 7320i bk14: 0a 7320i bk15: 0a 7320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7320 
n_nop = 7320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7320 n_nop=7320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7320i bk1: 0a 7320i bk2: 0a 7320i bk3: 0a 7320i bk4: 0a 7320i bk5: 0a 7320i bk6: 0a 7320i bk7: 0a 7320i bk8: 0a 7320i bk9: 0a 7320i bk10: 0a 7320i bk11: 0a 7320i bk12: 0a 7320i bk13: 0a 7320i bk14: 0a 7320i bk15: 0a 7320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7320 
n_nop = 7320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7320 n_nop=7320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7320i bk1: 0a 7320i bk2: 0a 7320i bk3: 0a 7320i bk4: 0a 7320i bk5: 0a 7320i bk6: 0a 7320i bk7: 0a 7320i bk8: 0a 7320i bk9: 0a 7320i bk10: 0a 7320i bk11: 0a 7320i bk12: 0a 7320i bk13: 0a 7320i bk14: 0a 7320i bk15: 0a 7320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7320 
n_nop = 7320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7320 n_nop=7320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7320i bk1: 0a 7320i bk2: 0a 7320i bk3: 0a 7320i bk4: 0a 7320i bk5: 0a 7320i bk6: 0a 7320i bk7: 0a 7320i bk8: 0a 7320i bk9: 0a 7320i bk10: 0a 7320i bk11: 0a 7320i bk12: 0a 7320i bk13: 0a 7320i bk14: 0a 7320i bk15: 0a 7320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7320 
n_nop = 7320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7320 n_nop=7320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7320i bk1: 0a 7320i bk2: 0a 7320i bk3: 0a 7320i bk4: 0a 7320i bk5: 0a 7320i bk6: 0a 7320i bk7: 0a 7320i bk8: 0a 7320i bk9: 0a 7320i bk10: 0a 7320i bk11: 0a 7320i bk12: 0a 7320i bk13: 0a 7320i bk14: 0a 7320i bk15: 0a 7320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7320 
n_nop = 7320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7320 n_nop=7320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7320i bk1: 0a 7320i bk2: 0a 7320i bk3: 0a 7320i bk4: 0a 7320i bk5: 0a 7320i bk6: 0a 7320i bk7: 0a 7320i bk8: 0a 7320i bk9: 0a 7320i bk10: 0a 7320i bk11: 0a 7320i bk12: 0a 7320i bk13: 0a 7320i bk14: 0a 7320i bk15: 0a 7320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7320 
n_nop = 7320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7320 n_nop=7320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7320i bk1: 0a 7320i bk2: 0a 7320i bk3: 0a 7320i bk4: 0a 7320i bk5: 0a 7320i bk6: 0a 7320i bk7: 0a 7320i bk8: 0a 7320i bk9: 0a 7320i bk10: 0a 7320i bk11: 0a 7320i bk12: 0a 7320i bk13: 0a 7320i bk14: 0a 7320i bk15: 0a 7320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7320 
n_nop = 7320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7320 n_nop=7320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7320i bk1: 0a 7320i bk2: 0a 7320i bk3: 0a 7320i bk4: 0a 7320i bk5: 0a 7320i bk6: 0a 7320i bk7: 0a 7320i bk8: 0a 7320i bk9: 0a 7320i bk10: 0a 7320i bk11: 0a 7320i bk12: 0a 7320i bk13: 0a 7320i bk14: 0a 7320i bk15: 0a 7320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7320 
n_nop = 7320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7320 n_nop=7320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7320i bk1: 0a 7320i bk2: 0a 7320i bk3: 0a 7320i bk4: 0a 7320i bk5: 0a 7320i bk6: 0a 7320i bk7: 0a 7320i bk8: 0a 7320i bk9: 0a 7320i bk10: 0a 7320i bk11: 0a 7320i bk12: 0a 7320i bk13: 0a 7320i bk14: 0a 7320i bk15: 0a 7320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7320 
n_nop = 7320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7320 n_nop=7320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7320i bk1: 0a 7320i bk2: 0a 7320i bk3: 0a 7320i bk4: 0a 7320i bk5: 0a 7320i bk6: 0a 7320i bk7: 0a 7320i bk8: 0a 7320i bk9: 0a 7320i bk10: 0a 7320i bk11: 0a 7320i bk12: 0a 7320i bk13: 0a 7320i bk14: 0a 7320i bk15: 0a 7320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7320 
n_nop = 7320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7320 n_nop=7320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7320i bk1: 0a 7320i bk2: 0a 7320i bk3: 0a 7320i bk4: 0a 7320i bk5: 0a 7320i bk6: 0a 7320i bk7: 0a 7320i bk8: 0a 7320i bk9: 0a 7320i bk10: 0a 7320i bk11: 0a 7320i bk12: 0a 7320i bk13: 0a 7320i bk14: 0a 7320i bk15: 0a 7320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7320 
n_nop = 7320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7320 n_nop=7320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7320i bk1: 0a 7320i bk2: 0a 7320i bk3: 0a 7320i bk4: 0a 7320i bk5: 0a 7320i bk6: 0a 7320i bk7: 0a 7320i bk8: 0a 7320i bk9: 0a 7320i bk10: 0a 7320i bk11: 0a 7320i bk12: 0a 7320i bk13: 0a 7320i bk14: 0a 7320i bk15: 0a 7320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7320 
n_nop = 7320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7320 n_nop=7320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7320i bk1: 0a 7320i bk2: 0a 7320i bk3: 0a 7320i bk4: 0a 7320i bk5: 0a 7320i bk6: 0a 7320i bk7: 0a 7320i bk8: 0a 7320i bk9: 0a 7320i bk10: 0a 7320i bk11: 0a 7320i bk12: 0a 7320i bk13: 0a 7320i bk14: 0a 7320i bk15: 0a 7320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7320 
n_nop = 7320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 227, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 231, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 226, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 234, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 223, Miss = 1, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 231, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 231, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 226, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 225, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 227, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 222, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 230, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 230, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 278, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 235, Miss = 1, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 231, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 136, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 130, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 131, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 130, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 137, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 129, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 141, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 131, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 141, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 133, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 139, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 132, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 138, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 131, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 138, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 130, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 182, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 163, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 188, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 161, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 185, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 161, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 181, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 161, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 180, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 161, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 185, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 165, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 187, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 161, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 191, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 160, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8626
L2_total_cache_misses = 2
L2_total_cache_miss_rate = 0.0002
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8287
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 337
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8289
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8626
icnt_total_pkts_simt_to_mem=8626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8626
Req_Network_cycles = 10335
Req_Network_injected_packets_per_cycle =       0.8346 
Req_Network_conflicts_per_cycle =       0.7582
Req_Network_conflicts_per_cycle_util =       8.6015
Req_Bank_Level_Parallism =       9.4687
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2788
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0174

Reply_Network_injected_packets_num = 8626
Reply_Network_cycles = 10335
Reply_Network_injected_packets_per_cycle =        0.8346
Reply_Network_conflicts_per_cycle =        0.1389
Reply_Network_conflicts_per_cycle_util =       1.5375
Reply_Bank_Level_Parallism =       9.2355
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0080
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0209
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 472050 (inst/sec)
gpgpu_simulation_rate = 1033 (cycle/sec)
gpgpu_silicon_slowdown = 1161665x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37668..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37660..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37658..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37650..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37648..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37640..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff68d376f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c5747d7dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 64 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 66 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 5890
gpu_sim_insn = 1252440
gpu_ipc =     212.6384
gpu_tot_sim_cycle = 16225
gpu_tot_sim_insn = 5972944
gpu_tot_ipc =     368.1321
gpu_tot_issued_cta = 640
gpu_occupancy = 11.7257% 
gpu_tot_occupancy = 22.7212% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5465
partiton_level_parallism_total  =       0.7300
partiton_level_parallism_util =       2.8487
partiton_level_parallism_util_total  =       5.8035
L2_BW  =      20.9863 GB/Sec
L2_BW_total  =      28.0338 GB/Sec
gpu_total_sim_rate=426638

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 367, Miss = 309, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 307, Miss = 282, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 343, Miss = 297, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 326, Miss = 292, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 260, Miss = 259, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 310, Miss = 282, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 368, Miss = 311, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 342, Miss = 297, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 264, Miss = 262, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 314, Miss = 285, Miss_rate = 0.908, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 260, Miss = 259, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 303, Miss = 279, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 332, Miss = 294, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 298, Miss = 282, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 314, Miss = 285, Miss_rate = 0.908, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 432, Miss = 342, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 321, Miss = 288, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 300, Miss = 279, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 268, Miss = 265, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 364, Miss = 308, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 260, Miss = 259, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 420, Miss = 339, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 290, Miss = 275, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 460, Miss = 353, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 294, Miss = 279, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 279, Miss = 269, Miss_rate = 0.964, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 437, Miss = 344, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 260, Miss = 259, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 308, Miss = 284, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 308, Miss = 285, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 410, Miss = 329, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 264, Miss = 262, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 366, Miss = 313, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 346, Miss = 300, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 437, Miss = 348, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 303, Miss = 279, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 373, Miss = 315, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 433, Miss = 342, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 318, Miss = 289, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 13215
	L1D_total_cache_misses = 11736
	L1D_total_cache_miss_rate = 0.8881
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3146
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7720
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 870
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979

Total_core_cache_fail_stats:
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
283, 96, 96, 189, 96, 96, 96, 96, 96, 96, 96, 96, 96, 96, 189, 96, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 
gpgpu_n_tot_thrd_icount = 6597088
gpgpu_n_tot_w_icount = 206159
gpgpu_n_stall_shd_mem = 45
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10866
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 45
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:182996	W0_Idle:457500	W0_Scoreboard:498229	W1:9353	W2:198	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
single_issue_nums: WS0:52013	WS1:52033	WS2:50550	WS3:51563	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 86928 {8:10866,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 434640 {40:10866,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
maxmflatency = 328 
max_icnt2mem_latency = 93 
maxmrqlatency = 12 
max_icnt2sh_latency = 20 
averagemflatency = 200 
avg_icnt2mem_latency = 36 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:4 	1 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11822 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	7031 	3537 	1277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10880 	835 	120 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0       802         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       785         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0       857         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       811         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0       809         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6/5 = 1.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 6
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none        1075    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none        1637    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none         888    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        793    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none        1449    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        187       187       327       187       187         0       187       187       187         0       245       257       214       221       187       187
dram[1]:        187       328       188       187       187         0       187         0       187         0       244       251       219       221       188       187
dram[2]:        187       187       187       327         0         0       187       187         0       187       245       256       219       218       187       187
dram[3]:        327       187       187       187         0       191         0         0       187       187       245       248       221       217       187       187
dram[4]:        187       187       187       187         0         0         0         0       187         0       248       254       216       226       187       187
dram[5]:        187       187       187       187         0       187       187         0       187       187       251       252       223       225       187       187
dram[6]:        187       187       187       187       189         0       187         0         0         0       242       255       226       222       187       187
dram[7]:        187       327       187       187       187         0         0       187         0         0       247       247       227       221       187       187
dram[8]:        187       187       187       187         0         0         0       187       187         0       221       255       218       212       187       187
dram[9]:        187         0       187       187       191         0       187       194         0       187       233       253       221       210       187       188
dram[10]:        187       187       187         0         0         0         0         0         0         0       242       252       225       209       187       187
dram[11]:        187       187       187       187       188         0         0       187         0         0       244       251       222       211       187       187
dram[12]:        187       187       187       187       187       187         0         0         0         0       231       257       217       211       187       187
dram[13]:        187       187       187       187       189         0         0         0         0         0       240       255       220       209       187       187
dram[14]:        188         0       187       187         0         0         0       187         0       187       240       247       214       215       187       188
dram[15]:        187       187       187       187         0         0         0       187       187         0       240       244       218       213       187       187
dram[16]:        187       187       187       187         0         0         0         0         0         0       252       244       225       211       187       187
dram[17]:          0       187       188       187         0         0       187         0         0         0       253       245       222       209       187       187
dram[18]:        187       187       187       187       192         0         0         0         0         0       257       241       221       214       187       187
dram[19]:        187       187       187       187         0         0         0         0         0         0       254       245       219       211       187       187
dram[20]:        187       187       187       187         0         0         0         0         0         0       245       243       217       218       187       187
dram[21]:        187         0         0       187         0         0       187         0         0       187       243       244       216       215       187       187
dram[22]:          0       187       187       187         0         0         0         0       187         0       258       247       220       216       187       187
dram[23]:        187       187       187       187         0         0       187         0       187         0       257       253       218       212       187       187
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11492 n_nop=11490 n_act=1 n_pre=0 n_ref_event=94306558778016 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.702e-05
n_activity=40 dram_eff=0.025
bk0: 0a 11492i bk1: 0a 11492i bk2: 1a 11480i bk3: 0a 11492i bk4: 0a 11492i bk5: 0a 11492i bk6: 0a 11492i bk7: 0a 11492i bk8: 0a 11492i bk9: 0a 11492i bk10: 0a 11492i bk11: 0a 11492i bk12: 0a 11492i bk13: 0a 11492i bk14: 0a 11492i bk15: 0a 11492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673494
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000087 
total_CMD = 11492 
util_bw = 1 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 11479 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11492 
n_nop = 11490 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 94306558778016 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11492 n_nop=11490 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.702e-05
n_activity=40 dram_eff=0.025
bk0: 0a 11492i bk1: 1a 11480i bk2: 0a 11492i bk3: 0a 11492i bk4: 0a 11492i bk5: 0a 11492i bk6: 0a 11492i bk7: 0a 11492i bk8: 0a 11492i bk9: 0a 11492i bk10: 0a 11492i bk11: 0a 11492i bk12: 0a 11492i bk13: 0a 11492i bk14: 0a 11492i bk15: 0a 11492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000087 
total_CMD = 11492 
util_bw = 1 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 11479 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11492 
n_nop = 11490 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11492 n_nop=11490 n_act=1 n_pre=0 n_ref_event=4564736266875427237 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.702e-05
n_activity=40 dram_eff=0.025
bk0: 0a 11492i bk1: 0a 11492i bk2: 0a 11492i bk3: 1a 11480i bk4: 0a 11492i bk5: 0a 11492i bk6: 0a 11492i bk7: 0a 11492i bk8: 0a 11492i bk9: 0a 11492i bk10: 0a 11492i bk11: 0a 11492i bk12: 0a 11492i bk13: 0a 11492i bk14: 0a 11492i bk15: 0a 11492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000087 
total_CMD = 11492 
util_bw = 1 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 11479 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11492 
n_nop = 11490 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 4564736266875427237 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11492 n_nop=11489 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000174
n_activity=40 dram_eff=0.05
bk0: 2a 11479i bk1: 0a 11492i bk2: 0a 11492i bk3: 0a 11492i bk4: 0a 11492i bk5: 0a 11492i bk6: 0a 11492i bk7: 0a 11492i bk8: 0a 11492i bk9: 0a 11492i bk10: 0a 11492i bk11: 0a 11492i bk12: 0a 11492i bk13: 0a 11492i bk14: 0a 11492i bk15: 0a 11492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000174 
total_CMD = 11492 
util_bw = 2 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 11477 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11492 
n_nop = 11489 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.000174 
Either_Row_CoL_Bus_Util = 0.000261 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000696136
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11492 n_nop=11492 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11492i bk1: 0a 11492i bk2: 0a 11492i bk3: 0a 11492i bk4: 0a 11492i bk5: 0a 11492i bk6: 0a 11492i bk7: 0a 11492i bk8: 0a 11492i bk9: 0a 11492i bk10: 0a 11492i bk11: 0a 11492i bk12: 0a 11492i bk13: 0a 11492i bk14: 0a 11492i bk15: 0a 11492i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 11492 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11492 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11492 
n_nop = 11492 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11492 n_nop=11492 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11492i bk1: 0a 11492i bk2: 0a 11492i bk3: 0a 11492i bk4: 0a 11492i bk5: 0a 11492i bk6: 0a 11492i bk7: 0a 11492i bk8: 0a 11492i bk9: 0a 11492i bk10: 0a 11492i bk11: 0a 11492i bk12: 0a 11492i bk13: 0a 11492i bk14: 0a 11492i bk15: 0a 11492i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11492 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11492 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11492 
n_nop = 11492 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11492 n_nop=11492 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11492i bk1: 0a 11492i bk2: 0a 11492i bk3: 0a 11492i bk4: 0a 11492i bk5: 0a 11492i bk6: 0a 11492i bk7: 0a 11492i bk8: 0a 11492i bk9: 0a 11492i bk10: 0a 11492i bk11: 0a 11492i bk12: 0a 11492i bk13: 0a 11492i bk14: 0a 11492i bk15: 0a 11492i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11492 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11492 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11492 
n_nop = 11492 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11492 n_nop=11490 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.702e-05
n_activity=40 dram_eff=0.025
bk0: 0a 11492i bk1: 1a 11480i bk2: 0a 11492i bk3: 0a 11492i bk4: 0a 11492i bk5: 0a 11492i bk6: 0a 11492i bk7: 0a 11492i bk8: 0a 11492i bk9: 0a 11492i bk10: 0a 11492i bk11: 0a 11492i bk12: 0a 11492i bk13: 0a 11492i bk14: 0a 11492i bk15: 0a 11492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000087 
total_CMD = 11492 
util_bw = 1 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 11479 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11492 
n_nop = 11490 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11492 n_nop=11492 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11492i bk1: 0a 11492i bk2: 0a 11492i bk3: 0a 11492i bk4: 0a 11492i bk5: 0a 11492i bk6: 0a 11492i bk7: 0a 11492i bk8: 0a 11492i bk9: 0a 11492i bk10: 0a 11492i bk11: 0a 11492i bk12: 0a 11492i bk13: 0a 11492i bk14: 0a 11492i bk15: 0a 11492i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11492 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11492 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11492 
n_nop = 11492 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11492 n_nop=11492 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11492i bk1: 0a 11492i bk2: 0a 11492i bk3: 0a 11492i bk4: 0a 11492i bk5: 0a 11492i bk6: 0a 11492i bk7: 0a 11492i bk8: 0a 11492i bk9: 0a 11492i bk10: 0a 11492i bk11: 0a 11492i bk12: 0a 11492i bk13: 0a 11492i bk14: 0a 11492i bk15: 0a 11492i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11492 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11492 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11492 
n_nop = 11492 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11492 n_nop=11492 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11492i bk1: 0a 11492i bk2: 0a 11492i bk3: 0a 11492i bk4: 0a 11492i bk5: 0a 11492i bk6: 0a 11492i bk7: 0a 11492i bk8: 0a 11492i bk9: 0a 11492i bk10: 0a 11492i bk11: 0a 11492i bk12: 0a 11492i bk13: 0a 11492i bk14: 0a 11492i bk15: 0a 11492i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11492 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11492 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11492 
n_nop = 11492 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11492 n_nop=11492 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11492i bk1: 0a 11492i bk2: 0a 11492i bk3: 0a 11492i bk4: 0a 11492i bk5: 0a 11492i bk6: 0a 11492i bk7: 0a 11492i bk8: 0a 11492i bk9: 0a 11492i bk10: 0a 11492i bk11: 0a 11492i bk12: 0a 11492i bk13: 0a 11492i bk14: 0a 11492i bk15: 0a 11492i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11492 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11492 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11492 
n_nop = 11492 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11492 n_nop=11492 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11492i bk1: 0a 11492i bk2: 0a 11492i bk3: 0a 11492i bk4: 0a 11492i bk5: 0a 11492i bk6: 0a 11492i bk7: 0a 11492i bk8: 0a 11492i bk9: 0a 11492i bk10: 0a 11492i bk11: 0a 11492i bk12: 0a 11492i bk13: 0a 11492i bk14: 0a 11492i bk15: 0a 11492i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11492 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11492 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11492 
n_nop = 11492 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11492 n_nop=11492 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11492i bk1: 0a 11492i bk2: 0a 11492i bk3: 0a 11492i bk4: 0a 11492i bk5: 0a 11492i bk6: 0a 11492i bk7: 0a 11492i bk8: 0a 11492i bk9: 0a 11492i bk10: 0a 11492i bk11: 0a 11492i bk12: 0a 11492i bk13: 0a 11492i bk14: 0a 11492i bk15: 0a 11492i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11492 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11492 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11492 
n_nop = 11492 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11492 n_nop=11492 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11492i bk1: 0a 11492i bk2: 0a 11492i bk3: 0a 11492i bk4: 0a 11492i bk5: 0a 11492i bk6: 0a 11492i bk7: 0a 11492i bk8: 0a 11492i bk9: 0a 11492i bk10: 0a 11492i bk11: 0a 11492i bk12: 0a 11492i bk13: 0a 11492i bk14: 0a 11492i bk15: 0a 11492i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11492 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11492 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11492 
n_nop = 11492 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11492 n_nop=11492 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11492i bk1: 0a 11492i bk2: 0a 11492i bk3: 0a 11492i bk4: 0a 11492i bk5: 0a 11492i bk6: 0a 11492i bk7: 0a 11492i bk8: 0a 11492i bk9: 0a 11492i bk10: 0a 11492i bk11: 0a 11492i bk12: 0a 11492i bk13: 0a 11492i bk14: 0a 11492i bk15: 0a 11492i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11492 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11492 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11492 
n_nop = 11492 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11492 n_nop=11492 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11492i bk1: 0a 11492i bk2: 0a 11492i bk3: 0a 11492i bk4: 0a 11492i bk5: 0a 11492i bk6: 0a 11492i bk7: 0a 11492i bk8: 0a 11492i bk9: 0a 11492i bk10: 0a 11492i bk11: 0a 11492i bk12: 0a 11492i bk13: 0a 11492i bk14: 0a 11492i bk15: 0a 11492i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11492 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11492 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11492 
n_nop = 11492 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11492 n_nop=11492 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11492i bk1: 0a 11492i bk2: 0a 11492i bk3: 0a 11492i bk4: 0a 11492i bk5: 0a 11492i bk6: 0a 11492i bk7: 0a 11492i bk8: 0a 11492i bk9: 0a 11492i bk10: 0a 11492i bk11: 0a 11492i bk12: 0a 11492i bk13: 0a 11492i bk14: 0a 11492i bk15: 0a 11492i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11492 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11492 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11492 
n_nop = 11492 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11492 n_nop=11492 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11492i bk1: 0a 11492i bk2: 0a 11492i bk3: 0a 11492i bk4: 0a 11492i bk5: 0a 11492i bk6: 0a 11492i bk7: 0a 11492i bk8: 0a 11492i bk9: 0a 11492i bk10: 0a 11492i bk11: 0a 11492i bk12: 0a 11492i bk13: 0a 11492i bk14: 0a 11492i bk15: 0a 11492i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11492 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11492 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11492 
n_nop = 11492 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11492 n_nop=11492 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11492i bk1: 0a 11492i bk2: 0a 11492i bk3: 0a 11492i bk4: 0a 11492i bk5: 0a 11492i bk6: 0a 11492i bk7: 0a 11492i bk8: 0a 11492i bk9: 0a 11492i bk10: 0a 11492i bk11: 0a 11492i bk12: 0a 11492i bk13: 0a 11492i bk14: 0a 11492i bk15: 0a 11492i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11492 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11492 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11492 
n_nop = 11492 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11492 n_nop=11492 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11492i bk1: 0a 11492i bk2: 0a 11492i bk3: 0a 11492i bk4: 0a 11492i bk5: 0a 11492i bk6: 0a 11492i bk7: 0a 11492i bk8: 0a 11492i bk9: 0a 11492i bk10: 0a 11492i bk11: 0a 11492i bk12: 0a 11492i bk13: 0a 11492i bk14: 0a 11492i bk15: 0a 11492i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11492 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11492 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11492 
n_nop = 11492 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11492 n_nop=11492 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11492i bk1: 0a 11492i bk2: 0a 11492i bk3: 0a 11492i bk4: 0a 11492i bk5: 0a 11492i bk6: 0a 11492i bk7: 0a 11492i bk8: 0a 11492i bk9: 0a 11492i bk10: 0a 11492i bk11: 0a 11492i bk12: 0a 11492i bk13: 0a 11492i bk14: 0a 11492i bk15: 0a 11492i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11492 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11492 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11492 
n_nop = 11492 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11492 n_nop=11492 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11492i bk1: 0a 11492i bk2: 0a 11492i bk3: 0a 11492i bk4: 0a 11492i bk5: 0a 11492i bk6: 0a 11492i bk7: 0a 11492i bk8: 0a 11492i bk9: 0a 11492i bk10: 0a 11492i bk11: 0a 11492i bk12: 0a 11492i bk13: 0a 11492i bk14: 0a 11492i bk15: 0a 11492i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11492 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11492 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11492 
n_nop = 11492 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11492 n_nop=11492 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11492i bk1: 0a 11492i bk2: 0a 11492i bk3: 0a 11492i bk4: 0a 11492i bk5: 0a 11492i bk6: 0a 11492i bk7: 0a 11492i bk8: 0a 11492i bk9: 0a 11492i bk10: 0a 11492i bk11: 0a 11492i bk12: 0a 11492i bk13: 0a 11492i bk14: 0a 11492i bk15: 0a 11492i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11492 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11492 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11492 
n_nop = 11492 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 287, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 354, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 300, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 358, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 293, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 351, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 290, Miss = 2, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 344, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 282, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 344, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 282, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 355, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 296, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 394, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 291, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 351, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 173, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 196, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 156, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 201, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 159, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 194, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 202, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 167, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 201, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 164, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 197, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 201, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 166, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 200, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 220, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 246, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 234, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 223, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 212, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 220, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 242, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 221, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 252, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 225, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 241, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 242, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 11845
L2_total_cache_misses = 6
L2_total_cache_miss_rate = 0.0005
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10860
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 979
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10866
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11845
icnt_total_pkts_simt_to_mem=11845
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 11845
Req_Network_cycles = 16225
Req_Network_injected_packets_per_cycle =       0.7300 
Req_Network_conflicts_per_cycle =       0.6303
Req_Network_conflicts_per_cycle_util =       5.0103
Req_Bank_Level_Parallism =       5.8035
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2459
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0152

Reply_Network_injected_packets_num = 11845
Reply_Network_cycles = 16225
Reply_Network_injected_packets_per_cycle =        0.7300
Reply_Network_conflicts_per_cycle =        0.1088
Reply_Network_conflicts_per_cycle_util =       0.8522
Reply_Bank_Level_Parallism =       5.7195
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0064
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0183
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 426638 (inst/sec)
gpgpu_simulation_rate = 1158 (cycle/sec)
gpgpu_silicon_slowdown = 1036269x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37698..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37690..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37688..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff68d3767c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c5747d7f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 850
gpu_sim_insn = 1117092
gpu_ipc =    1314.2258
gpu_tot_sim_cycle = 17075
gpu_tot_sim_insn = 7090036
gpu_tot_ipc =     415.2290
gpu_tot_issued_cta = 768
gpu_occupancy = 26.8217% 
gpu_tot_occupancy = 23.2902% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.6706
partiton_level_parallism_total  =       0.8764
partiton_level_parallism_util =       7.0270
partiton_level_parallism_util_total  =       6.0221
L2_BW  =     140.9506 GB/Sec
L2_BW_total  =      33.6548 GB/Sec
gpu_total_sim_rate=443127

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 483, Miss = 412, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 399, Miss = 367, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 423, Miss = 373, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 446, Miss = 398, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 356, Miss = 347, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 398, Miss = 364, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 468, Miss = 402, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 426, Miss = 376, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 348, Miss = 337, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 378, Miss = 345, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 328, Miss = 322, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 371, Miss = 342, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 392, Miss = 351, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 336, Miss = 328, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 366, Miss = 345, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 402, Miss = 363, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 500, Miss = 405, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 389, Miss = 351, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 384, Miss = 354, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 328, Miss = 322, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 432, Miss = 371, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 332, Miss = 325, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 500, Miss = 411, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 362, Miss = 341, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 540, Miss = 425, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 382, Miss = 357, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 347, Miss = 332, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 501, Miss = 404, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 336, Miss = 328, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 384, Miss = 353, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 384, Miss = 354, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 486, Miss = 398, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 324, Miss = 319, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 426, Miss = 370, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 402, Miss = 354, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 509, Miss = 414, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 391, Miss = 357, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 461, Miss = 393, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 513, Miss = 414, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 402, Miss = 364, Miss_rate = 0.905, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 16335
	L1D_total_cache_misses = 14588
	L1D_total_cache_miss_rate = 0.8931
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3658
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9256
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 377
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051

Total_core_cache_fail_stats:
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
301, 125, 114, 207, 114, 114, 114, 114, 125, 114, 114, 114, 125, 125, 207, 114, 74, 74, 85, 85, 74, 74, 74, 74, 74, 74, 74, 85, 85, 74, 74, 85, 
gpgpu_n_tot_thrd_icount = 7871072
gpgpu_n_tot_w_icount = 245971
gpgpu_n_stall_shd_mem = 45
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12914
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 45
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:212247	W0_Idle:536145	W0_Scoreboard:567289	W1:11982	W2:506	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
single_issue_nums: WS0:61966	WS1:61986	WS2:60547	WS3:61472	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 103312 {8:12914,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 516560 {40:12914,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
maxmflatency = 343 
max_icnt2mem_latency = 177 
maxmrqlatency = 12 
max_icnt2sh_latency = 20 
averagemflatency = 200 
avg_icnt2mem_latency = 40 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:4 	1 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14669 	296 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	8788 	4486 	1559 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13613 	1195 	144 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0       802         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       785         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0       857         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       811         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0       809         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6/5 = 1.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 6
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none        1075    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none        1637    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none         888    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        793    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none        1449    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        187       187       327       187       187         0       187       187       187         0       254       257       341       297       188       187
dram[1]:        187       328       188       187       187         0       187         0       187         0       267       297       298       286       188       220
dram[2]:        187       187       187       327         0         0       187       187         0       187       340       256       277       302       239       264
dram[3]:        327       187       187       187         0       191         0         0       187       187       332       248       272       294       245       227
dram[4]:        187       187       187       187         0         0         0         0       187         0       309       309       287       268       187       273
dram[5]:        187       187       187       187         0       187       187         0       187       187       251       282       256       315       215       261
dram[6]:        187       187       187       187       343         0       187         0         0         0       242       340       295       257       236       187
dram[7]:        187       327       187       187       187         0         0       187         0         0       247       288       340       289       187       303
dram[8]:        187       187       187       187         0         0         0       187       187         0       243       255       244       217       290       338
dram[9]:        187         0       187       187       191         0       187       194         0       187       233       308       242       217       287       324
dram[10]:        187       187       187         0         0         0         0         0         0         0       242       264       334       317       288       285
dram[11]:        187       187       187       187       188         0         0       187         0         0       296       251       231       307       271       279
dram[12]:        187       187       187       187       187       187         0         0         0         0       231       257       331       221       242       227
dram[13]:        187       187       187       187       189         0         0         0         0         0       240       255       312       233       305       187
dram[14]:        188         0       187       187         0         0         0       187         0       187       240       247       267       274       288       333
dram[15]:        187       187       187       187         0         0         0       187       187         0       240       263       291       276       187       187
dram[16]:        187       187       187       187         0         0         0         0         0         0       252       337       328       253       320       317
dram[17]:          0       187       188       187         0         0       187         0         0         0       253       327       312       243       325       220
dram[18]:        187       187       187       187       192         0         0         0         0         0       313       241       234       295       187       276
dram[19]:        187       187       187       187         0         0         0         0         0         0       254       266       220       333       188       218
dram[20]:        187       187       187       187         0         0         0         0         0         0       245       243       268       326       277       247
dram[21]:        187         0         0       187         0         0       187         0         0       187       243       244       289       274       213       276
dram[22]:          0       187       187       187         0         0         0         0       187         0       258       329       327       297       331       187
dram[23]:        187       187       187       187         0         0       187         0       187         0       264       327       313       276       333       234
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12094 n_nop=12092 n_act=1 n_pre=0 n_ref_event=94306558778016 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.269e-05
n_activity=40 dram_eff=0.025
bk0: 0a 12094i bk1: 0a 12094i bk2: 1a 12082i bk3: 0a 12094i bk4: 0a 12094i bk5: 0a 12094i bk6: 0a 12094i bk7: 0a 12094i bk8: 0a 12094i bk9: 0a 12094i bk10: 0a 12094i bk11: 0a 12094i bk12: 0a 12094i bk13: 0a 12094i bk14: 0a 12094i bk15: 0a 12094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673494
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000083 
total_CMD = 12094 
util_bw = 1 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 12081 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12094 
n_nop = 12092 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 94306558778016 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000165 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12094 n_nop=12092 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.269e-05
n_activity=40 dram_eff=0.025
bk0: 0a 12094i bk1: 1a 12082i bk2: 0a 12094i bk3: 0a 12094i bk4: 0a 12094i bk5: 0a 12094i bk6: 0a 12094i bk7: 0a 12094i bk8: 0a 12094i bk9: 0a 12094i bk10: 0a 12094i bk11: 0a 12094i bk12: 0a 12094i bk13: 0a 12094i bk14: 0a 12094i bk15: 0a 12094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000083 
total_CMD = 12094 
util_bw = 1 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 12081 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12094 
n_nop = 12092 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000165 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12094 n_nop=12092 n_act=1 n_pre=0 n_ref_event=4564736266875427237 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.269e-05
n_activity=40 dram_eff=0.025
bk0: 0a 12094i bk1: 0a 12094i bk2: 0a 12094i bk3: 1a 12082i bk4: 0a 12094i bk5: 0a 12094i bk6: 0a 12094i bk7: 0a 12094i bk8: 0a 12094i bk9: 0a 12094i bk10: 0a 12094i bk11: 0a 12094i bk12: 0a 12094i bk13: 0a 12094i bk14: 0a 12094i bk15: 0a 12094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000083 
total_CMD = 12094 
util_bw = 1 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 12081 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12094 
n_nop = 12092 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 4564736266875427237 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000165 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12094 n_nop=12091 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001654
n_activity=40 dram_eff=0.05
bk0: 2a 12081i bk1: 0a 12094i bk2: 0a 12094i bk3: 0a 12094i bk4: 0a 12094i bk5: 0a 12094i bk6: 0a 12094i bk7: 0a 12094i bk8: 0a 12094i bk9: 0a 12094i bk10: 0a 12094i bk11: 0a 12094i bk12: 0a 12094i bk13: 0a 12094i bk14: 0a 12094i bk15: 0a 12094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000165 
total_CMD = 12094 
util_bw = 2 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 12079 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12094 
n_nop = 12091 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000248 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000661485
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12094 n_nop=12094 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12094i bk1: 0a 12094i bk2: 0a 12094i bk3: 0a 12094i bk4: 0a 12094i bk5: 0a 12094i bk6: 0a 12094i bk7: 0a 12094i bk8: 0a 12094i bk9: 0a 12094i bk10: 0a 12094i bk11: 0a 12094i bk12: 0a 12094i bk13: 0a 12094i bk14: 0a 12094i bk15: 0a 12094i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 12094 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12094 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12094 
n_nop = 12094 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12094 n_nop=12094 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12094i bk1: 0a 12094i bk2: 0a 12094i bk3: 0a 12094i bk4: 0a 12094i bk5: 0a 12094i bk6: 0a 12094i bk7: 0a 12094i bk8: 0a 12094i bk9: 0a 12094i bk10: 0a 12094i bk11: 0a 12094i bk12: 0a 12094i bk13: 0a 12094i bk14: 0a 12094i bk15: 0a 12094i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12094 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12094 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12094 
n_nop = 12094 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12094 n_nop=12094 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12094i bk1: 0a 12094i bk2: 0a 12094i bk3: 0a 12094i bk4: 0a 12094i bk5: 0a 12094i bk6: 0a 12094i bk7: 0a 12094i bk8: 0a 12094i bk9: 0a 12094i bk10: 0a 12094i bk11: 0a 12094i bk12: 0a 12094i bk13: 0a 12094i bk14: 0a 12094i bk15: 0a 12094i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12094 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12094 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12094 
n_nop = 12094 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12094 n_nop=12092 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.269e-05
n_activity=40 dram_eff=0.025
bk0: 0a 12094i bk1: 1a 12082i bk2: 0a 12094i bk3: 0a 12094i bk4: 0a 12094i bk5: 0a 12094i bk6: 0a 12094i bk7: 0a 12094i bk8: 0a 12094i bk9: 0a 12094i bk10: 0a 12094i bk11: 0a 12094i bk12: 0a 12094i bk13: 0a 12094i bk14: 0a 12094i bk15: 0a 12094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000083 
total_CMD = 12094 
util_bw = 1 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 12081 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12094 
n_nop = 12092 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000165 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12094 n_nop=12094 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12094i bk1: 0a 12094i bk2: 0a 12094i bk3: 0a 12094i bk4: 0a 12094i bk5: 0a 12094i bk6: 0a 12094i bk7: 0a 12094i bk8: 0a 12094i bk9: 0a 12094i bk10: 0a 12094i bk11: 0a 12094i bk12: 0a 12094i bk13: 0a 12094i bk14: 0a 12094i bk15: 0a 12094i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12094 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12094 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12094 
n_nop = 12094 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12094 n_nop=12094 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12094i bk1: 0a 12094i bk2: 0a 12094i bk3: 0a 12094i bk4: 0a 12094i bk5: 0a 12094i bk6: 0a 12094i bk7: 0a 12094i bk8: 0a 12094i bk9: 0a 12094i bk10: 0a 12094i bk11: 0a 12094i bk12: 0a 12094i bk13: 0a 12094i bk14: 0a 12094i bk15: 0a 12094i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12094 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12094 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12094 
n_nop = 12094 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12094 n_nop=12094 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12094i bk1: 0a 12094i bk2: 0a 12094i bk3: 0a 12094i bk4: 0a 12094i bk5: 0a 12094i bk6: 0a 12094i bk7: 0a 12094i bk8: 0a 12094i bk9: 0a 12094i bk10: 0a 12094i bk11: 0a 12094i bk12: 0a 12094i bk13: 0a 12094i bk14: 0a 12094i bk15: 0a 12094i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12094 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12094 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12094 
n_nop = 12094 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12094 n_nop=12094 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12094i bk1: 0a 12094i bk2: 0a 12094i bk3: 0a 12094i bk4: 0a 12094i bk5: 0a 12094i bk6: 0a 12094i bk7: 0a 12094i bk8: 0a 12094i bk9: 0a 12094i bk10: 0a 12094i bk11: 0a 12094i bk12: 0a 12094i bk13: 0a 12094i bk14: 0a 12094i bk15: 0a 12094i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12094 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12094 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12094 
n_nop = 12094 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12094 n_nop=12094 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12094i bk1: 0a 12094i bk2: 0a 12094i bk3: 0a 12094i bk4: 0a 12094i bk5: 0a 12094i bk6: 0a 12094i bk7: 0a 12094i bk8: 0a 12094i bk9: 0a 12094i bk10: 0a 12094i bk11: 0a 12094i bk12: 0a 12094i bk13: 0a 12094i bk14: 0a 12094i bk15: 0a 12094i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12094 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12094 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12094 
n_nop = 12094 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12094 n_nop=12094 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12094i bk1: 0a 12094i bk2: 0a 12094i bk3: 0a 12094i bk4: 0a 12094i bk5: 0a 12094i bk6: 0a 12094i bk7: 0a 12094i bk8: 0a 12094i bk9: 0a 12094i bk10: 0a 12094i bk11: 0a 12094i bk12: 0a 12094i bk13: 0a 12094i bk14: 0a 12094i bk15: 0a 12094i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12094 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12094 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12094 
n_nop = 12094 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12094 n_nop=12094 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12094i bk1: 0a 12094i bk2: 0a 12094i bk3: 0a 12094i bk4: 0a 12094i bk5: 0a 12094i bk6: 0a 12094i bk7: 0a 12094i bk8: 0a 12094i bk9: 0a 12094i bk10: 0a 12094i bk11: 0a 12094i bk12: 0a 12094i bk13: 0a 12094i bk14: 0a 12094i bk15: 0a 12094i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12094 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12094 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12094 
n_nop = 12094 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12094 n_nop=12094 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12094i bk1: 0a 12094i bk2: 0a 12094i bk3: 0a 12094i bk4: 0a 12094i bk5: 0a 12094i bk6: 0a 12094i bk7: 0a 12094i bk8: 0a 12094i bk9: 0a 12094i bk10: 0a 12094i bk11: 0a 12094i bk12: 0a 12094i bk13: 0a 12094i bk14: 0a 12094i bk15: 0a 12094i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12094 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12094 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12094 
n_nop = 12094 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12094 n_nop=12094 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12094i bk1: 0a 12094i bk2: 0a 12094i bk3: 0a 12094i bk4: 0a 12094i bk5: 0a 12094i bk6: 0a 12094i bk7: 0a 12094i bk8: 0a 12094i bk9: 0a 12094i bk10: 0a 12094i bk11: 0a 12094i bk12: 0a 12094i bk13: 0a 12094i bk14: 0a 12094i bk15: 0a 12094i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12094 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12094 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12094 
n_nop = 12094 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12094 n_nop=12094 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12094i bk1: 0a 12094i bk2: 0a 12094i bk3: 0a 12094i bk4: 0a 12094i bk5: 0a 12094i bk6: 0a 12094i bk7: 0a 12094i bk8: 0a 12094i bk9: 0a 12094i bk10: 0a 12094i bk11: 0a 12094i bk12: 0a 12094i bk13: 0a 12094i bk14: 0a 12094i bk15: 0a 12094i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12094 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12094 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12094 
n_nop = 12094 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12094 n_nop=12094 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12094i bk1: 0a 12094i bk2: 0a 12094i bk3: 0a 12094i bk4: 0a 12094i bk5: 0a 12094i bk6: 0a 12094i bk7: 0a 12094i bk8: 0a 12094i bk9: 0a 12094i bk10: 0a 12094i bk11: 0a 12094i bk12: 0a 12094i bk13: 0a 12094i bk14: 0a 12094i bk15: 0a 12094i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12094 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12094 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12094 
n_nop = 12094 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12094 n_nop=12094 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12094i bk1: 0a 12094i bk2: 0a 12094i bk3: 0a 12094i bk4: 0a 12094i bk5: 0a 12094i bk6: 0a 12094i bk7: 0a 12094i bk8: 0a 12094i bk9: 0a 12094i bk10: 0a 12094i bk11: 0a 12094i bk12: 0a 12094i bk13: 0a 12094i bk14: 0a 12094i bk15: 0a 12094i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12094 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12094 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12094 
n_nop = 12094 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12094 n_nop=12094 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12094i bk1: 0a 12094i bk2: 0a 12094i bk3: 0a 12094i bk4: 0a 12094i bk5: 0a 12094i bk6: 0a 12094i bk7: 0a 12094i bk8: 0a 12094i bk9: 0a 12094i bk10: 0a 12094i bk11: 0a 12094i bk12: 0a 12094i bk13: 0a 12094i bk14: 0a 12094i bk15: 0a 12094i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12094 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12094 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12094 
n_nop = 12094 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12094 n_nop=12094 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12094i bk1: 0a 12094i bk2: 0a 12094i bk3: 0a 12094i bk4: 0a 12094i bk5: 0a 12094i bk6: 0a 12094i bk7: 0a 12094i bk8: 0a 12094i bk9: 0a 12094i bk10: 0a 12094i bk11: 0a 12094i bk12: 0a 12094i bk13: 0a 12094i bk14: 0a 12094i bk15: 0a 12094i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12094 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12094 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12094 
n_nop = 12094 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12094 n_nop=12094 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12094i bk1: 0a 12094i bk2: 0a 12094i bk3: 0a 12094i bk4: 0a 12094i bk5: 0a 12094i bk6: 0a 12094i bk7: 0a 12094i bk8: 0a 12094i bk9: 0a 12094i bk10: 0a 12094i bk11: 0a 12094i bk12: 0a 12094i bk13: 0a 12094i bk14: 0a 12094i bk15: 0a 12094i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12094 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12094 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12094 
n_nop = 12094 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12094 n_nop=12094 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12094i bk1: 0a 12094i bk2: 0a 12094i bk3: 0a 12094i bk4: 0a 12094i bk5: 0a 12094i bk6: 0a 12094i bk7: 0a 12094i bk8: 0a 12094i bk9: 0a 12094i bk10: 0a 12094i bk11: 0a 12094i bk12: 0a 12094i bk13: 0a 12094i bk14: 0a 12094i bk15: 0a 12094i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12094 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12094 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12094 
n_nop = 12094 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 421, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 367, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 441, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 371, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 421, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 363, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 427, Miss = 2, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 361, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 416, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 364, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 419, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 361, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 425, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 676, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 426, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 369, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 204, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 234, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 211, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 238, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 202, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 260, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 212, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 209, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 240, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 212, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 207, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 241, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 209, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 331, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 346, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 255, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 332, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 250, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 314, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 255, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 334, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 254, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 334, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 335, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 254, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 357, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 256, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 14965
L2_total_cache_misses = 6
L2_total_cache_miss_rate = 0.0004
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12914
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=14965
icnt_total_pkts_simt_to_mem=14965
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 14965
Req_Network_cycles = 17075
Req_Network_injected_packets_per_cycle =       0.8764 
Req_Network_conflicts_per_cycle =       0.9940
Req_Network_conflicts_per_cycle_util =       6.8302
Req_Bank_Level_Parallism =       6.0221
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3182
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0183

Reply_Network_injected_packets_num = 14965
Reply_Network_cycles = 17075
Reply_Network_injected_packets_per_cycle =        0.8764
Reply_Network_conflicts_per_cycle =        0.1522
Reply_Network_conflicts_per_cycle_util =       1.0252
Reply_Bank_Level_Parallism =       5.9034
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0082
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0219
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 443127 (inst/sec)
gpgpu_simulation_rate = 1067 (cycle/sec)
gpgpu_silicon_slowdown = 1124648x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37668..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37660..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37658..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37650..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37648..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37640..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff68d376f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c5747d7dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 6825
gpu_sim_insn = 1290400
gpu_ipc =     189.0696
gpu_tot_sim_cycle = 23900
gpu_tot_sim_insn = 8380436
gpu_tot_ipc =     350.6458
gpu_tot_issued_cta = 896
gpu_occupancy = 8.4569% 
gpu_tot_occupancy = 16.3167% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3543
partiton_level_parallism_total  =       1.0129
partiton_level_parallism_util =       2.7003
partiton_level_parallism_util_total  =       4.0975
L2_BW  =      52.0046 GB/Sec
L2_BW_total  =      38.8949 GB/Sec
gpu_total_sim_rate=335217

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 695, Miss = 541, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 560, Miss = 470, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 551, Miss = 460, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 799, Miss = 594, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 992, Miss = 680, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 951, Miss = 654, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 936, Miss = 649, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 932, Miss = 640, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1125, Miss = 740, Miss_rate = 0.658, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 856, Miss = 609, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 636, Miss = 501, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1177, Miss = 762, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 929, Miss = 642, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 812, Miss = 589, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 887, Miss = 628, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 736, Miss = 554, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1010, Miss = 674, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 615, Miss = 487, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 681, Miss = 522, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 678, Miss = 515, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 667, Miss = 510, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 837, Miss = 595, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 851, Miss = 613, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 866, Miss = 608, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 939, Miss = 642, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 700, Miss = 533, Miss_rate = 0.761, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 855, Miss = 601, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 784, Miss = 566, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 718, Miss = 538, Miss_rate = 0.749, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 686, Miss = 523, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 868, Miss = 610, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 804, Miss = 577, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 748, Miss = 547, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 860, Miss = 610, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 742, Miss = 544, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 773, Miss = 565, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 866, Miss = 606, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 922, Miss = 637, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 977, Miss = 665, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 765, Miss = 564, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 32786
	L1D_total_cache_misses = 23565
	L1D_total_cache_miss_rate = 0.7188
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8575
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11023
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 646
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26761
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025

Total_core_cache_fail_stats:
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
321, 145, 134, 227, 134, 134, 134, 134, 145, 134, 134, 134, 145, 145, 227, 134, 94, 208, 105, 324, 94, 94, 94, 94, 250, 94, 94, 105, 105, 94, 94, 105, 
gpgpu_n_tot_thrd_icount = 10604928
gpgpu_n_tot_w_icount = 331404
gpgpu_n_stall_shd_mem = 957
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18183
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 957
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:253749	W0_Idle:1147252	W0_Scoreboard:1213431	W1:53059	W2:3808	W3:105	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
single_issue_nums: WS0:82563	WS1:84012	WS2:82892	WS3:81937	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 145464 {8:18183,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 727320 {40:18183,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
maxmflatency = 343 
max_icnt2mem_latency = 177 
maxmrqlatency = 19 
max_icnt2sh_latency = 20 
averagemflatency = 198 
avg_icnt2mem_latency = 33 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:26 	12 	0 	2 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23793 	415 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	16910 	5175 	1991 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	22569 	1411 	215 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       795       793       802       788         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       860       785         0       798         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       788         0       805       857         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       811       795         0       838         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       815       793       785       831         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       790       809         0         0         0         0         0         0         0         0         0      1100         0         0         0 
dram[6]:       794       809       822       869         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       798       809       802         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  3.000000  4.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.000000  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.000000  1.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[6]:  1.000000  2.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  2.000000  2.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 44/27 = 1.629630
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         3         4         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         3         2         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         3         1         2         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         1         1         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[6]:         1         2         1         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         2         3         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 44
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6689      2749      1766      6874    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       6689      7063    none        7808    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3414    none        6506      5564    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2752      2947    none        7623    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2754      6880      3127      5937    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none        5376      5940    none      none      none      none      none      none      none      none      none       55094    none      none      none  
dram[6]:       6504      3225      7250      7061    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       3313      3406      2254    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        328       327       327       327       187       187       187       187       187       187       254       262       341       297       189       188
dram[1]:        327       328       190       327       187       187       194       189       187       187       267       297       298       286       188       220
dram[2]:        329       189       328       327       189       189       187       189       187       189       340       262       277       302       239       264
dram[3]:        327       328       192       327       187       191       187       187       188       188       332       256       272       294       245       227
dram[4]:        329       328       328       327       188       187       188       187       189       188       309       309       287       268       188       273
dram[5]:        188       327       328       187       193       189       188       189       187       187       251       282       328       315       215       261
dram[6]:        328       327       327       327       343       191       187       187       187       187       246       340       295       257       236       189
dram[7]:        326       327       328       189       187       189       187       187         0       187       247       288       340       289       188       303
dram[8]:        187       187       187       187         0       187         0       187       187         0       243       255       244       217       290       338
dram[9]:        188       187       187       188       191       187       187       194       187       187       246       308       242       217       287       324
dram[10]:        188       187       187       187       195       187       187       188         0       187       242       270       334       317       288       285
dram[11]:        187       187       187       187       188       189       187       194       187       187       296       268       231       307       271       279
dram[12]:        188       187       188       187       187       187       187       188       187       187       231       262       331       221       242       227
dram[13]:        188       188       188       187       189       187       187       188       187       188       240       259       312       233       305       187
dram[14]:        188       188       189       187       187       187       188       187       187       188       240       247       267       274       288       333
dram[15]:        189       188       188       187       189       187       187       187       187       187       240       263       291       276       188       188
dram[16]:        187       187       187       188       188       194         0       187       187       187       270       337       328       253       320       317
dram[17]:        187       187       189       187       188       196       187       187       187       188       270       327       312       243       325       220
dram[18]:        187       187       187       187       192       187       187         0       187       187       313       252       234       295       188       276
dram[19]:        188       187       190       187       187       187         0       187         0       187       254       266       220       333       188       218
dram[20]:        187       188       187       187       187       188         0       187       187         0       245       249       268       326       277       247
dram[21]:        188       189       187       188       192       191       187       188       187       187       244       251       289       274       213       276
dram[22]:        187       187       188       187         0       194       187       187       187       187       260       329       327       297       331       188
dram[23]:        187       188       190       189         0       187       187       187       188       187       264       327       313       276       333       234
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16928 n_nop=16915 n_act=4 n_pre=0 n_ref_event=94306558778016 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005317
n_activity=91 dram_eff=0.0989
bk0: 1a 16915i bk1: 3a 16915i bk2: 4a 16912i bk3: 1a 16916i bk4: 0a 16928i bk5: 0a 16928i bk6: 0a 16928i bk7: 0a 16928i bk8: 0a 16928i bk9: 0a 16928i bk10: 0a 16928i bk11: 0a 16928i bk12: 0a 16928i bk13: 0a 16928i bk14: 0a 16928i bk15: 0a 16928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555556
Row_Buffer_Locality_read = 0.555556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.800000
Bank_Level_Parallism_Col = 0.673494
Bank_Level_Parallism_Ready = 1.222222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000532 
total_CMD = 16928 
util_bw = 9 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 16893 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16928 
n_nop = 16915 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 94306558778016 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 9 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.000532 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16928 n_nop=16922 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001772
n_activity=120 dram_eff=0.025
bk0: 1a 16916i bk1: 1a 16916i bk2: 0a 16928i bk3: 1a 16916i bk4: 0a 16928i bk5: 0a 16928i bk6: 0a 16928i bk7: 0a 16928i bk8: 0a 16928i bk9: 0a 16928i bk10: 0a 16928i bk11: 0a 16928i bk12: 0a 16928i bk13: 0a 16928i bk14: 0a 16928i bk15: 0a 16928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000177 
total_CMD = 16928 
util_bw = 3 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 16889 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16928 
n_nop = 16922 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000177 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000354 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16928 n_nop=16922 n_act=3 n_pre=0 n_ref_event=4564736266875427237 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002363
n_activity=92 dram_eff=0.04348
bk0: 2a 16915i bk1: 0a 16928i bk2: 1a 16916i bk3: 1a 16916i bk4: 0a 16928i bk5: 0a 16928i bk6: 0a 16928i bk7: 0a 16928i bk8: 0a 16928i bk9: 0a 16928i bk10: 0a 16928i bk11: 0a 16928i bk12: 0a 16928i bk13: 0a 16928i bk14: 0a 16928i bk15: 0a 16928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.250000
Row_Buffer_Locality_read = 0.250000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.078947
Bank_Level_Parallism_Col = 1.055556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.055556 

BW Util details:
bwutil = 0.000236 
total_CMD = 16928 
util_bw = 4 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 16890 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16928 
n_nop = 16922 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4564736266875427237 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 4 
Row_Bus_Util =  0.000177 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000354 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.166667 
queue_avg = 0.000709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000708885
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16928 n_nop=16919 n_act=3 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003544
n_activity=110 dram_eff=0.05455
bk0: 3a 16915i bk1: 2a 16915i bk2: 0a 16928i bk3: 1a 16916i bk4: 0a 16928i bk5: 0a 16928i bk6: 0a 16928i bk7: 0a 16928i bk8: 0a 16928i bk9: 0a 16928i bk10: 0a 16928i bk11: 0a 16928i bk12: 0a 16928i bk13: 0a 16928i bk14: 0a 16928i bk15: 0a 16928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.023256
Bank_Level_Parallism_Col = 1.025000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025000 

BW Util details:
bwutil = 0.000354 
total_CMD = 16928 
util_bw = 6 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 16885 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16928 
n_nop = 16919 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 6 
Row_Bus_Util =  0.000177 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000532 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00118147
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16928 n_nop=16917 n_act=4 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004135
n_activity=72 dram_eff=0.09722
bk0: 3a 16914i bk1: 1a 16916i bk2: 2a 16915i bk3: 1a 16916i bk4: 0a 16928i bk5: 0a 16928i bk6: 0a 16928i bk7: 0a 16928i bk8: 0a 16928i bk9: 0a 16928i bk10: 0a 16928i bk11: 0a 16928i bk12: 0a 16928i bk13: 0a 16928i bk14: 0a 16928i bk15: 0a 16928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.428571
Row_Buffer_Locality_read = 0.428571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.380952
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000414 
total_CMD = 16928 
util_bw = 7 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 16886 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16928 
n_nop = 16917 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 7 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.000414 
Either_Row_CoL_Bus_Util = 0.000650 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000767958
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16928 n_nop=16922 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001772
n_activity=94 dram_eff=0.03191
bk0: 0a 16928i bk1: 1a 16916i bk2: 1a 16916i bk3: 0a 16928i bk4: 0a 16928i bk5: 0a 16928i bk6: 0a 16928i bk7: 0a 16928i bk8: 0a 16928i bk9: 0a 16928i bk10: 0a 16928i bk11: 0a 16928i bk12: 1a 16916i bk13: 0a 16928i bk14: 0a 16928i bk15: 0a 16928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000177 
total_CMD = 16928 
util_bw = 3 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 16889 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16928 
n_nop = 16922 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000177 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000354 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16928 n_nop=16919 n_act=4 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002954
n_activity=93 dram_eff=0.05376
bk0: 1a 16916i bk1: 2a 16915i bk2: 1a 16916i bk3: 1a 16916i bk4: 0a 16928i bk5: 0a 16928i bk6: 0a 16928i bk7: 0a 16928i bk8: 0a 16928i bk9: 0a 16928i bk10: 0a 16928i bk11: 0a 16928i bk12: 0a 16928i bk13: 0a 16928i bk14: 0a 16928i bk15: 0a 16928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.200000
Row_Buffer_Locality_read = 0.200000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173913
Bank_Level_Parallism_Col = 1.136364
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.136364 

BW Util details:
bwutil = 0.000295 
total_CMD = 16928 
util_bw = 5 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 16882 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16928 
n_nop = 16919 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 5 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.000295 
Either_Row_CoL_Bus_Util = 0.000532 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000413516
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16928 n_nop=16918 n_act=3 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004135
n_activity=84 dram_eff=0.08333
bk0: 2a 16916i bk1: 2a 16916i bk2: 3a 16915i bk3: 0a 16928i bk4: 0a 16928i bk5: 0a 16928i bk6: 0a 16928i bk7: 0a 16928i bk8: 0a 16928i bk9: 0a 16928i bk10: 0a 16928i bk11: 0a 16928i bk12: 0a 16928i bk13: 0a 16928i bk14: 0a 16928i bk15: 0a 16928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571429
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.322581
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.322581 

BW Util details:
bwutil = 0.000414 
total_CMD = 16928 
util_bw = 7 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 16895 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16928 
n_nop = 16918 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 7 
Row_Bus_Util =  0.000177 
CoL_Bus_Util = 0.000414 
Either_Row_CoL_Bus_Util = 0.000591 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000649811
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16928 n_nop=16928 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16928i bk1: 0a 16928i bk2: 0a 16928i bk3: 0a 16928i bk4: 0a 16928i bk5: 0a 16928i bk6: 0a 16928i bk7: 0a 16928i bk8: 0a 16928i bk9: 0a 16928i bk10: 0a 16928i bk11: 0a 16928i bk12: 0a 16928i bk13: 0a 16928i bk14: 0a 16928i bk15: 0a 16928i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16928 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16928 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16928 
n_nop = 16928 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16928 n_nop=16928 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16928i bk1: 0a 16928i bk2: 0a 16928i bk3: 0a 16928i bk4: 0a 16928i bk5: 0a 16928i bk6: 0a 16928i bk7: 0a 16928i bk8: 0a 16928i bk9: 0a 16928i bk10: 0a 16928i bk11: 0a 16928i bk12: 0a 16928i bk13: 0a 16928i bk14: 0a 16928i bk15: 0a 16928i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16928 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16928 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16928 
n_nop = 16928 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16928 n_nop=16928 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16928i bk1: 0a 16928i bk2: 0a 16928i bk3: 0a 16928i bk4: 0a 16928i bk5: 0a 16928i bk6: 0a 16928i bk7: 0a 16928i bk8: 0a 16928i bk9: 0a 16928i bk10: 0a 16928i bk11: 0a 16928i bk12: 0a 16928i bk13: 0a 16928i bk14: 0a 16928i bk15: 0a 16928i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16928 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16928 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16928 
n_nop = 16928 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16928 n_nop=16928 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16928i bk1: 0a 16928i bk2: 0a 16928i bk3: 0a 16928i bk4: 0a 16928i bk5: 0a 16928i bk6: 0a 16928i bk7: 0a 16928i bk8: 0a 16928i bk9: 0a 16928i bk10: 0a 16928i bk11: 0a 16928i bk12: 0a 16928i bk13: 0a 16928i bk14: 0a 16928i bk15: 0a 16928i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16928 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16928 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16928 
n_nop = 16928 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16928 n_nop=16928 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16928i bk1: 0a 16928i bk2: 0a 16928i bk3: 0a 16928i bk4: 0a 16928i bk5: 0a 16928i bk6: 0a 16928i bk7: 0a 16928i bk8: 0a 16928i bk9: 0a 16928i bk10: 0a 16928i bk11: 0a 16928i bk12: 0a 16928i bk13: 0a 16928i bk14: 0a 16928i bk15: 0a 16928i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16928 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16928 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16928 
n_nop = 16928 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16928 n_nop=16928 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16928i bk1: 0a 16928i bk2: 0a 16928i bk3: 0a 16928i bk4: 0a 16928i bk5: 0a 16928i bk6: 0a 16928i bk7: 0a 16928i bk8: 0a 16928i bk9: 0a 16928i bk10: 0a 16928i bk11: 0a 16928i bk12: 0a 16928i bk13: 0a 16928i bk14: 0a 16928i bk15: 0a 16928i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16928 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16928 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16928 
n_nop = 16928 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16928 n_nop=16928 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16928i bk1: 0a 16928i bk2: 0a 16928i bk3: 0a 16928i bk4: 0a 16928i bk5: 0a 16928i bk6: 0a 16928i bk7: 0a 16928i bk8: 0a 16928i bk9: 0a 16928i bk10: 0a 16928i bk11: 0a 16928i bk12: 0a 16928i bk13: 0a 16928i bk14: 0a 16928i bk15: 0a 16928i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16928 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16928 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16928 
n_nop = 16928 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16928 n_nop=16928 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16928i bk1: 0a 16928i bk2: 0a 16928i bk3: 0a 16928i bk4: 0a 16928i bk5: 0a 16928i bk6: 0a 16928i bk7: 0a 16928i bk8: 0a 16928i bk9: 0a 16928i bk10: 0a 16928i bk11: 0a 16928i bk12: 0a 16928i bk13: 0a 16928i bk14: 0a 16928i bk15: 0a 16928i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16928 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16928 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16928 
n_nop = 16928 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16928 n_nop=16928 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16928i bk1: 0a 16928i bk2: 0a 16928i bk3: 0a 16928i bk4: 0a 16928i bk5: 0a 16928i bk6: 0a 16928i bk7: 0a 16928i bk8: 0a 16928i bk9: 0a 16928i bk10: 0a 16928i bk11: 0a 16928i bk12: 0a 16928i bk13: 0a 16928i bk14: 0a 16928i bk15: 0a 16928i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16928 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16928 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16928 
n_nop = 16928 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16928 n_nop=16928 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16928i bk1: 0a 16928i bk2: 0a 16928i bk3: 0a 16928i bk4: 0a 16928i bk5: 0a 16928i bk6: 0a 16928i bk7: 0a 16928i bk8: 0a 16928i bk9: 0a 16928i bk10: 0a 16928i bk11: 0a 16928i bk12: 0a 16928i bk13: 0a 16928i bk14: 0a 16928i bk15: 0a 16928i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16928 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16928 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16928 
n_nop = 16928 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16928 n_nop=16928 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16928i bk1: 0a 16928i bk2: 0a 16928i bk3: 0a 16928i bk4: 0a 16928i bk5: 0a 16928i bk6: 0a 16928i bk7: 0a 16928i bk8: 0a 16928i bk9: 0a 16928i bk10: 0a 16928i bk11: 0a 16928i bk12: 0a 16928i bk13: 0a 16928i bk14: 0a 16928i bk15: 0a 16928i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16928 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16928 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16928 
n_nop = 16928 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16928 n_nop=16928 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16928i bk1: 0a 16928i bk2: 0a 16928i bk3: 0a 16928i bk4: 0a 16928i bk5: 0a 16928i bk6: 0a 16928i bk7: 0a 16928i bk8: 0a 16928i bk9: 0a 16928i bk10: 0a 16928i bk11: 0a 16928i bk12: 0a 16928i bk13: 0a 16928i bk14: 0a 16928i bk15: 0a 16928i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16928 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16928 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16928 
n_nop = 16928 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16928 n_nop=16928 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16928i bk1: 0a 16928i bk2: 0a 16928i bk3: 0a 16928i bk4: 0a 16928i bk5: 0a 16928i bk6: 0a 16928i bk7: 0a 16928i bk8: 0a 16928i bk9: 0a 16928i bk10: 0a 16928i bk11: 0a 16928i bk12: 0a 16928i bk13: 0a 16928i bk14: 0a 16928i bk15: 0a 16928i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16928 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16928 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16928 
n_nop = 16928 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16928 n_nop=16928 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16928i bk1: 0a 16928i bk2: 0a 16928i bk3: 0a 16928i bk4: 0a 16928i bk5: 0a 16928i bk6: 0a 16928i bk7: 0a 16928i bk8: 0a 16928i bk9: 0a 16928i bk10: 0a 16928i bk11: 0a 16928i bk12: 0a 16928i bk13: 0a 16928i bk14: 0a 16928i bk15: 0a 16928i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16928 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16928 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16928 
n_nop = 16928 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16928 n_nop=16928 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16928i bk1: 0a 16928i bk2: 0a 16928i bk3: 0a 16928i bk4: 0a 16928i bk5: 0a 16928i bk6: 0a 16928i bk7: 0a 16928i bk8: 0a 16928i bk9: 0a 16928i bk10: 0a 16928i bk11: 0a 16928i bk12: 0a 16928i bk13: 0a 16928i bk14: 0a 16928i bk15: 0a 16928i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16928 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16928 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16928 
n_nop = 16928 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16928 n_nop=16928 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16928i bk1: 0a 16928i bk2: 0a 16928i bk3: 0a 16928i bk4: 0a 16928i bk5: 0a 16928i bk6: 0a 16928i bk7: 0a 16928i bk8: 0a 16928i bk9: 0a 16928i bk10: 0a 16928i bk11: 0a 16928i bk12: 0a 16928i bk13: 0a 16928i bk14: 0a 16928i bk15: 0a 16928i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16928 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16928 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16928 
n_nop = 16928 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 840, Miss = 9, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 510, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 829, Miss = 3, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 527, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 781, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 523, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 845, Miss = 6, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 515, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 798, Miss = 7, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 531, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 814, Miss = 3, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 503, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 835, Miss = 5, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 826, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 808, Miss = 7, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 519, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 431, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 281, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 432, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 302, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 419, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 285, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 445, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 297, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 431, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 299, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 416, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 307, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 463, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 298, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 432, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 295, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 551, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 360, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 566, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 370, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 583, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 359, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 509, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 355, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 559, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 360, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 559, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 366, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 581, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 365, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 566, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 362, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 24208
L2_total_cache_misses = 44
L2_total_cache_miss_rate = 0.0018
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6025
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18183
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=24208
icnt_total_pkts_simt_to_mem=24208
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24208
Req_Network_cycles = 23900
Req_Network_injected_packets_per_cycle =       1.0129 
Req_Network_conflicts_per_cycle =       0.8226
Req_Network_conflicts_per_cycle_util =       3.3279
Req_Bank_Level_Parallism =       4.0975
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2718
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0211

Reply_Network_injected_packets_num = 24208
Reply_Network_cycles = 23900
Reply_Network_injected_packets_per_cycle =        1.0129
Reply_Network_conflicts_per_cycle =        0.1292
Reply_Network_conflicts_per_cycle_util =       0.5164
Reply_Bank_Level_Parallism =       4.0468
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0072
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0253
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 335217 (inst/sec)
gpgpu_simulation_rate = 956 (cycle/sec)
gpgpu_silicon_slowdown = 1255230x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37698..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37690..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37688..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff68d3767c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c5747d7f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 1804
gpu_sim_insn = 1132352
gpu_ipc =     627.6896
gpu_tot_sim_cycle = 25704
gpu_tot_sim_insn = 9512788
gpu_tot_ipc =     370.0898
gpu_tot_issued_cta = 1024
gpu_occupancy = 26.4328% 
gpu_tot_occupancy = 17.6070% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.7827
partiton_level_parallism_total  =       1.2073
partiton_level_parallism_util =       4.8673
partiton_level_parallism_util_total  =       4.2451
L2_BW  =     145.2559 GB/Sec
L2_BW_total  =      46.3597 GB/Sec
gpu_total_sim_rate=339742

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 851, Miss = 670, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 736, Miss = 614, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 707, Miss = 589, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 955, Miss = 723, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1152, Miss = 812, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1083, Miss = 765, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1088, Miss = 775, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1080, Miss = 763, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1293, Miss = 878, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1032, Miss = 753, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 804, Miss = 639, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1325, Miss = 885, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1101, Miss = 783, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 980, Miss = 727, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1051, Miss = 763, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 912, Miss = 698, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1210, Miss = 840, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 863, Miss = 689, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 881, Miss = 688, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 894, Miss = 693, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 883, Miss = 688, Miss_rate = 0.779, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1033, Miss = 758, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1059, Miss = 785, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1074, Miss = 780, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1079, Miss = 759, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 844, Miss = 653, Miss_rate = 0.774, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 1031, Miss = 745, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 948, Miss = 701, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 874, Miss = 667, Miss_rate = 0.763, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 866, Miss = 670, Miss_rate = 0.774, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 1028, Miss = 742, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 936, Miss = 688, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 932, Miss = 697, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1032, Miss = 751, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 894, Miss = 670, Miss_rate = 0.749, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 953, Miss = 712, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1014, Miss = 729, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1078, Miss = 766, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 1109, Miss = 776, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 945, Miss = 711, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 39610
	L1D_total_cache_misses = 29195
	L1D_total_cache_miss_rate = 0.7371
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8575
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7675
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12559
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801

Total_core_cache_fail_stats:
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
339, 174, 152, 256, 152, 152, 163, 163, 174, 163, 163, 163, 174, 174, 245, 163, 94, 208, 105, 324, 94, 94, 94, 94, 250, 94, 94, 105, 105, 94, 94, 105, 
gpgpu_n_tot_thrd_icount = 12204864
gpgpu_n_tot_w_icount = 381402
gpgpu_n_stall_shd_mem = 957
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 20231
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 957
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:282993	W0_Idle:1430594	W0_Scoreboard:1281503	W1:61034	W2:7625	W3:1128	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
single_issue_nums: WS0:94991	WS1:96539	WS2:95265	WS3:94607	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 161848 {8:20231,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 809240 {40:20231,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
maxmflatency = 1258 
max_icnt2mem_latency = 1090 
maxmrqlatency = 19 
max_icnt2sh_latency = 20 
averagemflatency = 242 
avg_icnt2mem_latency = 108 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:26 	12 	0 	2 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26490 	1592 	2059 	891 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	18725 	5942 	2252 	645 	1199 	2001 	268 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27778 	2937 	304 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	52 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       795       793       802       788         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       860       785         0       798         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       788         0       805       857         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       811       795         0       838         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       815       793       785       831         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       790       809         0         0         0         0         0         0         0         0         0      1100         0         0         0 
dram[6]:       794       809       822       869         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       798       809       802         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  3.000000  4.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.000000  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.000000  1.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[6]:  1.000000  2.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  2.000000  2.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 44/27 = 1.629630
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         3         4         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         3         2         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         3         1         2         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         1         1         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[6]:         1         2         1         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         2         3         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 44
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6689      2749      1766      6874    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       6689      7063    none        7808    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3414    none        6506      5564    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2752      2947    none        7623    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2754      6880      3127      5937    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none        5376      5940    none      none      none      none      none      none      none      none      none      100858    none      none      none  
dram[6]:       6504      3225      7250      7061    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       3313      3406      2254    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        328       327       327       327       187       187       187       187       187       187      1095      1230      1142      1231       922      1049
dram[1]:        327       328       190       327       187       187       194       189       187       187      1217      1122      1231      1118       889      1206
dram[2]:        329       189       328       327       189       189       187       189       187       189      1178       911      1208      1234      1073      1093
dram[3]:        327       328       192       327       187       191       187       187       188       188      1221      1003      1229      1209       849      1218
dram[4]:        329       328       328       327       188       187       188       187       189       188       966       867      1189      1253      1234      1111
dram[5]:        188       327       328       187       193       189       188       189       187       187      1059      1028      1218      1247      1196      1176
dram[6]:        328       327       327       327      1257       191       187       187       187       187      1055      1175      1245      1233      1073      1179
dram[7]:        326       327       328       189       187       189       187       187         0       187      1214      1141      1255      1233      1115      1253
dram[8]:        187       187       187       187         0       187         0       187       187         0      1022      1125      1216      1176      1159      1229
dram[9]:        188       187       187       188       191       187       187       194       187       187       821      1226      1231      1161      1222      1243
dram[10]:        188       187       187       187       195       187       187       188         0       187      1206       935      1220      1110      1048      1173
dram[11]:        187       187       187       187       188       189       187       194       187       187      1187      1089      1229       893       950      1250
dram[12]:        188       187       188       187       187       187       187       188       187       187       995      1040      1220      1039      1019      1077
dram[13]:        188       188       188       187       189       187       187       188       187       188      1012      1093      1237       952       939      1229
dram[14]:        188       188       189       187       187       187       188       187       187       188       889       991      1247      1224      1121      1104
dram[15]:        189       188       188       187       189       187       187       187       187       187      1094      1140      1253      1196      1169      1141
dram[16]:        187       187       187       188       188       194         0       187       187       187       987      1148      1139      1140      1229      1190
dram[17]:        187       187       189       187       188       196       187       187       187       188      1089      1135      1233      1094      1202      1251
dram[18]:        187       187       187       187       192       187       187         0       187       187      1128      1198      1221      1074      1222      1042
dram[19]:        188       187       190       187       187       187         0       187         0       187      1215      1252      1232      1039      1227      1189
dram[20]:        187       188       187       187       187       188         0       187       187         0      1049      1050      1254       958      1256      1014
dram[21]:        188       189       187       188       192       191       187       188       187       187      1140      1192      1258      1055      1205      1210
dram[22]:        187       187       188       187         0       194       187       187       187       187       988       918      1229       968      1219      1137
dram[23]:        187       188       190       189         0       187       187       187       188       187      1095      1170      1241      1001      1134      1196
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18206 n_nop=18193 n_act=4 n_pre=0 n_ref_event=94306558778016 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004943
n_activity=91 dram_eff=0.0989
bk0: 1a 18193i bk1: 3a 18193i bk2: 4a 18190i bk3: 1a 18194i bk4: 0a 18206i bk5: 0a 18206i bk6: 0a 18206i bk7: 0a 18206i bk8: 0a 18206i bk9: 0a 18206i bk10: 0a 18206i bk11: 0a 18206i bk12: 0a 18206i bk13: 0a 18206i bk14: 0a 18206i bk15: 0a 18206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555556
Row_Buffer_Locality_read = 0.555556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.800000
Bank_Level_Parallism_Col = 0.673494
Bank_Level_Parallism_Ready = 1.222222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000494 
total_CMD = 18206 
util_bw = 9 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 18171 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18206 
n_nop = 18193 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 94306558778016 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 9 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.000494 
Either_Row_CoL_Bus_Util = 0.000714 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18206 n_nop=18200 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001648
n_activity=120 dram_eff=0.025
bk0: 1a 18194i bk1: 1a 18194i bk2: 0a 18206i bk3: 1a 18194i bk4: 0a 18206i bk5: 0a 18206i bk6: 0a 18206i bk7: 0a 18206i bk8: 0a 18206i bk9: 0a 18206i bk10: 0a 18206i bk11: 0a 18206i bk12: 0a 18206i bk13: 0a 18206i bk14: 0a 18206i bk15: 0a 18206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000165 
total_CMD = 18206 
util_bw = 3 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 18167 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18206 
n_nop = 18200 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000165 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000330 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18206 n_nop=18200 n_act=3 n_pre=0 n_ref_event=4564736266875427237 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002197
n_activity=92 dram_eff=0.04348
bk0: 2a 18193i bk1: 0a 18206i bk2: 1a 18194i bk3: 1a 18194i bk4: 0a 18206i bk5: 0a 18206i bk6: 0a 18206i bk7: 0a 18206i bk8: 0a 18206i bk9: 0a 18206i bk10: 0a 18206i bk11: 0a 18206i bk12: 0a 18206i bk13: 0a 18206i bk14: 0a 18206i bk15: 0a 18206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.250000
Row_Buffer_Locality_read = 0.250000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.078947
Bank_Level_Parallism_Col = 1.055556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.055556 

BW Util details:
bwutil = 0.000220 
total_CMD = 18206 
util_bw = 4 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 18168 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18206 
n_nop = 18200 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4564736266875427237 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 4 
Row_Bus_Util =  0.000165 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000330 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.166667 
queue_avg = 0.000659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000659123
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18206 n_nop=18197 n_act=3 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003296
n_activity=110 dram_eff=0.05455
bk0: 3a 18193i bk1: 2a 18193i bk2: 0a 18206i bk3: 1a 18194i bk4: 0a 18206i bk5: 0a 18206i bk6: 0a 18206i bk7: 0a 18206i bk8: 0a 18206i bk9: 0a 18206i bk10: 0a 18206i bk11: 0a 18206i bk12: 0a 18206i bk13: 0a 18206i bk14: 0a 18206i bk15: 0a 18206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.023256
Bank_Level_Parallism_Col = 1.025000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025000 

BW Util details:
bwutil = 0.000330 
total_CMD = 18206 
util_bw = 6 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 18163 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18206 
n_nop = 18197 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 6 
Row_Bus_Util =  0.000165 
CoL_Bus_Util = 0.000330 
Either_Row_CoL_Bus_Util = 0.000494 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00109854
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18206 n_nop=18195 n_act=4 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003845
n_activity=72 dram_eff=0.09722
bk0: 3a 18192i bk1: 1a 18194i bk2: 2a 18193i bk3: 1a 18194i bk4: 0a 18206i bk5: 0a 18206i bk6: 0a 18206i bk7: 0a 18206i bk8: 0a 18206i bk9: 0a 18206i bk10: 0a 18206i bk11: 0a 18206i bk12: 0a 18206i bk13: 0a 18206i bk14: 0a 18206i bk15: 0a 18206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.428571
Row_Buffer_Locality_read = 0.428571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.380952
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000384 
total_CMD = 18206 
util_bw = 7 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 18164 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18206 
n_nop = 18195 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 7 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000604 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00071405
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18206 n_nop=18200 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001648
n_activity=94 dram_eff=0.03191
bk0: 0a 18206i bk1: 1a 18194i bk2: 1a 18194i bk3: 0a 18206i bk4: 0a 18206i bk5: 0a 18206i bk6: 0a 18206i bk7: 0a 18206i bk8: 0a 18206i bk9: 0a 18206i bk10: 0a 18206i bk11: 0a 18206i bk12: 1a 18194i bk13: 0a 18206i bk14: 0a 18206i bk15: 0a 18206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000165 
total_CMD = 18206 
util_bw = 3 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 18167 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18206 
n_nop = 18200 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000165 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000330 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18206 n_nop=18197 n_act=4 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002746
n_activity=93 dram_eff=0.05376
bk0: 1a 18194i bk1: 2a 18193i bk2: 1a 18194i bk3: 1a 18194i bk4: 0a 18206i bk5: 0a 18206i bk6: 0a 18206i bk7: 0a 18206i bk8: 0a 18206i bk9: 0a 18206i bk10: 0a 18206i bk11: 0a 18206i bk12: 0a 18206i bk13: 0a 18206i bk14: 0a 18206i bk15: 0a 18206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.200000
Row_Buffer_Locality_read = 0.200000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173913
Bank_Level_Parallism_Col = 1.136364
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.136364 

BW Util details:
bwutil = 0.000275 
total_CMD = 18206 
util_bw = 5 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 18160 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18206 
n_nop = 18197 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 5 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.000275 
Either_Row_CoL_Bus_Util = 0.000494 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000384489
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18206 n_nop=18196 n_act=3 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003845
n_activity=84 dram_eff=0.08333
bk0: 2a 18194i bk1: 2a 18194i bk2: 3a 18193i bk3: 0a 18206i bk4: 0a 18206i bk5: 0a 18206i bk6: 0a 18206i bk7: 0a 18206i bk8: 0a 18206i bk9: 0a 18206i bk10: 0a 18206i bk11: 0a 18206i bk12: 0a 18206i bk13: 0a 18206i bk14: 0a 18206i bk15: 0a 18206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571429
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.322581
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.322581 

BW Util details:
bwutil = 0.000384 
total_CMD = 18206 
util_bw = 7 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 18173 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18206 
n_nop = 18196 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 7 
Row_Bus_Util =  0.000165 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000549 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000604196
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18206 n_nop=18206 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 18206i bk1: 0a 18206i bk2: 0a 18206i bk3: 0a 18206i bk4: 0a 18206i bk5: 0a 18206i bk6: 0a 18206i bk7: 0a 18206i bk8: 0a 18206i bk9: 0a 18206i bk10: 0a 18206i bk11: 0a 18206i bk12: 0a 18206i bk13: 0a 18206i bk14: 0a 18206i bk15: 0a 18206i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 18206 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 18206 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18206 
n_nop = 18206 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18206 n_nop=18206 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 18206i bk1: 0a 18206i bk2: 0a 18206i bk3: 0a 18206i bk4: 0a 18206i bk5: 0a 18206i bk6: 0a 18206i bk7: 0a 18206i bk8: 0a 18206i bk9: 0a 18206i bk10: 0a 18206i bk11: 0a 18206i bk12: 0a 18206i bk13: 0a 18206i bk14: 0a 18206i bk15: 0a 18206i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 18206 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 18206 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18206 
n_nop = 18206 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18206 n_nop=18206 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 18206i bk1: 0a 18206i bk2: 0a 18206i bk3: 0a 18206i bk4: 0a 18206i bk5: 0a 18206i bk6: 0a 18206i bk7: 0a 18206i bk8: 0a 18206i bk9: 0a 18206i bk10: 0a 18206i bk11: 0a 18206i bk12: 0a 18206i bk13: 0a 18206i bk14: 0a 18206i bk15: 0a 18206i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 18206 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 18206 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18206 
n_nop = 18206 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18206 n_nop=18206 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 18206i bk1: 0a 18206i bk2: 0a 18206i bk3: 0a 18206i bk4: 0a 18206i bk5: 0a 18206i bk6: 0a 18206i bk7: 0a 18206i bk8: 0a 18206i bk9: 0a 18206i bk10: 0a 18206i bk11: 0a 18206i bk12: 0a 18206i bk13: 0a 18206i bk14: 0a 18206i bk15: 0a 18206i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 18206 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 18206 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18206 
n_nop = 18206 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18206 n_nop=18206 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 18206i bk1: 0a 18206i bk2: 0a 18206i bk3: 0a 18206i bk4: 0a 18206i bk5: 0a 18206i bk6: 0a 18206i bk7: 0a 18206i bk8: 0a 18206i bk9: 0a 18206i bk10: 0a 18206i bk11: 0a 18206i bk12: 0a 18206i bk13: 0a 18206i bk14: 0a 18206i bk15: 0a 18206i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 18206 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 18206 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18206 
n_nop = 18206 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18206 n_nop=18206 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 18206i bk1: 0a 18206i bk2: 0a 18206i bk3: 0a 18206i bk4: 0a 18206i bk5: 0a 18206i bk6: 0a 18206i bk7: 0a 18206i bk8: 0a 18206i bk9: 0a 18206i bk10: 0a 18206i bk11: 0a 18206i bk12: 0a 18206i bk13: 0a 18206i bk14: 0a 18206i bk15: 0a 18206i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 18206 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 18206 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18206 
n_nop = 18206 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18206 n_nop=18206 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 18206i bk1: 0a 18206i bk2: 0a 18206i bk3: 0a 18206i bk4: 0a 18206i bk5: 0a 18206i bk6: 0a 18206i bk7: 0a 18206i bk8: 0a 18206i bk9: 0a 18206i bk10: 0a 18206i bk11: 0a 18206i bk12: 0a 18206i bk13: 0a 18206i bk14: 0a 18206i bk15: 0a 18206i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 18206 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 18206 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18206 
n_nop = 18206 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18206 n_nop=18206 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 18206i bk1: 0a 18206i bk2: 0a 18206i bk3: 0a 18206i bk4: 0a 18206i bk5: 0a 18206i bk6: 0a 18206i bk7: 0a 18206i bk8: 0a 18206i bk9: 0a 18206i bk10: 0a 18206i bk11: 0a 18206i bk12: 0a 18206i bk13: 0a 18206i bk14: 0a 18206i bk15: 0a 18206i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 18206 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 18206 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18206 
n_nop = 18206 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18206 n_nop=18206 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 18206i bk1: 0a 18206i bk2: 0a 18206i bk3: 0a 18206i bk4: 0a 18206i bk5: 0a 18206i bk6: 0a 18206i bk7: 0a 18206i bk8: 0a 18206i bk9: 0a 18206i bk10: 0a 18206i bk11: 0a 18206i bk12: 0a 18206i bk13: 0a 18206i bk14: 0a 18206i bk15: 0a 18206i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 18206 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 18206 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18206 
n_nop = 18206 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18206 n_nop=18206 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 18206i bk1: 0a 18206i bk2: 0a 18206i bk3: 0a 18206i bk4: 0a 18206i bk5: 0a 18206i bk6: 0a 18206i bk7: 0a 18206i bk8: 0a 18206i bk9: 0a 18206i bk10: 0a 18206i bk11: 0a 18206i bk12: 0a 18206i bk13: 0a 18206i bk14: 0a 18206i bk15: 0a 18206i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 18206 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 18206 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18206 
n_nop = 18206 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18206 n_nop=18206 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 18206i bk1: 0a 18206i bk2: 0a 18206i bk3: 0a 18206i bk4: 0a 18206i bk5: 0a 18206i bk6: 0a 18206i bk7: 0a 18206i bk8: 0a 18206i bk9: 0a 18206i bk10: 0a 18206i bk11: 0a 18206i bk12: 0a 18206i bk13: 0a 18206i bk14: 0a 18206i bk15: 0a 18206i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 18206 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 18206 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18206 
n_nop = 18206 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18206 n_nop=18206 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 18206i bk1: 0a 18206i bk2: 0a 18206i bk3: 0a 18206i bk4: 0a 18206i bk5: 0a 18206i bk6: 0a 18206i bk7: 0a 18206i bk8: 0a 18206i bk9: 0a 18206i bk10: 0a 18206i bk11: 0a 18206i bk12: 0a 18206i bk13: 0a 18206i bk14: 0a 18206i bk15: 0a 18206i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 18206 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 18206 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18206 
n_nop = 18206 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18206 n_nop=18206 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 18206i bk1: 0a 18206i bk2: 0a 18206i bk3: 0a 18206i bk4: 0a 18206i bk5: 0a 18206i bk6: 0a 18206i bk7: 0a 18206i bk8: 0a 18206i bk9: 0a 18206i bk10: 0a 18206i bk11: 0a 18206i bk12: 0a 18206i bk13: 0a 18206i bk14: 0a 18206i bk15: 0a 18206i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 18206 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 18206 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18206 
n_nop = 18206 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18206 n_nop=18206 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 18206i bk1: 0a 18206i bk2: 0a 18206i bk3: 0a 18206i bk4: 0a 18206i bk5: 0a 18206i bk6: 0a 18206i bk7: 0a 18206i bk8: 0a 18206i bk9: 0a 18206i bk10: 0a 18206i bk11: 0a 18206i bk12: 0a 18206i bk13: 0a 18206i bk14: 0a 18206i bk15: 0a 18206i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 18206 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 18206 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18206 
n_nop = 18206 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18206 n_nop=18206 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 18206i bk1: 0a 18206i bk2: 0a 18206i bk3: 0a 18206i bk4: 0a 18206i bk5: 0a 18206i bk6: 0a 18206i bk7: 0a 18206i bk8: 0a 18206i bk9: 0a 18206i bk10: 0a 18206i bk11: 0a 18206i bk12: 0a 18206i bk13: 0a 18206i bk14: 0a 18206i bk15: 0a 18206i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 18206 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 18206 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18206 
n_nop = 18206 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18206 n_nop=18206 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 18206i bk1: 0a 18206i bk2: 0a 18206i bk3: 0a 18206i bk4: 0a 18206i bk5: 0a 18206i bk6: 0a 18206i bk7: 0a 18206i bk8: 0a 18206i bk9: 0a 18206i bk10: 0a 18206i bk11: 0a 18206i bk12: 0a 18206i bk13: 0a 18206i bk14: 0a 18206i bk15: 0a 18206i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 18206 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 18206 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18206 
n_nop = 18206 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1091, Miss = 9, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 576, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1068, Miss = 3, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 594, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1021, Miss = 4, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 590, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1075, Miss = 6, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 577, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1038, Miss = 7, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 599, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1063, Miss = 3, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 555, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1086, Miss = 5, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2087, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1046, Miss = 7, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 588, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 559, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 325, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 552, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 347, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 541, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 320, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 569, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 332, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 553, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 341, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 531, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 344, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 603, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 340, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 560, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 329, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 736, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 409, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 755, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 414, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 780, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 412, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 693, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 404, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 748, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 408, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 749, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 402, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 765, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 406, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 747, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 404, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 31032
L2_total_cache_misses = 44
L2_total_cache_miss_rate = 0.0014
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20187
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10801
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20231
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=31032
icnt_total_pkts_simt_to_mem=31032
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31032
Req_Network_cycles = 25704
Req_Network_injected_packets_per_cycle =       1.2073 
Req_Network_conflicts_per_cycle =       2.3839
Req_Network_conflicts_per_cycle_util =       8.3825
Req_Bank_Level_Parallism =       4.2451
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.4910
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0252

Reply_Network_injected_packets_num = 31032
Reply_Network_cycles = 25704
Reply_Network_injected_packets_per_cycle =        1.2073
Reply_Network_conflicts_per_cycle =        0.2634
Reply_Network_conflicts_per_cycle_util =       0.9159
Reply_Bank_Level_Parallism =       4.1975
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0117
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0302
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 339742 (inst/sec)
gpgpu_simulation_rate = 918 (cycle/sec)
gpgpu_silicon_slowdown = 1307189x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37668..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37660..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37658..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37650..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37648..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37640..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff68d376f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c5747d7dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 49 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 51 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 7820
gpu_sim_insn = 1510919
gpu_ipc =     193.2121
gpu_tot_sim_cycle = 33524
gpu_tot_sim_insn = 11023707
gpu_tot_ipc =     328.8303
gpu_tot_issued_cta = 1152
gpu_occupancy = 17.6917% 
gpu_tot_occupancy = 17.6368% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.5198
partiton_level_parallism_total  =       2.2133
partiton_level_parallism_util =       8.3507
partiton_level_parallism_util_total  =       5.9457
L2_BW  =     211.9611 GB/Sec
L2_BW_total  =      84.9888 GB/Sec
gpu_total_sim_rate=256365

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3507, Miss = 1988, Miss_rate = 0.567, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2913, Miss = 1694, Miss_rate = 0.582, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2616, Miss = 1552, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 3347, Miss = 1912, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2815, Miss = 1655, Miss_rate = 0.588, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2704, Miss = 1571, Miss_rate = 0.581, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2441, Miss = 1479, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 3501, Miss = 1983, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 3195, Miss = 1839, Miss_rate = 0.576, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 3163, Miss = 1818, Miss_rate = 0.575, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2503, Miss = 1488, Miss_rate = 0.594, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 3514, Miss = 1997, Miss_rate = 0.568, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2985, Miss = 1731, Miss_rate = 0.580, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2686, Miss = 1585, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 3114, Miss = 1791, Miss_rate = 0.575, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 3009, Miss = 1735, Miss_rate = 0.577, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 3761, Miss = 2123, Miss_rate = 0.564, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 3389, Miss = 1955, Miss_rate = 0.577, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 3148, Miss = 1820, Miss_rate = 0.578, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 2740, Miss = 1629, Miss_rate = 0.595, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 2957, Miss = 1717, Miss_rate = 0.581, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 3420, Miss = 1939, Miss_rate = 0.567, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 3300, Miss = 1910, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 3100, Miss = 1793, Miss_rate = 0.578, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 3189, Miss = 1805, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 3772, Miss = 2117, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 3412, Miss = 1938, Miss_rate = 0.568, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 3507, Miss = 1999, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 3067, Miss = 1762, Miss_rate = 0.575, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 3084, Miss = 1776, Miss_rate = 0.576, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 3392, Miss = 1922, Miss_rate = 0.567, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 3668, Miss = 2041, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 2391, Miss = 1426, Miss_rate = 0.596, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 2812, Miss = 1647, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3040, Miss = 1725, Miss_rate = 0.567, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 2652, Miss = 1574, Miss_rate = 0.594, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 2935, Miss = 1710, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 3193, Miss = 1808, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 2940, Miss = 1697, Miss_rate = 0.577, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 2587, Miss = 1547, Miss_rate = 0.598, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 123469
	L1D_total_cache_misses = 71198
	L1D_total_cache_miss_rate = 0.5766
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49215
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 24238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16721
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 58
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 90174
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295

Total_core_cache_fail_stats:
ctas_completed 1152, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
578, 277, 433, 276, 349, 172, 183, 183, 194, 318, 381, 381, 194, 465, 431, 528, 333, 228, 302, 595, 417, 270, 291, 186, 531, 291, 249, 302, 125, 114, 322, 125, 
gpgpu_n_tot_thrd_icount = 20075008
gpgpu_n_tot_w_icount = 627344
gpgpu_n_stall_shd_mem = 20294
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 40902
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20294
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:325488	W0_Idle:1772132	W0_Scoreboard:2481988	W1:205866	W2:54474	W3:11704	W4:2319	W5:641	W6:84	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
single_issue_nums: WS0:155047	WS1:159032	WS2:156383	WS3:156882	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 327216 {8:40902,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1636080 {40:40902,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
maxmflatency = 1258 
max_icnt2mem_latency = 1090 
maxmrqlatency = 20 
max_icnt2sh_latency = 26 
averagemflatency = 225 
avg_icnt2mem_latency = 59 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:167 	118 	7 	8 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	69200 	2047 	2059 	891 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	56245 	10710 	3129 	645 	1199 	2001 	268 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	65590 	7877 	696 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	67 	1 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       795       793       802       788         0         0         0         0         0         0         0         0      1052         0      1079      2221 
dram[1]:       860      3277       794       798         0         0         0         0         0         0         0         0      1075      1734      1078         0 
dram[2]:       788       791       805       857         0         0         0         0         0         0         0         0      1045         0      1083         0 
dram[3]:       811       795       802       838         0         0         0         0         0         0         0         0         0         0      1950         0 
dram[4]:       815       793       785       831         0         0         0         0         0         0         0         0      1086         0      1223         0 
dram[5]:       800       790       809       797         0         0         0         0         0         0         0         0      1100         0      1195         0 
dram[6]:       794       809       822       869         0         0         0         0         0         0         0         0      1124         0      1093      1203 
dram[7]:       798       809       802       802         0         0         0         0         0         0         0         0      1119      1054      1198      1196 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000 10.000000 14.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000      -nan  6.000000  1.000000 
dram[1]:  7.000000  5.000000  8.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  1.000000  3.000000      -nan 
dram[2]:  3.000000  3.000000  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan  5.000000      -nan 
dram[3]: 12.000000 11.000000  5.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan 
dram[4]:  7.000000  9.000000  5.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000      -nan  2.000000      -nan 
dram[5]:  3.000000  9.000000  5.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000      -nan  3.000000      -nan 
dram[6]:  7.000000 12.000000  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan  3.000000  2.000000 
dram[7]: 12.000000  4.000000 11.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000  1.000000  3.000000  3.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 314/53 = 5.924528
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4        10        14         9         0         0         0         0         0         0         0         0         3         0         6         1 
dram[1]:         8         9         8         5         0         0         0         0         0         0         0         0         4         1         3         0 
dram[2]:         3         3         9        10         0         0         0         0         0         0         0         0         2         0         5         0 
dram[3]:        12        11         5        10         0         0         0         0         0         0         0         0         0         0         2         0 
dram[4]:         7         9         5        13         0         0         0         0         0         0         0         0         4         0         2         0 
dram[5]:         3         9         5         8         0         0         0         0         0         0         0         0         8         0         3         0 
dram[6]:         7        12         5         6         0         0         0         0         0         0         0         0         2         0         3         2 
dram[7]:        12         4        11         8         0         0         0         0         0         0         0         0         2         1         3         3 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 314
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       9457      3772      2836      4234    none      none      none      none      none      none      none      none       68946    none       11919     67947
dram[1]:       3876      4961      4872      8171    none      none      none      none      none      none      none      none       50191    209821     23773    none  
dram[2]:      13151     11715      4296      3609    none      none      none      none      none      none      none      none       98883    none       14598    none  
dram[3]:       3358      3886      7561      4124    none      none      none      none      none      none      none      none      none      none       35669    none  
dram[4]:       5665      4787      7751      3480    none      none      none      none      none      none      none      none       52564    none       34699    none  
dram[5]:      13518      4122      7834      4658    none      none      none      none      none      none      none      none       26122    none       25198    none  
dram[6]:       4981      2832      7908      6308    none      none      none      none      none      none      none      none      106527    none       27537     34983
dram[7]:       3063      8761      3764      4983    none      none      none      none      none      none      none      none      100691    198031     23722     24012
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        328       333       327       327       212       238       208       211       203       231      1095      1230      1142      1231       922      1049
dram[1]:        345       332       334       332       218       218       214       211       209       224      1217      1122      1231      1118       889      1206
dram[2]:        329       338       328       330       218       233       212       255       205       223      1178       911      1208      1234      1073      1093
dram[3]:        327       337       333       334       216       224       246       214       209       222      1221      1003      1229      1209       849      1218
dram[4]:        329       334       328       330       218       216       266       271       212       223       966       867      1189      1253      1234      1111
dram[5]:        328       341       328       330       217       222       218       280       207       226      1059      1028      1218      1247      1196      1176
dram[6]:        328       333       327       327      1257       216       257       211       228       221      1055      1175      1245      1233      1073      1179
dram[7]:        326       327       328       339       217       219       200       210       209       215      1214      1141      1255      1233      1115      1253
dram[8]:        229       227       220       232       239       205       212       203       198       203      1022      1125      1216      1176      1159      1229
dram[9]:        247       245       285       213       239       205       201       211       206       220       821      1226      1231      1161      1222      1243
dram[10]:        249       220       247       210       197       210       208       211       198       208      1206       935      1220      1110      1048      1173
dram[11]:        209       232       211       229       201       210       201       205       202       202      1187      1089      1229       893       950      1250
dram[12]:        249       235       209       215       196       210       214       213       201       201       995      1040      1220      1039      1019      1077
dram[13]:        241       220       228       228       199       224       210       204       197       206      1012      1093      1237       952       939      1229
dram[14]:        224       239       207       221       197       206       209       206       190       207       889       991      1247      1224      1121      1104
dram[15]:        262       233       228       224       193       189       213       246       195       199      1094      1140      1253      1196      1169      1141
dram[16]:        202       209       256       228       203       207       195       208       214       188       987      1148      1139      1140      1229      1190
dram[17]:        201       235       209       233       245       210       212       206       214       190      1089      1135      1233      1094      1202      1251
dram[18]:        236       251       246       231       208       218       190       192       234       196      1128      1198      1221      1074      1222      1042
dram[19]:        227       206       221       240       204       222       196       194       216       188      1215      1252      1232      1039      1227      1189
dram[20]:        210       204       232       197       211       216       196       194       215       233      1049      1050      1254       958      1256      1014
dram[21]:        231       209       273       209       207       215       199       209       226       190      1140      1192      1258      1055      1205      1210
dram[22]:        218       220       237       203       208       217       196       191       228       191       988       918      1229       968      1219      1137
dram[23]:        245       237       272       266       209       210       205       192       190       191      1095      1170      1241      1001      1134      1196
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23745 n_nop=23691 n_act=7 n_pre=0 n_ref_event=94306558778016 n_req=47 n_rd=47 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001979
n_activity=303 dram_eff=0.1551
bk0: 4a 23732i bk1: 10a 23727i bk2: 14a 23726i bk3: 9a 23731i bk4: 0a 23745i bk5: 0a 23745i bk6: 0a 23745i bk7: 0a 23745i bk8: 0a 23745i bk9: 0a 23745i bk10: 0a 23745i bk11: 0a 23745i bk12: 3a 23732i bk13: 0a 23745i bk14: 6a 23732i bk15: 1a 23733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851064
Row_Buffer_Locality_read = 0.851064
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.262712
Bank_Level_Parallism_Col = 0.673494
Bank_Level_Parallism_Ready = 1.106383
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001979 
total_CMD = 23745 
util_bw = 47 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 23627 

BW Util Bottlenecks: 
RCDc_limit = 75 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23745 
n_nop = 23691 
Read = 47 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 94306558778016 
n_req = 47 
total_req = 47 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 47 
Row_Bus_Util =  0.000295 
CoL_Bus_Util = 0.001979 
Either_Row_CoL_Bus_Util = 0.002274 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000126342
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23745 n_nop=23698 n_act=8 n_pre=1 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0016
n_activity=370 dram_eff=0.1027
bk0: 7a 23733i bk1: 10a 23706i bk2: 8a 23727i bk3: 5a 23733i bk4: 0a 23745i bk5: 0a 23745i bk6: 0a 23745i bk7: 0a 23745i bk8: 0a 23745i bk9: 0a 23745i bk10: 0a 23745i bk11: 0a 23745i bk12: 4a 23733i bk13: 1a 23733i bk14: 3a 23732i bk15: 0a 23745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789474
Row_Buffer_Locality_read = 0.789474
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.164179
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001600 
total_CMD = 23745 
util_bw = 38 
Wasted_Col = 84 
Wasted_Row = 12 
Idle = 23611 

BW Util Bottlenecks: 
RCDc_limit = 90 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23745 
n_nop = 23698 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 38 
Row_Bus_Util =  0.000379 
CoL_Bus_Util = 0.001600 
Either_Row_CoL_Bus_Util = 0.001979 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00256896
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23745 n_nop=23708 n_act=6 n_pre=0 n_ref_event=4564736266875427237 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001348
n_activity=251 dram_eff=0.1275
bk0: 3a 23732i bk1: 3a 23733i bk2: 9a 23730i bk3: 10a 23730i bk4: 0a 23745i bk5: 0a 23745i bk6: 0a 23745i bk7: 0a 23745i bk8: 0a 23745i bk9: 0a 23745i bk10: 0a 23745i bk11: 0a 23745i bk12: 2a 23733i bk13: 0a 23745i bk14: 5a 23732i bk15: 0a 23745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.108911
Bank_Level_Parallism_Col = 1.104167
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.104167 

BW Util details:
bwutil = 0.001348 
total_CMD = 23745 
util_bw = 32 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 23644 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23745 
n_nop = 23708 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 4564736266875427237 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 32 
Row_Bus_Util =  0.000253 
CoL_Bus_Util = 0.001348 
Either_Row_CoL_Bus_Util = 0.001558 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.027027 
queue_avg = 0.000716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00071594
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23745 n_nop=23700 n_act=5 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001685
n_activity=244 dram_eff=0.1639
bk0: 12a 23731i bk1: 11a 23728i bk2: 5a 23729i bk3: 10a 23727i bk4: 0a 23745i bk5: 0a 23745i bk6: 0a 23745i bk7: 0a 23745i bk8: 0a 23745i bk9: 0a 23745i bk10: 0a 23745i bk11: 0a 23745i bk12: 0a 23745i bk13: 0a 23745i bk14: 2a 23733i bk15: 0a 23745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.158416
Bank_Level_Parallism_Col = 1.166667
Bank_Level_Parallism_Ready = 1.175000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166667 

BW Util details:
bwutil = 0.001685 
total_CMD = 23745 
util_bw = 40 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 23644 

BW Util Bottlenecks: 
RCDc_limit = 53 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23745 
n_nop = 23700 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 40 
Row_Bus_Util =  0.000211 
CoL_Bus_Util = 0.001685 
Either_Row_CoL_Bus_Util = 0.001895 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00214782
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23745 n_nop=23699 n_act=6 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001685
n_activity=280 dram_eff=0.1429
bk0: 7a 23731i bk1: 9a 23730i bk2: 5a 23730i bk3: 13a 23725i bk4: 0a 23745i bk5: 0a 23745i bk6: 0a 23745i bk7: 0a 23745i bk8: 0a 23745i bk9: 0a 23745i bk10: 0a 23745i bk11: 0a 23745i bk12: 4a 23733i bk13: 0a 23745i bk14: 2a 23733i bk15: 0a 23745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.185185
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.075000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001685 
total_CMD = 23745 
util_bw = 40 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 23637 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23745 
n_nop = 23699 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000253 
CoL_Bus_Util = 0.001685 
Either_Row_CoL_Bus_Util = 0.001937 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000758054
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23745 n_nop=23703 n_act=6 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001516
n_activity=294 dram_eff=0.1224
bk0: 3a 23732i bk1: 9a 23732i bk2: 5a 23733i bk3: 8a 23729i bk4: 0a 23745i bk5: 0a 23745i bk6: 0a 23745i bk7: 0a 23745i bk8: 0a 23745i bk9: 0a 23745i bk10: 0a 23745i bk11: 0a 23745i bk12: 8a 23732i bk13: 0a 23745i bk14: 3a 23732i bk15: 0a 23745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160000
Bank_Level_Parallism_Col = 1.147368
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.147368 

BW Util details:
bwutil = 0.001516 
total_CMD = 23745 
util_bw = 36 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 23645 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23745 
n_nop = 23703 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 36 
Row_Bus_Util =  0.000253 
CoL_Bus_Util = 0.001516 
Either_Row_CoL_Bus_Util = 0.001769 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000926511
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23745 n_nop=23701 n_act=7 n_pre=0 n_ref_event=0 n_req=37 n_rd=37 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001558
n_activity=293 dram_eff=0.1263
bk0: 7a 23731i bk1: 12a 23725i bk2: 5a 23731i bk3: 6a 23730i bk4: 0a 23745i bk5: 0a 23745i bk6: 0a 23745i bk7: 0a 23745i bk8: 0a 23745i bk9: 0a 23745i bk10: 0a 23745i bk11: 0a 23745i bk12: 2a 23733i bk13: 0a 23745i bk14: 3a 23732i bk15: 2a 23732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810811
Row_Buffer_Locality_read = 0.810811
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.112903
Bank_Level_Parallism_Col = 1.100840
Bank_Level_Parallism_Ready = 1.108108
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.100840 

BW Util details:
bwutil = 0.001558 
total_CMD = 23745 
util_bw = 37 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 23621 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23745 
n_nop = 23701 
Read = 37 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 37 
total_req = 37 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 37 
Row_Bus_Util =  0.000295 
CoL_Bus_Util = 0.001558 
Either_Row_CoL_Bus_Util = 0.001853 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0011792
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23745 n_nop=23694 n_act=8 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001853
n_activity=341 dram_eff=0.129
bk0: 12a 23728i bk1: 4a 23732i bk2: 11a 23727i bk3: 8a 23727i bk4: 0a 23745i bk5: 0a 23745i bk6: 0a 23745i bk7: 0a 23745i bk8: 0a 23745i bk9: 0a 23745i bk10: 0a 23745i bk11: 0a 23745i bk12: 2a 23733i bk13: 1a 23733i bk14: 3a 23731i bk15: 3a 23732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.330579
Bank_Level_Parallism_Col = 1.301724
Bank_Level_Parallism_Ready = 1.113636
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.301724 

BW Util details:
bwutil = 0.001853 
total_CMD = 23745 
util_bw = 44 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 23624 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23745 
n_nop = 23694 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000337 
CoL_Bus_Util = 0.001853 
Either_Row_CoL_Bus_Util = 0.002148 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.019608 
queue_avg = 0.002864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00286376
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23745 n_nop=23745 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 23745i bk1: 0a 23745i bk2: 0a 23745i bk3: 0a 23745i bk4: 0a 23745i bk5: 0a 23745i bk6: 0a 23745i bk7: 0a 23745i bk8: 0a 23745i bk9: 0a 23745i bk10: 0a 23745i bk11: 0a 23745i bk12: 0a 23745i bk13: 0a 23745i bk14: 0a 23745i bk15: 0a 23745i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23745 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23745 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23745 
n_nop = 23745 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23745 n_nop=23745 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 23745i bk1: 0a 23745i bk2: 0a 23745i bk3: 0a 23745i bk4: 0a 23745i bk5: 0a 23745i bk6: 0a 23745i bk7: 0a 23745i bk8: 0a 23745i bk9: 0a 23745i bk10: 0a 23745i bk11: 0a 23745i bk12: 0a 23745i bk13: 0a 23745i bk14: 0a 23745i bk15: 0a 23745i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23745 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23745 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23745 
n_nop = 23745 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23745 n_nop=23745 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 23745i bk1: 0a 23745i bk2: 0a 23745i bk3: 0a 23745i bk4: 0a 23745i bk5: 0a 23745i bk6: 0a 23745i bk7: 0a 23745i bk8: 0a 23745i bk9: 0a 23745i bk10: 0a 23745i bk11: 0a 23745i bk12: 0a 23745i bk13: 0a 23745i bk14: 0a 23745i bk15: 0a 23745i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23745 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23745 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23745 
n_nop = 23745 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23745 n_nop=23745 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 23745i bk1: 0a 23745i bk2: 0a 23745i bk3: 0a 23745i bk4: 0a 23745i bk5: 0a 23745i bk6: 0a 23745i bk7: 0a 23745i bk8: 0a 23745i bk9: 0a 23745i bk10: 0a 23745i bk11: 0a 23745i bk12: 0a 23745i bk13: 0a 23745i bk14: 0a 23745i bk15: 0a 23745i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23745 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23745 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23745 
n_nop = 23745 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23745 n_nop=23745 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 23745i bk1: 0a 23745i bk2: 0a 23745i bk3: 0a 23745i bk4: 0a 23745i bk5: 0a 23745i bk6: 0a 23745i bk7: 0a 23745i bk8: 0a 23745i bk9: 0a 23745i bk10: 0a 23745i bk11: 0a 23745i bk12: 0a 23745i bk13: 0a 23745i bk14: 0a 23745i bk15: 0a 23745i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23745 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23745 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23745 
n_nop = 23745 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23745 n_nop=23745 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 23745i bk1: 0a 23745i bk2: 0a 23745i bk3: 0a 23745i bk4: 0a 23745i bk5: 0a 23745i bk6: 0a 23745i bk7: 0a 23745i bk8: 0a 23745i bk9: 0a 23745i bk10: 0a 23745i bk11: 0a 23745i bk12: 0a 23745i bk13: 0a 23745i bk14: 0a 23745i bk15: 0a 23745i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23745 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23745 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23745 
n_nop = 23745 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23745 n_nop=23745 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 23745i bk1: 0a 23745i bk2: 0a 23745i bk3: 0a 23745i bk4: 0a 23745i bk5: 0a 23745i bk6: 0a 23745i bk7: 0a 23745i bk8: 0a 23745i bk9: 0a 23745i bk10: 0a 23745i bk11: 0a 23745i bk12: 0a 23745i bk13: 0a 23745i bk14: 0a 23745i bk15: 0a 23745i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23745 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23745 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23745 
n_nop = 23745 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23745 n_nop=23745 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 23745i bk1: 0a 23745i bk2: 0a 23745i bk3: 0a 23745i bk4: 0a 23745i bk5: 0a 23745i bk6: 0a 23745i bk7: 0a 23745i bk8: 0a 23745i bk9: 0a 23745i bk10: 0a 23745i bk11: 0a 23745i bk12: 0a 23745i bk13: 0a 23745i bk14: 0a 23745i bk15: 0a 23745i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23745 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23745 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23745 
n_nop = 23745 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23745 n_nop=23745 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 23745i bk1: 0a 23745i bk2: 0a 23745i bk3: 0a 23745i bk4: 0a 23745i bk5: 0a 23745i bk6: 0a 23745i bk7: 0a 23745i bk8: 0a 23745i bk9: 0a 23745i bk10: 0a 23745i bk11: 0a 23745i bk12: 0a 23745i bk13: 0a 23745i bk14: 0a 23745i bk15: 0a 23745i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23745 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23745 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23745 
n_nop = 23745 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23745 n_nop=23745 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 23745i bk1: 0a 23745i bk2: 0a 23745i bk3: 0a 23745i bk4: 0a 23745i bk5: 0a 23745i bk6: 0a 23745i bk7: 0a 23745i bk8: 0a 23745i bk9: 0a 23745i bk10: 0a 23745i bk11: 0a 23745i bk12: 0a 23745i bk13: 0a 23745i bk14: 0a 23745i bk15: 0a 23745i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23745 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23745 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23745 
n_nop = 23745 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23745 n_nop=23745 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 23745i bk1: 0a 23745i bk2: 0a 23745i bk3: 0a 23745i bk4: 0a 23745i bk5: 0a 23745i bk6: 0a 23745i bk7: 0a 23745i bk8: 0a 23745i bk9: 0a 23745i bk10: 0a 23745i bk11: 0a 23745i bk12: 0a 23745i bk13: 0a 23745i bk14: 0a 23745i bk15: 0a 23745i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23745 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23745 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23745 
n_nop = 23745 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23745 n_nop=23745 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 23745i bk1: 0a 23745i bk2: 0a 23745i bk3: 0a 23745i bk4: 0a 23745i bk5: 0a 23745i bk6: 0a 23745i bk7: 0a 23745i bk8: 0a 23745i bk9: 0a 23745i bk10: 0a 23745i bk11: 0a 23745i bk12: 0a 23745i bk13: 0a 23745i bk14: 0a 23745i bk15: 0a 23745i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23745 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23745 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23745 
n_nop = 23745 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23745 n_nop=23745 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 23745i bk1: 0a 23745i bk2: 0a 23745i bk3: 0a 23745i bk4: 0a 23745i bk5: 0a 23745i bk6: 0a 23745i bk7: 0a 23745i bk8: 0a 23745i bk9: 0a 23745i bk10: 0a 23745i bk11: 0a 23745i bk12: 0a 23745i bk13: 0a 23745i bk14: 0a 23745i bk15: 0a 23745i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23745 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23745 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23745 
n_nop = 23745 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23745 n_nop=23745 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 23745i bk1: 0a 23745i bk2: 0a 23745i bk3: 0a 23745i bk4: 0a 23745i bk5: 0a 23745i bk6: 0a 23745i bk7: 0a 23745i bk8: 0a 23745i bk9: 0a 23745i bk10: 0a 23745i bk11: 0a 23745i bk12: 0a 23745i bk13: 0a 23745i bk14: 0a 23745i bk15: 0a 23745i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23745 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23745 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23745 
n_nop = 23745 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23745 n_nop=23745 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 23745i bk1: 0a 23745i bk2: 0a 23745i bk3: 0a 23745i bk4: 0a 23745i bk5: 0a 23745i bk6: 0a 23745i bk7: 0a 23745i bk8: 0a 23745i bk9: 0a 23745i bk10: 0a 23745i bk11: 0a 23745i bk12: 0a 23745i bk13: 0a 23745i bk14: 0a 23745i bk15: 0a 23745i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23745 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23745 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23745 
n_nop = 23745 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23745 n_nop=23745 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 23745i bk1: 0a 23745i bk2: 0a 23745i bk3: 0a 23745i bk4: 0a 23745i bk5: 0a 23745i bk6: 0a 23745i bk7: 0a 23745i bk8: 0a 23745i bk9: 0a 23745i bk10: 0a 23745i bk11: 0a 23745i bk12: 0a 23745i bk13: 0a 23745i bk14: 0a 23745i bk15: 0a 23745i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23745 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23745 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23745 
n_nop = 23745 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3297, Miss = 47, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 939, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3342, Miss = 38, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 935, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3294, Miss = 32, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 925, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3361, Miss = 40, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 915, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3390, Miss = 40, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 962, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3458, Miss = 36, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 903, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 3270, Miss = 37, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2417, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 3260, Miss = 44, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 938, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1562, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 517, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1577, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 532, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1583, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 478, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1672, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 527, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1688, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 540, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1632, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 551, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1680, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 517, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1602, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 516, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 2088, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 622, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 2071, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 624, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 2128, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 615, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1921, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 611, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 2118, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 613, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 2031, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 590, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 2122, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 608, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 2059, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 596, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 74197
L2_total_cache_misses = 314
L2_total_cache_miss_rate = 0.0042
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40588
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 67
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 40902
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=74197
icnt_total_pkts_simt_to_mem=74197
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 74197
Req_Network_cycles = 33524
Req_Network_injected_packets_per_cycle =       2.2133 
Req_Network_conflicts_per_cycle =       2.6056
Req_Network_conflicts_per_cycle_util =       6.9998
Req_Bank_Level_Parallism =       5.9457
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.0450
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0461

Reply_Network_injected_packets_num = 74197
Reply_Network_cycles = 33524
Reply_Network_injected_packets_per_cycle =        2.2133
Reply_Network_conflicts_per_cycle =        0.5005
Reply_Network_conflicts_per_cycle_util =       1.3333
Reply_Bank_Level_Parallism =       5.8961
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0233
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0553
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 43 sec (43 sec)
gpgpu_simulation_rate = 256365 (inst/sec)
gpgpu_simulation_rate = 779 (cycle/sec)
gpgpu_silicon_slowdown = 1540436x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37698..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37690..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37688..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff68d3767c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c5747d7f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 64 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 66 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 2678
gpu_sim_insn = 1211812
gpu_ipc =     452.5063
gpu_tot_sim_cycle = 36202
gpu_tot_sim_insn = 12235519
gpu_tot_ipc =     337.9791
gpu_tot_issued_cta = 1280
gpu_occupancy = 34.3916% 
gpu_tot_occupancy = 19.4437% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.7969
partiton_level_parallism_total  =       2.3304
partiton_level_parallism_util =       4.4518
partiton_level_parallism_util_total  =       5.7146
L2_BW  =     145.7996 GB/Sec
L2_BW_total  =      89.4872 GB/Sec
gpu_total_sim_rate=260330

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3747, Miss = 2180, Miss_rate = 0.582, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 3153, Miss = 1886, Miss_rate = 0.598, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2856, Miss = 1744, Miss_rate = 0.611, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 3587, Miss = 2104, Miss_rate = 0.587, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3055, Miss = 1847, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2940, Miss = 1760, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2681, Miss = 1671, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 3741, Miss = 2175, Miss_rate = 0.581, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 3435, Miss = 2031, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 3403, Miss = 2010, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2739, Miss = 1677, Miss_rate = 0.612, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 3750, Miss = 2186, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 3221, Miss = 1920, Miss_rate = 0.596, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2926, Miss = 1777, Miss_rate = 0.607, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 3354, Miss = 1983, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 3245, Miss = 1924, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 4001, Miss = 2315, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 3629, Miss = 2147, Miss_rate = 0.592, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 3384, Miss = 2009, Miss_rate = 0.594, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 2980, Miss = 1821, Miss_rate = 0.611, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 3197, Miss = 1909, Miss_rate = 0.597, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 3656, Miss = 2128, Miss_rate = 0.582, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 3540, Miss = 2102, Miss_rate = 0.594, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 3336, Miss = 1982, Miss_rate = 0.594, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 3425, Miss = 1994, Miss_rate = 0.582, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 4012, Miss = 2309, Miss_rate = 0.576, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 3648, Miss = 2127, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 3747, Miss = 2191, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 3303, Miss = 1951, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 3320, Miss = 1965, Miss_rate = 0.592, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 3632, Miss = 2114, Miss_rate = 0.582, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 3904, Miss = 2230, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 2707, Miss = 1679, Miss_rate = 0.620, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 3128, Miss = 1900, Miss_rate = 0.607, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3356, Miss = 1978, Miss_rate = 0.589, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 2972, Miss = 1830, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 3251, Miss = 1963, Miss_rate = 0.604, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 3509, Miss = 2061, Miss_rate = 0.587, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 3260, Miss = 1953, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 2907, Miss = 1803, Miss_rate = 0.620, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 133637
	L1D_total_cache_misses = 79336
	L1D_total_cache_miss_rate = 0.5937
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.037
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49215
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 24750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18257
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36271
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 58
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 92222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415

Total_core_cache_fail_stats:
ctas_completed 1280, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
607, 306, 462, 305, 378, 201, 212, 212, 223, 347, 410, 410, 223, 494, 460, 557, 333, 228, 302, 595, 417, 270, 291, 186, 531, 291, 249, 302, 125, 114, 322, 125, 
gpgpu_n_tot_thrd_icount = 21969216
gpgpu_n_tot_w_icount = 686538
gpgpu_n_stall_shd_mem = 20294
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42950
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20294
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:356929	W0_Idle:2246046	W0_Scoreboard:2546851	W1:206592	W2:56553	W3:14938	W4:6785	W5:5063	W6:3065	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
single_issue_nums: WS0:169851	WS1:173836	WS2:171176	WS3:171675	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 343600 {8:42950,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1718000 {40:42950,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
maxmflatency = 2117 
max_icnt2mem_latency = 1951 
maxmrqlatency = 20 
max_icnt2sh_latency = 26 
averagemflatency = 294 
avg_icnt2mem_latency = 141 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:167 	118 	7 	8 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	72057 	2977 	4236 	4835 	260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	58096 	11548 	3434 	1182 	2036 	4295 	3774 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	73229 	10277 	825 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	69 	2 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       795       793       802       788         0         0         0         0         0         0         0         0      1052         0      1079      2221 
dram[1]:       860      3277       794       798         0         0         0         0         0         0         0         0      1075      1734      1078         0 
dram[2]:       788       791       805       857         0         0         0         0         0         0         0         0      1045         0      1083         0 
dram[3]:       811       795       802       838         0         0         0         0         0         0         0         0         0         0      1950         0 
dram[4]:       815       793       785       831         0         0         0         0         0         0         0         0      1086         0      1223         0 
dram[5]:       800       790       809       797         0         0         0         0         0         0         0         0      1100         0      1195         0 
dram[6]:       794       809       822       869         0         0         0         0         0         0         0         0      1124         0      1093      1203 
dram[7]:       798       809       802       802         0         0         0         0         0         0         0         0      1119      1054      1198      1196 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000 10.000000 14.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000      -nan  6.000000  1.000000 
dram[1]:  7.000000  5.000000  8.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  1.000000  3.000000      -nan 
dram[2]:  3.000000  3.000000  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan  5.000000      -nan 
dram[3]: 12.000000 11.000000  5.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan 
dram[4]:  7.000000  9.000000  5.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000      -nan  2.000000      -nan 
dram[5]:  3.000000  9.000000  5.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000      -nan  3.000000      -nan 
dram[6]:  7.000000 12.000000  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan  3.000000  2.000000 
dram[7]: 12.000000  4.000000 11.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000  1.000000  3.000000  3.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 314/53 = 5.924528
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4        10        14         9         0         0         0         0         0         0         0         0         3         0         6         1 
dram[1]:         8         9         8         5         0         0         0         0         0         0         0         0         4         1         3         0 
dram[2]:         3         3         9        10         0         0         0         0         0         0         0         0         2         0         5         0 
dram[3]:        12        11         5        10         0         0         0         0         0         0         0         0         0         0         2         0 
dram[4]:         7         9         5        13         0         0         0         0         0         0         0         0         4         0         2         0 
dram[5]:         3         9         5         8         0         0         0         0         0         0         0         0         8         0         3         0 
dram[6]:         7        12         5         6         0         0         0         0         0         0         0         0         2         0         3         2 
dram[7]:        12         4        11         8         0         0         0         0         0         0         0         0         2         1         3         3 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 314
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       9457      3772      2836      4234    none      none      none      none      none      none      none      none      106316    none       16464     94961
dram[1]:       3876      4961      4872      8171    none      none      none      none      none      none      none      none       78821    319312     32334    none  
dram[2]:      13151     11715      4296      3609    none      none      none      none      none      none      none      none      152910    none       19961    none  
dram[3]:       3358      3886      7561      4124    none      none      none      none      none      none      none      none      none      none       48173    none  
dram[4]:       5665      4787      7751      3480    none      none      none      none      none      none      none      none       79009    none       49284    none  
dram[5]:      13518      4122      7834      4658    none      none      none      none      none      none      none      none       38912    none       34562    none  
dram[6]:       4981      2832      7908      6308    none      none      none      none      none      none      none      none      161090    none       36847     49772
dram[7]:       3063      8761      3764      4983    none      none      none      none      none      none      none      none      153265    307463     32247     33526
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        328       333       327       327       212       238       208       211       203       231      1607      1836      2028      2090      1835      1764
dram[1]:        345       332       334       332       218       218       214       211       209       224      1862      1736      2087      1948      1737      2041
dram[2]:        329       338       328       330       218       233       212       255       205       223      1936      1596      2008      2085      1762      1906
dram[3]:        327       337       333       334       216       224       246       214       209       222      2095      1540      2090      2034      1775      1990
dram[4]:        329       334       328       330       218       216       266       271       212       223      1527      1668      2097      2117      1972      2036
dram[5]:        328       341       328       330       217       222       218       280       207       226      1911      1583      2115      2051      1820      2106
dram[6]:        328       333       327       327      2115       216       257       211       228       221      1884      1928      2098      2114      1838      2043
dram[7]:        326       327       328       339       217       219       200       210       209       215      2045      1920      2116      2094      1775      2106
dram[8]:        229       227       220       232       239       205       212       203       198       203      1534      1962      2061      2013      1936      2025
dram[9]:        247       245       285       213       239       205       201       211       206       220      1633      2055      2104      1898      1893      2110
dram[10]:        249       220       247       210       197       210       208       211       198       208      1928      1959      1925      1883      1692      1830
dram[11]:        209       232       211       229       201       210       201       205       202       202      1753      2049      2081      1671      1666      2064
dram[12]:        249       235       209       215       196       210       214       213       201       201      1612      1688      2090      1851      1688      2006
dram[13]:        241       220       228       228       199       224       210       204       197       206      1741      1936      2107      1597      1738      2079
dram[14]:        224       239       207       221       197       206       209       206       190       207      1614      1752      2037      1985      1721      1755
dram[15]:        262       233       228       224       193       189       213       246       195       199      1626      1946      2074      1871      1990      1986
dram[16]:        202       209       256       228       203       207       195       208       214       188      1817      1842      2075      1875      2036      1975
dram[17]:        201       235       209       233       245       210       212       206       214       190      2041      2033      2080      1860      1969      2107
dram[18]:        236       251       246       231       208       218       190       192       234       196      1844      1898      2054      1851      2098      1959
dram[19]:        227       206       221       240       204       222       196       194       216       188      2049      1862      2104      1835      1971      2093
dram[20]:        210       204       232       197       211       216       196       194       215       233      1762      1723      2053      1877      2003      1761
dram[21]:        231       209       273       209       207       215       199       209       226       190      2008      2063      2068      1878      1829      2033
dram[22]:        218       220       237       203       208       217       196       191       228       191      1572      1640      2086      1964      2097      1897
dram[23]:        245       237       272       266       209       210       205       192       190       191      1976      1910      2106      1985      1954      2062
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25642 n_nop=25588 n_act=7 n_pre=0 n_ref_event=94306558778016 n_req=47 n_rd=47 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001833
n_activity=303 dram_eff=0.1551
bk0: 4a 25629i bk1: 10a 25624i bk2: 14a 25623i bk3: 9a 25628i bk4: 0a 25642i bk5: 0a 25642i bk6: 0a 25642i bk7: 0a 25642i bk8: 0a 25642i bk9: 0a 25642i bk10: 0a 25642i bk11: 0a 25642i bk12: 3a 25629i bk13: 0a 25642i bk14: 6a 25629i bk15: 1a 25630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851064
Row_Buffer_Locality_read = 0.851064
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.262712
Bank_Level_Parallism_Col = 0.673494
Bank_Level_Parallism_Ready = 1.106383
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001833 
total_CMD = 25642 
util_bw = 47 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 25524 

BW Util Bottlenecks: 
RCDc_limit = 75 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25642 
n_nop = 25588 
Read = 47 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 94306558778016 
n_req = 47 
total_req = 47 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 47 
Row_Bus_Util =  0.000273 
CoL_Bus_Util = 0.001833 
Either_Row_CoL_Bus_Util = 0.002106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000116996
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25642 n_nop=25595 n_act=8 n_pre=1 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001482
n_activity=370 dram_eff=0.1027
bk0: 7a 25630i bk1: 10a 25603i bk2: 8a 25624i bk3: 5a 25630i bk4: 0a 25642i bk5: 0a 25642i bk6: 0a 25642i bk7: 0a 25642i bk8: 0a 25642i bk9: 0a 25642i bk10: 0a 25642i bk11: 0a 25642i bk12: 4a 25630i bk13: 1a 25630i bk14: 3a 25629i bk15: 0a 25642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789474
Row_Buffer_Locality_read = 0.789474
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.164179
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001482 
total_CMD = 25642 
util_bw = 38 
Wasted_Col = 84 
Wasted_Row = 12 
Idle = 25508 

BW Util Bottlenecks: 
RCDc_limit = 90 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25642 
n_nop = 25595 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 38 
Row_Bus_Util =  0.000351 
CoL_Bus_Util = 0.001482 
Either_Row_CoL_Bus_Util = 0.001833 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00237891
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25642 n_nop=25605 n_act=6 n_pre=0 n_ref_event=4564736266875427237 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001248
n_activity=251 dram_eff=0.1275
bk0: 3a 25629i bk1: 3a 25630i bk2: 9a 25627i bk3: 10a 25627i bk4: 0a 25642i bk5: 0a 25642i bk6: 0a 25642i bk7: 0a 25642i bk8: 0a 25642i bk9: 0a 25642i bk10: 0a 25642i bk11: 0a 25642i bk12: 2a 25630i bk13: 0a 25642i bk14: 5a 25629i bk15: 0a 25642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.108911
Bank_Level_Parallism_Col = 1.104167
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.104167 

BW Util details:
bwutil = 0.001248 
total_CMD = 25642 
util_bw = 32 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 25541 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25642 
n_nop = 25605 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 4564736266875427237 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 32 
Row_Bus_Util =  0.000234 
CoL_Bus_Util = 0.001248 
Either_Row_CoL_Bus_Util = 0.001443 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.027027 
queue_avg = 0.000663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000662975
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25642 n_nop=25597 n_act=5 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00156
n_activity=244 dram_eff=0.1639
bk0: 12a 25628i bk1: 11a 25625i bk2: 5a 25626i bk3: 10a 25624i bk4: 0a 25642i bk5: 0a 25642i bk6: 0a 25642i bk7: 0a 25642i bk8: 0a 25642i bk9: 0a 25642i bk10: 0a 25642i bk11: 0a 25642i bk12: 0a 25642i bk13: 0a 25642i bk14: 2a 25630i bk15: 0a 25642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.158416
Bank_Level_Parallism_Col = 1.166667
Bank_Level_Parallism_Ready = 1.175000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166667 

BW Util details:
bwutil = 0.001560 
total_CMD = 25642 
util_bw = 40 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 25541 

BW Util Bottlenecks: 
RCDc_limit = 53 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25642 
n_nop = 25597 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 40 
Row_Bus_Util =  0.000195 
CoL_Bus_Util = 0.001560 
Either_Row_CoL_Bus_Util = 0.001755 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00198892
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25642 n_nop=25596 n_act=6 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00156
n_activity=280 dram_eff=0.1429
bk0: 7a 25628i bk1: 9a 25627i bk2: 5a 25627i bk3: 13a 25622i bk4: 0a 25642i bk5: 0a 25642i bk6: 0a 25642i bk7: 0a 25642i bk8: 0a 25642i bk9: 0a 25642i bk10: 0a 25642i bk11: 0a 25642i bk12: 4a 25630i bk13: 0a 25642i bk14: 2a 25630i bk15: 0a 25642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.185185
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.075000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001560 
total_CMD = 25642 
util_bw = 40 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 25534 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25642 
n_nop = 25596 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000234 
CoL_Bus_Util = 0.001560 
Either_Row_CoL_Bus_Util = 0.001794 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000701973
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25642 n_nop=25600 n_act=6 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001404
n_activity=294 dram_eff=0.1224
bk0: 3a 25629i bk1: 9a 25629i bk2: 5a 25630i bk3: 8a 25626i bk4: 0a 25642i bk5: 0a 25642i bk6: 0a 25642i bk7: 0a 25642i bk8: 0a 25642i bk9: 0a 25642i bk10: 0a 25642i bk11: 0a 25642i bk12: 8a 25629i bk13: 0a 25642i bk14: 3a 25629i bk15: 0a 25642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160000
Bank_Level_Parallism_Col = 1.147368
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.147368 

BW Util details:
bwutil = 0.001404 
total_CMD = 25642 
util_bw = 36 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 25542 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25642 
n_nop = 25600 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 36 
Row_Bus_Util =  0.000234 
CoL_Bus_Util = 0.001404 
Either_Row_CoL_Bus_Util = 0.001638 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000857967
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25642 n_nop=25598 n_act=7 n_pre=0 n_ref_event=0 n_req=37 n_rd=37 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001443
n_activity=293 dram_eff=0.1263
bk0: 7a 25628i bk1: 12a 25622i bk2: 5a 25628i bk3: 6a 25627i bk4: 0a 25642i bk5: 0a 25642i bk6: 0a 25642i bk7: 0a 25642i bk8: 0a 25642i bk9: 0a 25642i bk10: 0a 25642i bk11: 0a 25642i bk12: 2a 25630i bk13: 0a 25642i bk14: 3a 25629i bk15: 2a 25629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810811
Row_Buffer_Locality_read = 0.810811
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.112903
Bank_Level_Parallism_Col = 1.100840
Bank_Level_Parallism_Ready = 1.108108
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.100840 

BW Util details:
bwutil = 0.001443 
total_CMD = 25642 
util_bw = 37 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 25518 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25642 
n_nop = 25598 
Read = 37 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 37 
total_req = 37 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 37 
Row_Bus_Util =  0.000273 
CoL_Bus_Util = 0.001443 
Either_Row_CoL_Bus_Util = 0.001716 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00109196
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25642 n_nop=25591 n_act=8 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001716
n_activity=341 dram_eff=0.129
bk0: 12a 25625i bk1: 4a 25629i bk2: 11a 25624i bk3: 8a 25624i bk4: 0a 25642i bk5: 0a 25642i bk6: 0a 25642i bk7: 0a 25642i bk8: 0a 25642i bk9: 0a 25642i bk10: 0a 25642i bk11: 0a 25642i bk12: 2a 25630i bk13: 1a 25630i bk14: 3a 25628i bk15: 3a 25629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.330579
Bank_Level_Parallism_Col = 1.301724
Bank_Level_Parallism_Ready = 1.113636
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.301724 

BW Util details:
bwutil = 0.001716 
total_CMD = 25642 
util_bw = 44 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 25521 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25642 
n_nop = 25591 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000312 
CoL_Bus_Util = 0.001716 
Either_Row_CoL_Bus_Util = 0.001989 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.019608 
queue_avg = 0.002652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0026519
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25642 n_nop=25642 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25642i bk1: 0a 25642i bk2: 0a 25642i bk3: 0a 25642i bk4: 0a 25642i bk5: 0a 25642i bk6: 0a 25642i bk7: 0a 25642i bk8: 0a 25642i bk9: 0a 25642i bk10: 0a 25642i bk11: 0a 25642i bk12: 0a 25642i bk13: 0a 25642i bk14: 0a 25642i bk15: 0a 25642i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25642 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25642 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25642 
n_nop = 25642 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25642 n_nop=25642 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25642i bk1: 0a 25642i bk2: 0a 25642i bk3: 0a 25642i bk4: 0a 25642i bk5: 0a 25642i bk6: 0a 25642i bk7: 0a 25642i bk8: 0a 25642i bk9: 0a 25642i bk10: 0a 25642i bk11: 0a 25642i bk12: 0a 25642i bk13: 0a 25642i bk14: 0a 25642i bk15: 0a 25642i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25642 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25642 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25642 
n_nop = 25642 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25642 n_nop=25642 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25642i bk1: 0a 25642i bk2: 0a 25642i bk3: 0a 25642i bk4: 0a 25642i bk5: 0a 25642i bk6: 0a 25642i bk7: 0a 25642i bk8: 0a 25642i bk9: 0a 25642i bk10: 0a 25642i bk11: 0a 25642i bk12: 0a 25642i bk13: 0a 25642i bk14: 0a 25642i bk15: 0a 25642i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25642 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25642 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25642 
n_nop = 25642 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25642 n_nop=25642 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25642i bk1: 0a 25642i bk2: 0a 25642i bk3: 0a 25642i bk4: 0a 25642i bk5: 0a 25642i bk6: 0a 25642i bk7: 0a 25642i bk8: 0a 25642i bk9: 0a 25642i bk10: 0a 25642i bk11: 0a 25642i bk12: 0a 25642i bk13: 0a 25642i bk14: 0a 25642i bk15: 0a 25642i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25642 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25642 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25642 
n_nop = 25642 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25642 n_nop=25642 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25642i bk1: 0a 25642i bk2: 0a 25642i bk3: 0a 25642i bk4: 0a 25642i bk5: 0a 25642i bk6: 0a 25642i bk7: 0a 25642i bk8: 0a 25642i bk9: 0a 25642i bk10: 0a 25642i bk11: 0a 25642i bk12: 0a 25642i bk13: 0a 25642i bk14: 0a 25642i bk15: 0a 25642i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25642 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25642 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25642 
n_nop = 25642 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25642 n_nop=25642 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25642i bk1: 0a 25642i bk2: 0a 25642i bk3: 0a 25642i bk4: 0a 25642i bk5: 0a 25642i bk6: 0a 25642i bk7: 0a 25642i bk8: 0a 25642i bk9: 0a 25642i bk10: 0a 25642i bk11: 0a 25642i bk12: 0a 25642i bk13: 0a 25642i bk14: 0a 25642i bk15: 0a 25642i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25642 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25642 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25642 
n_nop = 25642 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25642 n_nop=25642 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25642i bk1: 0a 25642i bk2: 0a 25642i bk3: 0a 25642i bk4: 0a 25642i bk5: 0a 25642i bk6: 0a 25642i bk7: 0a 25642i bk8: 0a 25642i bk9: 0a 25642i bk10: 0a 25642i bk11: 0a 25642i bk12: 0a 25642i bk13: 0a 25642i bk14: 0a 25642i bk15: 0a 25642i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25642 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25642 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25642 
n_nop = 25642 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25642 n_nop=25642 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25642i bk1: 0a 25642i bk2: 0a 25642i bk3: 0a 25642i bk4: 0a 25642i bk5: 0a 25642i bk6: 0a 25642i bk7: 0a 25642i bk8: 0a 25642i bk9: 0a 25642i bk10: 0a 25642i bk11: 0a 25642i bk12: 0a 25642i bk13: 0a 25642i bk14: 0a 25642i bk15: 0a 25642i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25642 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25642 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25642 
n_nop = 25642 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25642 n_nop=25642 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25642i bk1: 0a 25642i bk2: 0a 25642i bk3: 0a 25642i bk4: 0a 25642i bk5: 0a 25642i bk6: 0a 25642i bk7: 0a 25642i bk8: 0a 25642i bk9: 0a 25642i bk10: 0a 25642i bk11: 0a 25642i bk12: 0a 25642i bk13: 0a 25642i bk14: 0a 25642i bk15: 0a 25642i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25642 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25642 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25642 
n_nop = 25642 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25642 n_nop=25642 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25642i bk1: 0a 25642i bk2: 0a 25642i bk3: 0a 25642i bk4: 0a 25642i bk5: 0a 25642i bk6: 0a 25642i bk7: 0a 25642i bk8: 0a 25642i bk9: 0a 25642i bk10: 0a 25642i bk11: 0a 25642i bk12: 0a 25642i bk13: 0a 25642i bk14: 0a 25642i bk15: 0a 25642i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25642 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25642 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25642 
n_nop = 25642 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25642 n_nop=25642 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25642i bk1: 0a 25642i bk2: 0a 25642i bk3: 0a 25642i bk4: 0a 25642i bk5: 0a 25642i bk6: 0a 25642i bk7: 0a 25642i bk8: 0a 25642i bk9: 0a 25642i bk10: 0a 25642i bk11: 0a 25642i bk12: 0a 25642i bk13: 0a 25642i bk14: 0a 25642i bk15: 0a 25642i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25642 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25642 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25642 
n_nop = 25642 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25642 n_nop=25642 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25642i bk1: 0a 25642i bk2: 0a 25642i bk3: 0a 25642i bk4: 0a 25642i bk5: 0a 25642i bk6: 0a 25642i bk7: 0a 25642i bk8: 0a 25642i bk9: 0a 25642i bk10: 0a 25642i bk11: 0a 25642i bk12: 0a 25642i bk13: 0a 25642i bk14: 0a 25642i bk15: 0a 25642i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25642 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25642 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25642 
n_nop = 25642 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25642 n_nop=25642 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25642i bk1: 0a 25642i bk2: 0a 25642i bk3: 0a 25642i bk4: 0a 25642i bk5: 0a 25642i bk6: 0a 25642i bk7: 0a 25642i bk8: 0a 25642i bk9: 0a 25642i bk10: 0a 25642i bk11: 0a 25642i bk12: 0a 25642i bk13: 0a 25642i bk14: 0a 25642i bk15: 0a 25642i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25642 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25642 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25642 
n_nop = 25642 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25642 n_nop=25642 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25642i bk1: 0a 25642i bk2: 0a 25642i bk3: 0a 25642i bk4: 0a 25642i bk5: 0a 25642i bk6: 0a 25642i bk7: 0a 25642i bk8: 0a 25642i bk9: 0a 25642i bk10: 0a 25642i bk11: 0a 25642i bk12: 0a 25642i bk13: 0a 25642i bk14: 0a 25642i bk15: 0a 25642i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25642 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25642 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25642 
n_nop = 25642 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25642 n_nop=25642 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25642i bk1: 0a 25642i bk2: 0a 25642i bk3: 0a 25642i bk4: 0a 25642i bk5: 0a 25642i bk6: 0a 25642i bk7: 0a 25642i bk8: 0a 25642i bk9: 0a 25642i bk10: 0a 25642i bk11: 0a 25642i bk12: 0a 25642i bk13: 0a 25642i bk14: 0a 25642i bk15: 0a 25642i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25642 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25642 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25642 
n_nop = 25642 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25642 n_nop=25642 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25642i bk1: 0a 25642i bk2: 0a 25642i bk3: 0a 25642i bk4: 0a 25642i bk5: 0a 25642i bk6: 0a 25642i bk7: 0a 25642i bk8: 0a 25642i bk9: 0a 25642i bk10: 0a 25642i bk11: 0a 25642i bk12: 0a 25642i bk13: 0a 25642i bk14: 0a 25642i bk15: 0a 25642i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25642 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25642 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25642 
n_nop = 25642 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3638, Miss = 47, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1050, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3684, Miss = 38, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1047, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3637, Miss = 32, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1037, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3703, Miss = 40, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1027, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3734, Miss = 40, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1073, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3798, Miss = 36, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1014, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 3614, Miss = 37, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4559, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 3600, Miss = 44, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1048, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1730, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 581, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1744, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 594, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1750, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 542, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1840, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 589, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1856, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 604, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1798, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 614, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1848, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 580, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1770, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 579, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 2343, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 701, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 2326, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 703, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 2381, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 695, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 2174, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 691, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 2371, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 693, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 2285, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 669, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 2376, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 686, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 2314, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 675, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 84365
L2_total_cache_misses = 314
L2_total_cache_miss_rate = 0.0037
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42636
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 67
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41415
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42950
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=84365
icnt_total_pkts_simt_to_mem=84365
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 84365
Req_Network_cycles = 36202
Req_Network_injected_packets_per_cycle =       2.3304 
Req_Network_conflicts_per_cycle =       4.4421
Req_Network_conflicts_per_cycle_util =      10.8929
Req_Bank_Level_Parallism =       5.7146
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.8652
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0485

Reply_Network_injected_packets_num = 84365
Reply_Network_cycles = 36202
Reply_Network_injected_packets_per_cycle =        2.3304
Reply_Network_conflicts_per_cycle =        0.6168
Reply_Network_conflicts_per_cycle_util =       1.5009
Reply_Bank_Level_Parallism =       5.6712
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0273
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0583
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 47 sec (47 sec)
gpgpu_simulation_rate = 260330 (inst/sec)
gpgpu_simulation_rate = 770 (cycle/sec)
gpgpu_silicon_slowdown = 1558441x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37668..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37660..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37658..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37650..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37648..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37640..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff68d376f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c5747d7dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 16522
gpu_sim_insn = 2569542
gpu_ipc =     155.5225
gpu_tot_sim_cycle = 52724
gpu_tot_sim_insn = 14805061
gpu_tot_ipc =     280.8031
gpu_tot_issued_cta = 1408
gpu_occupancy = 33.2568% 
gpu_tot_occupancy = 25.2556% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      11.0669
partiton_level_parallism_total  =       5.0681
partiton_level_parallism_util =      13.4854
partiton_level_parallism_util_total  =       9.4348
L2_BW  =     424.9705 GB/Sec
L2_BW_total  =     194.6169 GB/Sec
gpu_total_sim_rate=174177

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 15469, Miss = 7954, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 15709, Miss = 7993, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 13544, Miss = 7000, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 15386, Miss = 7921, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 14047, Miss = 7207, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 14028, Miss = 7210, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 14519, Miss = 7454, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 14931, Miss = 7651, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 12170, Miss = 6373, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 12482, Miss = 6565, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 11873, Miss = 6213, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 13036, Miss = 6765, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 11751, Miss = 6116, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 10968, Miss = 5772, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 11953, Miss = 6227, Miss_rate = 0.521, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 11533, Miss = 6017, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 11811, Miss = 6199, Miss_rate = 0.525, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 12005, Miss = 6316, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 11284, Miss = 5958, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 11143, Miss = 5883, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 11490, Miss = 6023, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 12981, Miss = 6757, Miss_rate = 0.521, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 12286, Miss = 6460, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 10743, Miss = 5686, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 11854, Miss = 6232, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 12777, Miss = 6657, Miss_rate = 0.521, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 12534, Miss = 6472, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 13025, Miss = 6824, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 11878, Miss = 6143, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 11375, Miss = 5929, Miss_rate = 0.521, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 13774, Miss = 7040, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 12751, Miss = 6640, Miss_rate = 0.521, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 12039, Miss = 6360, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 11483, Miss = 6102, Miss_rate = 0.531, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 11314, Miss = 5943, Miss_rate = 0.525, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 11984, Miss = 6307, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 11644, Miss = 6121, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 11652, Miss = 6118, Miss_rate = 0.525, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 13338, Miss = 6870, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 10990, Miss = 5828, Miss_rate = 0.530, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 501554
	L1D_total_cache_misses = 261306
	L1D_total_cache_miss_rate = 0.5210
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.095
	L1D_cache_fill_port_util = 0.051
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 232737
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 79835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 49973
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 131230
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 268
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 362545
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 139009

Total_core_cache_fail_stats:
ctas_completed 1408, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
814, 545, 732, 575, 627, 440, 472, 430, 462, 575, 670, 617, 441, 743, 646, 764, 478, 498, 635, 834, 698, 614, 614, 414, 759, 625, 456, 573, 323, 332, 593, 270, 
gpgpu_n_tot_thrd_icount = 37248480
gpgpu_n_tot_w_icount = 1164015
gpgpu_n_stall_shd_mem = 250109
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 128204
gpgpu_n_mem_write_global = 139009
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 250109
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:445250	W0_Idle:2548627	W0_Scoreboard:5915824	W1:315912	W2:140200	W3:89613	W4:69063	W5:51894	W6:30308	W7:19290	W8:9838	W9:4523	W10:2071	W11:909	W12:241	W13:0	W14:10	W15:63	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
single_issue_nums: WS0:289802	WS1:291264	WS2:290203	WS3:292746	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1025632 {8:128204,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5560360 {40:139009,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5128160 {40:128204,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1112072 {8:139009,}
maxmflatency = 2117 
max_icnt2mem_latency = 1951 
maxmrqlatency = 83 
max_icnt2sh_latency = 180 
averagemflatency = 509 
avg_icnt2mem_latency = 341 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 4 
mrq_lat_table:1105 	825 	183 	84 	77 	40 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	96874 	45134 	108562 	16383 	260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	74640 	17768 	13178 	21461 	57292 	76453 	6421 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	183546 	61847 	12618 	4066 	2928 	1850 	358 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	79 	9 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        35        38        34         0         0         0         0         0         0         0         0         0         5        15        12 
dram[1]:        33        23        26        37         0         0         0         0         0         0         0         0        25         0        17         7 
dram[2]:        30        31        32        36         0         0         0         0         0         0         0         0         0        13        19        13 
dram[3]:        39        36        36        37         0         0         0         0         0         0         0         0         8        22        14         6 
dram[4]:        37        34        30        35         0         0         0         0         0         0         0         0        25         0        14         6 
dram[5]:        28        41        37        33         0         0         0         0         0         0         0         0        17        13        14         4 
dram[6]:        39        39        30        34         0         0         0         0         0         0         0         0        24         7        18         0 
dram[7]:        28        30        35        34         0         0         0         0         0         0         0         0        11        15        11        14 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6627       793       802      3576         0         0         0         0         0         0         0         0      1052      2129      4614      4296 
dram[1]:       946      3277      3201      2779         0         0         0         0         0         0         0         0      5153      1734      4546      2215 
dram[2]:      1564      8667      6786      6490         0         0         0         0         0         0         0         0      1045      2961      4386      3996 
dram[3]:       811      4656      4584       838         0         0         0         0         0         0         0         0      7303      9842      2921      4114 
dram[4]:      2620      3459      3039      4813         0         0         0         0         0         0         0         0      9397      1134      4427      4568 
dram[5]:      2119      3036      6535      2534         0         0         0         0         0         0         0         0      4330      4212      2362      4752 
dram[6]:      4823      3991       822      3241         0         0         0         0         0         0         0         0      6329      1919      7502      1203 
dram[7]:      1646      2264      2681      8798         0         0         0         0         0         0         0         0      6727      5673      6280      1244 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 10.500000 28.000000 25.000000  7.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 19.000000  3.666667  4.600000  4.333333 
dram[1]: 13.000000  7.833333  5.000000 13.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000 21.000000  3.875000  3.000000 
dram[2]:  9.750000 13.000000  8.400000 10.600000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000  4.400000  5.333333  3.714286 
dram[3]: 23.000000 12.750000  7.333333 21.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000 11.500000  6.666667  2.875000 
dram[4]:  6.875000 13.000000  6.857143 14.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  9.666667 27.000000  4.600000  2.625000 
dram[5]:  4.076923  5.833333  9.800000  8.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.750000  4.750000  4.428571  2.200000 
dram[6]:  8.500000 10.166667 16.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.333333  5.000000  6.500000 23.000000 
dram[7]:  5.666667  8.500000 10.250000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.600000  4.000000  3.166667  5.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2320/312 = 7.435897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        53        45        49        46         0         0         0         0         0         0         0         0        20        10        27        22 
dram[1]:        54        45        45        49         0         0         0         0         0         0         0         0        33        23        35        26 
dram[2]:        57        41        48        40         0         0         0         0         0         0         0         0        36        18        31        27 
dram[3]:        56        43        42        43         0         0         0         0         0         0         0         0        14        24        25        18 
dram[4]:        62        41        56        54         0         0         0         0         0         0         0         0        28        28        27        17 
dram[5]:        62        59        54        49         0         0         0         0         0         0         0         0        22        17        33        16 
dram[6]:        61        49        46        39         0         0         0         0         0         0         0         0        31        15        24        25 
dram[7]:        48        35        46        41         0         0         0         0         0         0         0         0        19        27        18        26 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2320
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         3         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         2 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        10         4         3         6         0         0         0         0         0         0         0         0         4         0         4         2 
dram[6]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 55
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       9302     10471     10479     10289    none      none      none      none      none      none      none      none       94184    190607     32227     35700
dram[1]:       9438     11107      9337      8375    none      none      none      none      none      none      none      none       55971     84109     23452     32586
dram[2]:       8623     11955      9969     12093    none      none      none      none      none      none      none      none       50720    105751     27358     28245
dram[3]:       8912     10853     10878     11492    none      none      none      none      none      none      none      none      127437     78002     34113     44601
dram[4]:       7795     11906      8880      8354    none      none      none      none      none      none      none      none       66726     67141     31112     49743
dram[5]:       7003      7429      8495      8243    none      none      none      none      none      none      none      none       72829    111732     22203     48381
dram[6]:       8029     10207     10309     12225    none      none      none      none      none      none      none      none       60099    127195     36148     34148
dram[7]:      10183     14087      9945     11769    none      none      none      none      none      none      none      none       98031     70265     46607     31095
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1491      1436      1410      1452      1107      1441      1086      1001      1176      1049      1607      1836      2028      2090      1835      1764
dram[1]:       1517      1431      1388      1448       991      1443      1154      1001      1110      1243      1862      1736      2087      1948      1737      2041
dram[2]:       1437      1431      1375      1455      1042      1089      1194      1201      1320      1394      1936      1596      2008      2085      1762      1906
dram[3]:       1506      1424      1407      1395      1112      1157      1107       942      1170      1308      2095      1540      2090      2034      1775      1990
dram[4]:       1629      1414      1501      1392      1109      1053      1150      1206      1363      1263      1527      1668      2097      2117      1972      2036
dram[5]:       1463      1386      1407      1334      1168      1206      1147      1340      1163      1396      1911      1583      2115      2051      1820      2106
dram[6]:       1357      1449      1377      1416      2115      1445      1225      1196      1182      1359      1884      1928      2098      2114      1838      2043
dram[7]:       1389      1269      1312      1298      1238      1232      1086      1211       921      1169      2045      1920      2116      2094      1775      2106
dram[8]:       1348      1470      1342      1323       744      1219       915      1059      1058      1235      1534      1962      2061      2013      1936      2025
dram[9]:       1169      1342      1412      1325      1139       936      1186      1225      1263       945      1633      2055      2104      1898      1893      2110
dram[10]:       1400      1309      1241      1333       869      1085      1404      1091      1311       951      1928      1959      1925      1883      1692      1830
dram[11]:       1398      1420      1238      1267      1392      1298      1081      1225      1044      1176      1753      2049      2081      1671      1666      2064
dram[12]:       1510      1345      1341      1435       981       997      1038      1109      1138       889      1612      1688      2090      1851      1688      2006
dram[13]:       1334      1327      1377      1236      1215      1242      1089      1068      1134      1295      1741      1936      2107      1597      1738      2079
dram[14]:       1337      1473      1404      1265      1093      1033       853       977      1255       969      1614      1752      2037      1985      1721      1755
dram[15]:       1330      1439      1430      1308      1043       823      1167       980      1138       938      1626      1946      2074      1871      1990      1986
dram[16]:       1155      1283      1391      1455       831      1028       929       840      1254      1232      1817      1842      2075      1875      2036      1975
dram[17]:       1271      1277      1427      1279      1053      1035      1183       879       823       985      2041      2033      2080      1860      1969      2107
dram[18]:       1385      1447      1425      1315      1241      1238       930      1042      1115      1158      1844      1898      2054      1851      2098      1959
dram[19]:       1385      1508      1416      1413      1127       994       952       978      1135      1161      2049      1862      2104      1835      1971      2093
dram[20]:       1308      1403      1359      1273      1088      1133       836       889      1325      1110      1762      1723      2053      1877      2003      1761
dram[21]:       1239      1325      1499      1253       998       874       934       979      1251      1224      2008      2063      2068      1878      1829      2033
dram[22]:       1267      1336      1305      1365      1350      1272       942       944      1250      1116      1572      1640      2086      1964      2097      1897
dram[23]:       1069      1359      1331      1268      1138      1018       952       921      1235      1228      1976      1910      2106      1985      1954      2062
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37345 n_nop=37026 n_act=29 n_pre=21 n_ref_event=94306558778016 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007283
n_activity=2038 dram_eff=0.1335
bk0: 42a 37244i bk1: 56a 37286i bk2: 50a 37279i bk3: 45a 37176i bk4: 0a 37345i bk5: 0a 37345i bk6: 0a 37345i bk7: 0a 37345i bk8: 0a 37345i bk9: 0a 37345i bk10: 0a 37345i bk11: 0a 37345i bk12: 19a 37330i bk13: 11a 37282i bk14: 23a 37220i bk15: 26a 37212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893382
Row_Buffer_Locality_read = 0.893382
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.185579
Bank_Level_Parallism_Col = 0.673494
Bank_Level_Parallism_Ready = 1.154412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.007283 
total_CMD = 37345 
util_bw = 272 
Wasted_Col = 335 
Wasted_Row = 239 
Idle = 36499 

BW Util Bottlenecks: 
RCDc_limit = 318 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37345 
n_nop = 37026 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 29 
n_pre = 21 
n_ref = 94306558778016 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 272 
Row_Bus_Util =  0.001339 
CoL_Bus_Util = 0.007283 
Either_Row_CoL_Bus_Util = 0.008542 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.009404 
queue_avg = 0.006427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00642656
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37345 n_nop=36954 n_act=46 n_pre=38 n_ref_event=0 n_req=313 n_rd=310 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008301
n_activity=2848 dram_eff=0.1088
bk0: 52a 37235i bk1: 47a 37189i bk2: 40a 37147i bk3: 54a 37236i bk4: 0a 37345i bk5: 0a 37345i bk6: 0a 37345i bk7: 0a 37345i bk8: 0a 37345i bk9: 0a 37345i bk10: 0a 37345i bk11: 0a 37345i bk12: 35a 37231i bk13: 21a 37331i bk14: 31a 37159i bk15: 30a 37101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851613
Row_Buffer_Locality_read = 0.851613
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.110170
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = 1.035484
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.008301 
total_CMD = 37345 
util_bw = 310 
Wasted_Col = 579 
Wasted_Row = 409 
Idle = 36047 

BW Util Bottlenecks: 
RCDc_limit = 520 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37345 
n_nop = 36954 
Read = 310 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 38 
n_ref = 0 
n_req = 313 
total_req = 310 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 310 
Row_Bus_Util =  0.002249 
CoL_Bus_Util = 0.008301 
Either_Row_CoL_Bus_Util = 0.010470 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.007673 
queue_avg = 0.017566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0175659
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37345 n_nop=36984 n_act=37 n_pre=29 n_ref_event=4564736266875427237 n_req=299 n_rd=298 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00798
n_activity=2417 dram_eff=0.1233
bk0: 39a 37241i bk1: 52a 37224i bk2: 42a 37207i bk3: 53a 37217i bk4: 0a 37345i bk5: 0a 37345i bk6: 0a 37345i bk7: 0a 37345i bk8: 0a 37345i bk9: 0a 37345i bk10: 0a 37345i bk11: 0a 37345i bk12: 32a 37327i bk13: 22a 37231i bk14: 32a 37202i bk15: 26a 37187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875839
Row_Buffer_Locality_read = 0.875839
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.107888
Bank_Level_Parallism_Col = 1.098425
Bank_Level_Parallism_Ready = 1.083893
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.097113 

BW Util details:
bwutil = 0.007980 
total_CMD = 37345 
util_bw = 298 
Wasted_Col = 498 
Wasted_Row = 307 
Idle = 36242 

BW Util Bottlenecks: 
RCDc_limit = 424 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37345 
n_nop = 36984 
Read = 298 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 29 
n_ref = 4564736266875427237 
n_req = 299 
total_req = 298 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 298 
Row_Bus_Util =  0.001767 
CoL_Bus_Util = 0.007980 
Either_Row_CoL_Bus_Util = 0.009667 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.008310 
queue_avg = 0.013094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0130941
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37345 n_nop=37025 n_act=32 n_pre=24 n_ref_event=0 n_req=265 n_rd=265 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007096
n_activity=2068 dram_eff=0.1281
bk0: 46a 37294i bk1: 51a 37241i bk2: 44a 37190i bk3: 43a 37272i bk4: 0a 37345i bk5: 0a 37345i bk6: 0a 37345i bk7: 0a 37345i bk8: 0a 37345i bk9: 0a 37345i bk10: 0a 37345i bk11: 0a 37345i bk12: 15a 37236i bk13: 23a 37305i bk14: 20a 37284i bk15: 23a 37162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879245
Row_Buffer_Locality_read = 0.879245
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.124190
Bank_Level_Parallism_Col = 1.132283
Bank_Level_Parallism_Ready = 1.098113
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.119685 

BW Util details:
bwutil = 0.007096 
total_CMD = 37345 
util_bw = 265 
Wasted_Col = 398 
Wasted_Row = 263 
Idle = 36419 

BW Util Bottlenecks: 
RCDc_limit = 365 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37345 
n_nop = 37025 
Read = 265 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 24 
n_ref = 0 
n_req = 265 
total_req = 265 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 265 
Row_Bus_Util =  0.001500 
CoL_Bus_Util = 0.007096 
Either_Row_CoL_Bus_Util = 0.008569 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.003125 
queue_avg = 0.010523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0105235
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37345 n_nop=36965 n_act=40 n_pre=32 n_ref_event=0 n_req=315 n_rd=313 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008381
n_activity=2375 dram_eff=0.1318
bk0: 55a 37144i bk1: 52a 37235i bk2: 48a 37167i bk3: 58a 37230i bk4: 0a 37345i bk5: 0a 37345i bk6: 0a 37345i bk7: 0a 37345i bk8: 0a 37345i bk9: 0a 37345i bk10: 0a 37345i bk11: 0a 37345i bk12: 29a 37283i bk13: 27a 37325i bk14: 23a 37234i bk15: 21a 37149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872204
Row_Buffer_Locality_read = 0.872204
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.204797
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.073482
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.008381 
total_CMD = 37345 
util_bw = 313 
Wasted_Col = 476 
Wasted_Row = 295 
Idle = 36261 

BW Util Bottlenecks: 
RCDc_limit = 451 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37345 
n_nop = 36965 
Read = 313 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 32 
n_ref = 0 
n_req = 315 
total_req = 313 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 313 
Row_Bus_Util =  0.001928 
CoL_Bus_Util = 0.008381 
Either_Row_CoL_Bus_Util = 0.010175 
Issued_on_Two_Bus_Simul_Util = 0.000134 
issued_two_Eff = 0.013158 
queue_avg = 0.009961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00996117
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37345 n_nop=36934 n_act=56 n_pre=48 n_ref_event=0 n_req=322 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008355
n_activity=2764 dram_eff=0.1129
bk0: 53a 36978i bk1: 70a 37014i bk2: 49a 37192i bk3: 52a 37169i bk4: 0a 37345i bk5: 0a 37345i bk6: 0a 37345i bk7: 0a 37345i bk8: 0a 37345i bk9: 0a 37345i bk10: 0a 37345i bk11: 0a 37345i bk12: 27a 37257i bk13: 19a 37257i bk14: 31a 37185i bk15: 11a 37231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820513
Row_Buffer_Locality_read = 0.820513
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.274217
Bank_Level_Parallism_Col = 1.196409
Bank_Level_Parallism_Ready = 1.160256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.190797 

BW Util details:
bwutil = 0.008355 
total_CMD = 37345 
util_bw = 312 
Wasted_Col = 623 
Wasted_Row = 469 
Idle = 35941 

BW Util Bottlenecks: 
RCDc_limit = 636 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37345 
n_nop = 36934 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 48 
n_ref = 0 
n_req = 322 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 312 
Row_Bus_Util =  0.002785 
CoL_Bus_Util = 0.008355 
Either_Row_CoL_Bus_Util = 0.011005 
Issued_on_Two_Bus_Simul_Util = 0.000134 
issued_two_Eff = 0.012165 
queue_avg = 0.022225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0222252
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37345 n_nop=37007 n_act=29 n_pre=21 n_ref_event=0 n_req=291 n_rd=290 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007765
n_activity=2083 dram_eff=0.1392
bk0: 51a 37179i bk1: 61a 37168i bk2: 33a 37291i bk3: 50a 37229i bk4: 0a 37345i bk5: 0a 37345i bk6: 0a 37345i bk7: 0a 37345i bk8: 0a 37345i bk9: 0a 37345i bk10: 0a 37345i bk11: 0a 37345i bk12: 31a 37275i bk13: 15a 37285i bk14: 26a 37256i bk15: 23a 37327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.184510
Bank_Level_Parallism_Col = 1.174803
Bank_Level_Parallism_Ready = 1.120690
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.159055 

BW Util details:
bwutil = 0.007765 
total_CMD = 37345 
util_bw = 290 
Wasted_Col = 369 
Wasted_Row = 219 
Idle = 36467 

BW Util Bottlenecks: 
RCDc_limit = 323 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37345 
n_nop = 37007 
Read = 290 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 29 
n_pre = 21 
n_ref = 0 
n_req = 291 
total_req = 290 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 290 
Row_Bus_Util =  0.001339 
CoL_Bus_Util = 0.007765 
Either_Row_CoL_Bus_Util = 0.009051 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.005917 
queue_avg = 0.009640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00963984
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37345 n_nop=37010 n_act=43 n_pre=35 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006962
n_activity=2278 dram_eff=0.1141
bk0: 34a 37198i bk1: 51a 37175i bk2: 41a 37236i bk3: 44a 37234i bk4: 0a 37345i bk5: 0a 37345i bk6: 0a 37345i bk7: 0a 37345i bk8: 0a 37345i bk9: 0a 37345i bk10: 0a 37345i bk11: 0a 37345i bk12: 18a 37229i bk13: 28a 37169i bk14: 19a 37209i bk15: 25a 37217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834615
Row_Buffer_Locality_read = 0.834615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.243566
Bank_Level_Parallism_Col = 1.179379
Bank_Level_Parallism_Ready = 1.096154
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.158192 

BW Util details:
bwutil = 0.006962 
total_CMD = 37345 
util_bw = 260 
Wasted_Col = 481 
Wasted_Row = 347 
Idle = 36257 

BW Util Bottlenecks: 
RCDc_limit = 475 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37345 
n_nop = 37010 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 35 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 260 
Row_Bus_Util =  0.002089 
CoL_Bus_Util = 0.006962 
Either_Row_CoL_Bus_Util = 0.008970 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.008955 
queue_avg = 0.007980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00797965
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37345 n_nop=37345 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37345i bk1: 0a 37345i bk2: 0a 37345i bk3: 0a 37345i bk4: 0a 37345i bk5: 0a 37345i bk6: 0a 37345i bk7: 0a 37345i bk8: 0a 37345i bk9: 0a 37345i bk10: 0a 37345i bk11: 0a 37345i bk12: 0a 37345i bk13: 0a 37345i bk14: 0a 37345i bk15: 0a 37345i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37345 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37345 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37345 
n_nop = 37345 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37345 n_nop=37345 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37345i bk1: 0a 37345i bk2: 0a 37345i bk3: 0a 37345i bk4: 0a 37345i bk5: 0a 37345i bk6: 0a 37345i bk7: 0a 37345i bk8: 0a 37345i bk9: 0a 37345i bk10: 0a 37345i bk11: 0a 37345i bk12: 0a 37345i bk13: 0a 37345i bk14: 0a 37345i bk15: 0a 37345i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37345 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37345 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37345 
n_nop = 37345 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37345 n_nop=37345 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37345i bk1: 0a 37345i bk2: 0a 37345i bk3: 0a 37345i bk4: 0a 37345i bk5: 0a 37345i bk6: 0a 37345i bk7: 0a 37345i bk8: 0a 37345i bk9: 0a 37345i bk10: 0a 37345i bk11: 0a 37345i bk12: 0a 37345i bk13: 0a 37345i bk14: 0a 37345i bk15: 0a 37345i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37345 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37345 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37345 
n_nop = 37345 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37345 n_nop=37345 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37345i bk1: 0a 37345i bk2: 0a 37345i bk3: 0a 37345i bk4: 0a 37345i bk5: 0a 37345i bk6: 0a 37345i bk7: 0a 37345i bk8: 0a 37345i bk9: 0a 37345i bk10: 0a 37345i bk11: 0a 37345i bk12: 0a 37345i bk13: 0a 37345i bk14: 0a 37345i bk15: 0a 37345i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37345 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37345 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37345 
n_nop = 37345 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37345 n_nop=37345 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37345i bk1: 0a 37345i bk2: 0a 37345i bk3: 0a 37345i bk4: 0a 37345i bk5: 0a 37345i bk6: 0a 37345i bk7: 0a 37345i bk8: 0a 37345i bk9: 0a 37345i bk10: 0a 37345i bk11: 0a 37345i bk12: 0a 37345i bk13: 0a 37345i bk14: 0a 37345i bk15: 0a 37345i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37345 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37345 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37345 
n_nop = 37345 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37345 n_nop=37345 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37345i bk1: 0a 37345i bk2: 0a 37345i bk3: 0a 37345i bk4: 0a 37345i bk5: 0a 37345i bk6: 0a 37345i bk7: 0a 37345i bk8: 0a 37345i bk9: 0a 37345i bk10: 0a 37345i bk11: 0a 37345i bk12: 0a 37345i bk13: 0a 37345i bk14: 0a 37345i bk15: 0a 37345i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37345 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37345 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37345 
n_nop = 37345 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37345 n_nop=37345 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37345i bk1: 0a 37345i bk2: 0a 37345i bk3: 0a 37345i bk4: 0a 37345i bk5: 0a 37345i bk6: 0a 37345i bk7: 0a 37345i bk8: 0a 37345i bk9: 0a 37345i bk10: 0a 37345i bk11: 0a 37345i bk12: 0a 37345i bk13: 0a 37345i bk14: 0a 37345i bk15: 0a 37345i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37345 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37345 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37345 
n_nop = 37345 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37345 n_nop=37345 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37345i bk1: 0a 37345i bk2: 0a 37345i bk3: 0a 37345i bk4: 0a 37345i bk5: 0a 37345i bk6: 0a 37345i bk7: 0a 37345i bk8: 0a 37345i bk9: 0a 37345i bk10: 0a 37345i bk11: 0a 37345i bk12: 0a 37345i bk13: 0a 37345i bk14: 0a 37345i bk15: 0a 37345i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37345 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37345 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37345 
n_nop = 37345 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37345 n_nop=37345 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37345i bk1: 0a 37345i bk2: 0a 37345i bk3: 0a 37345i bk4: 0a 37345i bk5: 0a 37345i bk6: 0a 37345i bk7: 0a 37345i bk8: 0a 37345i bk9: 0a 37345i bk10: 0a 37345i bk11: 0a 37345i bk12: 0a 37345i bk13: 0a 37345i bk14: 0a 37345i bk15: 0a 37345i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37345 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37345 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37345 
n_nop = 37345 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37345 n_nop=37345 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37345i bk1: 0a 37345i bk2: 0a 37345i bk3: 0a 37345i bk4: 0a 37345i bk5: 0a 37345i bk6: 0a 37345i bk7: 0a 37345i bk8: 0a 37345i bk9: 0a 37345i bk10: 0a 37345i bk11: 0a 37345i bk12: 0a 37345i bk13: 0a 37345i bk14: 0a 37345i bk15: 0a 37345i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37345 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37345 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37345 
n_nop = 37345 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37345 n_nop=37345 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37345i bk1: 0a 37345i bk2: 0a 37345i bk3: 0a 37345i bk4: 0a 37345i bk5: 0a 37345i bk6: 0a 37345i bk7: 0a 37345i bk8: 0a 37345i bk9: 0a 37345i bk10: 0a 37345i bk11: 0a 37345i bk12: 0a 37345i bk13: 0a 37345i bk14: 0a 37345i bk15: 0a 37345i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37345 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37345 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37345 
n_nop = 37345 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37345 n_nop=37345 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37345i bk1: 0a 37345i bk2: 0a 37345i bk3: 0a 37345i bk4: 0a 37345i bk5: 0a 37345i bk6: 0a 37345i bk7: 0a 37345i bk8: 0a 37345i bk9: 0a 37345i bk10: 0a 37345i bk11: 0a 37345i bk12: 0a 37345i bk13: 0a 37345i bk14: 0a 37345i bk15: 0a 37345i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37345 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37345 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37345 
n_nop = 37345 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37345 n_nop=37345 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37345i bk1: 0a 37345i bk2: 0a 37345i bk3: 0a 37345i bk4: 0a 37345i bk5: 0a 37345i bk6: 0a 37345i bk7: 0a 37345i bk8: 0a 37345i bk9: 0a 37345i bk10: 0a 37345i bk11: 0a 37345i bk12: 0a 37345i bk13: 0a 37345i bk14: 0a 37345i bk15: 0a 37345i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37345 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37345 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37345 
n_nop = 37345 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37345 n_nop=37345 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37345i bk1: 0a 37345i bk2: 0a 37345i bk3: 0a 37345i bk4: 0a 37345i bk5: 0a 37345i bk6: 0a 37345i bk7: 0a 37345i bk8: 0a 37345i bk9: 0a 37345i bk10: 0a 37345i bk11: 0a 37345i bk12: 0a 37345i bk13: 0a 37345i bk14: 0a 37345i bk15: 0a 37345i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37345 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37345 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37345 
n_nop = 37345 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37345 n_nop=37345 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37345i bk1: 0a 37345i bk2: 0a 37345i bk3: 0a 37345i bk4: 0a 37345i bk5: 0a 37345i bk6: 0a 37345i bk7: 0a 37345i bk8: 0a 37345i bk9: 0a 37345i bk10: 0a 37345i bk11: 0a 37345i bk12: 0a 37345i bk13: 0a 37345i bk14: 0a 37345i bk15: 0a 37345i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37345 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37345 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37345 
n_nop = 37345 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37345 n_nop=37345 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37345i bk1: 0a 37345i bk2: 0a 37345i bk3: 0a 37345i bk4: 0a 37345i bk5: 0a 37345i bk6: 0a 37345i bk7: 0a 37345i bk8: 0a 37345i bk9: 0a 37345i bk10: 0a 37345i bk11: 0a 37345i bk12: 0a 37345i bk13: 0a 37345i bk14: 0a 37345i bk15: 0a 37345i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37345 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37345 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37345 
n_nop = 37345 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13789, Miss = 272, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2028, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 13840, Miss = 337, Miss_rate = 0.024, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 2054, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 13766, Miss = 320, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2061, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 13679, Miss = 265, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2073, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 13966, Miss = 316, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2105, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 13907, Miss = 490, Miss_rate = 0.035, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 2045, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 13785, Miss = 305, Miss_rate = 0.022, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 5547, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 13680, Miss = 260, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2018, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 6448, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1087, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 6471, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1128, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6469, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1044, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 6538, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1116, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 6547, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1092, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 6493, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1167, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 6621, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1151, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 6559, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1119, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 8272, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1242, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 8196, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 8292, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1232, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 8106, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 1283, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 8388, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1233, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 8176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1229, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 8397, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1215, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 8146, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1164, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 267213
L2_total_cache_misses = 2565
L2_total_cache_miss_rate = 0.0096
L2_total_cache_pending_hits = 7
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125884
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1121
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1199
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 138757
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 239
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 128204
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 139009
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.105
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=267213
icnt_total_pkts_simt_to_mem=267213
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 267213
Req_Network_cycles = 52724
Req_Network_injected_packets_per_cycle =       5.0681 
Req_Network_conflicts_per_cycle =       8.6354
Req_Network_conflicts_per_cycle_util =      16.0756
Req_Bank_Level_Parallism =       9.4348
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      40.3313
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1056

Reply_Network_injected_packets_num = 267213
Reply_Network_cycles = 52724
Reply_Network_injected_packets_per_cycle =        5.0681
Reply_Network_conflicts_per_cycle =        2.2136
Reply_Network_conflicts_per_cycle_util =       4.1024
Reply_Bank_Level_Parallism =       9.3927
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2923
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1267
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 25 sec (85 sec)
gpgpu_simulation_rate = 174177 (inst/sec)
gpgpu_simulation_rate = 620 (cycle/sec)
gpgpu_silicon_slowdown = 1935483x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37698..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37690..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37688..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff68d3767c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c5747d7f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 2697
gpu_sim_insn = 1431682
gpu_ipc =     530.8424
gpu_tot_sim_cycle = 55421
gpu_tot_sim_insn = 16236743
gpu_tot_ipc =     292.9709
gpu_tot_issued_cta = 1536
gpu_occupancy = 34.5305% 
gpu_tot_occupancy = 25.8042% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.7968
partiton_level_parallism_total  =       5.0063
partiton_level_parallism_util =       4.4367
partiton_level_parallism_util_total  =       9.0582
L2_BW  =     145.7976 GB/Sec
L2_BW_total  =     192.2411 GB/Sec
gpu_total_sim_rate=182435

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 15709, Miss = 8146, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 15949, Miss = 8185, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 13784, Miss = 7192, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 15626, Miss = 8113, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 14287, Miss = 7399, Miss_rate = 0.518, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 14268, Miss = 7402, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 14759, Miss = 7646, Miss_rate = 0.518, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 15171, Miss = 7843, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 12490, Miss = 6629, Miss_rate = 0.531, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 12802, Miss = 6821, Miss_rate = 0.533, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 12193, Miss = 6469, Miss_rate = 0.531, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 13356, Miss = 7021, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 12071, Miss = 6372, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 11288, Miss = 6028, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 12273, Miss = 6483, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 11853, Miss = 6273, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 12051, Miss = 6391, Miss_rate = 0.530, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 12245, Miss = 6508, Miss_rate = 0.531, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 11524, Miss = 6150, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 11383, Miss = 6075, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 11730, Miss = 6215, Miss_rate = 0.530, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 13221, Miss = 6949, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 12526, Miss = 6652, Miss_rate = 0.531, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 10983, Miss = 5878, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 12094, Miss = 6424, Miss_rate = 0.531, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 13017, Miss = 6849, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 12774, Miss = 6664, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 13265, Miss = 7016, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 12118, Miss = 6335, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 11615, Miss = 6121, Miss_rate = 0.527, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 14014, Miss = 7232, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 12991, Miss = 6832, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 12279, Miss = 6552, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 11723, Miss = 6294, Miss_rate = 0.537, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 11554, Miss = 6135, Miss_rate = 0.531, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 12224, Miss = 6499, Miss_rate = 0.532, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 11884, Miss = 6313, Miss_rate = 0.531, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 11892, Miss = 6310, Miss_rate = 0.531, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 13578, Miss = 7062, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 11230, Miss = 6020, Miss_rate = 0.536, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 511794
	L1D_total_cache_misses = 269498
	L1D_total_cache_miss_rate = 0.5266
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 232737
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 80347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51509
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9559
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 137374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 268
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 364593
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147201

Total_core_cache_fail_stats:
ctas_completed 1536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
843, 574, 761, 604, 656, 469, 501, 459, 491, 604, 699, 646, 470, 772, 675, 793, 507, 527, 664, 863, 727, 643, 643, 443, 788, 654, 485, 602, 352, 361, 622, 299, 
gpgpu_n_tot_thrd_icount = 39149024
gpgpu_n_tot_w_icount = 1223407
gpgpu_n_stall_shd_mem = 250109
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 130252
gpgpu_n_mem_write_global = 147201
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 250109
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:476785	W0_Idle:3025953	W0_Scoreboard:5981067	W1:315912	W2:140200	W3:89613	W4:69085	W5:51894	W6:30352	W7:19356	W8:9915	W9:4842	W10:2522	W11:1800	W12:1517	W13:2266	W14:2507	W15:3253	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
single_issue_nums: WS0:304650	WS1:306112	WS2:305051	WS3:307594	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1042016 {8:130252,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888040 {40:147201,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5210080 {40:130252,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177608 {8:147201,}
maxmflatency = 2138 
max_icnt2mem_latency = 1972 
maxmrqlatency = 83 
max_icnt2sh_latency = 180 
averagemflatency = 520 
avg_icnt2mem_latency = 356 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 4 
mrq_lat_table:1105 	826 	183 	84 	80 	40 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	99722 	46117 	110694 	20334 	586 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	76526 	18608 	13453 	21985 	58117 	78710 	10054 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	191228 	64271 	12752 	4066 	2928 	1850 	358 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	80 	10 	19 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        35        38        34         0         0         0         0         0         0         0         0         0         5        15        12 
dram[1]:        33        23        26        37         0         0         0         0         0         0         0         0        25         0        17         7 
dram[2]:        30        31        32        36         0         0         0         0         0         0         0         0         0        13        19        13 
dram[3]:        39        36        36        37         0         0         0         0         0         0         0         0         8        22        14         6 
dram[4]:        37        34        30        35         0         0         0         0         0         0         0         0        25         0        14         6 
dram[5]:        28        41        37        33         0         0         0         0         0         0         0         0        17        13        14         4 
dram[6]:        39        39        30        34         0         0         0         0         0         0         0         0        24         7        18         0 
dram[7]:        28        30        35        34         0         0         0         0         0         0         0         0        11        15        11        14 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6627       793       802      3576         0         0         0         0         0         0         0         0      1052      2129      4614      4296 
dram[1]:       946      3277      3201      2779         0         0         0         0         0         0         0         0      5153      1734      4546      2215 
dram[2]:      1564      8667      6786      6490         0         0         0         0         0         0         0         0      1045      2961      4386      3996 
dram[3]:       811      4656      4584       838         0         0         0         0         0         0         0         0      7303      9842      2921      4114 
dram[4]:      2620      3459      3039      4813         0         0         0         0         0         0         0         0      9397      1134      4427      4568 
dram[5]:      2119      3036      6535      2534         0         0         0         0         0         0         0         0      4330      4212      2362      4752 
dram[6]:      4823      3991       822      3241         0         0         0         0         0         0         0         0      6329      1919      7502      1203 
dram[7]:      1646      2264      2681      8798         0         0         0         0         0         0         0         0      6727      5673      6280      1244 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 10.500000 28.000000 25.000000  7.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 19.000000  3.666667  4.600000  4.333333 
dram[1]: 13.000000  7.833333  5.000000 13.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000 21.000000  3.875000  3.000000 
dram[2]:  9.750000 13.000000  8.400000 10.600000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000  4.400000  5.333333  3.714286 
dram[3]: 23.000000 12.750000  7.333333 21.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000 11.500000  6.666667  2.875000 
dram[4]:  6.875000 13.000000  6.857143 14.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  9.666667 27.000000  4.600000  2.625000 
dram[5]:  4.076923  5.833333  9.800000  8.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.750000  4.750000  4.375000  2.200000 
dram[6]:  8.500000 10.166667 16.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.333333  5.000000  6.500000 23.000000 
dram[7]:  5.666667  8.500000 10.250000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.600000  4.000000  3.166667  5.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2324/313 = 7.424920
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        53        45        49        46         0         0         0         0         0         0         0         0        20        10        27        22 
dram[1]:        54        45        45        49         0         0         0         0         0         0         0         0        33        23        35        26 
dram[2]:        57        41        48        40         0         0         0         0         0         0         0         0        36        18        31        27 
dram[3]:        56        43        42        43         0         0         0         0         0         0         0         0        14        24        25        18 
dram[4]:        62        41        56        54         0         0         0         0         0         0         0         0        28        28        27        17 
dram[5]:        62        59        54        49         0         0         0         0         0         0         0         0        26        17        33        16 
dram[6]:        61        49        46        39         0         0         0         0         0         0         0         0        31        15        24        25 
dram[7]:        48        35        46        41         0         0         0         0         0         0         0         0        19        27        18        26 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2324
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         3         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         2 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        10         4         3         6         0         0         0         0         0         0         0         0         4         0         4         2 
dram[6]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 55
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       9302     10471     10479     10289    none      none      none      none      none      none      none      none       99792    201681     33260     36947
dram[1]:       9438     11107      9337      8375    none      none      none      none      none      none      none      none       59351     88904     24187     33750
dram[2]:       8623     11955      9969     12093    none      none      none      none      none      none      none      none       53745    111856     28210     29194
dram[3]:       8912     10853     10878     11492    none      none      none      none      none      none      none      none      135130     82656     35129     46280
dram[4]:       7795     11906      8880      8354    none      none      none      none      none      none      none      none       70484     71114     32204     51477
dram[5]:       7003      7429      8495      8243    none      none      none      none      none      none      none      none       66684    118179     22971     50074
dram[6]:       8029     10207     10309     12225    none      none      none      none      none      none      none      none       63631    134556     37299     35330
dram[7]:      10183     14087      9945     11769    none      none      none      none      none      none      none      none      103727     74358     48043     32273
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1491      1436      1410      1452      1107      1441      1086      1001      1176      1049      1607      1928      2028      2103      1835      1829
dram[1]:       1517      1431      1388      1448       991      1443      1154      1001      1110      1243      1968      1736      2090      1959      1772      2076
dram[2]:       1437      1431      1375      1455      1042      1089      1194      1201      1320      1394      1936      1596      2010      2085      1762      1906
dram[3]:       1506      1424      1407      1395      1112      1157      1107       942      1170      1308      2106      1614      2103      2034      1811      2067
dram[4]:       1629      1414      1501      1392      1109      1053      1150      1206      1363      1263      1597      1668      2097      2138      1986      2036
dram[5]:       1463      1386      1407      1334      1168      1206      1147      1340      1163      1396      1952      1583      2137      2093      1820      2117
dram[6]:       1357      1449      1377      1416      2134      1445      1225      1196      1182      1359      1913      1954      2098      2136      1838      2043
dram[7]:       1389      1269      1312      1298      1238      1232      1086      1211       921      1169      2061      1946      2136      2096      1775      2133
dram[8]:       1348      1470      1342      1323       744      1219       915      1059      1058      1235      1572      1962      2070      2021      2001      2025
dram[9]:       1169      1342      1412      1325      1139       936      1186      1225      1263       945      1633      2095      2131      1898      1936      2116
dram[10]:       1400      1309      1241      1333       869      1085      1404      1091      1311       951      1928      1959      1986      1887      1720      1830
dram[11]:       1398      1420      1238      1267      1392      1298      1081      1225      1044      1176      1753      2089      2083      1701      1733      2070
dram[12]:       1510      1345      1341      1435       981       997      1038      1109      1138       889      1612      1688      2090      1883      1761      2006
dram[13]:       1334      1327      1377      1236      1215      1242      1089      1068      1134      1295      1741      1939      2118      1662      1738      2089
dram[14]:       1337      1473      1404      1265      1093      1033       853       977      1255       969      1614      1752      2037      2009      1763      1785
dram[15]:       1330      1439      1430      1308      1043       823      1167       980      1138       938      1626      2033      2098      1911      2011      2038
dram[16]:       1155      1283      1391      1455       831      1028       929       840      1254      1232      1959      1967      2075      1879      2077      2018
dram[17]:       1271      1277      1427      1279      1053      1035      1183       879       823       985      2089      2117      2093      1860      1969      2107
dram[18]:       1385      1447      1425      1315      1241      1238       930      1042      1115      1158      1948      1898      2076      1948      2107      2021
dram[19]:       1385      1508      1416      1413      1127       994       952       978      1135      1161      2056      1966      2131      1865      2013      2114
dram[20]:       1308      1403      1359      1273      1088      1133       836       889      1325      1110      1762      1837      2053      1879      2067      1761
dram[21]:       1239      1325      1499      1253       998       874       934       979      1251      1224      2008      2064      2097      1913      1829      2059
dram[22]:       1267      1336      1305      1365      1350      1272       942       944      1250      1116      1684      1640      2103      1974      2117      1897
dram[23]:       1069      1359      1331      1268      1138      1018       952       921      1235      1228      1976      2012      2121      2014      2017      2062
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39255 n_nop=38936 n_act=29 n_pre=21 n_ref_event=94306558778016 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006929
n_activity=2038 dram_eff=0.1335
bk0: 42a 39154i bk1: 56a 39196i bk2: 50a 39189i bk3: 45a 39086i bk4: 0a 39255i bk5: 0a 39255i bk6: 0a 39255i bk7: 0a 39255i bk8: 0a 39255i bk9: 0a 39255i bk10: 0a 39255i bk11: 0a 39255i bk12: 19a 39240i bk13: 11a 39192i bk14: 23a 39130i bk15: 26a 39122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893382
Row_Buffer_Locality_read = 0.893382
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.185579
Bank_Level_Parallism_Col = 0.673494
Bank_Level_Parallism_Ready = 1.154412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.006929 
total_CMD = 39255 
util_bw = 272 
Wasted_Col = 335 
Wasted_Row = 239 
Idle = 38409 

BW Util Bottlenecks: 
RCDc_limit = 318 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39255 
n_nop = 38936 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 29 
n_pre = 21 
n_ref = 94306558778016 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 272 
Row_Bus_Util =  0.001274 
CoL_Bus_Util = 0.006929 
Either_Row_CoL_Bus_Util = 0.008126 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.009404 
queue_avg = 0.006114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00611387
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39255 n_nop=38864 n_act=46 n_pre=38 n_ref_event=0 n_req=313 n_rd=310 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007897
n_activity=2848 dram_eff=0.1088
bk0: 52a 39145i bk1: 47a 39099i bk2: 40a 39057i bk3: 54a 39146i bk4: 0a 39255i bk5: 0a 39255i bk6: 0a 39255i bk7: 0a 39255i bk8: 0a 39255i bk9: 0a 39255i bk10: 0a 39255i bk11: 0a 39255i bk12: 35a 39141i bk13: 21a 39241i bk14: 31a 39069i bk15: 30a 39011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851613
Row_Buffer_Locality_read = 0.851613
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.110170
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = 1.035484
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.007897 
total_CMD = 39255 
util_bw = 310 
Wasted_Col = 579 
Wasted_Row = 409 
Idle = 37957 

BW Util Bottlenecks: 
RCDc_limit = 520 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39255 
n_nop = 38864 
Read = 310 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 38 
n_ref = 0 
n_req = 313 
total_req = 310 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 310 
Row_Bus_Util =  0.002140 
CoL_Bus_Util = 0.007897 
Either_Row_CoL_Bus_Util = 0.009961 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.007673 
queue_avg = 0.016711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0167112
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39255 n_nop=38894 n_act=37 n_pre=29 n_ref_event=4564736266875427237 n_req=299 n_rd=298 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007591
n_activity=2417 dram_eff=0.1233
bk0: 39a 39151i bk1: 52a 39134i bk2: 42a 39117i bk3: 53a 39127i bk4: 0a 39255i bk5: 0a 39255i bk6: 0a 39255i bk7: 0a 39255i bk8: 0a 39255i bk9: 0a 39255i bk10: 0a 39255i bk11: 0a 39255i bk12: 32a 39237i bk13: 22a 39141i bk14: 32a 39112i bk15: 26a 39097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875839
Row_Buffer_Locality_read = 0.875839
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.107888
Bank_Level_Parallism_Col = 1.098425
Bank_Level_Parallism_Ready = 1.083893
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.097113 

BW Util details:
bwutil = 0.007591 
total_CMD = 39255 
util_bw = 298 
Wasted_Col = 498 
Wasted_Row = 307 
Idle = 38152 

BW Util Bottlenecks: 
RCDc_limit = 424 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39255 
n_nop = 38894 
Read = 298 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 29 
n_ref = 4564736266875427237 
n_req = 299 
total_req = 298 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 298 
Row_Bus_Util =  0.001681 
CoL_Bus_Util = 0.007591 
Either_Row_CoL_Bus_Util = 0.009196 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.008310 
queue_avg = 0.012457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.012457
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39255 n_nop=38935 n_act=32 n_pre=24 n_ref_event=0 n_req=265 n_rd=265 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006751
n_activity=2068 dram_eff=0.1281
bk0: 46a 39204i bk1: 51a 39151i bk2: 44a 39100i bk3: 43a 39182i bk4: 0a 39255i bk5: 0a 39255i bk6: 0a 39255i bk7: 0a 39255i bk8: 0a 39255i bk9: 0a 39255i bk10: 0a 39255i bk11: 0a 39255i bk12: 15a 39146i bk13: 23a 39215i bk14: 20a 39194i bk15: 23a 39072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879245
Row_Buffer_Locality_read = 0.879245
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.124190
Bank_Level_Parallism_Col = 1.132283
Bank_Level_Parallism_Ready = 1.098113
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.119685 

BW Util details:
bwutil = 0.006751 
total_CMD = 39255 
util_bw = 265 
Wasted_Col = 398 
Wasted_Row = 263 
Idle = 38329 

BW Util Bottlenecks: 
RCDc_limit = 365 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39255 
n_nop = 38935 
Read = 265 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 24 
n_ref = 0 
n_req = 265 
total_req = 265 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 265 
Row_Bus_Util =  0.001427 
CoL_Bus_Util = 0.006751 
Either_Row_CoL_Bus_Util = 0.008152 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.003125 
queue_avg = 0.010011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0100115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39255 n_nop=38875 n_act=40 n_pre=32 n_ref_event=0 n_req=315 n_rd=313 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007974
n_activity=2375 dram_eff=0.1318
bk0: 55a 39054i bk1: 52a 39145i bk2: 48a 39077i bk3: 58a 39140i bk4: 0a 39255i bk5: 0a 39255i bk6: 0a 39255i bk7: 0a 39255i bk8: 0a 39255i bk9: 0a 39255i bk10: 0a 39255i bk11: 0a 39255i bk12: 29a 39193i bk13: 27a 39235i bk14: 23a 39144i bk15: 21a 39059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872204
Row_Buffer_Locality_read = 0.872204
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.204797
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.073482
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.007974 
total_CMD = 39255 
util_bw = 313 
Wasted_Col = 476 
Wasted_Row = 295 
Idle = 38171 

BW Util Bottlenecks: 
RCDc_limit = 451 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39255 
n_nop = 38875 
Read = 313 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 32 
n_ref = 0 
n_req = 315 
total_req = 313 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 313 
Row_Bus_Util =  0.001834 
CoL_Bus_Util = 0.007974 
Either_Row_CoL_Bus_Util = 0.009680 
Issued_on_Two_Bus_Simul_Util = 0.000127 
issued_two_Eff = 0.013158 
queue_avg = 0.009476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0094765
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39255 n_nop=38838 n_act=57 n_pre=49 n_ref_event=0 n_req=326 n_rd=316 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00805
n_activity=2816 dram_eff=0.1122
bk0: 53a 38888i bk1: 70a 38924i bk2: 49a 39102i bk3: 52a 39079i bk4: 0a 39255i bk5: 0a 39255i bk6: 0a 39255i bk7: 0a 39255i bk8: 0a 39255i bk9: 0a 39255i bk10: 0a 39255i bk11: 0a 39255i bk12: 27a 39167i bk13: 19a 39167i bk14: 35a 39068i bk15: 11a 39141i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819620
Row_Buffer_Locality_read = 0.819620
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.268293
Bank_Level_Parallism_Col = 1.192519
Bank_Level_Parallism_Ready = 1.158228
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.187019 

BW Util details:
bwutil = 0.008050 
total_CMD = 39255 
util_bw = 316 
Wasted_Col = 638 
Wasted_Row = 481 
Idle = 37820 

BW Util Bottlenecks: 
RCDc_limit = 648 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39255 
n_nop = 38838 
Read = 316 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 49 
n_ref = 0 
n_req = 326 
total_req = 316 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 316 
Row_Bus_Util =  0.002700 
CoL_Bus_Util = 0.008050 
Either_Row_CoL_Bus_Util = 0.010623 
Issued_on_Two_Bus_Simul_Util = 0.000127 
issued_two_Eff = 0.011990 
queue_avg = 0.022519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0225194
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39255 n_nop=38917 n_act=29 n_pre=21 n_ref_event=0 n_req=291 n_rd=290 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007388
n_activity=2083 dram_eff=0.1392
bk0: 51a 39089i bk1: 61a 39078i bk2: 33a 39201i bk3: 50a 39139i bk4: 0a 39255i bk5: 0a 39255i bk6: 0a 39255i bk7: 0a 39255i bk8: 0a 39255i bk9: 0a 39255i bk10: 0a 39255i bk11: 0a 39255i bk12: 31a 39185i bk13: 15a 39195i bk14: 26a 39166i bk15: 23a 39237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.184510
Bank_Level_Parallism_Col = 1.174803
Bank_Level_Parallism_Ready = 1.120690
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.159055 

BW Util details:
bwutil = 0.007388 
total_CMD = 39255 
util_bw = 290 
Wasted_Col = 369 
Wasted_Row = 219 
Idle = 38377 

BW Util Bottlenecks: 
RCDc_limit = 323 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39255 
n_nop = 38917 
Read = 290 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 29 
n_pre = 21 
n_ref = 0 
n_req = 291 
total_req = 290 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 290 
Row_Bus_Util =  0.001274 
CoL_Bus_Util = 0.007388 
Either_Row_CoL_Bus_Util = 0.008610 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.005917 
queue_avg = 0.009171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00917081
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39255 n_nop=38920 n_act=43 n_pre=35 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006623
n_activity=2278 dram_eff=0.1141
bk0: 34a 39108i bk1: 51a 39085i bk2: 41a 39146i bk3: 44a 39144i bk4: 0a 39255i bk5: 0a 39255i bk6: 0a 39255i bk7: 0a 39255i bk8: 0a 39255i bk9: 0a 39255i bk10: 0a 39255i bk11: 0a 39255i bk12: 18a 39139i bk13: 28a 39079i bk14: 19a 39119i bk15: 25a 39127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834615
Row_Buffer_Locality_read = 0.834615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.243566
Bank_Level_Parallism_Col = 1.179379
Bank_Level_Parallism_Ready = 1.096154
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.158192 

BW Util details:
bwutil = 0.006623 
total_CMD = 39255 
util_bw = 260 
Wasted_Col = 481 
Wasted_Row = 347 
Idle = 38167 

BW Util Bottlenecks: 
RCDc_limit = 475 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39255 
n_nop = 38920 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 35 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 260 
Row_Bus_Util =  0.001987 
CoL_Bus_Util = 0.006623 
Either_Row_CoL_Bus_Util = 0.008534 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.008955 
queue_avg = 0.007591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00759139
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39255 n_nop=39255 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39255i bk1: 0a 39255i bk2: 0a 39255i bk3: 0a 39255i bk4: 0a 39255i bk5: 0a 39255i bk6: 0a 39255i bk7: 0a 39255i bk8: 0a 39255i bk9: 0a 39255i bk10: 0a 39255i bk11: 0a 39255i bk12: 0a 39255i bk13: 0a 39255i bk14: 0a 39255i bk15: 0a 39255i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39255 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39255 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39255 
n_nop = 39255 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39255 n_nop=39255 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39255i bk1: 0a 39255i bk2: 0a 39255i bk3: 0a 39255i bk4: 0a 39255i bk5: 0a 39255i bk6: 0a 39255i bk7: 0a 39255i bk8: 0a 39255i bk9: 0a 39255i bk10: 0a 39255i bk11: 0a 39255i bk12: 0a 39255i bk13: 0a 39255i bk14: 0a 39255i bk15: 0a 39255i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39255 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39255 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39255 
n_nop = 39255 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39255 n_nop=39255 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39255i bk1: 0a 39255i bk2: 0a 39255i bk3: 0a 39255i bk4: 0a 39255i bk5: 0a 39255i bk6: 0a 39255i bk7: 0a 39255i bk8: 0a 39255i bk9: 0a 39255i bk10: 0a 39255i bk11: 0a 39255i bk12: 0a 39255i bk13: 0a 39255i bk14: 0a 39255i bk15: 0a 39255i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39255 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39255 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39255 
n_nop = 39255 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39255 n_nop=39255 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39255i bk1: 0a 39255i bk2: 0a 39255i bk3: 0a 39255i bk4: 0a 39255i bk5: 0a 39255i bk6: 0a 39255i bk7: 0a 39255i bk8: 0a 39255i bk9: 0a 39255i bk10: 0a 39255i bk11: 0a 39255i bk12: 0a 39255i bk13: 0a 39255i bk14: 0a 39255i bk15: 0a 39255i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39255 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39255 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39255 
n_nop = 39255 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39255 n_nop=39255 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39255i bk1: 0a 39255i bk2: 0a 39255i bk3: 0a 39255i bk4: 0a 39255i bk5: 0a 39255i bk6: 0a 39255i bk7: 0a 39255i bk8: 0a 39255i bk9: 0a 39255i bk10: 0a 39255i bk11: 0a 39255i bk12: 0a 39255i bk13: 0a 39255i bk14: 0a 39255i bk15: 0a 39255i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39255 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39255 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39255 
n_nop = 39255 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39255 n_nop=39255 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39255i bk1: 0a 39255i bk2: 0a 39255i bk3: 0a 39255i bk4: 0a 39255i bk5: 0a 39255i bk6: 0a 39255i bk7: 0a 39255i bk8: 0a 39255i bk9: 0a 39255i bk10: 0a 39255i bk11: 0a 39255i bk12: 0a 39255i bk13: 0a 39255i bk14: 0a 39255i bk15: 0a 39255i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39255 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39255 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39255 
n_nop = 39255 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39255 n_nop=39255 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39255i bk1: 0a 39255i bk2: 0a 39255i bk3: 0a 39255i bk4: 0a 39255i bk5: 0a 39255i bk6: 0a 39255i bk7: 0a 39255i bk8: 0a 39255i bk9: 0a 39255i bk10: 0a 39255i bk11: 0a 39255i bk12: 0a 39255i bk13: 0a 39255i bk14: 0a 39255i bk15: 0a 39255i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39255 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39255 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39255 
n_nop = 39255 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39255 n_nop=39255 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39255i bk1: 0a 39255i bk2: 0a 39255i bk3: 0a 39255i bk4: 0a 39255i bk5: 0a 39255i bk6: 0a 39255i bk7: 0a 39255i bk8: 0a 39255i bk9: 0a 39255i bk10: 0a 39255i bk11: 0a 39255i bk12: 0a 39255i bk13: 0a 39255i bk14: 0a 39255i bk15: 0a 39255i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39255 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39255 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39255 
n_nop = 39255 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39255 n_nop=39255 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39255i bk1: 0a 39255i bk2: 0a 39255i bk3: 0a 39255i bk4: 0a 39255i bk5: 0a 39255i bk6: 0a 39255i bk7: 0a 39255i bk8: 0a 39255i bk9: 0a 39255i bk10: 0a 39255i bk11: 0a 39255i bk12: 0a 39255i bk13: 0a 39255i bk14: 0a 39255i bk15: 0a 39255i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39255 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39255 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39255 
n_nop = 39255 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39255 n_nop=39255 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39255i bk1: 0a 39255i bk2: 0a 39255i bk3: 0a 39255i bk4: 0a 39255i bk5: 0a 39255i bk6: 0a 39255i bk7: 0a 39255i bk8: 0a 39255i bk9: 0a 39255i bk10: 0a 39255i bk11: 0a 39255i bk12: 0a 39255i bk13: 0a 39255i bk14: 0a 39255i bk15: 0a 39255i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39255 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39255 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39255 
n_nop = 39255 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39255 n_nop=39255 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39255i bk1: 0a 39255i bk2: 0a 39255i bk3: 0a 39255i bk4: 0a 39255i bk5: 0a 39255i bk6: 0a 39255i bk7: 0a 39255i bk8: 0a 39255i bk9: 0a 39255i bk10: 0a 39255i bk11: 0a 39255i bk12: 0a 39255i bk13: 0a 39255i bk14: 0a 39255i bk15: 0a 39255i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39255 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39255 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39255 
n_nop = 39255 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39255 n_nop=39255 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39255i bk1: 0a 39255i bk2: 0a 39255i bk3: 0a 39255i bk4: 0a 39255i bk5: 0a 39255i bk6: 0a 39255i bk7: 0a 39255i bk8: 0a 39255i bk9: 0a 39255i bk10: 0a 39255i bk11: 0a 39255i bk12: 0a 39255i bk13: 0a 39255i bk14: 0a 39255i bk15: 0a 39255i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39255 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39255 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39255 
n_nop = 39255 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39255 n_nop=39255 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39255i bk1: 0a 39255i bk2: 0a 39255i bk3: 0a 39255i bk4: 0a 39255i bk5: 0a 39255i bk6: 0a 39255i bk7: 0a 39255i bk8: 0a 39255i bk9: 0a 39255i bk10: 0a 39255i bk11: 0a 39255i bk12: 0a 39255i bk13: 0a 39255i bk14: 0a 39255i bk15: 0a 39255i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39255 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39255 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39255 
n_nop = 39255 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39255 n_nop=39255 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39255i bk1: 0a 39255i bk2: 0a 39255i bk3: 0a 39255i bk4: 0a 39255i bk5: 0a 39255i bk6: 0a 39255i bk7: 0a 39255i bk8: 0a 39255i bk9: 0a 39255i bk10: 0a 39255i bk11: 0a 39255i bk12: 0a 39255i bk13: 0a 39255i bk14: 0a 39255i bk15: 0a 39255i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39255 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39255 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39255 
n_nop = 39255 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39255 n_nop=39255 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39255i bk1: 0a 39255i bk2: 0a 39255i bk3: 0a 39255i bk4: 0a 39255i bk5: 0a 39255i bk6: 0a 39255i bk7: 0a 39255i bk8: 0a 39255i bk9: 0a 39255i bk10: 0a 39255i bk11: 0a 39255i bk12: 0a 39255i bk13: 0a 39255i bk14: 0a 39255i bk15: 0a 39255i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39255 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39255 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39255 
n_nop = 39255 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39255 n_nop=39255 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39255i bk1: 0a 39255i bk2: 0a 39255i bk3: 0a 39255i bk4: 0a 39255i bk5: 0a 39255i bk6: 0a 39255i bk7: 0a 39255i bk8: 0a 39255i bk9: 0a 39255i bk10: 0a 39255i bk11: 0a 39255i bk12: 0a 39255i bk13: 0a 39255i bk14: 0a 39255i bk15: 0a 39255i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39255 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39255 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39255 
n_nop = 39255 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14133, Miss = 272, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2140, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 14184, Miss = 337, Miss_rate = 0.024, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 2166, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 14110, Miss = 320, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2173, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 14023, Miss = 265, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2185, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 14310, Miss = 316, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2217, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 14251, Miss = 494, Miss_rate = 0.035, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 2157, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 14129, Miss = 305, Miss_rate = 0.022, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 7707, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 14024, Miss = 260, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2130, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 6616, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1151, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 6639, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1192, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6637, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1108, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 6706, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1180, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 6715, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1156, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 6661, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1231, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 6789, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1215, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 6727, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1183, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 8528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1322, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 8452, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1329, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 8548, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1312, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 8362, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 1363, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 8644, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1313, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 8432, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1309, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 8653, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1295, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 8402, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 277453
L2_total_cache_misses = 2569
L2_total_cache_miss_rate = 0.0093
L2_total_cache_pending_hits = 7
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 127928
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1121
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1203
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 146949
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 239
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 130252
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147201
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.103
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=277453
icnt_total_pkts_simt_to_mem=277453
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 277453
Req_Network_cycles = 55421
Req_Network_injected_packets_per_cycle =       5.0063 
Req_Network_conflicts_per_cycle =       9.5529
Req_Network_conflicts_per_cycle_util =      17.2848
Req_Bank_Level_Parallism =       9.0582
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      41.6685
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1043

Reply_Network_injected_packets_num = 277453
Reply_Network_cycles = 55421
Reply_Network_injected_packets_per_cycle =        5.0063
Reply_Network_conflicts_per_cycle =        2.2089
Reply_Network_conflicts_per_cycle_util =       3.9794
Reply_Bank_Level_Parallism =       9.0190
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2818
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1252
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 29 sec (89 sec)
gpgpu_simulation_rate = 182435 (inst/sec)
gpgpu_simulation_rate = 622 (cycle/sec)
gpgpu_silicon_slowdown = 1929260x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37668..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37660..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37658..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37650..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37648..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37640..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff68d376f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c5747d7dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 32 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 34 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 26022
gpu_sim_insn = 4557217
gpu_ipc =     175.1294
gpu_tot_sim_cycle = 81443
gpu_tot_sim_insn = 20793960
gpu_tot_ipc =     255.3192
gpu_tot_issued_cta = 1664
gpu_occupancy = 37.2076% 
gpu_tot_occupancy = 30.1734% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      11.7734
partiton_level_parallism_total  =       7.1685
partiton_level_parallism_util =      13.9062
partiton_level_parallism_util_total  =      11.0864
L2_BW  =     452.0994 GB/Sec
L2_BW_total  =     275.2689 GB/Sec
gpu_total_sim_rate=134154

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 32412, Miss = 15699, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[1]: Access = 33226, Miss = 15949, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 597
	L1D_cache_core[2]: Access = 30177, Miss = 14547, Miss_rate = 0.482, Pending_hits = 0, Reservation_fails = 115
	L1D_cache_core[3]: Access = 31123, Miss = 15100, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[4]: Access = 31080, Miss = 14922, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 1176
	L1D_cache_core[5]: Access = 31862, Miss = 15219, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 1147
	L1D_cache_core[6]: Access = 30990, Miss = 15023, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 64
	L1D_cache_core[7]: Access = 31731, Miss = 15269, Miss_rate = 0.481, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 28441, Miss = 13889, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 28767, Miss = 14045, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[10]: Access = 29554, Miss = 14276, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 812
	L1D_cache_core[11]: Access = 29636, Miss = 14341, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28578, Miss = 13820, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28065, Miss = 13562, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 535
	L1D_cache_core[14]: Access = 27863, Miss = 13559, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 28551, Miss = 13835, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[16]: Access = 34146, Miss = 15904, Miss_rate = 0.466, Pending_hits = 0, Reservation_fails = 7202
	L1D_cache_core[17]: Access = 33719, Miss = 15837, Miss_rate = 0.470, Pending_hits = 0, Reservation_fails = 5208
	L1D_cache_core[18]: Access = 33458, Miss = 15632, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 6128
	L1D_cache_core[19]: Access = 32764, Miss = 15390, Miss_rate = 0.470, Pending_hits = 0, Reservation_fails = 5492
	L1D_cache_core[20]: Access = 33172, Miss = 15588, Miss_rate = 0.470, Pending_hits = 0, Reservation_fails = 4257
	L1D_cache_core[21]: Access = 36385, Miss = 16962, Miss_rate = 0.466, Pending_hits = 0, Reservation_fails = 9010
	L1D_cache_core[22]: Access = 34061, Miss = 15996, Miss_rate = 0.470, Pending_hits = 0, Reservation_fails = 5638
	L1D_cache_core[23]: Access = 32727, Miss = 15322, Miss_rate = 0.468, Pending_hits = 0, Reservation_fails = 8957
	L1D_cache_core[24]: Access = 28129, Miss = 13687, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 1402
	L1D_cache_core[25]: Access = 29367, Miss = 14183, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 833
	L1D_cache_core[26]: Access = 28834, Miss = 13919, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 267
	L1D_cache_core[27]: Access = 29756, Miss = 14430, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 316
	L1D_cache_core[28]: Access = 28613, Miss = 13819, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 205
	L1D_cache_core[29]: Access = 28847, Miss = 13829, Miss_rate = 0.479, Pending_hits = 0, Reservation_fails = 1134
	L1D_cache_core[30]: Access = 30366, Miss = 14610, Miss_rate = 0.481, Pending_hits = 0, Reservation_fails = 2144
	L1D_cache_core[31]: Access = 29177, Miss = 14191, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 253
	L1D_cache_core[32]: Access = 28866, Miss = 13995, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 2300
	L1D_cache_core[33]: Access = 28003, Miss = 13568, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 469
	L1D_cache_core[34]: Access = 28341, Miss = 13697, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 1337
	L1D_cache_core[35]: Access = 27977, Miss = 13675, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 1076
	L1D_cache_core[36]: Access = 28300, Miss = 13774, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 1032
	L1D_cache_core[37]: Access = 28064, Miss = 13656, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 110
	L1D_cache_core[38]: Access = 29694, Miss = 14371, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 229
	L1D_cache_core[39]: Access = 28095, Miss = 13612, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 276
	L1D_total_cache_accesses = 1212917
	L1D_total_cache_misses = 582702
	L1D_total_cache_miss_rate = 0.4804
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 70626
	L1D_cache_data_port_util = 0.145
	L1D_cache_fill_port_util = 0.071
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 617853
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 61845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 148447
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 264483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 379
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 935693
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277224

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 61845
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8781
ctas_completed 1664, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1061, 814, 1022, 886, 823, 687, 762, 741, 761, 844, 1034, 896, 762, 980, 904, 1021, 507, 527, 664, 863, 727, 643, 643, 443, 788, 654, 485, 602, 352, 361, 622, 299, 
gpgpu_n_tot_thrd_icount = 55585056
gpgpu_n_tot_w_icount = 1737033
gpgpu_n_stall_shd_mem = 867391
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 306597
gpgpu_n_mem_write_global = 277224
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 867391
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:668976	W0_Idle:3238978	W0_Scoreboard:11710669	W1:392777	W2:190586	W3:134712	W4:108893	W5:83480	W6:55612	W7:38435	W8:23365	W9:17078	W10:13950	W11:14836	W12:16631	W13:20632	W14:20844	W15:24064	W16:21898	W17:18393	W18:13859	W19:8132	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
single_issue_nums: WS0:433140	WS1:433103	WS2:433520	WS3:437270	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2452776 {8:306597,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11088960 {40:277224,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12263880 {40:306597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217792 {8:277224,}
maxmflatency = 2547 
max_icnt2mem_latency = 2358 
maxmrqlatency = 124 
max_icnt2sh_latency = 291 
averagemflatency = 782 
avg_icnt2mem_latency = 611 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 6 
mrq_lat_table:4824 	3204 	508 	263 	643 	771 	190 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	121007 	68186 	204135 	188800 	1693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	93636 	22516 	18470 	32100 	84165 	220701 	111521 	712 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	369817 	147836 	35336 	13542 	8731 	5356 	3033 	170 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	93 	13 	29 	32 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        41        35        38        39         0         0         0         0         0         0         0         0        25        15        19        16 
dram[1]:        37        49        37        37         0         0         0         0         0         0         0         0        33        33        17        12 
dram[2]:        35        34        35        44         0         0         0         0         0         0         0         0        36        15        19        22 
dram[3]:        39        39        36        37         0         0         0         0         0         0         0         0        38        30        20        21 
dram[4]:        37        44        33        35         0         0         0         0         0         0         0         0        42        34        14        15 
dram[5]:        41        41        39        40         0         0         0         0         0         0         0         0        54        32        14        24 
dram[6]:        40        43        39        34         0         0         0         0         0         0         0         0        32        17        21        23 
dram[7]:        46        45        35        39         0         0         0         0         0         0         0         0        27        41        29        14 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6627      2320      3981      3576         0         0         0         0         0         0         0         0      5195      4050      4614      4296 
dram[1]:      3066      3277      3201      2779         0         0         0         0         0         0         0         0      5153      4073      5284      4725 
dram[2]:      2263      8667      6786      6490         0         0         0         0         0         0         0         0      3429      4232      4386      3996 
dram[3]:      3349      4656      4584      2949         0         0         0         0         0         0         0         0      7303      9842      3677      5026 
dram[4]:      2646      3459      3039      4813         0         0         0         0         0         0         0         0      9397      2925      4427      4568 
dram[5]:      2119      3036      6535      2534         0         0         0         0         0         0         0         0      6755      4212     10760      8843 
dram[6]:      5266      3991      3105      3241         0         0         0         0         0         0         0         0      6329      2666      7502      4601 
dram[7]:      3946      2689      2883      8798         0         0         0         0         0         0         0         0      6727      5673      6280      3723 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.342857  5.794872  6.354839  6.677419      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.916667  3.633333  5.923077  4.842105 
dram[1]:  8.629630  6.394737  6.194445  6.566667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.541667  5.560000  3.538461  3.851852 
dram[2]:  6.515152  6.709677  7.000000  6.939394      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.222222  4.923077  3.875000  3.958333 
dram[3]:  7.840000  6.294117  5.861111  5.727273      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.608696  7.000000  4.900000  4.300000 
dram[4]:  7.062500  6.666667  6.812500  6.774194      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.619048  5.160000  3.269231  4.142857 
dram[5]:  6.342105  5.066667  8.076923  5.918919      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  9.533334  4.500000  5.562500  4.466667 
dram[6]:  6.411765  6.687500  6.000000  5.675676      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.272727  3.636364  5.352941  4.588235 
dram[7]:  8.000000  7.433333  6.781250  9.272727      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.866667  6.363636  4.842105  3.652174 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 10403/1763 = 5.900737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       231       193       225       203         0         0         0         0         0         0         0         0        79        63       141       113 
dram[1]:       217       216       232       231         0         0         0         0         0         0         0         0        89        83       149       147 
dram[2]:       203       190       242       220         0         0         0         0         0         0         0         0        86        74       161       136 
dram[3]:       185       192       223       210         0         0         0         0         0         0         0         0        85        69       148       137 
dram[4]:       219       194       237       224         0         0         0         0         0         0         0         0        90        65       163       122 
dram[5]:       245       194       245       214         0         0         0         0         0         0         0         0        90        79       142       114 
dram[6]:       206       204       231       211         0         0         0         0         0         0         0         0        98        74       138       117 
dram[7]:       233       194       229       196         0         0         0         0         0         0         0         0        79        95       144       144 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 10403
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        56        44        60        56         0         0         0         0         0         0         0         0         4        12        44        44 
dram[1]:        40        60        67        67         0         0         0         0         0         0         0         0        16         8        44        56 
dram[2]:        44        44        64        64         0         0         0         0         0         0         0         0         4         0        56        54 
dram[3]:        32        64        64        64         0         0         0         0         0         0         0         0        16         8        52        52 
dram[4]:        56        52        64        68         0         0         0         0         0         0         0         0         4         8        64        48 
dram[5]:        66        48        63        69         0         0         0         0         0         0         0         0        12        12        64        38 
dram[6]:        46        52        60        60         0         0         0         0         0         0         0         0         8         0        52        36 
dram[7]:        48        64        60        60         0         0         0         0         0         0         0         0        16         0        56        56 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2770
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       5454      6763      5429      6050    none      none      none      none      none      none      none      none       77257     88907     17145     20606
dram[1]:       6240      5627      5097      5083    none      none      none      none      none      none      none      none       60694     73953     17066     15354
dram[2]:       6463      6757      4921      5273    none      none      none      none      none      none      none      none       70162     89903     14954     16621
dram[3]:       7077      5755      5239      5357    none      none      none      none      none      none      none      none       61980     86153     16104     16849
dram[4]:       5739      6229      4925      4972    none      none      none      none      none      none      none      none       67969     91712     14022     18852
dram[5]:       5024      6489      4846      5362    none      none      none      none      none      none      none      none       63772     72740     15816     20999
dram[6]:       6358      6153      5194      5594    none      none      none      none      none      none      none      none       60616     89546     16998     20805
dram[7]:       5357      6222      5358      6016    none      none      none      none      none      none      none      none       67579     70009     16130     16062
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       2279      2078      2310      2409      1651      1700      1600      1759      1562      1672      1871      1928      2510      2452      2470      2441
dram[1]:       2227      2043      2322      2508      1710      1558      1683      1615      1689      1722      1968      1865      2505      2504      2447      2475
dram[2]:       2204      2143      2279      2507      1670      1800      1602      1603      1690      1634      1936      1851      2515      2496      2418      2527
dram[3]:       2195      2426      2318      2451      1689      1806      1806      1748      1805      1687      2106      1790      2507      2479      2496      2531
dram[4]:       2007      2052      2428      2428      1625      1662      1777      1774      1798      1745      1705      1853      2433      2453      2447      2493
dram[5]:       2044      2004      2454      2416      1633      1679      1720      1650      1805      1749      1952      1708      2507      2508      2450      2498
dram[6]:       2198      2073      2536      2201      2134      1586      1814      1676      1816      1731      1913      1954      2483      2511      2494      2505
dram[7]:       2188      2141      2547      2201      1586      1781      1609      1767      1746      1729      2061      1946      2518      2531      2462      2535
dram[8]:       1920      1942      1856      1845      1656      1735      1629      1583      1613      1687      1572      1962      2070      2021      2423      2484
dram[9]:       1918      1945      1744      1897      1601      1563      1774      1685      1816      1721      1657      2095      2131      1985      2422      2496
dram[10]:       2028      1962      1773      1819      1575      1511      1777      1584      1647      1690      1928      1959      1986      1887      2490      2449
dram[11]:       2031      1955      1860      1850      1699      1583      1784      1578      1835      1713      1753      2089      2083      1855      2491      2438
dram[12]:       1984      1987      1813      1650      1521      1812      1514      1843      1633      1855      1612      1688      2090      1903      2504      2487
dram[13]:       1916      1964      1879      1845      1666      1503      1619      1854      1799      1856      1741      1939      2118      1883      2422      2488
dram[14]:       1929      2066      1651      1844      1663      1592      1399      1586      1528      1914      1614      1752      2037      2009      2439      2485
dram[15]:       1919      2055      1891      1857      1605      1788      1530      1844      1582      1917      1626      2033      2098      1911      2494      2450
dram[16]:       1845      1858      1945      1959      1591      1726      1474      1395      1762      1559      1959      1967      2464      2419      2424      2424
dram[17]:       1785      1643      1950      2305      1594      1667      1456      1405      1759      1854      2089      2117      2432      2426      2438      2375
dram[18]:       1857      1940      1957      2297      1726      1674      1451      1397      1623      1760      1948      1898      2458      2437      2388      2372
dram[19]:       1906      1817      1951      2388      1721      1663      1380      1397      1542      1764      2056      1966      2431      2431      2464      2467
dram[20]:       1836      1690      1958      2388      1670      1579      1322      1466      1663      1538      1802      1837      2482      2428      2512      2489
dram[21]:       1811      1709      1954      2388      1539      1810      1294      1466      1817      1677      2008      2064      2410      2415      2411      2498
dram[22]:       1895      1801      1860      2368      1555      1875      1309      1456      1596      1529      1801      1742      2465      2511      2484      2444
dram[23]:       1744      1859      1963      2283      1684      1538      1333      1474      1791      1855      1976      2012      2410      2472      2481      2495
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57687 n_nop=56029 n_act=222 n_pre=214 n_ref_event=94306558778016 n_req=1328 n_rd=1248 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02163
n_activity=10840 dram_eff=0.1151
bk0: 222a 56754i bk1: 226a 56644i bk2: 197a 56817i bk3: 207a 56834i bk4: 0a 57687i bk5: 0a 57687i bk6: 0a 57687i bk7: 0a 57687i bk8: 0a 57687i bk9: 0a 57687i bk10: 0a 57687i bk11: 0a 57687i bk12: 118a 57043i bk13: 109a 56903i bk14: 77a 57339i bk15: 92a 57169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822115
Row_Buffer_Locality_read = 0.822115
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.254070
Bank_Level_Parallism_Col = 0.673494
Bank_Level_Parallism_Ready = 1.071314
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021634 
total_CMD = 57687 
util_bw = 1248 
Wasted_Col = 2486 
Wasted_Row = 2040 
Idle = 51913 

BW Util Bottlenecks: 
RCDc_limit = 2454 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 325 
rwq = 0 
CCDLc_limit_alone = 325 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57687 
n_nop = 56029 
Read = 1248 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 222 
n_pre = 214 
n_ref = 94306558778016 
n_req = 1328 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 436 
issued_total_col = 1248 
Row_Bus_Util =  0.007558 
CoL_Bus_Util = 0.021634 
Either_Row_CoL_Bus_Util = 0.028741 
Issued_on_Two_Bus_Simul_Util = 0.000451 
issued_two_Eff = 0.015682 
queue_avg = 0.093799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0937993
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57687 n_nop=55896 n_act=233 n_pre=225 n_ref_event=0 n_req=1454 n_rd=1364 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02364
n_activity=11589 dram_eff=0.1177
bk0: 233a 56903i bk1: 243a 56646i bk2: 223a 56707i bk3: 197a 56870i bk4: 0a 57687i bk5: 0a 57687i bk6: 0a 57687i bk7: 0a 57687i bk8: 0a 57687i bk9: 0a 57687i bk10: 0a 57687i bk11: 0a 57687i bk12: 133a 57072i bk13: 139a 57018i bk14: 92a 56983i bk15: 104a 56948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829179
Row_Buffer_Locality_read = 0.829179
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.257008
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = 1.060117
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023645 
total_CMD = 57687 
util_bw = 1364 
Wasted_Col = 2666 
Wasted_Row = 2106 
Idle = 51551 

BW Util Bottlenecks: 
RCDc_limit = 2561 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 364 
rwq = 0 
CCDLc_limit_alone = 364 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57687 
n_nop = 55896 
Read = 1364 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 233 
n_pre = 225 
n_ref = 0 
n_req = 1454 
total_req = 1364 

Dual Bus Interface Util: 
issued_total_row = 458 
issued_total_col = 1364 
Row_Bus_Util =  0.007939 
CoL_Bus_Util = 0.023645 
Either_Row_CoL_Bus_Util = 0.031047 
Issued_on_Two_Bus_Simul_Util = 0.000537 
issued_two_Eff = 0.017309 
queue_avg = 0.118432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.118432
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57687 n_nop=55954 n_act=227 n_pre=219 n_ref_event=4564736266875427237 n_req=1395 n_rd=1312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02274
n_activity=10983 dram_eff=0.1195
bk0: 215a 56814i bk1: 208a 56826i bk2: 203a 56858i bk3: 229a 56711i bk4: 0a 57687i bk5: 0a 57687i bk6: 0a 57687i bk7: 0a 57687i bk8: 0a 57687i bk9: 0a 57687i bk10: 0a 57687i bk11: 0a 57687i bk12: 141a 56969i bk13: 128a 56981i bk14: 93a 57044i bk15: 95a 57047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826982
Row_Buffer_Locality_read = 0.826982
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.239220
Bank_Level_Parallism_Col = 1.141962
Bank_Level_Parallism_Ready = 1.077744
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120564 

BW Util details:
bwutil = 0.022743 
total_CMD = 57687 
util_bw = 1312 
Wasted_Col = 2701 
Wasted_Row = 2086 
Idle = 51588 

BW Util Bottlenecks: 
RCDc_limit = 2547 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 372 
rwq = 0 
CCDLc_limit_alone = 372 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57687 
n_nop = 55954 
Read = 1312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 227 
n_pre = 219 
n_ref = 4564736266875427237 
n_req = 1395 
total_req = 1312 

Dual Bus Interface Util: 
issued_total_row = 446 
issued_total_col = 1312 
Row_Bus_Util =  0.007731 
CoL_Bus_Util = 0.022743 
Either_Row_CoL_Bus_Util = 0.030041 
Issued_on_Two_Bus_Simul_Util = 0.000433 
issued_two_Eff = 0.014426 
queue_avg = 0.107529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.107529
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57687 n_nop=56052 n_act=209 n_pre=201 n_ref_event=0 n_req=1337 n_rd=1249 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02165
n_activity=10278 dram_eff=0.1215
bk0: 196a 56989i bk1: 214a 56736i bk2: 211a 56676i bk3: 189a 56788i bk4: 0a 57687i bk5: 0a 57687i bk6: 0a 57687i bk7: 0a 57687i bk8: 0a 57687i bk9: 0a 57687i bk10: 0a 57687i bk11: 0a 57687i bk12: 129a 57080i bk13: 126a 57195i bk14: 98a 57169i bk15: 86a 57176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832666
Row_Buffer_Locality_read = 0.832666
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.246809
Bank_Level_Parallism_Col = 1.145994
Bank_Level_Parallism_Ready = 1.067254
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.122612 

BW Util details:
bwutil = 0.021651 
total_CMD = 57687 
util_bw = 1249 
Wasted_Col = 2417 
Wasted_Row = 1897 
Idle = 52124 

BW Util Bottlenecks: 
RCDc_limit = 2316 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 339 
rwq = 0 
CCDLc_limit_alone = 339 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57687 
n_nop = 56052 
Read = 1249 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 209 
n_pre = 201 
n_ref = 0 
n_req = 1337 
total_req = 1249 

Dual Bus Interface Util: 
issued_total_row = 410 
issued_total_col = 1249 
Row_Bus_Util =  0.007107 
CoL_Bus_Util = 0.021651 
Either_Row_CoL_Bus_Util = 0.028343 
Issued_on_Two_Bus_Simul_Util = 0.000416 
issued_two_Eff = 0.014679 
queue_avg = 0.078406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0784059
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57687 n_nop=55960 n_act=221 n_pre=213 n_ref_event=0 n_req=1405 n_rd=1314 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02278
n_activity=10559 dram_eff=0.1244
bk0: 226a 56812i bk1: 220a 56777i bk2: 218a 56834i bk3: 210a 56835i bk4: 0a 57687i bk5: 0a 57687i bk6: 0a 57687i bk7: 0a 57687i bk8: 0a 57687i bk9: 0a 57687i bk10: 0a 57687i bk11: 0a 57687i bk12: 139a 57130i bk13: 129a 57009i bk14: 85a 57038i bk15: 87a 57108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831811
Row_Buffer_Locality_read = 0.831811
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.271789
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.066971
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022778 
total_CMD = 57687 
util_bw = 1314 
Wasted_Col = 2501 
Wasted_Row = 1899 
Idle = 51973 

BW Util Bottlenecks: 
RCDc_limit = 2438 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 349 
rwq = 0 
CCDLc_limit_alone = 349 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57687 
n_nop = 55960 
Read = 1314 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 221 
n_pre = 213 
n_ref = 0 
n_req = 1405 
total_req = 1314 

Dual Bus Interface Util: 
issued_total_row = 434 
issued_total_col = 1314 
Row_Bus_Util =  0.007523 
CoL_Bus_Util = 0.022778 
Either_Row_CoL_Bus_Util = 0.029937 
Issued_on_Two_Bus_Simul_Util = 0.000364 
issued_two_Eff = 0.012160 
queue_avg = 0.083121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.083121
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57687 n_nop=55966 n_act=220 n_pre=212 n_ref_event=0 n_req=1418 n_rd=1323 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02293
n_activity=10883 dram_eff=0.1216
bk0: 241a 56590i bk1: 228a 56402i bk2: 210a 56961i bk3: 219a 56647i bk4: 0a 57687i bk5: 0a 57687i bk6: 0a 57687i bk7: 0a 57687i bk8: 0a 57687i bk9: 0a 57687i bk10: 0a 57687i bk11: 0a 57687i bk12: 143a 57297i bk13: 126a 56948i bk14: 89a 57277i bk15: 67a 57297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833711
Row_Buffer_Locality_read = 0.833711
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.278728
Bank_Level_Parallism_Col = 1.188382
Bank_Level_Parallism_Ready = 1.093726
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.156570 

BW Util details:
bwutil = 0.022934 
total_CMD = 57687 
util_bw = 1323 
Wasted_Col = 2457 
Wasted_Row = 2007 
Idle = 51900 

BW Util Bottlenecks: 
RCDc_limit = 2397 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 359 
rwq = 0 
CCDLc_limit_alone = 359 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57687 
n_nop = 55966 
Read = 1323 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 220 
n_pre = 212 
n_ref = 0 
n_req = 1418 
total_req = 1323 

Dual Bus Interface Util: 
issued_total_row = 432 
issued_total_col = 1323 
Row_Bus_Util =  0.007489 
CoL_Bus_Util = 0.022934 
Either_Row_CoL_Bus_Util = 0.029833 
Issued_on_Two_Bus_Simul_Util = 0.000589 
issued_two_Eff = 0.019756 
queue_avg = 0.103750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.10375
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57687 n_nop=55993 n_act=227 n_pre=219 n_ref_event=0 n_req=1358 n_rd=1279 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02217
n_activity=10371 dram_eff=0.1233
bk0: 218a 56762i bk1: 214a 56813i bk2: 210a 56731i bk3: 210a 56680i bk4: 0a 57687i bk5: 0a 57687i bk6: 0a 57687i bk7: 0a 57687i bk8: 0a 57687i bk9: 0a 57687i bk10: 0a 57687i bk11: 0a 57687i bk12: 138a 57114i bk13: 120a 56762i bk14: 91a 57237i bk15: 78a 57238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822518
Row_Buffer_Locality_read = 0.822518
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.321841
Bank_Level_Parallism_Col = 1.199888
Bank_Level_Parallism_Ready = 1.077404
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.183674 

BW Util details:
bwutil = 0.022171 
total_CMD = 57687 
util_bw = 1279 
Wasted_Col = 2460 
Wasted_Row = 1888 
Idle = 52060 

BW Util Bottlenecks: 
RCDc_limit = 2479 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 347 
rwq = 0 
CCDLc_limit_alone = 347 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57687 
n_nop = 55993 
Read = 1279 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 227 
n_pre = 219 
n_ref = 0 
n_req = 1358 
total_req = 1279 

Dual Bus Interface Util: 
issued_total_row = 446 
issued_total_col = 1279 
Row_Bus_Util =  0.007731 
CoL_Bus_Util = 0.022171 
Either_Row_CoL_Bus_Util = 0.029365 
Issued_on_Two_Bus_Simul_Util = 0.000537 
issued_two_Eff = 0.018300 
queue_avg = 0.098029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.098029
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57687 n_nop=55998 n_act=204 n_pre=196 n_ref_event=0 n_req=1404 n_rd=1314 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02278
n_activity=10546 dram_eff=0.1246
bk0: 208a 56962i bk1: 223a 56833i bk2: 217a 56760i bk3: 204a 57054i bk4: 0a 57687i bk5: 0a 57687i bk6: 0a 57687i bk7: 0a 57687i bk8: 0a 57687i bk9: 0a 57687i bk10: 0a 57687i bk11: 0a 57687i bk12: 146a 56892i bk13: 140a 57105i bk14: 92a 57195i bk15: 84a 57036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.844749
Row_Buffer_Locality_read = 0.844749
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.272213
Bank_Level_Parallism_Col = 1.169099
Bank_Level_Parallism_Ready = 1.066210
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.143348 

BW Util details:
bwutil = 0.022778 
total_CMD = 57687 
util_bw = 1314 
Wasted_Col = 2333 
Wasted_Row = 1834 
Idle = 52206 

BW Util Bottlenecks: 
RCDc_limit = 2218 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 379 
rwq = 0 
CCDLc_limit_alone = 379 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57687 
n_nop = 55998 
Read = 1314 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 204 
n_pre = 196 
n_ref = 0 
n_req = 1404 
total_req = 1314 

Dual Bus Interface Util: 
issued_total_row = 400 
issued_total_col = 1314 
Row_Bus_Util =  0.006934 
CoL_Bus_Util = 0.022778 
Either_Row_CoL_Bus_Util = 0.029279 
Issued_on_Two_Bus_Simul_Util = 0.000433 
issued_two_Eff = 0.014802 
queue_avg = 0.097578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0975783
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57687 n_nop=57687 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 57687i bk1: 0a 57687i bk2: 0a 57687i bk3: 0a 57687i bk4: 0a 57687i bk5: 0a 57687i bk6: 0a 57687i bk7: 0a 57687i bk8: 0a 57687i bk9: 0a 57687i bk10: 0a 57687i bk11: 0a 57687i bk12: 0a 57687i bk13: 0a 57687i bk14: 0a 57687i bk15: 0a 57687i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 57687 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 57687 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57687 
n_nop = 57687 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57687 n_nop=57687 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 57687i bk1: 0a 57687i bk2: 0a 57687i bk3: 0a 57687i bk4: 0a 57687i bk5: 0a 57687i bk6: 0a 57687i bk7: 0a 57687i bk8: 0a 57687i bk9: 0a 57687i bk10: 0a 57687i bk11: 0a 57687i bk12: 0a 57687i bk13: 0a 57687i bk14: 0a 57687i bk15: 0a 57687i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 57687 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 57687 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57687 
n_nop = 57687 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57687 n_nop=57687 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 57687i bk1: 0a 57687i bk2: 0a 57687i bk3: 0a 57687i bk4: 0a 57687i bk5: 0a 57687i bk6: 0a 57687i bk7: 0a 57687i bk8: 0a 57687i bk9: 0a 57687i bk10: 0a 57687i bk11: 0a 57687i bk12: 0a 57687i bk13: 0a 57687i bk14: 0a 57687i bk15: 0a 57687i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 57687 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 57687 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57687 
n_nop = 57687 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57687 n_nop=57687 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 57687i bk1: 0a 57687i bk2: 0a 57687i bk3: 0a 57687i bk4: 0a 57687i bk5: 0a 57687i bk6: 0a 57687i bk7: 0a 57687i bk8: 0a 57687i bk9: 0a 57687i bk10: 0a 57687i bk11: 0a 57687i bk12: 0a 57687i bk13: 0a 57687i bk14: 0a 57687i bk15: 0a 57687i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 57687 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 57687 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57687 
n_nop = 57687 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57687 n_nop=57687 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 57687i bk1: 0a 57687i bk2: 0a 57687i bk3: 0a 57687i bk4: 0a 57687i bk5: 0a 57687i bk6: 0a 57687i bk7: 0a 57687i bk8: 0a 57687i bk9: 0a 57687i bk10: 0a 57687i bk11: 0a 57687i bk12: 0a 57687i bk13: 0a 57687i bk14: 0a 57687i bk15: 0a 57687i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 57687 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 57687 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57687 
n_nop = 57687 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57687 n_nop=57687 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 57687i bk1: 0a 57687i bk2: 0a 57687i bk3: 0a 57687i bk4: 0a 57687i bk5: 0a 57687i bk6: 0a 57687i bk7: 0a 57687i bk8: 0a 57687i bk9: 0a 57687i bk10: 0a 57687i bk11: 0a 57687i bk12: 0a 57687i bk13: 0a 57687i bk14: 0a 57687i bk15: 0a 57687i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 57687 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 57687 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57687 
n_nop = 57687 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57687 n_nop=57687 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 57687i bk1: 0a 57687i bk2: 0a 57687i bk3: 0a 57687i bk4: 0a 57687i bk5: 0a 57687i bk6: 0a 57687i bk7: 0a 57687i bk8: 0a 57687i bk9: 0a 57687i bk10: 0a 57687i bk11: 0a 57687i bk12: 0a 57687i bk13: 0a 57687i bk14: 0a 57687i bk15: 0a 57687i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 57687 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 57687 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57687 
n_nop = 57687 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57687 n_nop=57687 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 57687i bk1: 0a 57687i bk2: 0a 57687i bk3: 0a 57687i bk4: 0a 57687i bk5: 0a 57687i bk6: 0a 57687i bk7: 0a 57687i bk8: 0a 57687i bk9: 0a 57687i bk10: 0a 57687i bk11: 0a 57687i bk12: 0a 57687i bk13: 0a 57687i bk14: 0a 57687i bk15: 0a 57687i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 57687 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 57687 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57687 
n_nop = 57687 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57687 n_nop=57687 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 57687i bk1: 0a 57687i bk2: 0a 57687i bk3: 0a 57687i bk4: 0a 57687i bk5: 0a 57687i bk6: 0a 57687i bk7: 0a 57687i bk8: 0a 57687i bk9: 0a 57687i bk10: 0a 57687i bk11: 0a 57687i bk12: 0a 57687i bk13: 0a 57687i bk14: 0a 57687i bk15: 0a 57687i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 57687 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 57687 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57687 
n_nop = 57687 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57687 n_nop=57687 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 57687i bk1: 0a 57687i bk2: 0a 57687i bk3: 0a 57687i bk4: 0a 57687i bk5: 0a 57687i bk6: 0a 57687i bk7: 0a 57687i bk8: 0a 57687i bk9: 0a 57687i bk10: 0a 57687i bk11: 0a 57687i bk12: 0a 57687i bk13: 0a 57687i bk14: 0a 57687i bk15: 0a 57687i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 57687 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 57687 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57687 
n_nop = 57687 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57687 n_nop=57687 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 57687i bk1: 0a 57687i bk2: 0a 57687i bk3: 0a 57687i bk4: 0a 57687i bk5: 0a 57687i bk6: 0a 57687i bk7: 0a 57687i bk8: 0a 57687i bk9: 0a 57687i bk10: 0a 57687i bk11: 0a 57687i bk12: 0a 57687i bk13: 0a 57687i bk14: 0a 57687i bk15: 0a 57687i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 57687 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 57687 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57687 
n_nop = 57687 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57687 n_nop=57687 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 57687i bk1: 0a 57687i bk2: 0a 57687i bk3: 0a 57687i bk4: 0a 57687i bk5: 0a 57687i bk6: 0a 57687i bk7: 0a 57687i bk8: 0a 57687i bk9: 0a 57687i bk10: 0a 57687i bk11: 0a 57687i bk12: 0a 57687i bk13: 0a 57687i bk14: 0a 57687i bk15: 0a 57687i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 57687 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 57687 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57687 
n_nop = 57687 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57687 n_nop=57687 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 57687i bk1: 0a 57687i bk2: 0a 57687i bk3: 0a 57687i bk4: 0a 57687i bk5: 0a 57687i bk6: 0a 57687i bk7: 0a 57687i bk8: 0a 57687i bk9: 0a 57687i bk10: 0a 57687i bk11: 0a 57687i bk12: 0a 57687i bk13: 0a 57687i bk14: 0a 57687i bk15: 0a 57687i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 57687 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 57687 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57687 
n_nop = 57687 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57687 n_nop=57687 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 57687i bk1: 0a 57687i bk2: 0a 57687i bk3: 0a 57687i bk4: 0a 57687i bk5: 0a 57687i bk6: 0a 57687i bk7: 0a 57687i bk8: 0a 57687i bk9: 0a 57687i bk10: 0a 57687i bk11: 0a 57687i bk12: 0a 57687i bk13: 0a 57687i bk14: 0a 57687i bk15: 0a 57687i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 57687 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 57687 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57687 
n_nop = 57687 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57687 n_nop=57687 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 57687i bk1: 0a 57687i bk2: 0a 57687i bk3: 0a 57687i bk4: 0a 57687i bk5: 0a 57687i bk6: 0a 57687i bk7: 0a 57687i bk8: 0a 57687i bk9: 0a 57687i bk10: 0a 57687i bk11: 0a 57687i bk12: 0a 57687i bk13: 0a 57687i bk14: 0a 57687i bk15: 0a 57687i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 57687 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 57687 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57687 
n_nop = 57687 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57687 n_nop=57687 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 57687i bk1: 0a 57687i bk2: 0a 57687i bk3: 0a 57687i bk4: 0a 57687i bk5: 0a 57687i bk6: 0a 57687i bk7: 0a 57687i bk8: 0a 57687i bk9: 0a 57687i bk10: 0a 57687i bk11: 0a 57687i bk12: 0a 57687i bk13: 0a 57687i bk14: 0a 57687i bk15: 0a 57687i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 57687 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 57687 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57687 
n_nop = 57687 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31193, Miss = 2245, Miss_rate = 0.072, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[1]: Access = 4120, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 31124, Miss = 2551, Miss_rate = 0.082, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[3]: Access = 4178, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 31019, Miss = 1941, Miss_rate = 0.063, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[5]: Access = 4204, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 30765, Miss = 2439, Miss_rate = 0.079, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[7]: Access = 4202, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 31129, Miss = 2198, Miss_rate = 0.071, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[9]: Access = 4236, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 31337, Miss = 2547, Miss_rate = 0.081, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 4158, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 31027, Miss = 1955, Miss_rate = 0.063, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[13]: Access = 9737, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 31066, Miss = 2311, Miss_rate = 0.074, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[15]: Access = 4181, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 14265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2185, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 14281, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2215, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 14149, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2169, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 14151, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2203, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 14039, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2192, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 14131, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 14050, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2203, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 14185, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2202, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 18409, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 2370, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 18372, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 2345, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 18115, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 2356, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 18310, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 2386, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 18438, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 2348, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 18320, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 2323, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 18307, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 2322, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 18273, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 2287, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 583821
L2_total_cache_misses = 18187
L2_total_cache_miss_rate = 0.0312
L2_total_cache_pending_hits = 117
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 296194
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2669
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7734
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269323
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 398
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7386
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 306597
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277224
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.145
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=583821
icnt_total_pkts_simt_to_mem=583821
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 583821
Req_Network_cycles = 81443
Req_Network_injected_packets_per_cycle =       7.1685 
Req_Network_conflicts_per_cycle =      12.7695
Req_Network_conflicts_per_cycle_util =      19.7487
Req_Bank_Level_Parallism =      11.0864
Req_Network_in_buffer_full_per_cycle =       1.3876
Req_Network_in_buffer_avg_util =     104.5465
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1493

Reply_Network_injected_packets_num = 583821
Reply_Network_cycles = 81443
Reply_Network_injected_packets_per_cycle =        7.1685
Reply_Network_conflicts_per_cycle =        3.5744
Reply_Network_conflicts_per_cycle_util =       5.5085
Reply_Bank_Level_Parallism =      11.0474
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.6284
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1792
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 35 sec (155 sec)
gpgpu_simulation_rate = 134154 (inst/sec)
gpgpu_simulation_rate = 525 (cycle/sec)
gpgpu_silicon_slowdown = 2285714x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37698..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37690..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37688..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff68d3767c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c5747d7f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 49 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 51 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 2695
gpu_sim_insn = 1323702
gpu_ipc =     491.1696
gpu_tot_sim_cycle = 84138
gpu_tot_sim_insn = 22117662
gpu_tot_ipc =     262.8736
gpu_tot_issued_cta = 1792
gpu_occupancy = 34.5783% 
gpu_tot_occupancy = 30.3282% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.7996
partiton_level_parallism_total  =       7.0606
partiton_level_parallism_util =       4.4541
partiton_level_parallism_util_total  =      10.8090
L2_BW  =     145.9058 GB/Sec
L2_BW_total  =     271.1253 GB/Sec
gpu_total_sim_rate=139104

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 32652, Miss = 15891, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[1]: Access = 33466, Miss = 16141, Miss_rate = 0.482, Pending_hits = 0, Reservation_fails = 597
	L1D_cache_core[2]: Access = 30417, Miss = 14739, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 115
	L1D_cache_core[3]: Access = 31363, Miss = 15292, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[4]: Access = 31320, Miss = 15114, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 1176
	L1D_cache_core[5]: Access = 32102, Miss = 15411, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 1147
	L1D_cache_core[6]: Access = 31230, Miss = 15215, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 64
	L1D_cache_core[7]: Access = 31971, Miss = 15461, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 28681, Miss = 14081, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 29007, Miss = 14237, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[10]: Access = 29794, Miss = 14468, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 812
	L1D_cache_core[11]: Access = 29876, Miss = 14533, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28818, Miss = 14012, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28305, Miss = 13754, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 535
	L1D_cache_core[14]: Access = 28103, Miss = 13751, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 28791, Miss = 14027, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[16]: Access = 34386, Miss = 16096, Miss_rate = 0.468, Pending_hits = 0, Reservation_fails = 7202
	L1D_cache_core[17]: Access = 33959, Miss = 16029, Miss_rate = 0.472, Pending_hits = 0, Reservation_fails = 5208
	L1D_cache_core[18]: Access = 33698, Miss = 15824, Miss_rate = 0.470, Pending_hits = 0, Reservation_fails = 6128
	L1D_cache_core[19]: Access = 33004, Miss = 15582, Miss_rate = 0.472, Pending_hits = 0, Reservation_fails = 5492
	L1D_cache_core[20]: Access = 33412, Miss = 15780, Miss_rate = 0.472, Pending_hits = 0, Reservation_fails = 4257
	L1D_cache_core[21]: Access = 36625, Miss = 17154, Miss_rate = 0.468, Pending_hits = 0, Reservation_fails = 9010
	L1D_cache_core[22]: Access = 34301, Miss = 16188, Miss_rate = 0.472, Pending_hits = 0, Reservation_fails = 5638
	L1D_cache_core[23]: Access = 32967, Miss = 15514, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 8957
	L1D_cache_core[24]: Access = 28449, Miss = 13943, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 1402
	L1D_cache_core[25]: Access = 29687, Miss = 14439, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 833
	L1D_cache_core[26]: Access = 29154, Miss = 14175, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 267
	L1D_cache_core[27]: Access = 30076, Miss = 14686, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 316
	L1D_cache_core[28]: Access = 28933, Miss = 14075, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 205
	L1D_cache_core[29]: Access = 29167, Miss = 14085, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 1134
	L1D_cache_core[30]: Access = 30686, Miss = 14866, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 2144
	L1D_cache_core[31]: Access = 29497, Miss = 14447, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 253
	L1D_cache_core[32]: Access = 29106, Miss = 14187, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 2300
	L1D_cache_core[33]: Access = 28243, Miss = 13760, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 469
	L1D_cache_core[34]: Access = 28581, Miss = 13889, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 1337
	L1D_cache_core[35]: Access = 28217, Miss = 13867, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 1076
	L1D_cache_core[36]: Access = 28540, Miss = 13966, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 1032
	L1D_cache_core[37]: Access = 28304, Miss = 13848, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 110
	L1D_cache_core[38]: Access = 29934, Miss = 14563, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 229
	L1D_cache_core[39]: Access = 28335, Miss = 13804, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 276
	L1D_total_cache_accesses = 1223157
	L1D_total_cache_misses = 590894
	L1D_total_cache_miss_rate = 0.4831
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 70626
	L1D_cache_data_port_util = 0.141
	L1D_cache_fill_port_util = 0.069
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 617853
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 61845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 149983
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 270627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 379
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 937741
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285416

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 61845
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8781
ctas_completed 1792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1090, 843, 1051, 915, 852, 716, 791, 770, 790, 873, 1063, 925, 791, 1009, 933, 1050, 536, 556, 693, 892, 756, 672, 672, 472, 817, 683, 514, 631, 381, 390, 651, 328, 
gpgpu_n_tot_thrd_icount = 57485600
gpgpu_n_tot_w_icount = 1796425
gpgpu_n_stall_shd_mem = 867391
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 308645
gpgpu_n_mem_write_global = 285416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 867391
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:700219	W0_Idle:3707833	W0_Scoreboard:11783707	W1:392777	W2:190608	W3:134723	W4:109058	W5:84019	W6:56624	W7:40107	W8:25994	W9:20103	W10:17217	W11:17927	W12:19348	W13:22458	W14:22054	W15:24801	W16:22228	W17:18569	W18:13936	W19:8154	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
single_issue_nums: WS0:447988	WS1:447951	WS2:448368	WS3:452118	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2469160 {8:308645,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11416640 {40:285416,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12345800 {40:308645,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2283328 {8:285416,}
maxmflatency = 2547 
max_icnt2mem_latency = 2358 
maxmrqlatency = 124 
max_icnt2sh_latency = 291 
averagemflatency = 783 
avg_icnt2mem_latency = 614 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 6 
mrq_lat_table:4832 	3212 	516 	264 	672 	841 	190 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	123739 	69253 	206276 	192848 	1945 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	95509 	23395 	18714 	32647 	84969 	222959 	115156 	712 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	377491 	150223 	35515 	13542 	8731 	5356 	3033 	170 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	94 	14 	30 	34 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        41        35        38        39         0         0         0         0         0         0         0         0        25        15        19        16 
dram[1]:        37        49        37        37         0         0         0         0         0         0         0         0        33        33        17        12 
dram[2]:        35        34        35        44         0         0         0         0         0         0         0         0        36        15        19        22 
dram[3]:        39        39        36        37         0         0         0         0         0         0         0         0        38        30        20        21 
dram[4]:        37        44        33        35         0         0         0         0         0         0         0         0        42        34        14        15 
dram[5]:        41        41        39        40         0         0         0         0         0         0         0         0        54        32        14        24 
dram[6]:        40        43        39        34         0         0         0         0         0         0         0         0        32        17        21        23 
dram[7]:        46        45        35        39         0         0         0         0         0         0         0         0        27        41        29        14 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6627      2320      3981      3576         0         0         0         0         0         0         0         0      5195      4050      4614      4296 
dram[1]:      3066      3277      3201      2779         0         0         0         0         0         0         0         0      5153      4073      5284      4725 
dram[2]:      2263      8667      6786      6490         0         0         0         0         0         0         0         0      3429      4232      4386      3996 
dram[3]:      3349      4656      4584      2949         0         0         0         0         0         0         0         0      7303      9842      3677      5026 
dram[4]:      2646      3459      3039      4813         0         0         0         0         0         0         0         0      9397      2925      4427      4568 
dram[5]:      2119      3036      6535      2534         0         0         0         0         0         0         0         0      6755      4212     10760      8843 
dram[6]:      5266      3991      3105      3241         0         0         0         0         0         0         0         0      6329      2666      7502      4601 
dram[7]:      3946      2689      2883      8798         0         0         0         0         0         0         0         0      6727      5673      6280      3723 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.342857  5.794872  6.354839  6.677419      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.916667  3.633333  5.785714  5.200000 
dram[1]:  8.629630  6.394737  6.194445  6.566667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.541667  5.560000  4.000000  4.000000 
dram[2]:  6.515152  6.709677  7.000000  6.939394      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.222222  4.923077  3.880000  3.958333 
dram[3]:  7.840000  6.294117  5.861111  5.727273      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.608696  7.000000  5.428571  4.476191 
dram[4]:  7.062500  6.666667  6.812500  6.774194      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.619048  5.160000  3.296296  4.318182 
dram[5]:  6.342105  5.066667  8.076923  5.918919      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  9.533334  4.500000  5.705883  4.937500 
dram[6]:  6.411765  6.687500  6.000000  5.675676      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.272727  3.636364  5.500000  4.588235 
dram[7]:  8.000000  7.433333  6.781250  9.272727      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.866667  6.363636  5.400000  3.652174 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 10527/1776 = 5.927365
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       231       193       225       203         0         0         0         0         0         0         0         0        83        75       141       113 
dram[1]:       217       216       232       231         0         0         0         0         0         0         0         0       105        91       149       147 
dram[2]:       203       190       242       220         0         0         0         0         0         0         0         0        90        74       161       136 
dram[3]:       185       192       223       210         0         0         0         0         0         0         0         0       101        77       148       137 
dram[4]:       219       194       237       224         0         0         0         0         0         0         0         0        94        73       163       122 
dram[5]:       245       194       245       214         0         0         0         0         0         0         0         0        98        91       142       114 
dram[6]:       206       204       231       211         0         0         0         0         0         0         0         0       106        74       138       117 
dram[7]:       233       194       229       196         0         0         0         0         0         0         0         0        95        95       144       144 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 10527
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        56        44        60        56         0         0         0         0         0         0         0         0         4        12        44        44 
dram[1]:        40        60        67        67         0         0         0         0         0         0         0         0        16         8        44        56 
dram[2]:        44        44        64        64         0         0         0         0         0         0         0         0         4         0        56        54 
dram[3]:        32        64        64        64         0         0         0         0         0         0         0         0        16         8        52        52 
dram[4]:        56        52        64        68         0         0         0         0         0         0         0         0         4         8        64        48 
dram[5]:        66        48        63        69         0         0         0         0         0         0         0         0        12        12        64        38 
dram[6]:        46        52        60        60         0         0         0         0         0         0         0         0         8         0        52        36 
dram[7]:        48        64        60        60         0         0         0         0         0         0         0         0        16         0        56        56 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2770
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       5454      6763      5429      6050    none      none      none      none      none      none      none      none       74963     77953     17290     20781
dram[1]:       6240      5627      5097      5083    none      none      none      none      none      none      none      none       53627     69078     17200     15500
dram[2]:       6463      6757      4921      5273    none      none      none      none      none      none      none      none       68309     91392     15074     16757
dram[3]:       7077      5755      5239      5357    none      none      none      none      none      none      none      none       54437     79340     16235     17013
dram[4]:       5739      6229      4925      4972    none      none      none      none      none      none      none      none       66267     84003     14151     19022
dram[5]:       5024      6489      4846      5362    none      none      none      none      none      none      none      none       60120     65338     15954     21201
dram[6]:       6358      6153      5194      5594    none      none      none      none      none      none      none      none       57298     91010     17134     20983
dram[7]:       5357      6222      5358      6016    none      none      none      none      none      none      none      none       58852     71162     16253     16223
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       2279      2078      2310      2409      1651      1700      1600      1759      1562      1672      1871      1928      2510      2452      2470      2441
dram[1]:       2227      2043      2322      2508      1710      1558      1683      1615      1689      1722      1974      1865      2505      2504      2447      2475
dram[2]:       2204      2143      2279      2507      1670      1800      1602      1603      1690      1634      1936      1851      2515      2496      2418      2527
dram[3]:       2195      2426      2318      2451      1689      1806      1806      1748      1805      1687      2106      1790      2507      2479      2496      2531
dram[4]:       2007      2052      2428      2428      1625      1662      1777      1774      1798      1745      1705      1853      2433      2453      2447      2493
dram[5]:       2044      2004      2454      2416      1633      1679      1720      1650      1805      1749      1978      1708      2507      2508      2450      2498
dram[6]:       2198      2073      2536      2201      2134      1586      1814      1676      1816      1731      1913      1954      2483      2511      2494      2505
dram[7]:       2188      2141      2547      2201      1586      1781      1609      1767      1746      1729      2085      1946      2518      2531      2462      2535
dram[8]:       1920      1942      1856      1845      1656      1735      1629      1583      1613      1687      1572      1962      2071      2021      2423      2484
dram[9]:       1918      1945      1744      1897      1601      1563      1774      1685      1816      1721      1684      2095      2131      1985      2422      2496
dram[10]:       2028      1962      1773      1819      1575      1511      1777      1584      1647      1690      1928      2036      1986      1887      2490      2449
dram[11]:       2031      1955      1860      1850      1699      1583      1784      1578      1835      1713      1753      2089      2094      1855      2491      2438
dram[12]:       1984      1987      1813      1650      1521      1812      1514      1843      1633      1855      1612      1688      2090      1903      2504      2487
dram[13]:       1916      1964      1879      1845      1666      1503      1619      1854      1799      1856      1741      1958      2126      1883      2422      2488
dram[14]:       1929      2066      1651      1844      1663      1592      1399      1586      1528      1914      1614      1982      2039      2014      2439      2485
dram[15]:       1919      2055      1891      1857      1605      1788      1530      1844      1582      1917      1645      2033      2098      1959      2494      2450
dram[16]:       1845      1858      1945      1959      1591      1726      1474      1395      1762      1559      1959      1967      2464      2419      2424      2424
dram[17]:       1785      1643      1950      2305      1594      1667      1456      1405      1759      1854      2089      2117      2432      2426      2438      2375
dram[18]:       1857      1940      1957      2297      1726      1674      1451      1397      1623      1760      1953      1898      2458      2437      2388      2372
dram[19]:       1906      1817      1951      2388      1721      1663      1380      1397      1542      1764      2056      2034      2431      2431      2464      2467
dram[20]:       1836      1690      1958      2388      1670      1579      1322      1466      1663      1538      1802      1936      2482      2428      2512      2489
dram[21]:       1811      1709      1954      2388      1539      1810      1294      1466      1817      1677      2008      2072      2410      2415      2411      2498
dram[22]:       1895      1801      1860      2368      1555      1875      1309      1456      1596      1529      1801      1769      2465      2511      2484      2444
dram[23]:       1744      1859      1963      2283      1684      1538      1333      1474      1791      1855      1977      2063      2410      2472      2481      2495
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59596 n_nop=57918 n_act=224 n_pre=216 n_ref_event=94306558778016 n_req=1344 n_rd=1264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02121
n_activity=10899 dram_eff=0.116
bk0: 222a 58663i bk1: 226a 58553i bk2: 197a 58726i bk3: 207a 58743i bk4: 0a 59596i bk5: 0a 59596i bk6: 0a 59596i bk7: 0a 59596i bk8: 0a 59596i bk9: 0a 59596i bk10: 0a 59596i bk11: 0a 59596i bk12: 118a 58952i bk13: 109a 58812i bk14: 81a 59221i bk15: 104a 59043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822785
Row_Buffer_Locality_read = 0.822785
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.257344
Bank_Level_Parallism_Col = 0.673494
Bank_Level_Parallism_Ready = 1.070411
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021209 
total_CMD = 59596 
util_bw = 1264 
Wasted_Col = 2505 
Wasted_Row = 2052 
Idle = 53775 

BW Util Bottlenecks: 
RCDc_limit = 2476 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 332 
rwq = 0 
CCDLc_limit_alone = 332 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59596 
n_nop = 57918 
Read = 1264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 224 
n_pre = 216 
n_ref = 94306558778016 
n_req = 1344 
total_req = 1264 

Dual Bus Interface Util: 
issued_total_row = 440 
issued_total_col = 1264 
Row_Bus_Util =  0.007383 
CoL_Bus_Util = 0.021209 
Either_Row_CoL_Bus_Util = 0.028156 
Issued_on_Two_Bus_Simul_Util = 0.000436 
issued_two_Eff = 0.015495 
queue_avg = 0.096131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0961306
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59596 n_nop=57778 n_act=235 n_pre=227 n_ref_event=0 n_req=1478 n_rd=1388 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02329
n_activity=11659 dram_eff=0.119
bk0: 233a 58812i bk1: 243a 58555i bk2: 223a 58616i bk3: 197a 58779i bk4: 0a 59596i bk5: 0a 59596i bk6: 0a 59596i bk7: 0a 59596i bk8: 0a 59596i bk9: 0a 59596i bk10: 0a 59596i bk11: 0a 59596i bk12: 133a 58981i bk13: 139a 58927i bk14: 108a 58853i bk15: 112a 58825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830692
Row_Buffer_Locality_read = 0.830692
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.260575
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = 1.059798
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023290 
total_CMD = 59596 
util_bw = 1388 
Wasted_Col = 2688 
Wasted_Row = 2118 
Idle = 53402 

BW Util Bottlenecks: 
RCDc_limit = 2579 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 374 
rwq = 0 
CCDLc_limit_alone = 374 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59596 
n_nop = 57778 
Read = 1388 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 235 
n_pre = 227 
n_ref = 0 
n_req = 1478 
total_req = 1388 

Dual Bus Interface Util: 
issued_total_row = 462 
issued_total_col = 1388 
Row_Bus_Util =  0.007752 
CoL_Bus_Util = 0.023290 
Either_Row_CoL_Bus_Util = 0.030505 
Issued_on_Two_Bus_Simul_Util = 0.000537 
issued_two_Eff = 0.017602 
queue_avg = 0.122559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.122559
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59596 n_nop=57857 n_act=228 n_pre=220 n_ref_event=4564736266875427237 n_req=1399 n_rd=1316 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02208
n_activity=11035 dram_eff=0.1193
bk0: 215a 58723i bk1: 208a 58735i bk2: 203a 58767i bk3: 229a 58620i bk4: 0a 59596i bk5: 0a 59596i bk6: 0a 59596i bk7: 0a 59596i bk8: 0a 59596i bk9: 0a 59596i bk10: 0a 59596i bk11: 0a 59596i bk12: 141a 58878i bk13: 128a 58890i bk14: 97a 58926i bk15: 95a 58956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826748
Row_Buffer_Locality_read = 0.826748
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.238010
Bank_Level_Parallism_Col = 1.141299
Bank_Level_Parallism_Ready = 1.077508
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120000 

BW Util details:
bwutil = 0.022082 
total_CMD = 59596 
util_bw = 1316 
Wasted_Col = 2716 
Wasted_Row = 2098 
Idle = 53466 

BW Util Bottlenecks: 
RCDc_limit = 2559 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 375 
rwq = 0 
CCDLc_limit_alone = 375 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59596 
n_nop = 57857 
Read = 1316 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 228 
n_pre = 220 
n_ref = 4564736266875427237 
n_req = 1399 
total_req = 1316 

Dual Bus Interface Util: 
issued_total_row = 448 
issued_total_col = 1316 
Row_Bus_Util =  0.007517 
CoL_Bus_Util = 0.022082 
Either_Row_CoL_Bus_Util = 0.029180 
Issued_on_Two_Bus_Simul_Util = 0.000419 
issued_two_Eff = 0.014376 
queue_avg = 0.105108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.105108
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59596 n_nop=57933 n_act=211 n_pre=203 n_ref_event=0 n_req=1361 n_rd=1273 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02136
n_activity=10345 dram_eff=0.1231
bk0: 196a 58898i bk1: 214a 58645i bk2: 211a 58585i bk3: 189a 58697i bk4: 0a 59596i bk5: 0a 59596i bk6: 0a 59596i bk7: 0a 59596i bk8: 0a 59596i bk9: 0a 59596i bk10: 0a 59596i bk11: 0a 59596i bk12: 129a 58989i bk13: 126a 59104i bk14: 114a 59039i bk15: 94a 59053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834250
Row_Buffer_Locality_read = 0.834250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.251513
Bank_Level_Parallism_Col = 1.151592
Bank_Level_Parallism_Ready = 1.065986
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128487 

BW Util details:
bwutil = 0.021360 
total_CMD = 59596 
util_bw = 1273 
Wasted_Col = 2436 
Wasted_Row = 1909 
Idle = 53978 

BW Util Bottlenecks: 
RCDc_limit = 2334 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 346 
rwq = 0 
CCDLc_limit_alone = 346 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59596 
n_nop = 57933 
Read = 1273 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 211 
n_pre = 203 
n_ref = 0 
n_req = 1361 
total_req = 1273 

Dual Bus Interface Util: 
issued_total_row = 414 
issued_total_col = 1273 
Row_Bus_Util =  0.006947 
CoL_Bus_Util = 0.021360 
Either_Row_CoL_Bus_Util = 0.027905 
Issued_on_Two_Bus_Simul_Util = 0.000403 
issued_two_Eff = 0.014432 
queue_avg = 0.084653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0846533
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59596 n_nop=57853 n_act=223 n_pre=215 n_ref_event=0 n_req=1417 n_rd=1326 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02225
n_activity=10624 dram_eff=0.1248
bk0: 226a 58721i bk1: 220a 58686i bk2: 218a 58743i bk3: 210a 58744i bk4: 0a 59596i bk5: 0a 59596i bk6: 0a 59596i bk7: 0a 59596i bk8: 0a 59596i bk9: 0a 59596i bk10: 0a 59596i bk11: 0a 59596i bk12: 139a 59039i bk13: 129a 58918i bk14: 89a 58920i bk15: 95a 58986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831825
Row_Buffer_Locality_read = 0.831825
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.274227
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.066365
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022250 
total_CMD = 59596 
util_bw = 1326 
Wasted_Col = 2521 
Wasted_Row = 1911 
Idle = 53838 

BW Util Bottlenecks: 
RCDc_limit = 2456 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59596 
n_nop = 57853 
Read = 1326 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 223 
n_pre = 215 
n_ref = 0 
n_req = 1417 
total_req = 1326 

Dual Bus Interface Util: 
issued_total_row = 438 
issued_total_col = 1326 
Row_Bus_Util =  0.007349 
CoL_Bus_Util = 0.022250 
Either_Row_CoL_Bus_Util = 0.029247 
Issued_on_Two_Bus_Simul_Util = 0.000352 
issued_two_Eff = 0.012048 
queue_avg = 0.083881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0838815
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59596 n_nop=57852 n_act=222 n_pre=214 n_ref_event=0 n_req=1438 n_rd=1343 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02254
n_activity=10957 dram_eff=0.1226
bk0: 241a 58499i bk1: 228a 58311i bk2: 210a 58870i bk3: 219a 58556i bk4: 0a 59596i bk5: 0a 59596i bk6: 0a 59596i bk7: 0a 59596i bk8: 0a 59596i bk9: 0a 59596i bk10: 0a 59596i bk11: 0a 59596i bk12: 143a 59206i bk13: 126a 58857i bk14: 97a 59155i bk15: 79a 59170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834698
Row_Buffer_Locality_read = 0.834698
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.280048
Bank_Level_Parallism_Col = 1.189138
Bank_Level_Parallism_Ready = 1.093075
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.157751 

BW Util details:
bwutil = 0.022535 
total_CMD = 59596 
util_bw = 1343 
Wasted_Col = 2487 
Wasted_Row = 2019 
Idle = 53747 

BW Util Bottlenecks: 
RCDc_limit = 2415 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 377 
rwq = 0 
CCDLc_limit_alone = 377 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59596 
n_nop = 57852 
Read = 1343 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 222 
n_pre = 214 
n_ref = 0 
n_req = 1438 
total_req = 1343 

Dual Bus Interface Util: 
issued_total_row = 436 
issued_total_col = 1343 
Row_Bus_Util =  0.007316 
CoL_Bus_Util = 0.022535 
Either_Row_CoL_Bus_Util = 0.029264 
Issued_on_Two_Bus_Simul_Util = 0.000587 
issued_two_Eff = 0.020069 
queue_avg = 0.106702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.106702
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59596 n_nop=57892 n_act=228 n_pre=220 n_ref_event=0 n_req=1366 n_rd=1287 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0216
n_activity=10423 dram_eff=0.1235
bk0: 218a 58671i bk1: 214a 58722i bk2: 210a 58640i bk3: 210a 58589i bk4: 0a 59596i bk5: 0a 59596i bk6: 0a 59596i bk7: 0a 59596i bk8: 0a 59596i bk9: 0a 59596i bk10: 0a 59596i bk11: 0a 59596i bk12: 138a 59023i bk13: 120a 58671i bk14: 99a 59115i bk15: 78a 59147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822844
Row_Buffer_Locality_read = 0.822844
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.319626
Bank_Level_Parallism_Col = 1.198446
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.182348 

BW Util details:
bwutil = 0.021595 
total_CMD = 59596 
util_bw = 1287 
Wasted_Col = 2479 
Wasted_Row = 1900 
Idle = 53930 

BW Util Bottlenecks: 
RCDc_limit = 2491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59596 
n_nop = 57892 
Read = 1287 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 228 
n_pre = 220 
n_ref = 0 
n_req = 1366 
total_req = 1287 

Dual Bus Interface Util: 
issued_total_row = 448 
issued_total_col = 1287 
Row_Bus_Util =  0.007517 
CoL_Bus_Util = 0.021595 
Either_Row_CoL_Bus_Util = 0.028593 
Issued_on_Two_Bus_Simul_Util = 0.000520 
issued_two_Eff = 0.018192 
queue_avg = 0.097590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0975904
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59596 n_nop=57889 n_act=205 n_pre=197 n_ref_event=0 n_req=1420 n_rd=1330 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02232
n_activity=10613 dram_eff=0.1253
bk0: 208a 58871i bk1: 223a 58742i bk2: 217a 58669i bk3: 204a 58963i bk4: 0a 59596i bk5: 0a 59596i bk6: 0a 59596i bk7: 0a 59596i bk8: 0a 59596i bk9: 0a 59596i bk10: 0a 59596i bk11: 0a 59596i bk12: 146a 58801i bk13: 140a 59014i bk14: 108a 59065i bk15: 84a 58945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.845865
Row_Buffer_Locality_read = 0.845865
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.269509
Bank_Level_Parallism_Col = 1.167091
Bank_Level_Parallism_Ready = 1.065413
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.141645 

BW Util details:
bwutil = 0.022317 
total_CMD = 59596 
util_bw = 1330 
Wasted_Col = 2360 
Wasted_Row = 1846 
Idle = 54060 

BW Util Bottlenecks: 
RCDc_limit = 2230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 394 
rwq = 0 
CCDLc_limit_alone = 394 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59596 
n_nop = 57889 
Read = 1330 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 205 
n_pre = 197 
n_ref = 0 
n_req = 1420 
total_req = 1330 

Dual Bus Interface Util: 
issued_total_row = 402 
issued_total_col = 1330 
Row_Bus_Util =  0.006745 
CoL_Bus_Util = 0.022317 
Either_Row_CoL_Bus_Util = 0.028643 
Issued_on_Two_Bus_Simul_Util = 0.000419 
issued_two_Eff = 0.014646 
queue_avg = 0.096449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0964494
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59596 n_nop=59596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59596i bk1: 0a 59596i bk2: 0a 59596i bk3: 0a 59596i bk4: 0a 59596i bk5: 0a 59596i bk6: 0a 59596i bk7: 0a 59596i bk8: 0a 59596i bk9: 0a 59596i bk10: 0a 59596i bk11: 0a 59596i bk12: 0a 59596i bk13: 0a 59596i bk14: 0a 59596i bk15: 0a 59596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59596 
n_nop = 59596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59596 n_nop=59596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59596i bk1: 0a 59596i bk2: 0a 59596i bk3: 0a 59596i bk4: 0a 59596i bk5: 0a 59596i bk6: 0a 59596i bk7: 0a 59596i bk8: 0a 59596i bk9: 0a 59596i bk10: 0a 59596i bk11: 0a 59596i bk12: 0a 59596i bk13: 0a 59596i bk14: 0a 59596i bk15: 0a 59596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59596 
n_nop = 59596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59596 n_nop=59596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59596i bk1: 0a 59596i bk2: 0a 59596i bk3: 0a 59596i bk4: 0a 59596i bk5: 0a 59596i bk6: 0a 59596i bk7: 0a 59596i bk8: 0a 59596i bk9: 0a 59596i bk10: 0a 59596i bk11: 0a 59596i bk12: 0a 59596i bk13: 0a 59596i bk14: 0a 59596i bk15: 0a 59596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59596 
n_nop = 59596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59596 n_nop=59596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59596i bk1: 0a 59596i bk2: 0a 59596i bk3: 0a 59596i bk4: 0a 59596i bk5: 0a 59596i bk6: 0a 59596i bk7: 0a 59596i bk8: 0a 59596i bk9: 0a 59596i bk10: 0a 59596i bk11: 0a 59596i bk12: 0a 59596i bk13: 0a 59596i bk14: 0a 59596i bk15: 0a 59596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59596 
n_nop = 59596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59596 n_nop=59596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59596i bk1: 0a 59596i bk2: 0a 59596i bk3: 0a 59596i bk4: 0a 59596i bk5: 0a 59596i bk6: 0a 59596i bk7: 0a 59596i bk8: 0a 59596i bk9: 0a 59596i bk10: 0a 59596i bk11: 0a 59596i bk12: 0a 59596i bk13: 0a 59596i bk14: 0a 59596i bk15: 0a 59596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59596 
n_nop = 59596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59596 n_nop=59596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59596i bk1: 0a 59596i bk2: 0a 59596i bk3: 0a 59596i bk4: 0a 59596i bk5: 0a 59596i bk6: 0a 59596i bk7: 0a 59596i bk8: 0a 59596i bk9: 0a 59596i bk10: 0a 59596i bk11: 0a 59596i bk12: 0a 59596i bk13: 0a 59596i bk14: 0a 59596i bk15: 0a 59596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59596 
n_nop = 59596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59596 n_nop=59596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59596i bk1: 0a 59596i bk2: 0a 59596i bk3: 0a 59596i bk4: 0a 59596i bk5: 0a 59596i bk6: 0a 59596i bk7: 0a 59596i bk8: 0a 59596i bk9: 0a 59596i bk10: 0a 59596i bk11: 0a 59596i bk12: 0a 59596i bk13: 0a 59596i bk14: 0a 59596i bk15: 0a 59596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59596 
n_nop = 59596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59596 n_nop=59596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59596i bk1: 0a 59596i bk2: 0a 59596i bk3: 0a 59596i bk4: 0a 59596i bk5: 0a 59596i bk6: 0a 59596i bk7: 0a 59596i bk8: 0a 59596i bk9: 0a 59596i bk10: 0a 59596i bk11: 0a 59596i bk12: 0a 59596i bk13: 0a 59596i bk14: 0a 59596i bk15: 0a 59596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59596 
n_nop = 59596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59596 n_nop=59596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59596i bk1: 0a 59596i bk2: 0a 59596i bk3: 0a 59596i bk4: 0a 59596i bk5: 0a 59596i bk6: 0a 59596i bk7: 0a 59596i bk8: 0a 59596i bk9: 0a 59596i bk10: 0a 59596i bk11: 0a 59596i bk12: 0a 59596i bk13: 0a 59596i bk14: 0a 59596i bk15: 0a 59596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59596 
n_nop = 59596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59596 n_nop=59596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59596i bk1: 0a 59596i bk2: 0a 59596i bk3: 0a 59596i bk4: 0a 59596i bk5: 0a 59596i bk6: 0a 59596i bk7: 0a 59596i bk8: 0a 59596i bk9: 0a 59596i bk10: 0a 59596i bk11: 0a 59596i bk12: 0a 59596i bk13: 0a 59596i bk14: 0a 59596i bk15: 0a 59596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59596 
n_nop = 59596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59596 n_nop=59596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59596i bk1: 0a 59596i bk2: 0a 59596i bk3: 0a 59596i bk4: 0a 59596i bk5: 0a 59596i bk6: 0a 59596i bk7: 0a 59596i bk8: 0a 59596i bk9: 0a 59596i bk10: 0a 59596i bk11: 0a 59596i bk12: 0a 59596i bk13: 0a 59596i bk14: 0a 59596i bk15: 0a 59596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59596 
n_nop = 59596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59596 n_nop=59596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59596i bk1: 0a 59596i bk2: 0a 59596i bk3: 0a 59596i bk4: 0a 59596i bk5: 0a 59596i bk6: 0a 59596i bk7: 0a 59596i bk8: 0a 59596i bk9: 0a 59596i bk10: 0a 59596i bk11: 0a 59596i bk12: 0a 59596i bk13: 0a 59596i bk14: 0a 59596i bk15: 0a 59596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59596 
n_nop = 59596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59596 n_nop=59596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59596i bk1: 0a 59596i bk2: 0a 59596i bk3: 0a 59596i bk4: 0a 59596i bk5: 0a 59596i bk6: 0a 59596i bk7: 0a 59596i bk8: 0a 59596i bk9: 0a 59596i bk10: 0a 59596i bk11: 0a 59596i bk12: 0a 59596i bk13: 0a 59596i bk14: 0a 59596i bk15: 0a 59596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59596 
n_nop = 59596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59596 n_nop=59596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59596i bk1: 0a 59596i bk2: 0a 59596i bk3: 0a 59596i bk4: 0a 59596i bk5: 0a 59596i bk6: 0a 59596i bk7: 0a 59596i bk8: 0a 59596i bk9: 0a 59596i bk10: 0a 59596i bk11: 0a 59596i bk12: 0a 59596i bk13: 0a 59596i bk14: 0a 59596i bk15: 0a 59596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59596 
n_nop = 59596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59596 n_nop=59596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59596i bk1: 0a 59596i bk2: 0a 59596i bk3: 0a 59596i bk4: 0a 59596i bk5: 0a 59596i bk6: 0a 59596i bk7: 0a 59596i bk8: 0a 59596i bk9: 0a 59596i bk10: 0a 59596i bk11: 0a 59596i bk12: 0a 59596i bk13: 0a 59596i bk14: 0a 59596i bk15: 0a 59596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59596 
n_nop = 59596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59596 n_nop=59596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59596i bk1: 0a 59596i bk2: 0a 59596i bk3: 0a 59596i bk4: 0a 59596i bk5: 0a 59596i bk6: 0a 59596i bk7: 0a 59596i bk8: 0a 59596i bk9: 0a 59596i bk10: 0a 59596i bk11: 0a 59596i bk12: 0a 59596i bk13: 0a 59596i bk14: 0a 59596i bk15: 0a 59596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59596 
n_nop = 59596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31537, Miss = 2261, Miss_rate = 0.072, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[1]: Access = 4232, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 31468, Miss = 2575, Miss_rate = 0.082, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[3]: Access = 4290, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 31363, Miss = 1945, Miss_rate = 0.062, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[5]: Access = 4316, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 31109, Miss = 2463, Miss_rate = 0.079, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[7]: Access = 4314, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 31473, Miss = 2210, Miss_rate = 0.070, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[9]: Access = 4348, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 31681, Miss = 2567, Miss_rate = 0.081, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 4270, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 31371, Miss = 1963, Miss_rate = 0.063, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[13]: Access = 11897, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 31410, Miss = 2327, Miss_rate = 0.074, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[15]: Access = 4293, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 14433, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 14449, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2279, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 14317, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2233, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 14319, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2267, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 14207, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2256, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 14299, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2308, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 14218, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2267, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 14353, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2266, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 18665, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 2450, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 18628, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 2425, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 18371, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 2436, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 18566, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 2466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 18694, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 2428, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 18576, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 2403, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 18563, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 2402, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 18529, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 2367, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 594061
L2_total_cache_misses = 18311
L2_total_cache_miss_rate = 0.0308
L2_total_cache_pending_hits = 117
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 298118
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2669
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7858
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 277515
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 398
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7386
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 308645
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285416
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.143
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=594061
icnt_total_pkts_simt_to_mem=594061
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 594061
Req_Network_cycles = 84138
Req_Network_injected_packets_per_cycle =       7.0606 
Req_Network_conflicts_per_cycle =      13.2412
Req_Network_conflicts_per_cycle_util =      20.2709
Req_Bank_Level_Parallism =      10.8090
Req_Network_in_buffer_full_per_cycle =       1.3431
Req_Network_in_buffer_avg_util =     103.3642
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1471

Reply_Network_injected_packets_num = 594061
Reply_Network_cycles = 84138
Reply_Network_injected_packets_per_cycle =        7.0606
Reply_Network_conflicts_per_cycle =        3.5281
Reply_Network_conflicts_per_cycle_util =       5.3827
Reply_Bank_Level_Parallism =      10.7721
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.6108
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1765
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 39 sec (159 sec)
gpgpu_simulation_rate = 139104 (inst/sec)
gpgpu_simulation_rate = 529 (cycle/sec)
gpgpu_silicon_slowdown = 2268431x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37668..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37660..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37658..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37650..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37648..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37640..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff68d376f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c5747d7dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 64 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 66 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 10905
gpu_sim_insn = 2766132
gpu_ipc =     253.6572
gpu_tot_sim_cycle = 95043
gpu_tot_sim_insn = 24883794
gpu_tot_ipc =     261.8162
gpu_tot_issued_cta = 1920
gpu_occupancy = 35.0020% 
gpu_tot_occupancy = 30.9964% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      11.4071
partiton_level_parallism_total  =       7.5593
partiton_level_parallism_util =      13.6607
partiton_level_parallism_util_total  =      11.2143
L2_BW  =     438.0311 GB/Sec
L2_BW_total  =     290.2757 GB/Sec
gpu_total_sim_rate=132360

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 38343, Miss = 18883, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[1]: Access = 39210, Miss = 19151, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 597
	L1D_cache_core[2]: Access = 36245, Miss = 17764, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 115
	L1D_cache_core[3]: Access = 37021, Miss = 18264, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[4]: Access = 37410, Miss = 18238, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 1176
	L1D_cache_core[5]: Access = 37689, Miss = 18352, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 1147
	L1D_cache_core[6]: Access = 36908, Miss = 18200, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 64
	L1D_cache_core[7]: Access = 37929, Miss = 18529, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 34266, Miss = 17033, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 35056, Miss = 17420, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[10]: Access = 35294, Miss = 17414, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 812
	L1D_cache_core[11]: Access = 35552, Miss = 17502, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 34534, Miss = 16981, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 33975, Miss = 16702, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 535
	L1D_cache_core[14]: Access = 34111, Miss = 16840, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 34174, Miss = 16894, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[16]: Access = 40034, Miss = 19041, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 7202
	L1D_cache_core[17]: Access = 39517, Miss = 18958, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 5208
	L1D_cache_core[18]: Access = 39652, Miss = 18955, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 6128
	L1D_cache_core[19]: Access = 38880, Miss = 18665, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 5492
	L1D_cache_core[20]: Access = 39082, Miss = 18746, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 4257
	L1D_cache_core[21]: Access = 42465, Miss = 20183, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 9010
	L1D_cache_core[22]: Access = 39365, Miss = 18902, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 5638
	L1D_cache_core[23]: Access = 38815, Miss = 18607, Miss_rate = 0.479, Pending_hits = 0, Reservation_fails = 8957
	L1D_cache_core[24]: Access = 34120, Miss = 16921, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 1402
	L1D_cache_core[25]: Access = 35506, Miss = 17476, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 833
	L1D_cache_core[26]: Access = 34567, Miss = 16996, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 267
	L1D_cache_core[27]: Access = 35957, Miss = 17742, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 316
	L1D_cache_core[28]: Access = 34885, Miss = 17176, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 205
	L1D_cache_core[29]: Access = 34800, Miss = 17054, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 1134
	L1D_cache_core[30]: Access = 36516, Miss = 17920, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 2144
	L1D_cache_core[31]: Access = 35163, Miss = 17437, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 253
	L1D_cache_core[32]: Access = 36361, Miss = 17917, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 2300
	L1D_cache_core[33]: Access = 35754, Miss = 17542, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 469
	L1D_cache_core[34]: Access = 36143, Miss = 17750, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 1337
	L1D_cache_core[35]: Access = 35969, Miss = 17712, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 1076
	L1D_cache_core[36]: Access = 36606, Miss = 18017, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 1032
	L1D_cache_core[37]: Access = 35848, Miss = 17676, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 110
	L1D_cache_core[38]: Access = 37133, Miss = 18248, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 229
	L1D_cache_core[39]: Access = 36130, Miss = 17685, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 276
	L1D_total_cache_accesses = 1466985
	L1D_total_cache_misses = 717493
	L1D_total_cache_miss_rate = 0.4891
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 70626
	L1D_cache_data_port_util = 0.143
	L1D_cache_fill_port_util = 0.081
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 733029
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 239798
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 61845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 202384
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 274921
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 390
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1175211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291774

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 61845
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8781
ctas_completed 1920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1205, 979, 1178, 1052, 1012, 864, 929, 875, 927, 999, 1201, 1095, 950, 1167, 1147, 1209, 536, 556, 693, 892, 756, 672, 672, 472, 817, 683, 514, 631, 381, 390, 651, 328, 
gpgpu_n_tot_thrd_icount = 66835232
gpgpu_n_tot_w_icount = 2088601
gpgpu_n_stall_shd_mem = 1058034
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 426681
gpgpu_n_mem_write_global = 291774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1058034
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:754837	W0_Idle:3855317	W0_Scoreboard:14289661	W1:443314	W2:211716	W3:149456	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
single_issue_nums: WS0:521766	WS1:520674	WS2:521800	WS3:524361	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3413448 {8:426681,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11670960 {40:291774,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17067240 {40:426681,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2334192 {8:291774,}
maxmflatency = 2547 
max_icnt2mem_latency = 2358 
maxmrqlatency = 49080 
max_icnt2sh_latency = 291 
averagemflatency = 753 
avg_icnt2mem_latency = 581 
avg_mrq_latency = 1070 
avg_icnt2sh_latency = 6 
mrq_lat_table:6376 	4287 	897 	576 	1067 	1360 	279 	38 	154 	66 	8 	0 	0 	0 	562 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	142441 	98984 	270435 	204650 	1945 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	107840 	27865 	24434 	46651 	131224 	258683 	121046 	712 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	446405 	179396 	45090 	19555 	14503 	8811 	4525 	170 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	101 	17 	40 	36 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        54        51        48        53         0         0         0         0         0         0         0         0        25        15        19        16 
dram[1]:        49        54        57        48         0         0         0         0         0         0         0         0        33        33        17        12 
dram[2]:        50        49        47        44         0         0         0         0         0         0         0         0        36        19        19        22 
dram[3]:        49        50        55        53         0         0         0         0         0         0         0         0        38        30        20        21 
dram[4]:        52        54        48        48         0         0         0         0         0         0         0         0        42        34        14        15 
dram[5]:        54        54        46        53         0         0         0         0         0         0         0         0        54        32        19        24 
dram[6]:        47        46        58        54         0         0         0         0         0         0         0         0        32        17        21        23 
dram[7]:        46        56        46        51         0         0         0         0         0         0         0         0        27        41        29        14 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6627      2320      3981      3576         0         0         0         0         0         0         0         0      5195      4050      4614      4296 
dram[1]:      3066      3277      3201      2779         0         0         0         0         0         0         0         0      5153      4073      5284      4725 
dram[2]:      2263      8667      6786      6490         0         0         0         0         0         0         0         0      3429      4232      4386      3996 
dram[3]:      3349      4656      4584      2949         0         0         0         0         0         0         0         0      7303      9842      3677      5026 
dram[4]:      2646      3459      3039      4813         0         0         0         0         0         0         0         0      9397      2925      4427      4568 
dram[5]:      2119      3036      6535      2534         0         0         0         0         0         0         0         0      6755      4212     10760      8843 
dram[6]:      5266      3991      3105      3241         0         0         0         0         0         0         0         0      6329      2666      7502      4601 
dram[7]:      3946      2689      2883      8798         0         0         0         0         0         0         0         0      6727      5673      6280      3723 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.762712  5.666667  5.705883  6.340000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.190476  3.411765  4.807693  4.187500 
dram[1]:  7.425532  5.765625  6.812500  6.688889      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.194445  4.974359  3.926829  3.945946 
dram[2]:  6.734694  5.859649  6.291667  5.771930      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.318182  5.054054  3.390244  3.916667 
dram[3]:  7.227273  6.153846  5.890909  6.060000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.511628  4.775000  4.696970  4.333333 
dram[4]:  7.291667  5.796610  6.392157  6.037736      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.677419  4.805555  2.883721  3.805556 
dram[5]:  6.796296  5.854839  7.650000  5.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.576923  4.500000  5.607143  4.923077 
dram[6]:  6.163636  5.650000  6.207547  5.030303      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.636364  3.653846  4.451613  4.862069 
dram[7]:  6.866667  6.277778  6.583333  6.954545      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.595238  5.514286  5.000000  4.172414 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 15687/2839 = 5.525537
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       329       281       334       298         0         0         0         0         0         0         0         0       122       113       188       153 
dram[1]:       314       316       347       321         0         0         0         0         0         0         0         0       140       124       200       186 
dram[2]:       307       280       343       319         0         0         0         0         0         0         0         0       116       103       214       186 
dram[3]:       270       292       339       317         0         0         0         0         0         0         0         0       140       117       191       181 
dram[4]:       320       295       352       318         0         0         0         0         0         0         0         0       111       101       195       168 
dram[5]:       343       294       337       329         0         0         0         0         0         0         0         0       120       128       213       148 
dram[6]:       324       296       353       315         0         0         0         0         0         0         0         0       137       109       204       170 
dram[7]:       336       287       318       282         0         0         0         0         0         0         0         0       125       125       190       180 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 15004
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        97        76       102       100         0         0         0         0         0         0         0         0        12        16        76        72 
dram[1]:        69        90        97        93         0         0         0         0         0         0         0         0        16        12        79        86 
dram[2]:        95        68       101        99         0         0         0         0         0         0         0         0        16         8        86        98 
dram[3]:        62        94       111       100         0         0         0         0         0         0         0         0        20         8        83        89 
dram[4]:        82        70       112       109         0         0         0         0         0         0         0         0        12        16        86        64 
dram[5]:        83        60       117       117         0         0         0         0         0         0         0         0        24        16        87        42 
dram[6]:        79        90       104       110         0         0         0         0         0         0         0         0        16         8        90        77 
dram[7]:        71        86        92        88         0         0         0         0         0         0         0         0        16         0        80        77 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 4412
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4001      4873      3849      4223    none      none      none      none      none      none      none      none       56513     61796     14611     17664
dram[1]:       4579      4173      3783      3972    none      none      none      none      none      none      none      none       48355     59425     14328     14102
dram[2]:       4310      4926      3688      3870    none      none      none      none      none      none      none      none       56659     71896     13141     13424
dram[3]:       5033      4186      3689      3837    none      none      none      none      none      none      none      none       46292     64143     14223     14394
dram[4]:       4264      4579      3497      3674    none      none      none      none      none      none      none      none       60936     68742     13717     16861
dram[5]:       3972      4850      3558      3718    none      none      none      none      none      none      none      none       52952     55490     13233     20451
dram[6]:       4384      4456      3614      3867    none      none      none      none      none      none      none      none       49321     68383     13210     15672
dram[7]:       4077      4733      4074      4507    none      none      none      none      none      none      none      none       53875     63841     14584     15145
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       2279      2078      2310      2409      1651      1700      1600      1759      1562      1672      1871      1928      2510      2452      2470      2441
dram[1]:       2227      2043      2322      2508      1710      1558      1683      1615      1689      1722      1974      1865      2505      2504      2447      2475
dram[2]:       2204      2143      2279      2507      1670      1800      1602      1603      1690      1634      1936      1851      2515      2496      2418      2527
dram[3]:       2195      2426      2318      2451      1689      1806      1806      1748      1805      1687      2106      1790      2507      2479      2496      2531
dram[4]:       2007      2052      2428      2428      1625      1662      1777      1774      1798      1745      1705      1853      2433      2453      2447      2493
dram[5]:       2044      2004      2454      2416      1633      1679      1720      1650      1805      1749      1978      1708      2507      2508      2450      2498
dram[6]:       2198      2073      2536      2201      2134      1586      1814      1676      1816      1731      1913      1954      2483      2511      2494      2505
dram[7]:       2188      2141      2547      2201      1586      1781      1609      1767      1746      1729      2085      1946      2518      2531      2462      2535
dram[8]:       1920      1942      1856      1845      1656      1735      1629      1583      1613      1687      1572      1962      2071      2021      2423      2484
dram[9]:       1918      1945      1744      1897      1601      1563      1774      1685      1816      1721      1684      2095      2131      1985      2422      2496
dram[10]:       2028      1962      1773      1819      1575      1511      1777      1584      1647      1690      1928      2036      1986      1887      2490      2449
dram[11]:       2031      1955      1860      1850      1699      1583      1784      1578      1835      1713      1753      2089      2094      1855      2491      2438
dram[12]:       1984      1987      1813      1650      1521      1812      1514      1843      1633      1855      1612      1688      2090      1903      2504      2487
dram[13]:       1916      1964      1879      1845      1666      1503      1619      1854      1799      1856      1741      1958      2126      1883      2422      2488
dram[14]:       1929      2066      1651      1844      1663      1592      1399      1586      1528      1914      1614      1982      2039      2014      2439      2485
dram[15]:       1919      2055      1891      1857      1605      1788      1580      1844      1582      1917      1645      2033      2098      1959      2494      2450
dram[16]:       1845      1858      1945      1959      1591      1726      1474      1395      1762      1559      1959      1967      2464      2419      2424      2424
dram[17]:       1785      1643      1950      2305      1594      1667      1456      1405      1759      1854      2089      2117      2432      2426      2438      2375
dram[18]:       1857      1940      1957      2297      1726      1674      1451      1397      1623      1760      1953      1898      2458      2437      2388      2372
dram[19]:       1906      1817      1951      2388      1721      1663      1380      1397      1542      1764      2056      2034      2431      2431      2464      2467
dram[20]:       1836      1690      1958      2388      1670      1579      1322      1466      1663      1538      1802      1936      2482      2428      2512      2489
dram[21]:       1811      1709      1954      2388      1539      1810      1294      1466      1817      1677      2008      2072      2410      2415      2411      2498
dram[22]:       1895      1801      1860      2368      1555      1875      1309      1456      1596      1529      1801      1769      2465      2511      2484      2444
dram[23]:       1744      1859      1963      2283      1684      1538      1333      1474      1791      1855      1977      2063      2410      2472      2481      2495
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67320 n_nop=64506 n_act=371 n_pre=363 n_ref_event=94306558778016 n_req=1957 n_rd=1818 n_rd_L2_A=0 n_write=0 n_wr_bk=314 bw_util=0.03167
n_activity=15846 dram_eff=0.1345
bk0: 323a 65454i bk1: 321a 65366i bk2: 286a 65585i bk3: 312a 65603i bk4: 0a 67320i bk5: 0a 67320i bk6: 0a 67320i bk7: 0a 67320i bk8: 0a 67320i bk9: 0a 67320i bk10: 0a 67320i bk11: 0a 67320i bk12: 162a 66021i bk13: 159a 65831i bk14: 124a 66633i bk15: 131a 66405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804428
Row_Buffer_Locality_read = 0.800330
Row_Buffer_Locality_write = 0.898734
Bank_Level_Parallism = 1.463307
Bank_Level_Parallism_Col = 0.673494
Bank_Level_Parallism_Ready = 1.454503
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.031670 
total_CMD = 67320 
util_bw = 2132 
Wasted_Col = 3989 
Wasted_Row = 3145 
Idle = 58054 

BW Util Bottlenecks: 
RCDc_limit = 4005 
RCDWRc_limit = 21 
WTRc_limit = 5 
RTWc_limit = 0 
CCDLc_limit = 481 
rwq = 0 
CCDLc_limit_alone = 481 
WTRc_limit_alone = 5 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67320 
n_nop = 64506 
Read = 1818 
Write = 0 
L2_Alloc = 0 
L2_WB = 314 
n_act = 371 
n_pre = 363 
n_ref = 94306558778016 
n_req = 1957 
total_req = 2132 

Dual Bus Interface Util: 
issued_total_row = 734 
issued_total_col = 2132 
Row_Bus_Util =  0.010903 
CoL_Bus_Util = 0.031670 
Either_Row_CoL_Bus_Util = 0.041800 
Issued_on_Two_Bus_Simul_Util = 0.000772 
issued_two_Eff = 0.018479 
queue_avg = 0.152273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.152273
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67320 n_nop=64389 n_act=357 n_pre=349 n_ref_event=0 n_req=2087 n_rd=1948 n_rd_L2_A=0 n_write=0 n_wr_bk=339 bw_util=0.03397
n_activity=15913 dram_eff=0.1437
bk0: 330a 65674i bk1: 352a 65155i bk2: 321a 65634i bk3: 295a 65692i bk4: 0a 67320i bk5: 0a 67320i bk6: 0a 67320i bk7: 0a 67320i bk8: 0a 67320i bk9: 0a 67320i bk10: 0a 67320i bk11: 0a 67320i bk12: 172a 66205i bk13: 177a 66079i bk14: 157a 65967i bk15: 144a 66294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824484
Row_Buffer_Locality_read = 0.820842
Row_Buffer_Locality_write = 0.906977
Bank_Level_Parallism = 1.524468
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = 1.533887
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.033972 
total_CMD = 67320 
util_bw = 2287 
Wasted_Col = 3875 
Wasted_Row = 2952 
Idle = 58206 

BW Util Bottlenecks: 
RCDc_limit = 3791 
RCDWRc_limit = 21 
WTRc_limit = 5 
RTWc_limit = 0 
CCDLc_limit = 550 
rwq = 0 
CCDLc_limit_alone = 550 
WTRc_limit_alone = 5 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67320 
n_nop = 64389 
Read = 1948 
Write = 0 
L2_Alloc = 0 
L2_WB = 339 
n_act = 357 
n_pre = 349 
n_ref = 0 
n_req = 2087 
total_req = 2287 

Dual Bus Interface Util: 
issued_total_row = 706 
issued_total_col = 2287 
Row_Bus_Util =  0.010487 
CoL_Bus_Util = 0.033972 
Either_Row_CoL_Bus_Util = 0.043538 
Issued_on_Two_Bus_Simul_Util = 0.000921 
issued_two_Eff = 0.021153 
queue_avg = 0.256655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.256655
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67320 n_nop=64432 n_act=369 n_pre=361 n_ref_event=4564736266875427237 n_req=2013 n_rd=1868 n_rd_L2_A=0 n_write=0 n_wr_bk=334 bw_util=0.03271
n_activity=15776 dram_eff=0.1396
bk0: 313a 65639i bk1: 317a 65366i bk2: 296a 65601i bk3: 323a 65304i bk4: 0a 67320i bk5: 0a 67320i bk6: 0a 67320i bk7: 0a 67320i bk8: 0a 67320i bk9: 0a 67320i bk10: 0a 67320i bk11: 0a 67320i bk12: 172a 65919i bk13: 168a 66101i bk14: 138a 66133i bk15: 141a 66340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810963
Row_Buffer_Locality_read = 0.806210
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.487663
Bank_Level_Parallism_Col = 1.430926
Bank_Level_Parallism_Ready = 1.519074
write_to_read_ratio_blp_rw_average = 0.057586
GrpLevelPara = 1.313881 

BW Util details:
bwutil = 0.032709 
total_CMD = 67320 
util_bw = 2202 
Wasted_Col = 4136 
Wasted_Row = 3146 
Idle = 57836 

BW Util Bottlenecks: 
RCDc_limit = 4022 
RCDWRc_limit = 53 
WTRc_limit = 12 
RTWc_limit = 69 
CCDLc_limit = 541 
rwq = 0 
CCDLc_limit_alone = 539 
WTRc_limit_alone = 11 
RTWc_limit_alone = 68 

Commands details: 
total_CMD = 67320 
n_nop = 64432 
Read = 1868 
Write = 0 
L2_Alloc = 0 
L2_WB = 334 
n_act = 369 
n_pre = 361 
n_ref = 4564736266875427237 
n_req = 2013 
total_req = 2202 

Dual Bus Interface Util: 
issued_total_row = 730 
issued_total_col = 2202 
Row_Bus_Util =  0.010844 
CoL_Bus_Util = 0.032709 
Either_Row_CoL_Bus_Util = 0.042900 
Issued_on_Two_Bus_Simul_Util = 0.000654 
issued_two_Eff = 0.015235 
queue_avg = 0.193137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.193137
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67320 n_nop=64489 n_act=347 n_pre=339 n_ref_event=0 n_req=1992 n_rd=1847 n_rd_L2_A=0 n_write=0 n_wr_bk=350 bw_util=0.03264
n_activity=14869 dram_eff=0.1478
bk0: 302a 65753i bk1: 302a 65473i bk2: 318a 65428i bk3: 296a 65559i bk4: 0a 67320i bk5: 0a 67320i bk6: 0a 67320i bk7: 0a 67320i bk8: 0a 67320i bk9: 0a 67320i bk10: 0a 67320i bk11: 0a 67320i bk12: 175a 65947i bk13: 175a 66041i bk14: 151a 66210i bk15: 128a 66402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820672
Row_Buffer_Locality_read = 0.816459
Row_Buffer_Locality_write = 0.909091
Bank_Level_Parallism = 1.572282
Bank_Level_Parallism_Col = 1.527196
Bank_Level_Parallism_Ready = 1.644060
write_to_read_ratio_blp_rw_average = 0.063369
GrpLevelPara = 1.348706 

BW Util details:
bwutil = 0.032635 
total_CMD = 67320 
util_bw = 2197 
Wasted_Col = 3725 
Wasted_Row = 2780 
Idle = 58618 

BW Util Bottlenecks: 
RCDc_limit = 3692 
RCDWRc_limit = 21 
WTRc_limit = 3 
RTWc_limit = 0 
CCDLc_limit = 534 
rwq = 0 
CCDLc_limit_alone = 534 
WTRc_limit_alone = 3 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67320 
n_nop = 64489 
Read = 1847 
Write = 0 
L2_Alloc = 0 
L2_WB = 350 
n_act = 347 
n_pre = 339 
n_ref = 0 
n_req = 1992 
total_req = 2197 

Dual Bus Interface Util: 
issued_total_row = 686 
issued_total_col = 2197 
Row_Bus_Util =  0.010190 
CoL_Bus_Util = 0.032635 
Either_Row_CoL_Bus_Util = 0.042053 
Issued_on_Two_Bus_Simul_Util = 0.000772 
issued_two_Eff = 0.018368 
queue_avg = 0.230466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.230466
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67320 n_nop=64457 n_act=357 n_pre=349 n_ref_event=0 n_req=2001 n_rd=1860 n_rd_L2_A=0 n_write=0 n_wr_bk=347 bw_util=0.03278
n_activity=15020 dram_eff=0.1469
bk0: 333a 65638i bk1: 318a 65341i bk2: 320a 65607i bk3: 314a 65436i bk4: 0a 67320i bk5: 0a 67320i bk6: 0a 67320i bk7: 0a 67320i bk8: 0a 67320i bk9: 0a 67320i bk10: 0a 67320i bk11: 0a 67320i bk12: 157a 66295i bk13: 160a 66204i bk14: 123a 66151i bk15: 135a 66217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816735
Row_Buffer_Locality_read = 0.812366
Row_Buffer_Locality_write = 0.909091
Bank_Level_Parallism = 1.525938
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.540553
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.032784 
total_CMD = 67320 
util_bw = 2207 
Wasted_Col = 3810 
Wasted_Row = 2908 
Idle = 58395 

BW Util Bottlenecks: 
RCDc_limit = 3813 
RCDWRc_limit = 21 
WTRc_limit = 5 
RTWc_limit = 2 
CCDLc_limit = 491 
rwq = 0 
CCDLc_limit_alone = 491 
WTRc_limit_alone = 5 
RTWc_limit_alone = 2 

Commands details: 
total_CMD = 67320 
n_nop = 64457 
Read = 1860 
Write = 0 
L2_Alloc = 0 
L2_WB = 347 
n_act = 357 
n_pre = 349 
n_ref = 0 
n_req = 2001 
total_req = 2207 

Dual Bus Interface Util: 
issued_total_row = 706 
issued_total_col = 2207 
Row_Bus_Util =  0.010487 
CoL_Bus_Util = 0.032784 
Either_Row_CoL_Bus_Util = 0.042528 
Issued_on_Two_Bus_Simul_Util = 0.000743 
issued_two_Eff = 0.017464 
queue_avg = 0.278520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.27852
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67320 n_nop=64476 n_act=332 n_pre=324 n_ref_event=0 n_req=2052 n_rd=1912 n_rd_L2_A=0 n_write=0 n_wr_bk=342 bw_util=0.03348
n_activity=15008 dram_eff=0.1502
bk0: 349a 65418i bk1: 337a 65210i bk2: 301a 65847i bk3: 316a 65271i bk4: 0a 67320i bk5: 0a 67320i bk6: 0a 67320i bk7: 0a 67320i bk8: 0a 67320i bk9: 0a 67320i bk10: 0a 67320i bk11: 0a 67320i bk12: 179a 66403i bk13: 151a 66275i bk14: 154a 66476i bk15: 125a 66498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834000
Row_Buffer_Locality_read = 0.830544
Row_Buffer_Locality_write = 0.909091
Bank_Level_Parallism = 1.524085
Bank_Level_Parallism_Col = 1.496399
Bank_Level_Parallism_Ready = 1.546140
write_to_read_ratio_blp_rw_average = 0.063048
GrpLevelPara = 1.370184 

BW Util details:
bwutil = 0.033482 
total_CMD = 67320 
util_bw = 2254 
Wasted_Col = 3532 
Wasted_Row = 2850 
Idle = 58684 

BW Util Bottlenecks: 
RCDc_limit = 3481 
RCDWRc_limit = 21 
WTRc_limit = 10 
RTWc_limit = 0 
CCDLc_limit = 524 
rwq = 0 
CCDLc_limit_alone = 523 
WTRc_limit_alone = 9 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67320 
n_nop = 64476 
Read = 1912 
Write = 0 
L2_Alloc = 0 
L2_WB = 342 
n_act = 332 
n_pre = 324 
n_ref = 0 
n_req = 2052 
total_req = 2254 

Dual Bus Interface Util: 
issued_total_row = 656 
issued_total_col = 2254 
Row_Bus_Util =  0.009745 
CoL_Bus_Util = 0.033482 
Either_Row_CoL_Bus_Util = 0.042246 
Issued_on_Two_Bus_Simul_Util = 0.000980 
issued_two_Eff = 0.023207 
queue_avg = 0.271999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.271999
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67320 n_nop=64384 n_act=379 n_pre=371 n_ref_event=0 n_req=2055 n_rd=1908 n_rd_L2_A=0 n_write=0 n_wr_bk=340 bw_util=0.03339
n_activity=15126 dram_eff=0.1486
bk0: 320a 65494i bk1: 318a 65268i bk2: 324a 65495i bk3: 326a 65152i bk4: 0a 67320i bk5: 0a 67320i bk6: 0a 67320i bk7: 0a 67320i bk8: 0a 67320i bk9: 0a 67320i bk10: 0a 67320i bk11: 0a 67320i bk12: 168a 66238i bk13: 175a 65706i bk14: 136a 66404i bk15: 141a 66554i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809930
Row_Buffer_Locality_read = 0.805031
Row_Buffer_Locality_write = 0.918605
Bank_Level_Parallism = 1.577298
Bank_Level_Parallism_Col = 1.478857
Bank_Level_Parallism_Ready = 1.516014
write_to_read_ratio_blp_rw_average = 0.059032
GrpLevelPara = 1.373309 

BW Util details:
bwutil = 0.033393 
total_CMD = 67320 
util_bw = 2248 
Wasted_Col = 3917 
Wasted_Row = 2865 
Idle = 58290 

BW Util Bottlenecks: 
RCDc_limit = 4051 
RCDWRc_limit = 21 
WTRc_limit = 5 
RTWc_limit = 0 
CCDLc_limit = 518 
rwq = 0 
CCDLc_limit_alone = 518 
WTRc_limit_alone = 5 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67320 
n_nop = 64384 
Read = 1908 
Write = 0 
L2_Alloc = 0 
L2_WB = 340 
n_act = 379 
n_pre = 371 
n_ref = 0 
n_req = 2055 
total_req = 2248 

Dual Bus Interface Util: 
issued_total_row = 750 
issued_total_col = 2248 
Row_Bus_Util =  0.011141 
CoL_Bus_Util = 0.033393 
Either_Row_CoL_Bus_Util = 0.043613 
Issued_on_Two_Bus_Simul_Util = 0.000921 
issued_two_Eff = 0.021117 
queue_avg = 0.236364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.236364
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67320 n_nop=64543 n_act=327 n_pre=319 n_ref_event=0 n_req=1972 n_rd=1843 n_rd_L2_A=0 n_write=0 n_wr_bk=333 bw_util=0.03232
n_activity=14871 dram_eff=0.1463
bk0: 289a 65737i bk1: 321a 65467i bk2: 311a 65605i bk3: 302a 65718i bk4: 0a 67320i bk5: 0a 67320i bk6: 0a 67320i bk7: 0a 67320i bk8: 0a 67320i bk9: 0a 67320i bk10: 0a 67320i bk11: 0a 67320i bk12: 178a 66045i bk13: 175a 66211i bk14: 146a 66320i bk15: 121a 66501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830306
Row_Buffer_Locality_read = 0.826370
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.522993
Bank_Level_Parallism_Col = 1.485230
Bank_Level_Parallism_Ready = 1.544577
write_to_read_ratio_blp_rw_average = 0.062150
GrpLevelPara = 1.349562 

BW Util details:
bwutil = 0.032323 
total_CMD = 67320 
util_bw = 2176 
Wasted_Col = 3537 
Wasted_Row = 2746 
Idle = 58861 

BW Util Bottlenecks: 
RCDc_limit = 3464 
RCDWRc_limit = 21 
WTRc_limit = 6 
RTWc_limit = 0 
CCDLc_limit = 542 
rwq = 0 
CCDLc_limit_alone = 542 
WTRc_limit_alone = 6 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67320 
n_nop = 64543 
Read = 1843 
Write = 0 
L2_Alloc = 0 
L2_WB = 333 
n_act = 327 
n_pre = 319 
n_ref = 0 
n_req = 1972 
total_req = 2176 

Dual Bus Interface Util: 
issued_total_row = 646 
issued_total_col = 2176 
Row_Bus_Util =  0.009596 
CoL_Bus_Util = 0.032323 
Either_Row_CoL_Bus_Util = 0.041251 
Issued_on_Two_Bus_Simul_Util = 0.000668 
issued_two_Eff = 0.016205 
queue_avg = 0.205006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.205006
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67320 n_nop=67320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67320i bk1: 0a 67320i bk2: 0a 67320i bk3: 0a 67320i bk4: 0a 67320i bk5: 0a 67320i bk6: 0a 67320i bk7: 0a 67320i bk8: 0a 67320i bk9: 0a 67320i bk10: 0a 67320i bk11: 0a 67320i bk12: 0a 67320i bk13: 0a 67320i bk14: 0a 67320i bk15: 0a 67320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67320 
n_nop = 67320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67320 n_nop=67320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67320i bk1: 0a 67320i bk2: 0a 67320i bk3: 0a 67320i bk4: 0a 67320i bk5: 0a 67320i bk6: 0a 67320i bk7: 0a 67320i bk8: 0a 67320i bk9: 0a 67320i bk10: 0a 67320i bk11: 0a 67320i bk12: 0a 67320i bk13: 0a 67320i bk14: 0a 67320i bk15: 0a 67320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67320 
n_nop = 67320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67320 n_nop=67320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67320i bk1: 0a 67320i bk2: 0a 67320i bk3: 0a 67320i bk4: 0a 67320i bk5: 0a 67320i bk6: 0a 67320i bk7: 0a 67320i bk8: 0a 67320i bk9: 0a 67320i bk10: 0a 67320i bk11: 0a 67320i bk12: 0a 67320i bk13: 0a 67320i bk14: 0a 67320i bk15: 0a 67320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67320 
n_nop = 67320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67320 n_nop=67320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67320i bk1: 0a 67320i bk2: 0a 67320i bk3: 0a 67320i bk4: 0a 67320i bk5: 0a 67320i bk6: 0a 67320i bk7: 0a 67320i bk8: 0a 67320i bk9: 0a 67320i bk10: 0a 67320i bk11: 0a 67320i bk12: 0a 67320i bk13: 0a 67320i bk14: 0a 67320i bk15: 0a 67320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67320 
n_nop = 67320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67320 n_nop=67320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67320i bk1: 0a 67320i bk2: 0a 67320i bk3: 0a 67320i bk4: 0a 67320i bk5: 0a 67320i bk6: 0a 67320i bk7: 0a 67320i bk8: 0a 67320i bk9: 0a 67320i bk10: 0a 67320i bk11: 0a 67320i bk12: 0a 67320i bk13: 0a 67320i bk14: 0a 67320i bk15: 0a 67320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67320 
n_nop = 67320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67320 n_nop=67320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67320i bk1: 0a 67320i bk2: 0a 67320i bk3: 0a 67320i bk4: 0a 67320i bk5: 0a 67320i bk6: 0a 67320i bk7: 0a 67320i bk8: 0a 67320i bk9: 0a 67320i bk10: 0a 67320i bk11: 0a 67320i bk12: 0a 67320i bk13: 0a 67320i bk14: 0a 67320i bk15: 0a 67320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67320 
n_nop = 67320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67320 n_nop=67320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67320i bk1: 0a 67320i bk2: 0a 67320i bk3: 0a 67320i bk4: 0a 67320i bk5: 0a 67320i bk6: 0a 67320i bk7: 0a 67320i bk8: 0a 67320i bk9: 0a 67320i bk10: 0a 67320i bk11: 0a 67320i bk12: 0a 67320i bk13: 0a 67320i bk14: 0a 67320i bk15: 0a 67320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67320 
n_nop = 67320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67320 n_nop=67320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67320i bk1: 0a 67320i bk2: 0a 67320i bk3: 0a 67320i bk4: 0a 67320i bk5: 0a 67320i bk6: 0a 67320i bk7: 0a 67320i bk8: 0a 67320i bk9: 0a 67320i bk10: 0a 67320i bk11: 0a 67320i bk12: 0a 67320i bk13: 0a 67320i bk14: 0a 67320i bk15: 0a 67320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67320 
n_nop = 67320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67320 n_nop=67320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67320i bk1: 0a 67320i bk2: 0a 67320i bk3: 0a 67320i bk4: 0a 67320i bk5: 0a 67320i bk6: 0a 67320i bk7: 0a 67320i bk8: 0a 67320i bk9: 0a 67320i bk10: 0a 67320i bk11: 0a 67320i bk12: 0a 67320i bk13: 0a 67320i bk14: 0a 67320i bk15: 0a 67320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67320 
n_nop = 67320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67320 n_nop=67320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67320i bk1: 0a 67320i bk2: 0a 67320i bk3: 0a 67320i bk4: 0a 67320i bk5: 0a 67320i bk6: 0a 67320i bk7: 0a 67320i bk8: 0a 67320i bk9: 0a 67320i bk10: 0a 67320i bk11: 0a 67320i bk12: 0a 67320i bk13: 0a 67320i bk14: 0a 67320i bk15: 0a 67320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67320 
n_nop = 67320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67320 n_nop=67320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67320i bk1: 0a 67320i bk2: 0a 67320i bk3: 0a 67320i bk4: 0a 67320i bk5: 0a 67320i bk6: 0a 67320i bk7: 0a 67320i bk8: 0a 67320i bk9: 0a 67320i bk10: 0a 67320i bk11: 0a 67320i bk12: 0a 67320i bk13: 0a 67320i bk14: 0a 67320i bk15: 0a 67320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67320 
n_nop = 67320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67320 n_nop=67320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67320i bk1: 0a 67320i bk2: 0a 67320i bk3: 0a 67320i bk4: 0a 67320i bk5: 0a 67320i bk6: 0a 67320i bk7: 0a 67320i bk8: 0a 67320i bk9: 0a 67320i bk10: 0a 67320i bk11: 0a 67320i bk12: 0a 67320i bk13: 0a 67320i bk14: 0a 67320i bk15: 0a 67320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67320 
n_nop = 67320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67320 n_nop=67320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67320i bk1: 0a 67320i bk2: 0a 67320i bk3: 0a 67320i bk4: 0a 67320i bk5: 0a 67320i bk6: 0a 67320i bk7: 0a 67320i bk8: 0a 67320i bk9: 0a 67320i bk10: 0a 67320i bk11: 0a 67320i bk12: 0a 67320i bk13: 0a 67320i bk14: 0a 67320i bk15: 0a 67320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67320 
n_nop = 67320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67320 n_nop=67320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67320i bk1: 0a 67320i bk2: 0a 67320i bk3: 0a 67320i bk4: 0a 67320i bk5: 0a 67320i bk6: 0a 67320i bk7: 0a 67320i bk8: 0a 67320i bk9: 0a 67320i bk10: 0a 67320i bk11: 0a 67320i bk12: 0a 67320i bk13: 0a 67320i bk14: 0a 67320i bk15: 0a 67320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67320 
n_nop = 67320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67320 n_nop=67320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67320i bk1: 0a 67320i bk2: 0a 67320i bk3: 0a 67320i bk4: 0a 67320i bk5: 0a 67320i bk6: 0a 67320i bk7: 0a 67320i bk8: 0a 67320i bk9: 0a 67320i bk10: 0a 67320i bk11: 0a 67320i bk12: 0a 67320i bk13: 0a 67320i bk14: 0a 67320i bk15: 0a 67320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67320 
n_nop = 67320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67320 n_nop=67320 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67320i bk1: 0a 67320i bk2: 0a 67320i bk3: 0a 67320i bk4: 0a 67320i bk5: 0a 67320i bk6: 0a 67320i bk7: 0a 67320i bk8: 0a 67320i bk9: 0a 67320i bk10: 0a 67320i bk11: 0a 67320i bk12: 0a 67320i bk13: 0a 67320i bk14: 0a 67320i bk15: 0a 67320i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67320 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67320 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67320 
n_nop = 67320 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38063, Miss = 2851, Miss_rate = 0.075, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[1]: Access = 5775, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 38030, Miss = 3169, Miss_rate = 0.083, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[3]: Access = 5811, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 37917, Miss = 2561, Miss_rate = 0.068, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[5]: Access = 5756, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 37642, Miss = 3087, Miss_rate = 0.082, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[7]: Access = 5826, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 37963, Miss = 2787, Miss_rate = 0.073, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[9]: Access = 5806, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 38222, Miss = 3176, Miss_rate = 0.083, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 5763, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 37911, Miss = 2636, Miss_rate = 0.070, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[13]: Access = 13419, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 37911, Miss = 2876, Miss_rate = 0.076, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[15]: Access = 5813, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 16748, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 3048, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 16719, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 3072, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 16522, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2992, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 16571, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 3055, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 16437, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 3024, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 16579, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 3068, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 16385, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 3089, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 16534, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 3044, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 22373, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 3227, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 22413, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 3211, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 22073, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 3235, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 22292, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 3220, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 22445, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 3229, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 22254, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 3206, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 22227, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 3175, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 22182, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 3178, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 718455
L2_total_cache_misses = 23143
L2_total_cache_miss_rate = 0.0322
L2_total_cache_pending_hits = 117
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 411677
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4324
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10680
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283518
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7639
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 426681
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291774
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.153
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=718455
icnt_total_pkts_simt_to_mem=718455
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 718455
Req_Network_cycles = 95043
Req_Network_injected_packets_per_cycle =       7.5593 
Req_Network_conflicts_per_cycle =      13.7814
Req_Network_conflicts_per_cycle_util =      20.4449
Req_Bank_Level_Parallism =      11.2143
Req_Network_in_buffer_full_per_cycle =       1.1920
Req_Network_in_buffer_avg_util =     104.7088
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1575

Reply_Network_injected_packets_num = 718455
Reply_Network_cycles = 95043
Reply_Network_injected_packets_per_cycle =        7.5593
Reply_Network_conflicts_per_cycle =        3.8713
Reply_Network_conflicts_per_cycle_util =       5.7256
Reply_Bank_Level_Parallism =      11.1801
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.7824
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1890
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 8 sec (188 sec)
gpgpu_simulation_rate = 132360 (inst/sec)
gpgpu_simulation_rate = 505 (cycle/sec)
gpgpu_silicon_slowdown = 2376237x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37698..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37690..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37688..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff68d3767c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c5747d7f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 1292
gpu_sim_insn = 1122762
gpu_ipc =     869.0109
gpu_tot_sim_cycle = 96335
gpu_tot_sim_insn = 26006556
gpu_tot_ipc =     269.9596
gpu_tot_issued_cta = 2048
gpu_occupancy = 24.2524% 
gpu_tot_occupancy = 30.8952% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.7802
partiton_level_parallism_total  =       7.5086
partiton_level_parallism_util =       5.4509
partiton_level_parallism_util_total  =      11.1348
L2_BW  =     145.1591 GB/Sec
L2_BW_total  =     288.3295 GB/Sec
gpu_total_sim_rate=136876

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 38487, Miss = 19007, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[1]: Access = 39358, Miss = 19278, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 597
	L1D_cache_core[2]: Access = 36389, Miss = 17888, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 115
	L1D_cache_core[3]: Access = 37157, Miss = 18382, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[4]: Access = 37550, Miss = 18359, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 1176
	L1D_cache_core[5]: Access = 37853, Miss = 18491, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 1147
	L1D_cache_core[6]: Access = 37084, Miss = 18348, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 64
	L1D_cache_core[7]: Access = 38101, Miss = 18674, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 34378, Miss = 17129, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 35168, Miss = 17516, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[10]: Access = 35418, Miss = 17519, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 812
	L1D_cache_core[11]: Access = 35672, Miss = 17604, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 34646, Miss = 17077, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 34083, Miss = 16795, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 535
	L1D_cache_core[14]: Access = 34227, Miss = 16939, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 34294, Miss = 16996, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[16]: Access = 40138, Miss = 19131, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 7202
	L1D_cache_core[17]: Access = 39625, Miss = 19051, Miss_rate = 0.481, Pending_hits = 0, Reservation_fails = 5208
	L1D_cache_core[18]: Access = 39784, Miss = 19066, Miss_rate = 0.479, Pending_hits = 0, Reservation_fails = 6128
	L1D_cache_core[19]: Access = 39004, Miss = 18770, Miss_rate = 0.481, Pending_hits = 0, Reservation_fails = 5492
	L1D_cache_core[20]: Access = 39210, Miss = 18854, Miss_rate = 0.481, Pending_hits = 0, Reservation_fails = 4257
	L1D_cache_core[21]: Access = 42585, Miss = 20285, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 9010
	L1D_cache_core[22]: Access = 39473, Miss = 18995, Miss_rate = 0.481, Pending_hits = 0, Reservation_fails = 5638
	L1D_cache_core[23]: Access = 38931, Miss = 18706, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 8957
	L1D_cache_core[24]: Access = 34212, Miss = 17002, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 1402
	L1D_cache_core[25]: Access = 35634, Miss = 17584, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 833
	L1D_cache_core[26]: Access = 34683, Miss = 17095, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 267
	L1D_cache_core[27]: Access = 36077, Miss = 17844, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 316
	L1D_cache_core[28]: Access = 34981, Miss = 17260, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 205
	L1D_cache_core[29]: Access = 34916, Miss = 17153, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 1134
	L1D_cache_core[30]: Access = 36632, Miss = 18019, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 2144
	L1D_cache_core[31]: Access = 35267, Miss = 17527, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 253
	L1D_cache_core[32]: Access = 36485, Miss = 18022, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 2300
	L1D_cache_core[33]: Access = 35838, Miss = 17617, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 469
	L1D_cache_core[34]: Access = 36255, Miss = 17846, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 1337
	L1D_cache_core[35]: Access = 36093, Miss = 17817, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 1076
	L1D_cache_core[36]: Access = 36722, Miss = 18116, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 1032
	L1D_cache_core[37]: Access = 35968, Miss = 17778, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 110
	L1D_cache_core[38]: Access = 37237, Miss = 18338, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 229
	L1D_cache_core[39]: Access = 36254, Miss = 17790, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 276
	L1D_total_cache_accesses = 1471869
	L1D_total_cache_misses = 721668
	L1D_total_cache_miss_rate = 0.4903
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 70626
	L1D_cache_data_port_util = 0.141
	L1D_cache_fill_port_util = 0.080
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 733029
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 240310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 61845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 203920
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 277048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 390
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1177259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294610

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 61845
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8781
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1234, 997, 1196, 1070, 1030, 882, 958, 893, 945, 1028, 1219, 1113, 979, 1196, 1165, 1238, 554, 585, 711, 910, 774, 690, 690, 501, 835, 701, 543, 649, 399, 408, 669, 357, 
gpgpu_n_tot_thrd_icount = 68264448
gpgpu_n_tot_w_icount = 2133264
gpgpu_n_stall_shd_mem = 1058034
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 428729
gpgpu_n_mem_write_global = 294610
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1058034
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:784108	W0_Idle:4023111	W0_Scoreboard:14368093	W1:449584	W2:213058	W3:149643	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
single_issue_nums: WS0:533149	WS1:531760	WS2:532897	WS3:535458	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3429832 {8:428729,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11784400 {40:294610,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17149160 {40:428729,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356880 {8:294610,}
maxmflatency = 2547 
max_icnt2mem_latency = 2358 
maxmrqlatency = 49080 
max_icnt2sh_latency = 291 
averagemflatency = 750 
avg_icnt2mem_latency = 578 
avg_mrq_latency = 1063 
avg_icnt2sh_latency = 6 
mrq_lat_table:6384 	4291 	897 	578 	1091 	1418 	279 	38 	154 	66 	8 	0 	0 	0 	562 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	144997 	100384 	271363 	204650 	1945 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	109494 	28747 	24747 	47341 	132280 	258972 	121046 	712 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	450292 	180342 	45141 	19555 	14503 	8811 	4525 	170 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	103 	18 	40 	36 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        54        51        48        53         0         0         0         0         0         0         0         0        25        15        19        16 
dram[1]:        49        54        57        48         0         0         0         0         0         0         0         0        33        33        17        12 
dram[2]:        50        49        47        44         0         0         0         0         0         0         0         0        36        19        19        22 
dram[3]:        49        50        55        53         0         0         0         0         0         0         0         0        38        30        20        21 
dram[4]:        52        54        48        48         0         0         0         0         0         0         0         0        42        34        14        15 
dram[5]:        54        54        46        53         0         0         0         0         0         0         0         0        54        32        19        24 
dram[6]:        47        46        58        54         0         0         0         0         0         0         0         0        32        17        21        23 
dram[7]:        46        56        46        51         0         0         0         0         0         0         0         0        27        41        29        14 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6627      2320      3981      3576         0         0         0         0         0         0         0         0      5195      4050      4614      4296 
dram[1]:      3066      3277      3201      2779         0         0         0         0         0         0         0         0      5153      4073      5284      4725 
dram[2]:      2263      8667      6786      6490         0         0         0         0         0         0         0         0      3429      4232      4386      3996 
dram[3]:      3349      4656      4584      2949         0         0         0         0         0         0         0         0      7303      9842      3677      5026 
dram[4]:      2646      3459      3039      4813         0         0         0         0         0         0         0         0      9397      2925      4427      4568 
dram[5]:      2119      3036      6535      2534         0         0         0         0         0         0         0         0      6755      4212     10760      8843 
dram[6]:      5266      3991      3105      3241         0         0         0         0         0         0         0         0      6329      2666      7502      4601 
dram[7]:      3946      2689      2883      8798         0         0         0         0         0         0         0         0      6727      5673      6280      3723 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.762712  5.666667  5.705883  6.340000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.190476  3.411765  5.074074  4.181818 
dram[1]:  7.425532  5.765625  6.812500  6.688889      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.194445  4.974359  3.926829  3.947368 
dram[2]:  6.734694  5.859649  6.291667  5.771930      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.318182  5.054054  3.595238  4.027027 
dram[3]:  7.227273  6.153846  5.890909  6.060000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.511628  4.775000  4.676471  4.333333 
dram[4]:  7.291667  5.796610  6.392157  6.037736      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.677419  4.805555  3.000000  3.918919 
dram[5]:  6.796296  5.854839  7.650000  5.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.576923  4.500000  5.827586  5.037037 
dram[6]:  6.163636  5.650000  6.207547  5.030303      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.636364  3.653846  4.562500  4.966667 
dram[7]:  6.866667  6.277778  6.583333  6.954545      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.595238  5.514286  5.000000  4.172414 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 15783/2851 = 5.535952
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       329       281       334       298         0         0         0         0         0         0         0         0       134       117       188       153 
dram[1]:       314       316       347       321         0         0         0         0         0         0         0         0       140       128       200       186 
dram[2]:       307       280       343       319         0         0         0         0         0         0         0         0       128       111       214       186 
dram[3]:       270       292       339       317         0         0         0         0         0         0         0         0       144       117       191       181 
dram[4]:       320       295       352       318         0         0         0         0         0         0         0         0       119       109       195       168 
dram[5]:       343       294       337       329         0         0         0         0         0         0         0         0       132       136       213       148 
dram[6]:       324       296       353       315         0         0         0         0         0         0         0         0       145       117       204       170 
dram[7]:       336       287       318       282         0         0         0         0         0         0         0         0       125       125       190       180 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 15100
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        97        76       102       100         0         0         0         0         0         0         0         0        16        16        76        72 
dram[1]:        69        90        97        93         0         0         0         0         0         0         0         0        16        12        79        86 
dram[2]:        95        68       101        99         0         0         0         0         0         0         0         0        16         8        86        98 
dram[3]:        62        94       111       100         0         0         0         0         0         0         0         0        20         8        83        89 
dram[4]:        82        70       112       109         0         0         0         0         0         0         0         0        12        16        86        64 
dram[5]:        83        60       117       117         0         0         0         0         0         0         0         0        24        20        87        42 
dram[6]:        79        90       104       110         0         0         0         0         0         0         0         0        16         8        90        77 
dram[7]:        71        86        92        88         0         0         0         0         0         0         0         0        16         0        80        77 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 4420
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4001      4873      3849      4223    none      none      none      none      none      none      none      none       50664     60097     14625     17679
dram[1]:       4579      4173      3783      3972    none      none      none      none      none      none      none      none       48521     57882     14333     14129
dram[2]:       4310      4926      3688      3870    none      none      none      none      none      none      none      none       52140     67288     13147     13438
dram[3]:       5033      4186      3689      3837    none      none      none      none      none      none      none      none       45331     64339     14237     14423
dram[4]:       4264      4579      3497      3674    none      none      none      none      none      none      none      none       57407     64515     13729     16872
dram[5]:       3972      4850      3558      3718    none      none      none      none      none      none      none      none       49060     51390     13242     20478
dram[6]:       4384      4456      3614      3867    none      none      none      none      none      none      none      none       47012     64188     13220     15678
dram[7]:       4077      4733      4074      4507    none      none      none      none      none      none      none      none       54095     63997     14598     15168
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       2279      2078      2310      2409      1651      1700      1600      1759      1562      1672      1871      1928      2510      2452      2470      2441
dram[1]:       2227      2043      2322      2508      1710      1558      1683      1615      1689      1722      1974      1865      2505      2504      2447      2475
dram[2]:       2204      2143      2279      2507      1670      1800      1602      1603      1690      1634      1936      1851      2515      2496      2418      2527
dram[3]:       2195      2426      2318      2451      1689      1806      1806      1748      1805      1687      2106      1790      2507      2479      2496      2531
dram[4]:       2007      2052      2428      2428      1625      1662      1777      1774      1798      1745      1705      1853      2433      2453      2447      2493
dram[5]:       2044      2004      2454      2416      1633      1679      1720      1650      1805      1749      1978      1708      2507      2508      2450      2498
dram[6]:       2198      2073      2536      2201      2134      1586      1814      1676      1816      1731      1913      1954      2483      2511      2494      2505
dram[7]:       2188      2141      2547      2201      1586      1781      1609      1767      1746      1729      2085      1946      2518      2531      2462      2535
dram[8]:       1920      1942      1856      1845      1656      1735      1629      1583      1613      1687      1572      1962      2071      2021      2423      2484
dram[9]:       1918      1945      1744      1897      1601      1563      1774      1685      1816      1721      1684      2095      2131      1985      2422      2496
dram[10]:       2028      1962      1773      1819      1575      1511      1777      1584      1647      1690      1928      2036      1986      1887      2490      2449
dram[11]:       2031      1955      1860      1850      1699      1583      1784      1578      1835      1713      1753      2089      2094      1855      2491      2438
dram[12]:       1984      1987      1813      1650      1521      1812      1514      1843      1633      1855      1612      1688      2090      1903      2504      2487
dram[13]:       1916      1964      1879      1845      1666      1503      1619      1854      1799      1856      1741      1958      2126      1883      2422      2488
dram[14]:       1929      2066      1651      1844      1663      1592      1399      1586      1528      1914      1614      1982      2039      2014      2439      2485
dram[15]:       1919      2055      1891      1857      1605      1788      1580      1844      1582      1917      1645      2033      2098      1959      2494      2450
dram[16]:       1845      1858      1945      1959      1591      1726      1474      1395      1762      1559      1959      1967      2464      2419      2424      2424
dram[17]:       1785      1643      1950      2305      1594      1667      1456      1405      1759      1854      2089      2117      2432      2426      2438      2375
dram[18]:       1857      1940      1957      2297      1726      1674      1451      1397      1623      1760      1953      1898      2458      2437      2388      2372
dram[19]:       1906      1817      1951      2388      1721      1663      1380      1397      1542      1764      2056      2034      2431      2431      2464      2467
dram[20]:       1836      1690      1958      2388      1670      1579      1322      1466      1663      1538      1802      1936      2482      2428      2512      2489
dram[21]:       1811      1709      1954      2388      1539      1810      1294      1466      1817      1677      2008      2072      2410      2415      2411      2498
dram[22]:       1895      1801      1860      2368      1555      1875      1309      1456      1596      1529      1801      1769      2465      2511      2484      2444
dram[23]:       1744      1859      1963      2283      1684      1538      1333      1474      1791      1855      1977      2063      2410      2472      2481      2495
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68235 n_nop=65401 n_act=373 n_pre=365 n_ref_event=94306558778016 n_req=1974 n_rd=1834 n_rd_L2_A=0 n_write=0 n_wr_bk=314 bw_util=0.03148
n_activity=15925 dram_eff=0.1349
bk0: 323a 66369i bk1: 321a 66281i bk2: 286a 66500i bk3: 312a 66518i bk4: 0a 68235i bk5: 0a 68235i bk6: 0a 68235i bk7: 0a 68235i bk8: 0a 68235i bk9: 0a 68235i bk10: 0a 68235i bk11: 0a 68235i bk12: 162a 66936i bk13: 159a 66746i bk14: 136a 67513i bk15: 135a 67293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805018
Row_Buffer_Locality_read = 0.800981
Row_Buffer_Locality_write = 0.898734
Bank_Level_Parallism = 1.461159
Bank_Level_Parallism_Col = 0.673494
Bank_Level_Parallism_Ready = 1.451117
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.031479 
total_CMD = 68235 
util_bw = 2148 
Wasted_Col = 4027 
Wasted_Row = 3158 
Idle = 58902 

BW Util Bottlenecks: 
RCDc_limit = 4029 
RCDWRc_limit = 21 
WTRc_limit = 5 
RTWc_limit = 0 
CCDLc_limit = 495 
rwq = 0 
CCDLc_limit_alone = 495 
WTRc_limit_alone = 5 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68235 
n_nop = 65401 
Read = 1834 
Write = 0 
L2_Alloc = 0 
L2_WB = 314 
n_act = 373 
n_pre = 365 
n_ref = 94306558778016 
n_req = 1974 
total_req = 2148 

Dual Bus Interface Util: 
issued_total_row = 738 
issued_total_col = 2148 
Row_Bus_Util =  0.010816 
CoL_Bus_Util = 0.031479 
Either_Row_CoL_Bus_Util = 0.041533 
Issued_on_Two_Bus_Simul_Util = 0.000762 
issued_two_Eff = 0.018349 
queue_avg = 0.155639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.155639
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68235 n_nop=65298 n_act=358 n_pre=350 n_ref_event=0 n_req=2091 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=339 bw_util=0.03358
n_activity=15965 dram_eff=0.1435
bk0: 330a 66589i bk1: 352a 66070i bk2: 321a 66549i bk3: 295a 66607i bk4: 0a 68235i bk5: 0a 68235i bk6: 0a 68235i bk7: 0a 68235i bk8: 0a 68235i bk9: 0a 68235i bk10: 0a 68235i bk11: 0a 68235i bk12: 172a 67120i bk13: 177a 66994i bk14: 157a 66882i bk15: 148a 67182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824338
Row_Buffer_Locality_read = 0.820697
Row_Buffer_Locality_write = 0.906977
Bank_Level_Parallism = 1.522690
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = 1.532955
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.033575 
total_CMD = 68235 
util_bw = 2291 
Wasted_Col = 3890 
Wasted_Row = 2964 
Idle = 59090 

BW Util Bottlenecks: 
RCDc_limit = 3803 
RCDWRc_limit = 21 
WTRc_limit = 5 
RTWc_limit = 0 
CCDLc_limit = 553 
rwq = 0 
CCDLc_limit_alone = 553 
WTRc_limit_alone = 5 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68235 
n_nop = 65298 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 339 
n_act = 358 
n_pre = 350 
n_ref = 0 
n_req = 2091 
total_req = 2291 

Dual Bus Interface Util: 
issued_total_row = 708 
issued_total_col = 2291 
Row_Bus_Util =  0.010376 
CoL_Bus_Util = 0.033575 
Either_Row_CoL_Bus_Util = 0.043042 
Issued_on_Two_Bus_Simul_Util = 0.000909 
issued_two_Eff = 0.021110 
queue_avg = 0.254254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.254254
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68235 n_nop=65324 n_act=371 n_pre=363 n_ref_event=4564736266875427237 n_req=2033 n_rd=1888 n_rd_L2_A=0 n_write=0 n_wr_bk=334 bw_util=0.03256
n_activity=15849 dram_eff=0.1402
bk0: 313a 66554i bk1: 317a 66281i bk2: 296a 66516i bk3: 323a 66219i bk4: 0a 68235i bk5: 0a 68235i bk6: 0a 68235i bk7: 0a 68235i bk8: 0a 68235i bk9: 0a 68235i bk10: 0a 68235i bk11: 0a 68235i bk12: 172a 66834i bk13: 168a 67016i bk14: 150a 67013i bk15: 149a 67223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811866
Row_Buffer_Locality_read = 0.807203
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.487271
Bank_Level_Parallism_Col = 1.429670
Bank_Level_Parallism_Ready = 1.514851
write_to_read_ratio_blp_rw_average = 0.057134
GrpLevelPara = 1.313543 

BW Util details:
bwutil = 0.032564 
total_CMD = 68235 
util_bw = 2222 
Wasted_Col = 4165 
Wasted_Row = 3158 
Idle = 58690 

BW Util Bottlenecks: 
RCDc_limit = 4040 
RCDWRc_limit = 53 
WTRc_limit = 12 
RTWc_limit = 69 
CCDLc_limit = 558 
rwq = 0 
CCDLc_limit_alone = 556 
WTRc_limit_alone = 11 
RTWc_limit_alone = 68 

Commands details: 
total_CMD = 68235 
n_nop = 65324 
Read = 1888 
Write = 0 
L2_Alloc = 0 
L2_WB = 334 
n_act = 371 
n_pre = 363 
n_ref = 4564736266875427237 
n_req = 2033 
total_req = 2222 

Dual Bus Interface Util: 
issued_total_row = 734 
issued_total_col = 2222 
Row_Bus_Util =  0.010757 
CoL_Bus_Util = 0.032564 
Either_Row_CoL_Bus_Util = 0.042661 
Issued_on_Two_Bus_Simul_Util = 0.000659 
issued_two_Eff = 0.015459 
queue_avg = 0.196791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.196791
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68235 n_nop=65398 n_act=348 n_pre=340 n_ref_event=0 n_req=1996 n_rd=1851 n_rd_L2_A=0 n_write=0 n_wr_bk=350 bw_util=0.03226
n_activity=14921 dram_eff=0.1475
bk0: 302a 66668i bk1: 302a 66388i bk2: 318a 66343i bk3: 296a 66474i bk4: 0a 68235i bk5: 0a 68235i bk6: 0a 68235i bk7: 0a 68235i bk8: 0a 68235i bk9: 0a 68235i bk10: 0a 68235i bk11: 0a 68235i bk12: 175a 66862i bk13: 175a 66956i bk14: 155a 67098i bk15: 128a 67317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820526
Row_Buffer_Locality_read = 0.816316
Row_Buffer_Locality_write = 0.909091
Bank_Level_Parallism = 1.570251
Bank_Level_Parallism_Col = 1.525531
Bank_Level_Parallism_Ready = 1.642890
write_to_read_ratio_blp_rw_average = 0.063169
GrpLevelPara = 1.347605 

BW Util details:
bwutil = 0.032256 
total_CMD = 68235 
util_bw = 2201 
Wasted_Col = 3740 
Wasted_Row = 2792 
Idle = 59502 

BW Util Bottlenecks: 
RCDc_limit = 3704 
RCDWRc_limit = 21 
WTRc_limit = 3 
RTWc_limit = 0 
CCDLc_limit = 537 
rwq = 0 
CCDLc_limit_alone = 537 
WTRc_limit_alone = 3 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68235 
n_nop = 65398 
Read = 1851 
Write = 0 
L2_Alloc = 0 
L2_WB = 350 
n_act = 348 
n_pre = 340 
n_ref = 0 
n_req = 1996 
total_req = 2201 

Dual Bus Interface Util: 
issued_total_row = 688 
issued_total_col = 2201 
Row_Bus_Util =  0.010083 
CoL_Bus_Util = 0.032256 
Either_Row_CoL_Bus_Util = 0.041577 
Issued_on_Two_Bus_Simul_Util = 0.000762 
issued_two_Eff = 0.018329 
queue_avg = 0.228387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.228387
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68235 n_nop=65352 n_act=359 n_pre=351 n_ref_event=0 n_req=2017 n_rd=1876 n_rd_L2_A=0 n_write=0 n_wr_bk=347 bw_util=0.03258
n_activity=15081 dram_eff=0.1474
bk0: 333a 66553i bk1: 318a 66256i bk2: 320a 66522i bk3: 314a 66351i bk4: 0a 68235i bk5: 0a 68235i bk6: 0a 68235i bk7: 0a 68235i bk8: 0a 68235i bk9: 0a 68235i bk10: 0a 68235i bk11: 0a 68235i bk12: 157a 67210i bk13: 160a 67119i bk14: 131a 67035i bk15: 143a 67101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817210
Row_Buffer_Locality_read = 0.812900
Row_Buffer_Locality_write = 0.909091
Bank_Level_Parallism = 1.526468
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.536662
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.032579 
total_CMD = 68235 
util_bw = 2223 
Wasted_Col = 3830 
Wasted_Row = 2920 
Idle = 59262 

BW Util Bottlenecks: 
RCDc_limit = 3832 
RCDWRc_limit = 21 
WTRc_limit = 5 
RTWc_limit = 2 
CCDLc_limit = 499 
rwq = 0 
CCDLc_limit_alone = 499 
WTRc_limit_alone = 5 
RTWc_limit_alone = 2 

Commands details: 
total_CMD = 68235 
n_nop = 65352 
Read = 1876 
Write = 0 
L2_Alloc = 0 
L2_WB = 347 
n_act = 359 
n_pre = 351 
n_ref = 0 
n_req = 2017 
total_req = 2223 

Dual Bus Interface Util: 
issued_total_row = 710 
issued_total_col = 2223 
Row_Bus_Util =  0.010405 
CoL_Bus_Util = 0.032579 
Either_Row_CoL_Bus_Util = 0.042251 
Issued_on_Two_Bus_Simul_Util = 0.000733 
issued_two_Eff = 0.017343 
queue_avg = 0.279637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.279637
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68235 n_nop=65367 n_act=334 n_pre=326 n_ref_event=0 n_req=2073 n_rd=1932 n_rd_L2_A=0 n_write=0 n_wr_bk=342 bw_util=0.03333
n_activity=15069 dram_eff=0.1509
bk0: 349a 66333i bk1: 337a 66125i bk2: 301a 66762i bk3: 316a 66186i bk4: 0a 68235i bk5: 0a 68235i bk6: 0a 68235i bk7: 0a 68235i bk8: 0a 68235i bk9: 0a 68235i bk10: 0a 68235i bk11: 0a 68235i bk12: 179a 67318i bk13: 151a 67190i bk14: 166a 67356i bk15: 133a 67382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834653
Row_Buffer_Locality_read = 0.831263
Row_Buffer_Locality_write = 0.909091
Bank_Level_Parallism = 1.525564
Bank_Level_Parallism_Col = 1.497764
Bank_Level_Parallism_Ready = 1.541337
write_to_read_ratio_blp_rw_average = 0.062653
GrpLevelPara = 1.372339 

BW Util details:
bwutil = 0.033326 
total_CMD = 68235 
util_bw = 2274 
Wasted_Col = 3548 
Wasted_Row = 2862 
Idle = 59551 

BW Util Bottlenecks: 
RCDc_limit = 3500 
RCDWRc_limit = 21 
WTRc_limit = 10 
RTWc_limit = 0 
CCDLc_limit = 528 
rwq = 0 
CCDLc_limit_alone = 527 
WTRc_limit_alone = 9 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68235 
n_nop = 65367 
Read = 1932 
Write = 0 
L2_Alloc = 0 
L2_WB = 342 
n_act = 334 
n_pre = 326 
n_ref = 0 
n_req = 2073 
total_req = 2274 

Dual Bus Interface Util: 
issued_total_row = 660 
issued_total_col = 2274 
Row_Bus_Util =  0.009672 
CoL_Bus_Util = 0.033326 
Either_Row_CoL_Bus_Util = 0.042031 
Issued_on_Two_Bus_Simul_Util = 0.000967 
issued_two_Eff = 0.023013 
queue_avg = 0.273086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.273086
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68235 n_nop=65279 n_act=381 n_pre=373 n_ref_event=0 n_req=2071 n_rd=1924 n_rd_L2_A=0 n_write=0 n_wr_bk=340 bw_util=0.03318
n_activity=15181 dram_eff=0.1491
bk0: 320a 66409i bk1: 318a 66183i bk2: 324a 66410i bk3: 326a 66067i bk4: 0a 68235i bk5: 0a 68235i bk6: 0a 68235i bk7: 0a 68235i bk8: 0a 68235i bk9: 0a 68235i bk10: 0a 68235i bk11: 0a 68235i bk12: 168a 67153i bk13: 175a 66621i bk14: 144a 67288i bk15: 149a 67436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810448
Row_Buffer_Locality_read = 0.805613
Row_Buffer_Locality_write = 0.918605
Bank_Level_Parallism = 1.578814
Bank_Level_Parallism_Col = 1.480391
Bank_Level_Parallism_Ready = 1.512367
write_to_read_ratio_blp_rw_average = 0.058744
GrpLevelPara = 1.375358 

BW Util details:
bwutil = 0.033179 
total_CMD = 68235 
util_bw = 2264 
Wasted_Col = 3931 
Wasted_Row = 2877 
Idle = 59163 

BW Util Bottlenecks: 
RCDc_limit = 4073 
RCDWRc_limit = 21 
WTRc_limit = 5 
RTWc_limit = 0 
CCDLc_limit = 520 
rwq = 0 
CCDLc_limit_alone = 520 
WTRc_limit_alone = 5 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68235 
n_nop = 65279 
Read = 1924 
Write = 0 
L2_Alloc = 0 
L2_WB = 340 
n_act = 381 
n_pre = 373 
n_ref = 0 
n_req = 2071 
total_req = 2264 

Dual Bus Interface Util: 
issued_total_row = 754 
issued_total_col = 2264 
Row_Bus_Util =  0.011050 
CoL_Bus_Util = 0.033179 
Either_Row_CoL_Bus_Util = 0.043321 
Issued_on_Two_Bus_Simul_Util = 0.000909 
issued_two_Eff = 0.020974 
queue_avg = 0.237488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.237488
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68235 n_nop=65458 n_act=327 n_pre=319 n_ref_event=0 n_req=1972 n_rd=1843 n_rd_L2_A=0 n_write=0 n_wr_bk=333 bw_util=0.03189
n_activity=14871 dram_eff=0.1463
bk0: 289a 66652i bk1: 321a 66382i bk2: 311a 66520i bk3: 302a 66633i bk4: 0a 68235i bk5: 0a 68235i bk6: 0a 68235i bk7: 0a 68235i bk8: 0a 68235i bk9: 0a 68235i bk10: 0a 68235i bk11: 0a 68235i bk12: 178a 66960i bk13: 175a 67126i bk14: 146a 67235i bk15: 121a 67416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830306
Row_Buffer_Locality_read = 0.826370
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.522993
Bank_Level_Parallism_Col = 1.485230
Bank_Level_Parallism_Ready = 1.544577
write_to_read_ratio_blp_rw_average = 0.062150
GrpLevelPara = 1.349562 

BW Util details:
bwutil = 0.031890 
total_CMD = 68235 
util_bw = 2176 
Wasted_Col = 3537 
Wasted_Row = 2746 
Idle = 59776 

BW Util Bottlenecks: 
RCDc_limit = 3464 
RCDWRc_limit = 21 
WTRc_limit = 6 
RTWc_limit = 0 
CCDLc_limit = 542 
rwq = 0 
CCDLc_limit_alone = 542 
WTRc_limit_alone = 6 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68235 
n_nop = 65458 
Read = 1843 
Write = 0 
L2_Alloc = 0 
L2_WB = 333 
n_act = 327 
n_pre = 319 
n_ref = 0 
n_req = 1972 
total_req = 2176 

Dual Bus Interface Util: 
issued_total_row = 646 
issued_total_col = 2176 
Row_Bus_Util =  0.009467 
CoL_Bus_Util = 0.031890 
Either_Row_CoL_Bus_Util = 0.040698 
Issued_on_Two_Bus_Simul_Util = 0.000659 
issued_two_Eff = 0.016205 
queue_avg = 0.202257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.202257
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68235 n_nop=68235 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 68235i bk1: 0a 68235i bk2: 0a 68235i bk3: 0a 68235i bk4: 0a 68235i bk5: 0a 68235i bk6: 0a 68235i bk7: 0a 68235i bk8: 0a 68235i bk9: 0a 68235i bk10: 0a 68235i bk11: 0a 68235i bk12: 0a 68235i bk13: 0a 68235i bk14: 0a 68235i bk15: 0a 68235i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 68235 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 68235 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68235 
n_nop = 68235 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68235 n_nop=68235 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 68235i bk1: 0a 68235i bk2: 0a 68235i bk3: 0a 68235i bk4: 0a 68235i bk5: 0a 68235i bk6: 0a 68235i bk7: 0a 68235i bk8: 0a 68235i bk9: 0a 68235i bk10: 0a 68235i bk11: 0a 68235i bk12: 0a 68235i bk13: 0a 68235i bk14: 0a 68235i bk15: 0a 68235i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 68235 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 68235 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68235 
n_nop = 68235 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68235 n_nop=68235 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 68235i bk1: 0a 68235i bk2: 0a 68235i bk3: 0a 68235i bk4: 0a 68235i bk5: 0a 68235i bk6: 0a 68235i bk7: 0a 68235i bk8: 0a 68235i bk9: 0a 68235i bk10: 0a 68235i bk11: 0a 68235i bk12: 0a 68235i bk13: 0a 68235i bk14: 0a 68235i bk15: 0a 68235i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 68235 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 68235 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68235 
n_nop = 68235 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68235 n_nop=68235 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 68235i bk1: 0a 68235i bk2: 0a 68235i bk3: 0a 68235i bk4: 0a 68235i bk5: 0a 68235i bk6: 0a 68235i bk7: 0a 68235i bk8: 0a 68235i bk9: 0a 68235i bk10: 0a 68235i bk11: 0a 68235i bk12: 0a 68235i bk13: 0a 68235i bk14: 0a 68235i bk15: 0a 68235i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 68235 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 68235 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68235 
n_nop = 68235 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68235 n_nop=68235 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 68235i bk1: 0a 68235i bk2: 0a 68235i bk3: 0a 68235i bk4: 0a 68235i bk5: 0a 68235i bk6: 0a 68235i bk7: 0a 68235i bk8: 0a 68235i bk9: 0a 68235i bk10: 0a 68235i bk11: 0a 68235i bk12: 0a 68235i bk13: 0a 68235i bk14: 0a 68235i bk15: 0a 68235i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 68235 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 68235 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68235 
n_nop = 68235 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68235 n_nop=68235 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 68235i bk1: 0a 68235i bk2: 0a 68235i bk3: 0a 68235i bk4: 0a 68235i bk5: 0a 68235i bk6: 0a 68235i bk7: 0a 68235i bk8: 0a 68235i bk9: 0a 68235i bk10: 0a 68235i bk11: 0a 68235i bk12: 0a 68235i bk13: 0a 68235i bk14: 0a 68235i bk15: 0a 68235i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 68235 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 68235 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68235 
n_nop = 68235 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68235 n_nop=68235 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 68235i bk1: 0a 68235i bk2: 0a 68235i bk3: 0a 68235i bk4: 0a 68235i bk5: 0a 68235i bk6: 0a 68235i bk7: 0a 68235i bk8: 0a 68235i bk9: 0a 68235i bk10: 0a 68235i bk11: 0a 68235i bk12: 0a 68235i bk13: 0a 68235i bk14: 0a 68235i bk15: 0a 68235i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 68235 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 68235 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68235 
n_nop = 68235 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68235 n_nop=68235 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 68235i bk1: 0a 68235i bk2: 0a 68235i bk3: 0a 68235i bk4: 0a 68235i bk5: 0a 68235i bk6: 0a 68235i bk7: 0a 68235i bk8: 0a 68235i bk9: 0a 68235i bk10: 0a 68235i bk11: 0a 68235i bk12: 0a 68235i bk13: 0a 68235i bk14: 0a 68235i bk15: 0a 68235i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 68235 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 68235 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68235 
n_nop = 68235 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68235 n_nop=68235 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 68235i bk1: 0a 68235i bk2: 0a 68235i bk3: 0a 68235i bk4: 0a 68235i bk5: 0a 68235i bk6: 0a 68235i bk7: 0a 68235i bk8: 0a 68235i bk9: 0a 68235i bk10: 0a 68235i bk11: 0a 68235i bk12: 0a 68235i bk13: 0a 68235i bk14: 0a 68235i bk15: 0a 68235i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 68235 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 68235 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68235 
n_nop = 68235 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68235 n_nop=68235 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 68235i bk1: 0a 68235i bk2: 0a 68235i bk3: 0a 68235i bk4: 0a 68235i bk5: 0a 68235i bk6: 0a 68235i bk7: 0a 68235i bk8: 0a 68235i bk9: 0a 68235i bk10: 0a 68235i bk11: 0a 68235i bk12: 0a 68235i bk13: 0a 68235i bk14: 0a 68235i bk15: 0a 68235i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 68235 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 68235 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68235 
n_nop = 68235 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68235 n_nop=68235 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 68235i bk1: 0a 68235i bk2: 0a 68235i bk3: 0a 68235i bk4: 0a 68235i bk5: 0a 68235i bk6: 0a 68235i bk7: 0a 68235i bk8: 0a 68235i bk9: 0a 68235i bk10: 0a 68235i bk11: 0a 68235i bk12: 0a 68235i bk13: 0a 68235i bk14: 0a 68235i bk15: 0a 68235i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 68235 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 68235 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68235 
n_nop = 68235 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68235 n_nop=68235 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 68235i bk1: 0a 68235i bk2: 0a 68235i bk3: 0a 68235i bk4: 0a 68235i bk5: 0a 68235i bk6: 0a 68235i bk7: 0a 68235i bk8: 0a 68235i bk9: 0a 68235i bk10: 0a 68235i bk11: 0a 68235i bk12: 0a 68235i bk13: 0a 68235i bk14: 0a 68235i bk15: 0a 68235i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 68235 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 68235 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68235 
n_nop = 68235 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68235 n_nop=68235 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 68235i bk1: 0a 68235i bk2: 0a 68235i bk3: 0a 68235i bk4: 0a 68235i bk5: 0a 68235i bk6: 0a 68235i bk7: 0a 68235i bk8: 0a 68235i bk9: 0a 68235i bk10: 0a 68235i bk11: 0a 68235i bk12: 0a 68235i bk13: 0a 68235i bk14: 0a 68235i bk15: 0a 68235i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 68235 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 68235 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68235 
n_nop = 68235 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68235 n_nop=68235 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 68235i bk1: 0a 68235i bk2: 0a 68235i bk3: 0a 68235i bk4: 0a 68235i bk5: 0a 68235i bk6: 0a 68235i bk7: 0a 68235i bk8: 0a 68235i bk9: 0a 68235i bk10: 0a 68235i bk11: 0a 68235i bk12: 0a 68235i bk13: 0a 68235i bk14: 0a 68235i bk15: 0a 68235i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 68235 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 68235 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68235 
n_nop = 68235 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68235 n_nop=68235 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 68235i bk1: 0a 68235i bk2: 0a 68235i bk3: 0a 68235i bk4: 0a 68235i bk5: 0a 68235i bk6: 0a 68235i bk7: 0a 68235i bk8: 0a 68235i bk9: 0a 68235i bk10: 0a 68235i bk11: 0a 68235i bk12: 0a 68235i bk13: 0a 68235i bk14: 0a 68235i bk15: 0a 68235i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 68235 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 68235 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68235 
n_nop = 68235 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68235 n_nop=68235 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 68235i bk1: 0a 68235i bk2: 0a 68235i bk3: 0a 68235i bk4: 0a 68235i bk5: 0a 68235i bk6: 0a 68235i bk7: 0a 68235i bk8: 0a 68235i bk9: 0a 68235i bk10: 0a 68235i bk11: 0a 68235i bk12: 0a 68235i bk13: 0a 68235i bk14: 0a 68235i bk15: 0a 68235i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 68235 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 68235 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68235 
n_nop = 68235 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38245, Miss = 2867, Miss_rate = 0.075, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[1]: Access = 5817, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 38210, Miss = 3173, Miss_rate = 0.083, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[3]: Access = 5844, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 38112, Miss = 2581, Miss_rate = 0.068, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[5]: Access = 5795, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 37843, Miss = 3091, Miss_rate = 0.082, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[7]: Access = 5868, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 38143, Miss = 2803, Miss_rate = 0.073, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[9]: Access = 5834, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 38420, Miss = 3196, Miss_rate = 0.083, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 5809, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 38085, Miss = 2652, Miss_rate = 0.070, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[13]: Access = 14166, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 38107, Miss = 2876, Miss_rate = 0.075, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[15]: Access = 5850, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 16852, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 3064, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 16820, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 3101, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 16616, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 3006, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 16677, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 3086, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 16542, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 3047, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 16680, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 3092, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 16485, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 3108, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 16634, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 3065, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 22509, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 3251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 22561, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 3239, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 22212, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 3266, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 22446, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 3244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 22591, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 3259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 22394, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 3237, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 22366, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 3209, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 22329, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 3203, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 723339
L2_total_cache_misses = 23239
L2_total_cache_miss_rate = 0.0321
L2_total_cache_pending_hits = 117
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 413629
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10763
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286354
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7639
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 428729
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294610
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.152
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=723339
icnt_total_pkts_simt_to_mem=723339
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 723339
Req_Network_cycles = 96335
Req_Network_injected_packets_per_cycle =       7.5086 
Req_Network_conflicts_per_cycle =      13.8475
Req_Network_conflicts_per_cycle_util =      20.5350
Req_Bank_Level_Parallism =      11.1348
Req_Network_in_buffer_full_per_cycle =       1.1761
Req_Network_in_buffer_avg_util =     103.4823
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1564

Reply_Network_injected_packets_num = 723339
Reply_Network_cycles = 96335
Reply_Network_injected_packets_per_cycle =        7.5086
Reply_Network_conflicts_per_cycle =        3.8417
Reply_Network_conflicts_per_cycle_util =       5.6790
Reply_Bank_Level_Parallism =      11.0996
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.7728
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1877
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 10 sec (190 sec)
gpgpu_simulation_rate = 136876 (inst/sec)
gpgpu_simulation_rate = 507 (cycle/sec)
gpgpu_silicon_slowdown = 2366863x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37668..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37660..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37658..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37650..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37648..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37640..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff68d376f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c5747d7dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 3133
gpu_sim_insn = 1283661
gpu_ipc =     409.7226
gpu_tot_sim_cycle = 99468
gpu_tot_sim_insn = 27290217
gpu_tot_ipc =     274.3618
gpu_tot_issued_cta = 2176
gpu_occupancy = 16.1099% 
gpu_tot_occupancy = 30.4121% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1912
partiton_level_parallism_total  =       7.3411
partiton_level_parallism_util =       4.8447
partiton_level_parallism_util_total  =      11.0005
L2_BW  =      84.1417 GB/Sec
L2_BW_total  =     281.8980 GB/Sec
gpu_total_sim_rate=139235

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 38754, Miss = 19186, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[1]: Access = 39489, Miss = 19374, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 597
	L1D_cache_core[2]: Access = 36583, Miss = 18022, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 115
	L1D_cache_core[3]: Access = 37444, Miss = 18571, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[4]: Access = 37755, Miss = 18501, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 1176
	L1D_cache_core[5]: Access = 38047, Miss = 18624, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 1147
	L1D_cache_core[6]: Access = 37268, Miss = 18477, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 64
	L1D_cache_core[7]: Access = 38302, Miss = 18813, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 34630, Miss = 17305, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 35420, Miss = 17692, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[10]: Access = 35694, Miss = 17709, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 812
	L1D_cache_core[11]: Access = 35927, Miss = 17779, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 34857, Miss = 17230, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 34392, Miss = 17006, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 535
	L1D_cache_core[14]: Access = 34533, Miss = 17146, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 34614, Miss = 17215, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[16]: Access = 40342, Miss = 19273, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 7202
	L1D_cache_core[17]: Access = 39817, Miss = 19186, Miss_rate = 0.482, Pending_hits = 0, Reservation_fails = 5208
	L1D_cache_core[18]: Access = 40043, Miss = 19239, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 6128
	L1D_cache_core[19]: Access = 39259, Miss = 18939, Miss_rate = 0.482, Pending_hits = 0, Reservation_fails = 5492
	L1D_cache_core[20]: Access = 39400, Miss = 18984, Miss_rate = 0.482, Pending_hits = 0, Reservation_fails = 4257
	L1D_cache_core[21]: Access = 42764, Miss = 20412, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 9010
	L1D_cache_core[22]: Access = 39680, Miss = 19137, Miss_rate = 0.482, Pending_hits = 0, Reservation_fails = 5638
	L1D_cache_core[23]: Access = 39163, Miss = 18862, Miss_rate = 0.482, Pending_hits = 0, Reservation_fails = 8957
	L1D_cache_core[24]: Access = 34421, Miss = 17149, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 1402
	L1D_cache_core[25]: Access = 35839, Miss = 17727, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 833
	L1D_cache_core[26]: Access = 34956, Miss = 17274, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 267
	L1D_cache_core[27]: Access = 36315, Miss = 18006, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 316
	L1D_cache_core[28]: Access = 35247, Miss = 17438, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 205
	L1D_cache_core[29]: Access = 35166, Miss = 17326, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 1134
	L1D_cache_core[30]: Access = 36813, Miss = 18149, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 2144
	L1D_cache_core[31]: Access = 35488, Miss = 17678, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 253
	L1D_cache_core[32]: Access = 36644, Miss = 18138, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 2300
	L1D_cache_core[33]: Access = 36061, Miss = 17770, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 469
	L1D_cache_core[34]: Access = 36452, Miss = 17984, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 1337
	L1D_cache_core[35]: Access = 36295, Miss = 17960, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 1076
	L1D_cache_core[36]: Access = 36896, Miss = 18238, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 1032
	L1D_cache_core[37]: Access = 36151, Miss = 17907, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 110
	L1D_cache_core[38]: Access = 37424, Miss = 18466, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 229
	L1D_cache_core[39]: Access = 36470, Miss = 17938, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 276
	L1D_total_cache_accesses = 1480815
	L1D_total_cache_misses = 727830
	L1D_total_cache_miss_rate = 0.4915
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 70626
	L1D_cache_data_port_util = 0.137
	L1D_cache_fill_port_util = 0.079
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 735104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 244752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 61845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 205626
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 277062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 390
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1185482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295333

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 61845
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8781
ctas_completed 2176, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1295, 1017, 1216, 1142, 1113, 902, 978, 913, 1006, 1048, 1302, 1133, 1062, 1216, 1185, 1258, 626, 605, 731, 930, 846, 710, 710, 573, 907, 773, 563, 669, 419, 428, 689, 377, 
gpgpu_n_tot_thrd_icount = 70689952
gpgpu_n_tot_w_icount = 2209061
gpgpu_n_stall_shd_mem = 1058898
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 434871
gpgpu_n_mem_write_global = 295333
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1058898
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:825649	W0_Idle:4186160	W0_Scoreboard:14807618	W1:478788	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
single_issue_nums: WS0:552829	WS1:550288	WS2:551610	WS3:554334	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3478968 {8:434871,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11813320 {40:295333,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17394840 {40:434871,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362664 {8:295333,}
maxmflatency = 2547 
max_icnt2mem_latency = 2358 
maxmrqlatency = 49080 
max_icnt2sh_latency = 291 
averagemflatency = 745 
avg_icnt2mem_latency = 573 
avg_mrq_latency = 1056 
avg_icnt2sh_latency = 6 
mrq_lat_table:6437 	4331 	898 	581 	1101 	1423 	279 	38 	154 	66 	8 	0 	0 	0 	562 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	151742 	100504 	271363 	204650 	1945 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	115209 	29542 	25102 	47341 	132280 	258972 	121046 	712 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	456971 	180518 	45151 	19555 	14503 	8811 	4525 	170 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	109 	18 	41 	36 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        54        51        48        53         0         0         0         0         0         0         0         0        25        15        19        16 
dram[1]:        49        54        57        48         0         0         0         0         0         0         0         0        33        33        17        12 
dram[2]:        50        49        47        44         0         0         0         0         0         0         0         0        36        19        19        22 
dram[3]:        49        50        55        53         0         0         0         0         0         0         0         0        38        30        20        21 
dram[4]:        52        54        48        48         0         0         0         0         0         0         0         0        42        34        14        15 
dram[5]:        54        54        46        53         0         0         0         0         0         0         0         0        54        32        19        24 
dram[6]:        47        46        58        54         0         0         0         0         0         0         0         0        32        17        21        23 
dram[7]:        46        56        46        51         0         0         0         0         0         0         0         0        27        41        29        14 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6627      2320      3981      3576         0         0         0         0         0         0         0         0      5195      4050      4614      4296 
dram[1]:      3066      3277      3201      2779         0         0         0         0         0         0         0         0      5153      4073      5284      4725 
dram[2]:      2263      8667      6786      6490         0         0         0         0         0         0         0         0      3429      4232      4386      3996 
dram[3]:      3349      4656      4584      2949         0         0         0         0         0         0         0         0      7303      9842      3677      5026 
dram[4]:      2646      3459      3039      4813         0         0         0         0         0         0         0         0      9397      2925      4427      4568 
dram[5]:      2119      3036      6535      2534         0         0         0         0         0         0         0         0      6755      4212     10760      8843 
dram[6]:      5266      3991      3105      3241         0         0         0         0         0         0         0         0      6329      2666      7502      4601 
dram[7]:      3946      2689      2883      8798         0         0         0         0         0         0         0         0      6727      5673      6280      3723 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.606557  5.516129  5.528302  6.235294      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.190476  3.320755  5.074074  4.088235 
dram[1]:  7.291667  5.707692  6.660000  6.586957      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.222222  4.974359  3.951220  3.871795 
dram[2]:  6.529412  5.694915  6.080000  5.627119      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.318182  5.054054  3.534884  4.027027 
dram[3]:  6.956522  6.056604  5.803571  5.865385      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.477273  4.707317  4.571429  4.333333 
dram[4]:  7.060000  5.655738  6.188679  6.037736      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.709677  4.805555  2.955555  3.794872 
dram[5]:  6.607143  5.718750  7.428571  5.383333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.333333  4.500000  5.827586  5.037037 
dram[6]:  5.982456  5.548387  6.129630  4.970588      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.500000  3.653846  4.454545  4.966667 
dram[7]:  6.408163  6.107143  6.254902  6.695652      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.642857  5.297297  5.000000  4.066667 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 15895/2924 = 5.436047
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       330       283       335       301         0         0         0         0         0         0         0         0       135       118       189       153 
dram[1]:       317       318       351       323         0         0         0         0         0         0         0         0       141       128       202       186 
dram[2]:       311       280       345       323         0         0         0         0         0         0         0         0       128       111       214       187 
dram[3]:       272       295       340       317         0         0         0         0         0         0         0         0       144       122       192       181 
dram[4]:       324       298       353       318         0         0         0         0         0         0         0         0       119       110       197       170 
dram[5]:       347       300       340       331         0         0         0         0         0         0         0         0       132       137       213       148 
dram[6]:       326       302       354       321         0         0         0         0         0         0         0         0       145       118       204       171 
dram[7]:       338       291       321       286         0         0         0         0         0         0         0         0       129       126       191       180 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 15212
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        97        76       102       100         0         0         0         0         0         0         0         0        16        16        76        72 
dram[1]:        69        90        97        93         0         0         0         0         0         0         0         0        16        12        79        86 
dram[2]:        95        68       101       103         0         0         0         0         0         0         0         0        16         8        86        98 
dram[3]:        66        94       111       103         0         0         0         0         0         0         0         0        20         8        83        89 
dram[4]:        82        70       112       109         0         0         0         0         0         0         0         0        12        16        86        64 
dram[5]:        83        60       117       117         0         0         0         0         0         0         0         0        24        20        87        42 
dram[6]:        79        90       104       110         0         0         0         0         0         0         0         0        16         8        90        77 
dram[7]:        75        90        96        88         0         0         0         0         0         0         0         0        16         0        84        77 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 4447
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3995      4850      3844      4199    none      none      none      none      none      none      none      none       50379     59720     14592     17698
dram[1]:       4549      4155      3755      3958    none      none      none      none      none      none      none      none       48270     57942     14249     14152
dram[2]:       4273      4930      3675      3802    none      none      none      none      none      none      none      none       52212     67381     13160     13408
dram[3]:       4948      4161      3685      3811    none      none      none      none      none      none      none      none       45395     61972     14204     14445
dram[4]:       4233      4548      3493      3677    none      none      none      none      none      none      none      none       57470     64098     13663     16753
dram[5]:       3940      4777      3540      3709    none      none      none      none      none      none      none      none       49113     51130     13261     20499
dram[6]:       4368      4395      3609      3821    none      none      none      none      none      none      none      none       47056     63778     13242     15632
dram[7]:       4023      4642      4011      4466    none      none      none      none      none      none      none      none       52666     63589     14348     15187
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       2279      2078      2310      2409      1651      1700      1600      1759      1562      1672      1871      1928      2510      2452      2470      2441
dram[1]:       2227      2043      2322      2508      1710      1558      1683      1615      1689      1722      1974      1865      2505      2504      2447      2475
dram[2]:       2204      2143      2279      2507      1670      1800      1602      1603      1690      1634      1936      1851      2515      2496      2418      2527
dram[3]:       2195      2426      2318      2451      1689      1806      1806      1748      1805      1687      2106      1790      2507      2479      2496      2531
dram[4]:       2007      2052      2428      2428      1625      1662      1777      1774      1798      1745      1705      1853      2433      2453      2447      2493
dram[5]:       2044      2004      2454      2416      1633      1679      1720      1650      1805      1749      1978      1708      2507      2508      2450      2498
dram[6]:       2198      2073      2536      2201      2134      1586      1814      1676      1816      1731      1913      1954      2483      2511      2494      2505
dram[7]:       2188      2141      2547      2201      1586      1781      1609      1767      1746      1729      2085      1946      2518      2531      2462      2535
dram[8]:       1920      1942      1856      1845      1656      1735      1629      1583      1613      1687      1572      1962      2071      2021      2423      2484
dram[9]:       1918      1945      1744      1897      1601      1563      1774      1685      1816      1721      1684      2095      2131      1985      2422      2496
dram[10]:       2028      1962      1773      1819      1575      1511      1777      1584      1647      1690      1928      2036      1986      1887      2490      2449
dram[11]:       2031      1955      1860      1850      1699      1583      1784      1578      1835      1713      1753      2089      2094      1855      2491      2438
dram[12]:       1984      1987      1813      1650      1521      1812      1514      1843      1633      1855      1612      1688      2090      1903      2504      2487
dram[13]:       1916      1964      1879      1845      1666      1503      1619      1854      1799      1856      1741      1958      2126      1883      2422      2488
dram[14]:       1929      2066      1651      1844      1663      1592      1399      1586      1528      1914      1614      1982      2039      2014      2439      2485
dram[15]:       1919      2055      1891      1857      1605      1788      1580      1844      1582      1917      1645      2033      2098      1959      2494      2450
dram[16]:       1845      1858      1945      1959      1591      1726      1474      1395      1762      1559      1959      1967      2464      2419      2424      2424
dram[17]:       1785      1643      1950      2305      1594      1667      1456      1405      1759      1854      2089      2117      2432      2426      2438      2375
dram[18]:       1857      1940      1957      2297      1726      1674      1451      1397      1623      1760      1953      1898      2458      2437      2388      2372
dram[19]:       1906      1817      1951      2388      1721      1663      1380      1397      1542      1764      2056      2034      2431      2431      2464      2467
dram[20]:       1836      1690      1958      2388      1670      1579      1322      1466      1663      1538      1802      1936      2482      2428      2512      2489
dram[21]:       1811      1709      1954      2388      1539      1810      1294      1466      1817      1677      2008      2072      2410      2415      2411      2498
dram[22]:       1895      1801      1860      2368      1555      1875      1309      1456      1596      1529      1801      1769      2465      2511      2484      2444
dram[23]:       1744      1859      1963      2283      1684      1538      1333      1474      1791      1855      1977      2063      2410      2472      2481      2495
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70454 n_nop=67590 n_act=383 n_pre=375 n_ref_event=94306558778016 n_req=1984 n_rd=1844 n_rd_L2_A=0 n_write=0 n_wr_bk=314 bw_util=0.03063
n_activity=16170 dram_eff=0.1335
bk0: 325a 68540i bk1: 323a 68450i bk2: 288a 68670i bk3: 313a 68713i bk4: 0a 70454i bk5: 0a 70454i bk6: 0a 70454i bk7: 0a 70454i bk8: 0a 70454i bk9: 0a 70454i bk10: 0a 70454i bk11: 0a 70454i bk12: 162a 69155i bk13: 161a 68916i bk14: 136a 69732i bk15: 136a 69487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800832
Row_Buffer_Locality_read = 0.796638
Row_Buffer_Locality_write = 0.898734
Bank_Level_Parallism = 1.466948
Bank_Level_Parallism_Col = 0.673494
Bank_Level_Parallism_Ready = 1.449027
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030630 
total_CMD = 70454 
util_bw = 2158 
Wasted_Col = 4106 
Wasted_Row = 3206 
Idle = 60984 

BW Util Bottlenecks: 
RCDc_limit = 4143 
RCDWRc_limit = 21 
WTRc_limit = 5 
RTWc_limit = 0 
CCDLc_limit = 495 
rwq = 0 
CCDLc_limit_alone = 495 
WTRc_limit_alone = 5 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70454 
n_nop = 67590 
Read = 1844 
Write = 0 
L2_Alloc = 0 
L2_WB = 314 
n_act = 383 
n_pre = 375 
n_ref = 94306558778016 
n_req = 1984 
total_req = 2158 

Dual Bus Interface Util: 
issued_total_row = 758 
issued_total_col = 2158 
Row_Bus_Util =  0.010759 
CoL_Bus_Util = 0.030630 
Either_Row_CoL_Bus_Util = 0.040651 
Issued_on_Two_Bus_Simul_Util = 0.000738 
issued_two_Eff = 0.018156 
queue_avg = 0.150737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.150737
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70454 n_nop=67491 n_act=364 n_pre=356 n_ref_event=0 n_req=2105 n_rd=1966 n_rd_L2_A=0 n_write=0 n_wr_bk=339 bw_util=0.03272
n_activity=16186 dram_eff=0.1424
bk0: 331a 68784i bk1: 354a 68264i bk2: 327a 68716i bk3: 297a 68802i bk4: 0a 70454i bk5: 0a 70454i bk6: 0a 70454i bk7: 0a 70454i bk8: 0a 70454i bk9: 0a 70454i bk10: 0a 70454i bk11: 0a 70454i bk12: 173a 69339i bk13: 177a 69213i bk14: 158a 69101i bk15: 149a 69377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822612
Row_Buffer_Locality_read = 0.818922
Row_Buffer_Locality_write = 0.906977
Bank_Level_Parallism = 1.520890
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = 1.530152
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.032716 
total_CMD = 70454 
util_bw = 2305 
Wasted_Col = 3946 
Wasted_Row = 3012 
Idle = 61191 

BW Util Bottlenecks: 
RCDc_limit = 3869 
RCDWRc_limit = 21 
WTRc_limit = 5 
RTWc_limit = 0 
CCDLc_limit = 556 
rwq = 0 
CCDLc_limit_alone = 556 
WTRc_limit_alone = 5 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70454 
n_nop = 67491 
Read = 1966 
Write = 0 
L2_Alloc = 0 
L2_WB = 339 
n_act = 364 
n_pre = 356 
n_ref = 0 
n_req = 2105 
total_req = 2305 

Dual Bus Interface Util: 
issued_total_row = 720 
issued_total_col = 2305 
Row_Bus_Util =  0.010219 
CoL_Bus_Util = 0.032716 
Either_Row_CoL_Bus_Util = 0.042056 
Issued_on_Two_Bus_Simul_Util = 0.000880 
issued_two_Eff = 0.020925 
queue_avg = 0.247381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.247381
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70454 n_nop=67514 n_act=380 n_pre=372 n_ref_event=4564736266875427237 n_req=2045 n_rd=1899 n_rd_L2_A=0 n_write=0 n_wr_bk=334 bw_util=0.03169
n_activity=16154 dram_eff=0.1382
bk0: 316a 68724i bk1: 319a 68450i bk2: 298a 68676i bk3: 326a 68389i bk4: 0a 70454i bk5: 0a 70454i bk6: 0a 70454i bk7: 0a 70454i bk8: 0a 70454i bk9: 0a 70454i bk10: 0a 70454i bk11: 0a 70454i bk12: 172a 69053i bk13: 168a 69235i bk14: 151a 69208i bk15: 149a 69442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808371
Row_Buffer_Locality_read = 0.803581
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.483712
Bank_Level_Parallism_Col = 1.425374
Bank_Level_Parallism_Ready = 1.512315
write_to_read_ratio_blp_rw_average = 0.056242
GrpLevelPara = 1.311061 

BW Util details:
bwutil = 0.031694 
total_CMD = 70454 
util_bw = 2233 
Wasted_Col = 4257 
Wasted_Row = 3241 
Idle = 60723 

BW Util Bottlenecks: 
RCDc_limit = 4144 
RCDWRc_limit = 53 
WTRc_limit = 12 
RTWc_limit = 69 
CCDLc_limit = 560 
rwq = 0 
CCDLc_limit_alone = 558 
WTRc_limit_alone = 11 
RTWc_limit_alone = 68 

Commands details: 
total_CMD = 70454 
n_nop = 67514 
Read = 1899 
Write = 0 
L2_Alloc = 0 
L2_WB = 334 
n_act = 380 
n_pre = 372 
n_ref = 4564736266875427237 
n_req = 2045 
total_req = 2233 

Dual Bus Interface Util: 
issued_total_row = 752 
issued_total_col = 2233 
Row_Bus_Util =  0.010674 
CoL_Bus_Util = 0.031694 
Either_Row_CoL_Bus_Util = 0.041729 
Issued_on_Two_Bus_Simul_Util = 0.000639 
issued_two_Eff = 0.015306 
queue_avg = 0.191103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.191103
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70454 n_nop=67587 n_act=357 n_pre=349 n_ref_event=0 n_req=2010 n_rd=1863 n_rd_L2_A=0 n_write=0 n_wr_bk=350 bw_util=0.03141
n_activity=15280 dram_eff=0.1448
bk0: 304a 68839i bk1: 303a 68583i bk2: 319a 68538i bk3: 298a 68630i bk4: 0a 70454i bk5: 0a 70454i bk6: 0a 70454i bk7: 0a 70454i bk8: 0a 70454i bk9: 0a 70454i bk10: 0a 70454i bk11: 0a 70454i bk12: 178a 69056i bk13: 177a 69151i bk14: 156a 69293i bk15: 128a 69536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817017
Row_Buffer_Locality_read = 0.812668
Row_Buffer_Locality_write = 0.909091
Bank_Level_Parallism = 1.559964
Bank_Level_Parallism_Col = 1.517753
Bank_Level_Parallism_Ready = 1.639404
write_to_read_ratio_blp_rw_average = 0.062048
GrpLevelPara = 1.342985 

BW Util details:
bwutil = 0.031411 
total_CMD = 70454 
util_bw = 2213 
Wasted_Col = 3839 
Wasted_Row = 2895 
Idle = 61507 

BW Util Bottlenecks: 
RCDc_limit = 3811 
RCDWRc_limit = 21 
WTRc_limit = 3 
RTWc_limit = 0 
CCDLc_limit = 538 
rwq = 0 
CCDLc_limit_alone = 538 
WTRc_limit_alone = 3 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70454 
n_nop = 67587 
Read = 1863 
Write = 0 
L2_Alloc = 0 
L2_WB = 350 
n_act = 357 
n_pre = 349 
n_ref = 0 
n_req = 2010 
total_req = 2213 

Dual Bus Interface Util: 
issued_total_row = 706 
issued_total_col = 2213 
Row_Bus_Util =  0.010021 
CoL_Bus_Util = 0.031411 
Either_Row_CoL_Bus_Util = 0.040693 
Issued_on_Two_Bus_Simul_Util = 0.000738 
issued_two_Eff = 0.018137 
queue_avg = 0.221662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.221662
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70454 n_nop=67540 n_act=368 n_pre=360 n_ref_event=0 n_req=2030 n_rd=1889 n_rd_L2_A=0 n_write=0 n_wr_bk=347 bw_util=0.03174
n_activity=15439 dram_eff=0.1448
bk0: 336a 68719i bk1: 321a 68426i bk2: 322a 68691i bk3: 314a 68570i bk4: 0a 70454i bk5: 0a 70454i bk6: 0a 70454i bk7: 0a 70454i bk8: 0a 70454i bk9: 0a 70454i bk10: 0a 70454i bk11: 0a 70454i bk12: 158a 69429i bk13: 160a 69338i bk14: 132a 69230i bk15: 146a 69272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813859
Row_Buffer_Locality_read = 0.809423
Row_Buffer_Locality_write = 0.909091
Bank_Level_Parallism = 1.521677
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.533542
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.031737 
total_CMD = 70454 
util_bw = 2236 
Wasted_Col = 3918 
Wasted_Row = 3003 
Idle = 61297 

BW Util Bottlenecks: 
RCDc_limit = 3935 
RCDWRc_limit = 21 
WTRc_limit = 5 
RTWc_limit = 2 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 5 
RTWc_limit_alone = 2 

Commands details: 
total_CMD = 70454 
n_nop = 67540 
Read = 1889 
Write = 0 
L2_Alloc = 0 
L2_WB = 347 
n_act = 368 
n_pre = 360 
n_ref = 0 
n_req = 2030 
total_req = 2236 

Dual Bus Interface Util: 
issued_total_row = 728 
issued_total_col = 2236 
Row_Bus_Util =  0.010333 
CoL_Bus_Util = 0.031737 
Either_Row_CoL_Bus_Util = 0.041360 
Issued_on_Two_Bus_Simul_Util = 0.000710 
issued_two_Eff = 0.017159 
queue_avg = 0.270971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.270971
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70454 n_nop=67556 n_act=341 n_pre=333 n_ref_event=0 n_req=2089 n_rd=1948 n_rd_L2_A=0 n_write=0 n_wr_bk=342 bw_util=0.0325
n_activity=15350 dram_eff=0.1492
bk0: 352a 68504i bk1: 340a 68294i bk2: 307a 68932i bk3: 319a 68405i bk4: 0a 70454i bk5: 0a 70454i bk6: 0a 70454i bk7: 0a 70454i bk8: 0a 70454i bk9: 0a 70454i bk10: 0a 70454i bk11: 0a 70454i bk12: 180a 69513i bk13: 151a 69409i bk14: 166a 69575i bk15: 133a 69601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832515
Row_Buffer_Locality_read = 0.829055
Row_Buffer_Locality_write = 0.909091
Bank_Level_Parallism = 1.522035
Bank_Level_Parallism_Col = 1.493649
Bank_Level_Parallism_Ready = 1.537555
write_to_read_ratio_blp_rw_average = 0.061780
GrpLevelPara = 1.369972 

BW Util details:
bwutil = 0.032503 
total_CMD = 70454 
util_bw = 2290 
Wasted_Col = 3616 
Wasted_Row = 2921 
Idle = 61627 

BW Util Bottlenecks: 
RCDc_limit = 3580 
RCDWRc_limit = 21 
WTRc_limit = 10 
RTWc_limit = 0 
CCDLc_limit = 530 
rwq = 0 
CCDLc_limit_alone = 529 
WTRc_limit_alone = 9 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70454 
n_nop = 67556 
Read = 1948 
Write = 0 
L2_Alloc = 0 
L2_WB = 342 
n_act = 341 
n_pre = 333 
n_ref = 0 
n_req = 2089 
total_req = 2290 

Dual Bus Interface Util: 
issued_total_row = 674 
issued_total_col = 2290 
Row_Bus_Util =  0.009567 
CoL_Bus_Util = 0.032503 
Either_Row_CoL_Bus_Util = 0.041133 
Issued_on_Two_Bus_Simul_Util = 0.000937 
issued_two_Eff = 0.022774 
queue_avg = 0.265166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.265166
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70454 n_nop=67464 n_act=390 n_pre=382 n_ref_event=0 n_req=2088 n_rd=1941 n_rd_L2_A=0 n_write=0 n_wr_bk=340 bw_util=0.03238
n_activity=15446 dram_eff=0.1477
bk0: 322a 68580i bk1: 323a 68351i bk2: 326a 68605i bk3: 332a 68237i bk4: 0a 70454i bk5: 0a 70454i bk6: 0a 70454i bk7: 0a 70454i bk8: 0a 70454i bk9: 0a 70454i bk10: 0a 70454i bk11: 0a 70454i bk12: 169a 69348i bk13: 175a 68840i bk14: 145a 69483i bk15: 149a 69655i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807597
Row_Buffer_Locality_read = 0.802679
Row_Buffer_Locality_write = 0.918605
Bank_Level_Parallism = 1.577465
Bank_Level_Parallism_Col = 1.477461
Bank_Level_Parallism_Ready = 1.508549
write_to_read_ratio_blp_rw_average = 0.057839
GrpLevelPara = 1.374047 

BW Util details:
bwutil = 0.032376 
total_CMD = 70454 
util_bw = 2281 
Wasted_Col = 4012 
Wasted_Row = 2937 
Idle = 61224 

BW Util Bottlenecks: 
RCDc_limit = 4171 
RCDWRc_limit = 21 
WTRc_limit = 5 
RTWc_limit = 0 
CCDLc_limit = 524 
rwq = 0 
CCDLc_limit_alone = 524 
WTRc_limit_alone = 5 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70454 
n_nop = 67464 
Read = 1941 
Write = 0 
L2_Alloc = 0 
L2_WB = 340 
n_act = 390 
n_pre = 382 
n_ref = 0 
n_req = 2088 
total_req = 2281 

Dual Bus Interface Util: 
issued_total_row = 772 
issued_total_col = 2281 
Row_Bus_Util =  0.010958 
CoL_Bus_Util = 0.032376 
Either_Row_CoL_Bus_Util = 0.042439 
Issued_on_Two_Bus_Simul_Util = 0.000894 
issued_two_Eff = 0.021070 
queue_avg = 0.230675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.230675
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70454 n_nop=67630 n_act=341 n_pre=333 n_ref_event=0 n_req=1995 n_rd=1862 n_rd_L2_A=0 n_write=0 n_wr_bk=333 bw_util=0.03116
n_activity=15203 dram_eff=0.1444
bk0: 294a 68774i bk1: 324a 68552i bk2: 314a 68667i bk3: 304a 68803i bk4: 0a 70454i bk5: 0a 70454i bk6: 0a 70454i bk7: 0a 70454i bk8: 0a 70454i bk9: 0a 70454i bk10: 0a 70454i bk11: 0a 70454i bk12: 180a 69179i bk13: 178a 69294i bk14: 146a 69454i bk15: 122a 69611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824769
Row_Buffer_Locality_read = 0.820623
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.529330
Bank_Level_Parallism_Col = 1.484567
Bank_Level_Parallism_Ready = 1.539863
write_to_read_ratio_blp_rw_average = 0.060809
GrpLevelPara = 1.351829 

BW Util details:
bwutil = 0.031155 
total_CMD = 70454 
util_bw = 2195 
Wasted_Col = 3647 
Wasted_Row = 2818 
Idle = 61794 

BW Util Bottlenecks: 
RCDc_limit = 3616 
RCDWRc_limit = 21 
WTRc_limit = 6 
RTWc_limit = 0 
CCDLc_limit = 545 
rwq = 0 
CCDLc_limit_alone = 545 
WTRc_limit_alone = 6 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70454 
n_nop = 67630 
Read = 1862 
Write = 0 
L2_Alloc = 0 
L2_WB = 333 
n_act = 341 
n_pre = 333 
n_ref = 0 
n_req = 1995 
total_req = 2195 

Dual Bus Interface Util: 
issued_total_row = 674 
issued_total_col = 2195 
Row_Bus_Util =  0.009567 
CoL_Bus_Util = 0.031155 
Either_Row_CoL_Bus_Util = 0.040083 
Issued_on_Two_Bus_Simul_Util = 0.000639 
issued_two_Eff = 0.015935 
queue_avg = 0.196525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.196525
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70454 n_nop=70454 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70454i bk1: 0a 70454i bk2: 0a 70454i bk3: 0a 70454i bk4: 0a 70454i bk5: 0a 70454i bk6: 0a 70454i bk7: 0a 70454i bk8: 0a 70454i bk9: 0a 70454i bk10: 0a 70454i bk11: 0a 70454i bk12: 0a 70454i bk13: 0a 70454i bk14: 0a 70454i bk15: 0a 70454i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70454 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70454 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70454 
n_nop = 70454 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70454 n_nop=70454 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70454i bk1: 0a 70454i bk2: 0a 70454i bk3: 0a 70454i bk4: 0a 70454i bk5: 0a 70454i bk6: 0a 70454i bk7: 0a 70454i bk8: 0a 70454i bk9: 0a 70454i bk10: 0a 70454i bk11: 0a 70454i bk12: 0a 70454i bk13: 0a 70454i bk14: 0a 70454i bk15: 0a 70454i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70454 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70454 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70454 
n_nop = 70454 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70454 n_nop=70454 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70454i bk1: 0a 70454i bk2: 0a 70454i bk3: 0a 70454i bk4: 0a 70454i bk5: 0a 70454i bk6: 0a 70454i bk7: 0a 70454i bk8: 0a 70454i bk9: 0a 70454i bk10: 0a 70454i bk11: 0a 70454i bk12: 0a 70454i bk13: 0a 70454i bk14: 0a 70454i bk15: 0a 70454i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70454 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70454 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70454 
n_nop = 70454 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70454 n_nop=70454 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70454i bk1: 0a 70454i bk2: 0a 70454i bk3: 0a 70454i bk4: 0a 70454i bk5: 0a 70454i bk6: 0a 70454i bk7: 0a 70454i bk8: 0a 70454i bk9: 0a 70454i bk10: 0a 70454i bk11: 0a 70454i bk12: 0a 70454i bk13: 0a 70454i bk14: 0a 70454i bk15: 0a 70454i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70454 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70454 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70454 
n_nop = 70454 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70454 n_nop=70454 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70454i bk1: 0a 70454i bk2: 0a 70454i bk3: 0a 70454i bk4: 0a 70454i bk5: 0a 70454i bk6: 0a 70454i bk7: 0a 70454i bk8: 0a 70454i bk9: 0a 70454i bk10: 0a 70454i bk11: 0a 70454i bk12: 0a 70454i bk13: 0a 70454i bk14: 0a 70454i bk15: 0a 70454i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70454 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70454 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70454 
n_nop = 70454 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70454 n_nop=70454 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70454i bk1: 0a 70454i bk2: 0a 70454i bk3: 0a 70454i bk4: 0a 70454i bk5: 0a 70454i bk6: 0a 70454i bk7: 0a 70454i bk8: 0a 70454i bk9: 0a 70454i bk10: 0a 70454i bk11: 0a 70454i bk12: 0a 70454i bk13: 0a 70454i bk14: 0a 70454i bk15: 0a 70454i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70454 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70454 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70454 
n_nop = 70454 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70454 n_nop=70454 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70454i bk1: 0a 70454i bk2: 0a 70454i bk3: 0a 70454i bk4: 0a 70454i bk5: 0a 70454i bk6: 0a 70454i bk7: 0a 70454i bk8: 0a 70454i bk9: 0a 70454i bk10: 0a 70454i bk11: 0a 70454i bk12: 0a 70454i bk13: 0a 70454i bk14: 0a 70454i bk15: 0a 70454i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70454 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70454 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70454 
n_nop = 70454 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70454 n_nop=70454 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70454i bk1: 0a 70454i bk2: 0a 70454i bk3: 0a 70454i bk4: 0a 70454i bk5: 0a 70454i bk6: 0a 70454i bk7: 0a 70454i bk8: 0a 70454i bk9: 0a 70454i bk10: 0a 70454i bk11: 0a 70454i bk12: 0a 70454i bk13: 0a 70454i bk14: 0a 70454i bk15: 0a 70454i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70454 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70454 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70454 
n_nop = 70454 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70454 n_nop=70454 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70454i bk1: 0a 70454i bk2: 0a 70454i bk3: 0a 70454i bk4: 0a 70454i bk5: 0a 70454i bk6: 0a 70454i bk7: 0a 70454i bk8: 0a 70454i bk9: 0a 70454i bk10: 0a 70454i bk11: 0a 70454i bk12: 0a 70454i bk13: 0a 70454i bk14: 0a 70454i bk15: 0a 70454i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70454 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70454 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70454 
n_nop = 70454 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70454 n_nop=70454 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70454i bk1: 0a 70454i bk2: 0a 70454i bk3: 0a 70454i bk4: 0a 70454i bk5: 0a 70454i bk6: 0a 70454i bk7: 0a 70454i bk8: 0a 70454i bk9: 0a 70454i bk10: 0a 70454i bk11: 0a 70454i bk12: 0a 70454i bk13: 0a 70454i bk14: 0a 70454i bk15: 0a 70454i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70454 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70454 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70454 
n_nop = 70454 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70454 n_nop=70454 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70454i bk1: 0a 70454i bk2: 0a 70454i bk3: 0a 70454i bk4: 0a 70454i bk5: 0a 70454i bk6: 0a 70454i bk7: 0a 70454i bk8: 0a 70454i bk9: 0a 70454i bk10: 0a 70454i bk11: 0a 70454i bk12: 0a 70454i bk13: 0a 70454i bk14: 0a 70454i bk15: 0a 70454i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70454 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70454 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70454 
n_nop = 70454 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70454 n_nop=70454 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70454i bk1: 0a 70454i bk2: 0a 70454i bk3: 0a 70454i bk4: 0a 70454i bk5: 0a 70454i bk6: 0a 70454i bk7: 0a 70454i bk8: 0a 70454i bk9: 0a 70454i bk10: 0a 70454i bk11: 0a 70454i bk12: 0a 70454i bk13: 0a 70454i bk14: 0a 70454i bk15: 0a 70454i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70454 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70454 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70454 
n_nop = 70454 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70454 n_nop=70454 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70454i bk1: 0a 70454i bk2: 0a 70454i bk3: 0a 70454i bk4: 0a 70454i bk5: 0a 70454i bk6: 0a 70454i bk7: 0a 70454i bk8: 0a 70454i bk9: 0a 70454i bk10: 0a 70454i bk11: 0a 70454i bk12: 0a 70454i bk13: 0a 70454i bk14: 0a 70454i bk15: 0a 70454i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70454 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70454 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70454 
n_nop = 70454 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70454 n_nop=70454 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70454i bk1: 0a 70454i bk2: 0a 70454i bk3: 0a 70454i bk4: 0a 70454i bk5: 0a 70454i bk6: 0a 70454i bk7: 0a 70454i bk8: 0a 70454i bk9: 0a 70454i bk10: 0a 70454i bk11: 0a 70454i bk12: 0a 70454i bk13: 0a 70454i bk14: 0a 70454i bk15: 0a 70454i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70454 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70454 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70454 
n_nop = 70454 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70454 n_nop=70454 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70454i bk1: 0a 70454i bk2: 0a 70454i bk3: 0a 70454i bk4: 0a 70454i bk5: 0a 70454i bk6: 0a 70454i bk7: 0a 70454i bk8: 0a 70454i bk9: 0a 70454i bk10: 0a 70454i bk11: 0a 70454i bk12: 0a 70454i bk13: 0a 70454i bk14: 0a 70454i bk15: 0a 70454i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70454 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70454 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70454 
n_nop = 70454 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70454 n_nop=70454 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70454i bk1: 0a 70454i bk2: 0a 70454i bk3: 0a 70454i bk4: 0a 70454i bk5: 0a 70454i bk6: 0a 70454i bk7: 0a 70454i bk8: 0a 70454i bk9: 0a 70454i bk10: 0a 70454i bk11: 0a 70454i bk12: 0a 70454i bk13: 0a 70454i bk14: 0a 70454i bk15: 0a 70454i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70454 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70454 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70454 
n_nop = 70454 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38424, Miss = 2877, Miss_rate = 0.075, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[1]: Access = 6031, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 38396, Miss = 3187, Miss_rate = 0.083, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[3]: Access = 6053, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 38303, Miss = 2592, Miss_rate = 0.068, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[5]: Access = 6013, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 38058, Miss = 3103, Miss_rate = 0.082, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[7]: Access = 6080, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 38370, Miss = 2816, Miss_rate = 0.073, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[9]: Access = 6029, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 38619, Miss = 3212, Miss_rate = 0.083, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 6031, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 38287, Miss = 2669, Miss_rate = 0.070, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[13]: Access = 14384, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 38311, Miss = 2895, Miss_rate = 0.076, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[15]: Access = 6061, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 16917, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 3171, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 16888, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 3222, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 16688, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 3121, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 16750, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 3206, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 16601, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 3185, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 16747, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 3214, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 16558, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 3228, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 16712, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 3188, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 22626, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 3379, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 22691, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 3370, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 22324, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 3405, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 22553, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 3375, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 22712, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 3399, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 22516, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 3380, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 22481, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 3355, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 22449, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 3343, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 730204
L2_total_cache_misses = 23351
L2_total_cache_miss_rate = 0.0320
L2_total_cache_pending_hits = 117
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 419659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4378
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10834
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 287077
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7639
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 434871
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295333
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.148
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=730204
icnt_total_pkts_simt_to_mem=730204
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 730204
Req_Network_cycles = 99468
Req_Network_injected_packets_per_cycle =       7.3411 
Req_Network_conflicts_per_cycle =      13.4425
Req_Network_conflicts_per_cycle_util =      20.1434
Req_Bank_Level_Parallism =      11.0005
Req_Network_in_buffer_full_per_cycle =       1.1390
Req_Network_in_buffer_avg_util =     100.2334
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1529

Reply_Network_injected_packets_num = 730204
Reply_Network_cycles = 99468
Reply_Network_injected_packets_per_cycle =        7.3411
Reply_Network_conflicts_per_cycle =        3.7257
Reply_Network_conflicts_per_cycle_util =       5.5638
Reply_Bank_Level_Parallism =      10.9629
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.7486
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1835
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 16 sec (196 sec)
gpgpu_simulation_rate = 139235 (inst/sec)
gpgpu_simulation_rate = 507 (cycle/sec)
gpgpu_silicon_slowdown = 2366863x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37698..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37690..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37688..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff68d3767c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c5747d7f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 32 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 34 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 695
gpu_sim_insn = 1114172
gpu_ipc =    1603.1251
gpu_tot_sim_cycle = 100163
gpu_tot_sim_insn = 28404389
gpu_tot_ipc =     283.5816
gpu_tot_issued_cta = 2304
gpu_occupancy = 37.9200% 
gpu_tot_occupancy = 30.4598% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.9813
partiton_level_parallism_total  =       7.3108
partiton_level_parallism_util =      13.8133
partiton_level_parallism_util_total  =      11.0069
L2_BW  =     114.4817 GB/Sec
L2_BW_total  =     280.7364 GB/Sec
gpu_total_sim_rate=143456

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 38802, Miss = 19234, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[1]: Access = 39537, Miss = 19422, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 597
	L1D_cache_core[2]: Access = 36631, Miss = 18070, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 115
	L1D_cache_core[3]: Access = 37496, Miss = 18622, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[4]: Access = 37803, Miss = 18549, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 1176
	L1D_cache_core[5]: Access = 38095, Miss = 18672, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 1147
	L1D_cache_core[6]: Access = 37316, Miss = 18525, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 64
	L1D_cache_core[7]: Access = 38350, Miss = 18861, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 34678, Miss = 17353, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 35472, Miss = 17743, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[10]: Access = 35742, Miss = 17757, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 812
	L1D_cache_core[11]: Access = 35975, Miss = 17827, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 34905, Miss = 17278, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 34440, Miss = 17054, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 535
	L1D_cache_core[14]: Access = 34589, Miss = 17200, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 34666, Miss = 17266, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[16]: Access = 40406, Miss = 19337, Miss_rate = 0.479, Pending_hits = 0, Reservation_fails = 7202
	L1D_cache_core[17]: Access = 39881, Miss = 19250, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 5208
	L1D_cache_core[18]: Access = 40107, Miss = 19303, Miss_rate = 0.481, Pending_hits = 0, Reservation_fails = 6128
	L1D_cache_core[19]: Access = 39323, Miss = 19003, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 5492
	L1D_cache_core[20]: Access = 39464, Miss = 19048, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 4257
	L1D_cache_core[21]: Access = 42828, Miss = 20476, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 9010
	L1D_cache_core[22]: Access = 39744, Miss = 19201, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 5638
	L1D_cache_core[23]: Access = 39227, Miss = 18926, Miss_rate = 0.482, Pending_hits = 0, Reservation_fails = 8957
	L1D_cache_core[24]: Access = 34469, Miss = 17197, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 1402
	L1D_cache_core[25]: Access = 35887, Miss = 17775, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 833
	L1D_cache_core[26]: Access = 35004, Miss = 17322, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 267
	L1D_cache_core[27]: Access = 36363, Miss = 18054, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 316
	L1D_cache_core[28]: Access = 35295, Miss = 17486, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 205
	L1D_cache_core[29]: Access = 35218, Miss = 17377, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 1134
	L1D_cache_core[30]: Access = 36861, Miss = 18197, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 2144
	L1D_cache_core[31]: Access = 35536, Miss = 17726, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 253
	L1D_cache_core[32]: Access = 36692, Miss = 18186, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 2300
	L1D_cache_core[33]: Access = 36109, Miss = 17818, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 469
	L1D_cache_core[34]: Access = 36500, Miss = 18032, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 1337
	L1D_cache_core[35]: Access = 36343, Miss = 18008, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 1076
	L1D_cache_core[36]: Access = 36944, Miss = 18286, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 1032
	L1D_cache_core[37]: Access = 36199, Miss = 17955, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 110
	L1D_cache_core[38]: Access = 37472, Miss = 18514, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 229
	L1D_cache_core[39]: Access = 36518, Miss = 17986, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 276
	L1D_total_cache_accesses = 1482887
	L1D_total_cache_misses = 729896
	L1D_total_cache_miss_rate = 0.4922
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 70626
	L1D_cache_data_port_util = 0.136
	L1D_cache_fill_port_util = 0.079
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 735104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 245264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 61845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 207162
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 277080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 390
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1187530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295357

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 61845
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8781
ctas_completed 2304, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1313, 1035, 1234, 1160, 1131, 920, 996, 931, 1024, 1066, 1320, 1151, 1080, 1234, 1203, 1276, 626, 605, 731, 930, 846, 710, 710, 573, 907, 773, 563, 669, 419, 428, 689, 377, 
gpgpu_n_tot_thrd_icount = 71871712
gpgpu_n_tot_w_icount = 2245991
gpgpu_n_stall_shd_mem = 1058898
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 436919
gpgpu_n_mem_write_global = 295357
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1058898
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:854877	W0_Idle:4193343	W0_Scoreboard:14875489	W1:478854	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
single_issue_nums: WS0:562067	WS1:559537	WS2:560826	WS3:563561	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3495352 {8:436919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11814280 {40:295357,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17476760 {40:436919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362856 {8:295357,}
maxmflatency = 2547 
max_icnt2mem_latency = 2358 
maxmrqlatency = 49080 
max_icnt2sh_latency = 291 
averagemflatency = 743 
avg_icnt2mem_latency = 571 
avg_mrq_latency = 1056 
avg_icnt2sh_latency = 6 
mrq_lat_table:6437 	4331 	898 	581 	1101 	1423 	279 	38 	154 	66 	8 	0 	0 	0 	562 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	153814 	100504 	271363 	204650 	1945 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	116602 	30221 	25102 	47341 	132280 	258972 	121046 	712 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	458870 	180674 	45168 	19555 	14503 	8811 	4525 	170 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	111 	18 	41 	36 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        54        51        48        53         0         0         0         0         0         0         0         0        25        15        19        16 
dram[1]:        49        54        57        48         0         0         0         0         0         0         0         0        33        33        17        12 
dram[2]:        50        49        47        44         0         0         0         0         0         0         0         0        36        19        19        22 
dram[3]:        49        50        55        53         0         0         0         0         0         0         0         0        38        30        20        21 
dram[4]:        52        54        48        48         0         0         0         0         0         0         0         0        42        34        14        15 
dram[5]:        54        54        46        53         0         0         0         0         0         0         0         0        54        32        19        24 
dram[6]:        47        46        58        54         0         0         0         0         0         0         0         0        32        17        21        23 
dram[7]:        46        56        46        51         0         0         0         0         0         0         0         0        27        41        29        14 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6627      2320      3981      3576         0         0         0         0         0         0         0         0      5195      4050      4614      4296 
dram[1]:      3066      3277      3201      2779         0         0         0         0         0         0         0         0      5153      4073      5284      4725 
dram[2]:      2263      8667      6786      6490         0         0         0         0         0         0         0         0      3429      4232      4386      3996 
dram[3]:      3349      4656      4584      2949         0         0         0         0         0         0         0         0      7303      9842      3677      5026 
dram[4]:      2646      3459      3039      4813         0         0         0         0         0         0         0         0      9397      2925      4427      4568 
dram[5]:      2119      3036      6535      2534         0         0         0         0         0         0         0         0      6755      4212     10760      8843 
dram[6]:      5266      3991      3105      3241         0         0         0         0         0         0         0         0      6329      2666      7502      4601 
dram[7]:      3946      2689      2883      8798         0         0         0         0         0         0         0         0      6727      5673      6280      3723 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.606557  5.516129  5.528302  6.235294      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.190476  3.320755  5.074074  4.088235 
dram[1]:  7.291667  5.707692  6.660000  6.586957      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.222222  4.974359  3.951220  3.871795 
dram[2]:  6.529412  5.694915  6.080000  5.627119      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.318182  5.054054  3.534884  4.027027 
dram[3]:  6.956522  6.056604  5.803571  5.865385      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.477273  4.707317  4.571429  4.333333 
dram[4]:  7.060000  5.655738  6.188679  6.037736      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.709677  4.805555  2.955555  3.794872 
dram[5]:  6.607143  5.718750  7.428571  5.383333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.333333  4.500000  5.827586  5.037037 
dram[6]:  5.982456  5.548387  6.129630  4.970588      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.500000  3.653846  4.454545  4.966667 
dram[7]:  6.408163  6.107143  6.254902  6.695652      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.642857  5.297297  5.000000  4.066667 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 15895/2924 = 5.436047
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       330       283       335       301         0         0         0         0         0         0         0         0       135       118       189       153 
dram[1]:       317       318       351       323         0         0         0         0         0         0         0         0       141       128       202       186 
dram[2]:       311       280       345       323         0         0         0         0         0         0         0         0       128       111       214       187 
dram[3]:       272       295       340       317         0         0         0         0         0         0         0         0       144       122       192       181 
dram[4]:       324       298       353       318         0         0         0         0         0         0         0         0       119       110       197       170 
dram[5]:       347       300       340       331         0         0         0         0         0         0         0         0       132       137       213       148 
dram[6]:       326       302       354       321         0         0         0         0         0         0         0         0       145       118       204       171 
dram[7]:       338       291       321       286         0         0         0         0         0         0         0         0       129       126       191       180 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 15212
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        97        76       102       100         0         0         0         0         0         0         0         0        16        16        76        72 
dram[1]:        69        90        97        93         0         0         0         0         0         0         0         0        16        12        79        86 
dram[2]:        95        68       101       103         0         0         0         0         0         0         0         0        16         8        86        98 
dram[3]:        66        94       111       103         0         0         0         0         0         0         0         0        20         8        83        89 
dram[4]:        82        70       112       109         0         0         0         0         0         0         0         0        12        16        86        64 
dram[5]:        83        60       117       117         0         0         0         0         0         0         0         0        24        20        87        42 
dram[6]:        79        90       104       110         0         0         0         0         0         0         0         0        16         8        90        77 
dram[7]:        75        90        96        88         0         0         0         0         0         0         0         0        16         0        84        77 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 4447
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3995      4850      3844      4199    none      none      none      none      none      none      none      none       50452     59789     14592     17698
dram[1]:       4549      4155      3755      3958    none      none      none      none      none      none      none      none       48340     58010     14249     14152
dram[2]:       4273      4930      3675      3802    none      none      none      none      none      none      none      none       52290     67461     13160     13408
dram[3]:       4948      4161      3685      3811    none      none      none      none      none      none      none      none       45461     62046     14204     14445
dram[4]:       4233      4548      3493      3677    none      none      none      none      none      none      none      none       57554     64174     13664     16753
dram[5]:       3940      4777      3540      3709    none      none      none      none      none      none      none      none       49183     51190     13261     20499
dram[6]:       4368      4395      3609      3821    none      none      none      none      none      none      none      none       47125     63855     13242     15632
dram[7]:       4023      4642      4011      4466    none      none      none      none      none      none      none      none       52742     63668     14348     15187
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       2279      2078      2310      2409      1651      1700      1600      1759      1562      1672      1871      1928      2510      2452      2470      2441
dram[1]:       2227      2043      2322      2508      1710      1558      1683      1615      1689      1722      1974      1865      2505      2504      2447      2475
dram[2]:       2204      2143      2279      2507      1670      1800      1602      1603      1690      1634      1936      1851      2515      2496      2418      2527
dram[3]:       2195      2426      2318      2451      1689      1806      1806      1748      1805      1687      2106      1790      2507      2479      2496      2531
dram[4]:       2007      2052      2428      2428      1625      1662      1777      1774      1798      1745      1705      1853      2433      2453      2447      2493
dram[5]:       2044      2004      2454      2416      1633      1679      1720      1650      1805      1749      1978      1708      2507      2508      2450      2498
dram[6]:       2198      2073      2536      2201      2134      1586      1814      1676      1816      1731      1913      1954      2483      2511      2494      2505
dram[7]:       2188      2141      2547      2201      1586      1781      1609      1767      1746      1729      2085      1946      2518      2531      2462      2535
dram[8]:       1920      1942      1856      1845      1656      1735      1629      1583      1613      1687      1572      1962      2071      2021      2423      2484
dram[9]:       1918      1945      1744      1897      1601      1563      1774      1685      1816      1721      1684      2095      2131      1985      2422      2496
dram[10]:       2028      1962      1773      1819      1575      1511      1777      1584      1647      1690      1928      2036      1986      1887      2490      2449
dram[11]:       2031      1955      1860      1850      1699      1583      1784      1578      1835      1713      1753      2089      2094      1855      2491      2438
dram[12]:       1984      1987      1813      1650      1521      1812      1514      1843      1633      1855      1612      1688      2090      1903      2504      2487
dram[13]:       1916      1964      1879      1845      1666      1503      1619      1854      1799      1856      1741      1958      2126      1883      2422      2488
dram[14]:       1929      2066      1651      1844      1663      1592      1399      1586      1528      1914      1614      1982      2039      2014      2439      2485
dram[15]:       1919      2055      1891      1857      1605      1788      1580      1844      1582      1917      1645      2033      2098      1959      2494      2450
dram[16]:       1845      1858      1945      1959      1591      1726      1474      1395      1762      1559      1959      1967      2464      2419      2424      2424
dram[17]:       1785      1643      1950      2305      1594      1667      1456      1405      1759      1854      2089      2117      2432      2426      2438      2375
dram[18]:       1857      1940      1957      2297      1726      1674      1451      1397      1623      1760      1953      1898      2458      2437      2388      2372
dram[19]:       1906      1817      1951      2388      1721      1663      1380      1397      1542      1764      2056      2034      2431      2431      2464      2467
dram[20]:       1836      1690      1958      2388      1670      1579      1322      1466      1663      1538      1802      1936      2482      2428      2512      2489
dram[21]:       1811      1709      1954      2388      1539      1810      1294      1466      1817      1677      2008      2072      2410      2415      2411      2498
dram[22]:       1895      1801      1860      2368      1555      1875      1309      1456      1596      1529      1801      1769      2465      2511      2484      2444
dram[23]:       1744      1859      1963      2283      1684      1538      1333      1474      1791      1855      1977      2063      2410      2472      2481      2495
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70946 n_nop=68082 n_act=383 n_pre=375 n_ref_event=94306558778016 n_req=1984 n_rd=1844 n_rd_L2_A=0 n_write=0 n_wr_bk=314 bw_util=0.03042
n_activity=16170 dram_eff=0.1335
bk0: 325a 69032i bk1: 323a 68942i bk2: 288a 69162i bk3: 313a 69205i bk4: 0a 70946i bk5: 0a 70946i bk6: 0a 70946i bk7: 0a 70946i bk8: 0a 70946i bk9: 0a 70946i bk10: 0a 70946i bk11: 0a 70946i bk12: 162a 69647i bk13: 161a 69408i bk14: 136a 70224i bk15: 136a 69979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800832
Row_Buffer_Locality_read = 0.796638
Row_Buffer_Locality_write = 0.898734
Bank_Level_Parallism = 1.466948
Bank_Level_Parallism_Col = 0.673494
Bank_Level_Parallism_Ready = 1.449027
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030418 
total_CMD = 70946 
util_bw = 2158 
Wasted_Col = 4106 
Wasted_Row = 3206 
Idle = 61476 

BW Util Bottlenecks: 
RCDc_limit = 4143 
RCDWRc_limit = 21 
WTRc_limit = 5 
RTWc_limit = 0 
CCDLc_limit = 495 
rwq = 0 
CCDLc_limit_alone = 495 
WTRc_limit_alone = 5 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70946 
n_nop = 68082 
Read = 1844 
Write = 0 
L2_Alloc = 0 
L2_WB = 314 
n_act = 383 
n_pre = 375 
n_ref = 94306558778016 
n_req = 1984 
total_req = 2158 

Dual Bus Interface Util: 
issued_total_row = 758 
issued_total_col = 2158 
Row_Bus_Util =  0.010684 
CoL_Bus_Util = 0.030418 
Either_Row_CoL_Bus_Util = 0.040369 
Issued_on_Two_Bus_Simul_Util = 0.000733 
issued_two_Eff = 0.018156 
queue_avg = 0.149691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.149691
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70946 n_nop=67983 n_act=364 n_pre=356 n_ref_event=0 n_req=2105 n_rd=1966 n_rd_L2_A=0 n_write=0 n_wr_bk=339 bw_util=0.03249
n_activity=16186 dram_eff=0.1424
bk0: 331a 69276i bk1: 354a 68756i bk2: 327a 69208i bk3: 297a 69294i bk4: 0a 70946i bk5: 0a 70946i bk6: 0a 70946i bk7: 0a 70946i bk8: 0a 70946i bk9: 0a 70946i bk10: 0a 70946i bk11: 0a 70946i bk12: 173a 69831i bk13: 177a 69705i bk14: 158a 69593i bk15: 149a 69869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822612
Row_Buffer_Locality_read = 0.818922
Row_Buffer_Locality_write = 0.906977
Bank_Level_Parallism = 1.520890
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = 1.530152
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.032489 
total_CMD = 70946 
util_bw = 2305 
Wasted_Col = 3946 
Wasted_Row = 3012 
Idle = 61683 

BW Util Bottlenecks: 
RCDc_limit = 3869 
RCDWRc_limit = 21 
WTRc_limit = 5 
RTWc_limit = 0 
CCDLc_limit = 556 
rwq = 0 
CCDLc_limit_alone = 556 
WTRc_limit_alone = 5 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70946 
n_nop = 67983 
Read = 1966 
Write = 0 
L2_Alloc = 0 
L2_WB = 339 
n_act = 364 
n_pre = 356 
n_ref = 0 
n_req = 2105 
total_req = 2305 

Dual Bus Interface Util: 
issued_total_row = 720 
issued_total_col = 2305 
Row_Bus_Util =  0.010149 
CoL_Bus_Util = 0.032489 
Either_Row_CoL_Bus_Util = 0.041764 
Issued_on_Two_Bus_Simul_Util = 0.000874 
issued_two_Eff = 0.020925 
queue_avg = 0.245666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.245666
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70946 n_nop=68006 n_act=380 n_pre=372 n_ref_event=4564736266875427237 n_req=2045 n_rd=1899 n_rd_L2_A=0 n_write=0 n_wr_bk=334 bw_util=0.03147
n_activity=16154 dram_eff=0.1382
bk0: 316a 69216i bk1: 319a 68942i bk2: 298a 69168i bk3: 326a 68881i bk4: 0a 70946i bk5: 0a 70946i bk6: 0a 70946i bk7: 0a 70946i bk8: 0a 70946i bk9: 0a 70946i bk10: 0a 70946i bk11: 0a 70946i bk12: 172a 69545i bk13: 168a 69727i bk14: 151a 69700i bk15: 149a 69934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808371
Row_Buffer_Locality_read = 0.803581
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.483712
Bank_Level_Parallism_Col = 1.425374
Bank_Level_Parallism_Ready = 1.512315
write_to_read_ratio_blp_rw_average = 0.056242
GrpLevelPara = 1.311061 

BW Util details:
bwutil = 0.031475 
total_CMD = 70946 
util_bw = 2233 
Wasted_Col = 4257 
Wasted_Row = 3241 
Idle = 61215 

BW Util Bottlenecks: 
RCDc_limit = 4144 
RCDWRc_limit = 53 
WTRc_limit = 12 
RTWc_limit = 69 
CCDLc_limit = 560 
rwq = 0 
CCDLc_limit_alone = 558 
WTRc_limit_alone = 11 
RTWc_limit_alone = 68 

Commands details: 
total_CMD = 70946 
n_nop = 68006 
Read = 1899 
Write = 0 
L2_Alloc = 0 
L2_WB = 334 
n_act = 380 
n_pre = 372 
n_ref = 4564736266875427237 
n_req = 2045 
total_req = 2233 

Dual Bus Interface Util: 
issued_total_row = 752 
issued_total_col = 2233 
Row_Bus_Util =  0.010600 
CoL_Bus_Util = 0.031475 
Either_Row_CoL_Bus_Util = 0.041440 
Issued_on_Two_Bus_Simul_Util = 0.000634 
issued_two_Eff = 0.015306 
queue_avg = 0.189778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.189778
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70946 n_nop=68079 n_act=357 n_pre=349 n_ref_event=0 n_req=2010 n_rd=1863 n_rd_L2_A=0 n_write=0 n_wr_bk=350 bw_util=0.03119
n_activity=15280 dram_eff=0.1448
bk0: 304a 69331i bk1: 303a 69075i bk2: 319a 69030i bk3: 298a 69122i bk4: 0a 70946i bk5: 0a 70946i bk6: 0a 70946i bk7: 0a 70946i bk8: 0a 70946i bk9: 0a 70946i bk10: 0a 70946i bk11: 0a 70946i bk12: 178a 69548i bk13: 177a 69643i bk14: 156a 69785i bk15: 128a 70028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817017
Row_Buffer_Locality_read = 0.812668
Row_Buffer_Locality_write = 0.909091
Bank_Level_Parallism = 1.559964
Bank_Level_Parallism_Col = 1.517753
Bank_Level_Parallism_Ready = 1.639404
write_to_read_ratio_blp_rw_average = 0.062048
GrpLevelPara = 1.342985 

BW Util details:
bwutil = 0.031193 
total_CMD = 70946 
util_bw = 2213 
Wasted_Col = 3839 
Wasted_Row = 2895 
Idle = 61999 

BW Util Bottlenecks: 
RCDc_limit = 3811 
RCDWRc_limit = 21 
WTRc_limit = 3 
RTWc_limit = 0 
CCDLc_limit = 538 
rwq = 0 
CCDLc_limit_alone = 538 
WTRc_limit_alone = 3 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70946 
n_nop = 68079 
Read = 1863 
Write = 0 
L2_Alloc = 0 
L2_WB = 350 
n_act = 357 
n_pre = 349 
n_ref = 0 
n_req = 2010 
total_req = 2213 

Dual Bus Interface Util: 
issued_total_row = 706 
issued_total_col = 2213 
Row_Bus_Util =  0.009951 
CoL_Bus_Util = 0.031193 
Either_Row_CoL_Bus_Util = 0.040411 
Issued_on_Two_Bus_Simul_Util = 0.000733 
issued_two_Eff = 0.018137 
queue_avg = 0.220125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.220125
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70946 n_nop=68032 n_act=368 n_pre=360 n_ref_event=0 n_req=2030 n_rd=1889 n_rd_L2_A=0 n_write=0 n_wr_bk=347 bw_util=0.03152
n_activity=15439 dram_eff=0.1448
bk0: 336a 69211i bk1: 321a 68918i bk2: 322a 69183i bk3: 314a 69062i bk4: 0a 70946i bk5: 0a 70946i bk6: 0a 70946i bk7: 0a 70946i bk8: 0a 70946i bk9: 0a 70946i bk10: 0a 70946i bk11: 0a 70946i bk12: 158a 69921i bk13: 160a 69830i bk14: 132a 69722i bk15: 146a 69764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813859
Row_Buffer_Locality_read = 0.809423
Row_Buffer_Locality_write = 0.909091
Bank_Level_Parallism = 1.521677
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.533542
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.031517 
total_CMD = 70946 
util_bw = 2236 
Wasted_Col = 3918 
Wasted_Row = 3003 
Idle = 61789 

BW Util Bottlenecks: 
RCDc_limit = 3935 
RCDWRc_limit = 21 
WTRc_limit = 5 
RTWc_limit = 2 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 5 
RTWc_limit_alone = 2 

Commands details: 
total_CMD = 70946 
n_nop = 68032 
Read = 1889 
Write = 0 
L2_Alloc = 0 
L2_WB = 347 
n_act = 368 
n_pre = 360 
n_ref = 0 
n_req = 2030 
total_req = 2236 

Dual Bus Interface Util: 
issued_total_row = 728 
issued_total_col = 2236 
Row_Bus_Util =  0.010261 
CoL_Bus_Util = 0.031517 
Either_Row_CoL_Bus_Util = 0.041073 
Issued_on_Two_Bus_Simul_Util = 0.000705 
issued_two_Eff = 0.017159 
queue_avg = 0.269092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.269092
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70946 n_nop=68048 n_act=341 n_pre=333 n_ref_event=0 n_req=2089 n_rd=1948 n_rd_L2_A=0 n_write=0 n_wr_bk=342 bw_util=0.03228
n_activity=15350 dram_eff=0.1492
bk0: 352a 68996i bk1: 340a 68786i bk2: 307a 69424i bk3: 319a 68897i bk4: 0a 70946i bk5: 0a 70946i bk6: 0a 70946i bk7: 0a 70946i bk8: 0a 70946i bk9: 0a 70946i bk10: 0a 70946i bk11: 0a 70946i bk12: 180a 70005i bk13: 151a 69901i bk14: 166a 70067i bk15: 133a 70093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832515
Row_Buffer_Locality_read = 0.829055
Row_Buffer_Locality_write = 0.909091
Bank_Level_Parallism = 1.522035
Bank_Level_Parallism_Col = 1.493649
Bank_Level_Parallism_Ready = 1.537555
write_to_read_ratio_blp_rw_average = 0.061780
GrpLevelPara = 1.369972 

BW Util details:
bwutil = 0.032278 
total_CMD = 70946 
util_bw = 2290 
Wasted_Col = 3616 
Wasted_Row = 2921 
Idle = 62119 

BW Util Bottlenecks: 
RCDc_limit = 3580 
RCDWRc_limit = 21 
WTRc_limit = 10 
RTWc_limit = 0 
CCDLc_limit = 530 
rwq = 0 
CCDLc_limit_alone = 529 
WTRc_limit_alone = 9 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70946 
n_nop = 68048 
Read = 1948 
Write = 0 
L2_Alloc = 0 
L2_WB = 342 
n_act = 341 
n_pre = 333 
n_ref = 0 
n_req = 2089 
total_req = 2290 

Dual Bus Interface Util: 
issued_total_row = 674 
issued_total_col = 2290 
Row_Bus_Util =  0.009500 
CoL_Bus_Util = 0.032278 
Either_Row_CoL_Bus_Util = 0.040848 
Issued_on_Two_Bus_Simul_Util = 0.000930 
issued_two_Eff = 0.022774 
queue_avg = 0.263327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.263327
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70946 n_nop=67956 n_act=390 n_pre=382 n_ref_event=0 n_req=2088 n_rd=1941 n_rd_L2_A=0 n_write=0 n_wr_bk=340 bw_util=0.03215
n_activity=15446 dram_eff=0.1477
bk0: 322a 69072i bk1: 323a 68843i bk2: 326a 69097i bk3: 332a 68729i bk4: 0a 70946i bk5: 0a 70946i bk6: 0a 70946i bk7: 0a 70946i bk8: 0a 70946i bk9: 0a 70946i bk10: 0a 70946i bk11: 0a 70946i bk12: 169a 69840i bk13: 175a 69332i bk14: 145a 69975i bk15: 149a 70147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807597
Row_Buffer_Locality_read = 0.802679
Row_Buffer_Locality_write = 0.918605
Bank_Level_Parallism = 1.577465
Bank_Level_Parallism_Col = 1.477461
Bank_Level_Parallism_Ready = 1.508549
write_to_read_ratio_blp_rw_average = 0.057839
GrpLevelPara = 1.374047 

BW Util details:
bwutil = 0.032151 
total_CMD = 70946 
util_bw = 2281 
Wasted_Col = 4012 
Wasted_Row = 2937 
Idle = 61716 

BW Util Bottlenecks: 
RCDc_limit = 4171 
RCDWRc_limit = 21 
WTRc_limit = 5 
RTWc_limit = 0 
CCDLc_limit = 524 
rwq = 0 
CCDLc_limit_alone = 524 
WTRc_limit_alone = 5 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70946 
n_nop = 67956 
Read = 1941 
Write = 0 
L2_Alloc = 0 
L2_WB = 340 
n_act = 390 
n_pre = 382 
n_ref = 0 
n_req = 2088 
total_req = 2281 

Dual Bus Interface Util: 
issued_total_row = 772 
issued_total_col = 2281 
Row_Bus_Util =  0.010882 
CoL_Bus_Util = 0.032151 
Either_Row_CoL_Bus_Util = 0.042145 
Issued_on_Two_Bus_Simul_Util = 0.000888 
issued_two_Eff = 0.021070 
queue_avg = 0.229076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.229076
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70946 n_nop=68122 n_act=341 n_pre=333 n_ref_event=0 n_req=1995 n_rd=1862 n_rd_L2_A=0 n_write=0 n_wr_bk=333 bw_util=0.03094
n_activity=15203 dram_eff=0.1444
bk0: 294a 69266i bk1: 324a 69044i bk2: 314a 69159i bk3: 304a 69295i bk4: 0a 70946i bk5: 0a 70946i bk6: 0a 70946i bk7: 0a 70946i bk8: 0a 70946i bk9: 0a 70946i bk10: 0a 70946i bk11: 0a 70946i bk12: 180a 69671i bk13: 178a 69786i bk14: 146a 69946i bk15: 122a 70103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824769
Row_Buffer_Locality_read = 0.820623
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.529330
Bank_Level_Parallism_Col = 1.484567
Bank_Level_Parallism_Ready = 1.539863
write_to_read_ratio_blp_rw_average = 0.060809
GrpLevelPara = 1.351829 

BW Util details:
bwutil = 0.030939 
total_CMD = 70946 
util_bw = 2195 
Wasted_Col = 3647 
Wasted_Row = 2818 
Idle = 62286 

BW Util Bottlenecks: 
RCDc_limit = 3616 
RCDWRc_limit = 21 
WTRc_limit = 6 
RTWc_limit = 0 
CCDLc_limit = 545 
rwq = 0 
CCDLc_limit_alone = 545 
WTRc_limit_alone = 6 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70946 
n_nop = 68122 
Read = 1862 
Write = 0 
L2_Alloc = 0 
L2_WB = 333 
n_act = 341 
n_pre = 333 
n_ref = 0 
n_req = 1995 
total_req = 2195 

Dual Bus Interface Util: 
issued_total_row = 674 
issued_total_col = 2195 
Row_Bus_Util =  0.009500 
CoL_Bus_Util = 0.030939 
Either_Row_CoL_Bus_Util = 0.039805 
Issued_on_Two_Bus_Simul_Util = 0.000634 
issued_two_Eff = 0.015935 
queue_avg = 0.195163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.195163
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70946 n_nop=70946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70946i bk1: 0a 70946i bk2: 0a 70946i bk3: 0a 70946i bk4: 0a 70946i bk5: 0a 70946i bk6: 0a 70946i bk7: 0a 70946i bk8: 0a 70946i bk9: 0a 70946i bk10: 0a 70946i bk11: 0a 70946i bk12: 0a 70946i bk13: 0a 70946i bk14: 0a 70946i bk15: 0a 70946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70946 
n_nop = 70946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70946 n_nop=70946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70946i bk1: 0a 70946i bk2: 0a 70946i bk3: 0a 70946i bk4: 0a 70946i bk5: 0a 70946i bk6: 0a 70946i bk7: 0a 70946i bk8: 0a 70946i bk9: 0a 70946i bk10: 0a 70946i bk11: 0a 70946i bk12: 0a 70946i bk13: 0a 70946i bk14: 0a 70946i bk15: 0a 70946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70946 
n_nop = 70946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70946 n_nop=70946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70946i bk1: 0a 70946i bk2: 0a 70946i bk3: 0a 70946i bk4: 0a 70946i bk5: 0a 70946i bk6: 0a 70946i bk7: 0a 70946i bk8: 0a 70946i bk9: 0a 70946i bk10: 0a 70946i bk11: 0a 70946i bk12: 0a 70946i bk13: 0a 70946i bk14: 0a 70946i bk15: 0a 70946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70946 
n_nop = 70946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70946 n_nop=70946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70946i bk1: 0a 70946i bk2: 0a 70946i bk3: 0a 70946i bk4: 0a 70946i bk5: 0a 70946i bk6: 0a 70946i bk7: 0a 70946i bk8: 0a 70946i bk9: 0a 70946i bk10: 0a 70946i bk11: 0a 70946i bk12: 0a 70946i bk13: 0a 70946i bk14: 0a 70946i bk15: 0a 70946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70946 
n_nop = 70946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70946 n_nop=70946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70946i bk1: 0a 70946i bk2: 0a 70946i bk3: 0a 70946i bk4: 0a 70946i bk5: 0a 70946i bk6: 0a 70946i bk7: 0a 70946i bk8: 0a 70946i bk9: 0a 70946i bk10: 0a 70946i bk11: 0a 70946i bk12: 0a 70946i bk13: 0a 70946i bk14: 0a 70946i bk15: 0a 70946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70946 
n_nop = 70946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70946 n_nop=70946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70946i bk1: 0a 70946i bk2: 0a 70946i bk3: 0a 70946i bk4: 0a 70946i bk5: 0a 70946i bk6: 0a 70946i bk7: 0a 70946i bk8: 0a 70946i bk9: 0a 70946i bk10: 0a 70946i bk11: 0a 70946i bk12: 0a 70946i bk13: 0a 70946i bk14: 0a 70946i bk15: 0a 70946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70946 
n_nop = 70946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70946 n_nop=70946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70946i bk1: 0a 70946i bk2: 0a 70946i bk3: 0a 70946i bk4: 0a 70946i bk5: 0a 70946i bk6: 0a 70946i bk7: 0a 70946i bk8: 0a 70946i bk9: 0a 70946i bk10: 0a 70946i bk11: 0a 70946i bk12: 0a 70946i bk13: 0a 70946i bk14: 0a 70946i bk15: 0a 70946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70946 
n_nop = 70946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70946 n_nop=70946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70946i bk1: 0a 70946i bk2: 0a 70946i bk3: 0a 70946i bk4: 0a 70946i bk5: 0a 70946i bk6: 0a 70946i bk7: 0a 70946i bk8: 0a 70946i bk9: 0a 70946i bk10: 0a 70946i bk11: 0a 70946i bk12: 0a 70946i bk13: 0a 70946i bk14: 0a 70946i bk15: 0a 70946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70946 
n_nop = 70946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70946 n_nop=70946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70946i bk1: 0a 70946i bk2: 0a 70946i bk3: 0a 70946i bk4: 0a 70946i bk5: 0a 70946i bk6: 0a 70946i bk7: 0a 70946i bk8: 0a 70946i bk9: 0a 70946i bk10: 0a 70946i bk11: 0a 70946i bk12: 0a 70946i bk13: 0a 70946i bk14: 0a 70946i bk15: 0a 70946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70946 
n_nop = 70946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70946 n_nop=70946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70946i bk1: 0a 70946i bk2: 0a 70946i bk3: 0a 70946i bk4: 0a 70946i bk5: 0a 70946i bk6: 0a 70946i bk7: 0a 70946i bk8: 0a 70946i bk9: 0a 70946i bk10: 0a 70946i bk11: 0a 70946i bk12: 0a 70946i bk13: 0a 70946i bk14: 0a 70946i bk15: 0a 70946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70946 
n_nop = 70946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70946 n_nop=70946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70946i bk1: 0a 70946i bk2: 0a 70946i bk3: 0a 70946i bk4: 0a 70946i bk5: 0a 70946i bk6: 0a 70946i bk7: 0a 70946i bk8: 0a 70946i bk9: 0a 70946i bk10: 0a 70946i bk11: 0a 70946i bk12: 0a 70946i bk13: 0a 70946i bk14: 0a 70946i bk15: 0a 70946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70946 
n_nop = 70946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70946 n_nop=70946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70946i bk1: 0a 70946i bk2: 0a 70946i bk3: 0a 70946i bk4: 0a 70946i bk5: 0a 70946i bk6: 0a 70946i bk7: 0a 70946i bk8: 0a 70946i bk9: 0a 70946i bk10: 0a 70946i bk11: 0a 70946i bk12: 0a 70946i bk13: 0a 70946i bk14: 0a 70946i bk15: 0a 70946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70946 
n_nop = 70946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70946 n_nop=70946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70946i bk1: 0a 70946i bk2: 0a 70946i bk3: 0a 70946i bk4: 0a 70946i bk5: 0a 70946i bk6: 0a 70946i bk7: 0a 70946i bk8: 0a 70946i bk9: 0a 70946i bk10: 0a 70946i bk11: 0a 70946i bk12: 0a 70946i bk13: 0a 70946i bk14: 0a 70946i bk15: 0a 70946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70946 
n_nop = 70946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70946 n_nop=70946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70946i bk1: 0a 70946i bk2: 0a 70946i bk3: 0a 70946i bk4: 0a 70946i bk5: 0a 70946i bk6: 0a 70946i bk7: 0a 70946i bk8: 0a 70946i bk9: 0a 70946i bk10: 0a 70946i bk11: 0a 70946i bk12: 0a 70946i bk13: 0a 70946i bk14: 0a 70946i bk15: 0a 70946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70946 
n_nop = 70946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70946 n_nop=70946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70946i bk1: 0a 70946i bk2: 0a 70946i bk3: 0a 70946i bk4: 0a 70946i bk5: 0a 70946i bk6: 0a 70946i bk7: 0a 70946i bk8: 0a 70946i bk9: 0a 70946i bk10: 0a 70946i bk11: 0a 70946i bk12: 0a 70946i bk13: 0a 70946i bk14: 0a 70946i bk15: 0a 70946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70946 
n_nop = 70946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70946 n_nop=70946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70946i bk1: 0a 70946i bk2: 0a 70946i bk3: 0a 70946i bk4: 0a 70946i bk5: 0a 70946i bk6: 0a 70946i bk7: 0a 70946i bk8: 0a 70946i bk9: 0a 70946i bk10: 0a 70946i bk11: 0a 70946i bk12: 0a 70946i bk13: 0a 70946i bk14: 0a 70946i bk15: 0a 70946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70946 
n_nop = 70946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38528, Miss = 2877, Miss_rate = 0.075, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[1]: Access = 6031, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 38500, Miss = 3187, Miss_rate = 0.083, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[3]: Access = 6053, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 38409, Miss = 2592, Miss_rate = 0.067, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[5]: Access = 6013, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 38163, Miss = 3103, Miss_rate = 0.081, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[7]: Access = 6080, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 38476, Miss = 2816, Miss_rate = 0.073, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[9]: Access = 6029, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 38723, Miss = 3212, Miss_rate = 0.083, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 6031, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 38393, Miss = 2669, Miss_rate = 0.070, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[13]: Access = 14393, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 38418, Miss = 2895, Miss_rate = 0.075, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[15]: Access = 6061, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 16981, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 3171, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 16953, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 3222, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 16752, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 3122, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 16814, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 3206, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 16666, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 3185, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 16811, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 3214, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 16622, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 3228, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 16776, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 3188, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 22714, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 3379, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 22779, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 3372, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 22412, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 3405, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 22641, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 3375, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 22800, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 3399, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 22604, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 3380, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 22569, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 3355, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 22537, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 3343, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 732276
L2_total_cache_misses = 23351
L2_total_cache_miss_rate = 0.0319
L2_total_cache_pending_hits = 117
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 421707
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4378
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10834
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 287101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7639
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 436919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295357
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.148
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=732276
icnt_total_pkts_simt_to_mem=732276
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 732276
Req_Network_cycles = 100163
Req_Network_injected_packets_per_cycle =       7.3108 
Req_Network_conflicts_per_cycle =      13.3657
Req_Network_conflicts_per_cycle_util =      20.1227
Req_Bank_Level_Parallism =      11.0069
Req_Network_in_buffer_full_per_cycle =       1.1311
Req_Network_in_buffer_avg_util =      99.5418
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1523

Reply_Network_injected_packets_num = 732276
Reply_Network_cycles = 100163
Reply_Network_injected_packets_per_cycle =        7.3108
Reply_Network_conflicts_per_cycle =        3.7026
Reply_Network_conflicts_per_cycle_util =       5.5550
Reply_Bank_Level_Parallism =      10.9686
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.7436
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1828
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 18 sec (198 sec)
gpgpu_simulation_rate = 143456 (inst/sec)
gpgpu_simulation_rate = 505 (cycle/sec)
gpgpu_silicon_slowdown = 2376237x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37668..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37660..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37658..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37650..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37648..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37640..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff68d376f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c5747d7dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 49 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 51 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 1506
gpu_sim_insn = 1245357
gpu_ipc =     826.9303
gpu_tot_sim_cycle = 101669
gpu_tot_sim_insn = 29649746
gpu_tot_ipc =     291.6302
gpu_tot_issued_cta = 2432
gpu_occupancy = 36.2541% 
gpu_tot_occupancy = 30.5044% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3765
partiton_level_parallism_total  =       7.2229
partiton_level_parallism_util =      11.2054
partiton_level_parallism_util_total  =      11.0074
L2_BW  =      52.8574 GB/Sec
L2_BW_total  =     277.3609 GB/Sec
gpu_total_sim_rate=148248

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 38850, Miss = 19282, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[1]: Access = 39585, Miss = 19470, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 597
	L1D_cache_core[2]: Access = 36679, Miss = 18118, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 115
	L1D_cache_core[3]: Access = 37544, Miss = 18670, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[4]: Access = 37851, Miss = 18597, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 1176
	L1D_cache_core[5]: Access = 38143, Miss = 18720, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 1147
	L1D_cache_core[6]: Access = 37364, Miss = 18573, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 64
	L1D_cache_core[7]: Access = 38398, Miss = 18909, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 34726, Miss = 17401, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 35520, Miss = 17791, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[10]: Access = 35790, Miss = 17805, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 812
	L1D_cache_core[11]: Access = 36028, Miss = 17878, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 34953, Miss = 17326, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 34488, Miss = 17102, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 535
	L1D_cache_core[14]: Access = 34637, Miss = 17248, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 34714, Miss = 17314, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[16]: Access = 40454, Miss = 19385, Miss_rate = 0.479, Pending_hits = 0, Reservation_fails = 7202
	L1D_cache_core[17]: Access = 39936, Miss = 19302, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 5208
	L1D_cache_core[18]: Access = 40155, Miss = 19351, Miss_rate = 0.482, Pending_hits = 0, Reservation_fails = 6128
	L1D_cache_core[19]: Access = 39371, Miss = 19051, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 5492
	L1D_cache_core[20]: Access = 39512, Miss = 19096, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 4257
	L1D_cache_core[21]: Access = 42876, Miss = 20524, Miss_rate = 0.479, Pending_hits = 0, Reservation_fails = 9010
	L1D_cache_core[22]: Access = 39802, Miss = 19255, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 5638
	L1D_cache_core[23]: Access = 39280, Miss = 18977, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 8957
	L1D_cache_core[24]: Access = 34533, Miss = 17261, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 1402
	L1D_cache_core[25]: Access = 35951, Miss = 17839, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 833
	L1D_cache_core[26]: Access = 35068, Miss = 17386, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 267
	L1D_cache_core[27]: Access = 36427, Miss = 18118, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 316
	L1D_cache_core[28]: Access = 35359, Miss = 17550, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 205
	L1D_cache_core[29]: Access = 35282, Miss = 17441, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 1134
	L1D_cache_core[30]: Access = 36925, Miss = 18261, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 2144
	L1D_cache_core[31]: Access = 35600, Miss = 17790, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 253
	L1D_cache_core[32]: Access = 36740, Miss = 18234, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 2300
	L1D_cache_core[33]: Access = 36157, Miss = 17866, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 469
	L1D_cache_core[34]: Access = 36548, Miss = 18080, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 1337
	L1D_cache_core[35]: Access = 36391, Miss = 18056, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 1076
	L1D_cache_core[36]: Access = 36992, Miss = 18334, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 1032
	L1D_cache_core[37]: Access = 36252, Miss = 18006, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 110
	L1D_cache_core[38]: Access = 37520, Miss = 18562, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 229
	L1D_cache_core[39]: Access = 36566, Miss = 18034, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 276
	L1D_total_cache_accesses = 1484967
	L1D_total_cache_misses = 731963
	L1D_total_cache_miss_rate = 0.4929
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 70626
	L1D_cache_data_port_util = 0.135
	L1D_cache_fill_port_util = 0.079
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 735111
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 245795
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 61845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 208698
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17893
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 277080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 390
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1189604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295363

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 61845
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8781
ctas_completed 2432, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1333, 1055, 1254, 1180, 1151, 940, 1016, 951, 1044, 1086, 1340, 1171, 1100, 1254, 1223, 1296, 646, 625, 751, 950, 866, 730, 730, 593, 927, 793, 583, 689, 439, 448, 709, 397, 
gpgpu_n_tot_thrd_icount = 73188544
gpgpu_n_tot_w_icount = 2287142
gpgpu_n_stall_shd_mem = 1058898
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 438986
gpgpu_n_mem_write_global = 295363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1058898
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:896371	W0_Idle:4207100	W0_Scoreboard:14951475	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
single_issue_nums: WS0:572367	WS1:569878	WS2:571066	WS3:573831	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3511888 {8:438986,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11814520 {40:295363,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17559440 {40:438986,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362904 {8:295363,}
maxmflatency = 2547 
max_icnt2mem_latency = 2358 
maxmrqlatency = 49080 
max_icnt2sh_latency = 291 
averagemflatency = 742 
avg_icnt2mem_latency = 570 
avg_mrq_latency = 1056 
avg_icnt2sh_latency = 6 
mrq_lat_table:6439 	4331 	898 	581 	1101 	1423 	279 	38 	154 	66 	8 	0 	0 	0 	562 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	155882 	100509 	271363 	204650 	1945 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	117541 	30946 	25511 	47341 	132280 	258972 	121046 	712 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	460746 	180829 	45210 	19555 	14503 	8811 	4525 	170 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	115 	18 	41 	36 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        54        51        48        53         0         0         0         0         0         0         0         0        25        15        19        16 
dram[1]:        49        54        57        48         0         0         0         0         0         0         0         0        33        33        17        12 
dram[2]:        50        49        47        44         0         0         0         0         0         0         0         0        36        19        19        22 
dram[3]:        49        50        55        53         0         0         0         0         0         0         0         0        38        30        20        21 
dram[4]:        52        54        48        48         0         0         0         0         0         0         0         0        42        34        14        15 
dram[5]:        54        54        46        53         0         0         0         0         0         0         0         0        54        32        19        24 
dram[6]:        47        46        58        54         0         0         0         0         0         0         0         0        32        17        21        23 
dram[7]:        46        56        46        51         0         0         0         0         0         0         0         0        27        41        29        14 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6627      2320      3981      3576         0         0         0         0         0         0         0         0      5195      4050      4614      4296 
dram[1]:      3066      3277      3201      2779         0         0         0         0         0         0         0         0      5153      4073      5284      4725 
dram[2]:      2263      8667      6786      6490         0         0         0         0         0         0         0         0      3429      4232      4386      3996 
dram[3]:      3349      4656      4584      2949         0         0         0         0         0         0         0         0      7303      9842      3677      5026 
dram[4]:      2646      3459      3039      4813         0         0         0         0         0         0         0         0      9397      2925      4427      4568 
dram[5]:      2119      3036      6535      2534         0         0         0         0         0         0         0         0      6755      4212     10760      8843 
dram[6]:      5266      3991      3105      3241         0         0         0         0         0         0         0         0      6329      2666      7502      4601 
dram[7]:      3946      2689      2883      8798         0         0         0         0         0         0         0         0      6727      5673      6280      3723 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.606557  5.516129  5.528302  6.235294      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.190476  3.320755  5.074074  4.088235 
dram[1]:  7.291667  5.707692  6.660000  6.608696      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.222222  4.974359  3.951220  3.871795 
dram[2]:  6.529412  5.694915  6.080000  5.627119      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.318182  5.054054  3.534884  4.027027 
dram[3]:  6.956522  6.056604  5.803571  5.865385      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.477273  4.707317  4.571429  4.333333 
dram[4]:  7.060000  5.655738  6.188679  5.944445      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.709677  4.805555  2.955555  3.794872 
dram[5]:  6.607143  5.718750  7.428571  5.383333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.333333  4.500000  5.827586  5.037037 
dram[6]:  5.982456  5.548387  6.129630  4.970588      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.500000  3.653846  4.454545  4.966667 
dram[7]:  6.408163  6.107143  6.254902  6.695652      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.642857  5.297297  5.000000  4.066667 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 15897/2925 = 5.434872
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       330       283       335       301         0         0         0         0         0         0         0         0       135       118       189       153 
dram[1]:       317       318       351       324         0         0         0         0         0         0         0         0       141       128       202       186 
dram[2]:       311       280       345       323         0         0         0         0         0         0         0         0       128       111       214       187 
dram[3]:       272       295       340       317         0         0         0         0         0         0         0         0       144       122       192       181 
dram[4]:       324       298       353       319         0         0         0         0         0         0         0         0       119       110       197       170 
dram[5]:       347       300       340       331         0         0         0         0         0         0         0         0       132       137       213       148 
dram[6]:       326       302       354       321         0         0         0         0         0         0         0         0       145       118       204       171 
dram[7]:       338       291       321       286         0         0         0         0         0         0         0         0       129       126       191       180 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 15214
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        97        76       102       100         0         0         0         0         0         0         0         0        16        16        76        72 
dram[1]:        69        90        97        93         0         0         0         0         0         0         0         0        16        12        79        86 
dram[2]:        95        68       101       103         0         0         0         0         0         0         0         0        16         8        86        98 
dram[3]:        66        94       111       103         0         0         0         0         0         0         0         0        20         8        83        89 
dram[4]:        82        70       112       109         0         0         0         0         0         0         0         0        12        16        86        64 
dram[5]:        83        60       117       117         0         0         0         0         0         0         0         0        24        20        87        42 
dram[6]:        79        90       104       110         0         0         0         0         0         0         0         0        16         8        90        77 
dram[7]:        75        90        96        88         0         0         0         0         0         0         0         0        16         0        84        77 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 4447
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3995      4850      3844      4199    none      none      none      none      none      none      none      none       50452     59789     14592     17698
dram[1]:       4549      4155      3755      3949    none      none      none      none      none      none      none      none       48340     58010     14249     14153
dram[2]:       4273      4930      3675      3802    none      none      none      none      none      none      none      none       52290     67461     13160     13408
dram[3]:       4948      4161      3685      3811    none      none      none      none      none      none      none      none       45461     62046     14204     14445
dram[4]:       4233      4548      3493      3670    none      none      none      none      none      none      none      none       57554     64174     13666     16753
dram[5]:       3940      4777      3540      3709    none      none      none      none      none      none      none      none       49183     51190     13261     20499
dram[6]:       4368      4395      3609      3821    none      none      none      none      none      none      none      none       47125     63857     13242     15632
dram[7]:       4023      4642      4011      4466    none      none      none      none      none      none      none      none       52742     63668     14348     15187
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       2279      2078      2310      2409      1651      1700      1600      1759      1562      1672      1871      1928      2510      2452      2470      2441
dram[1]:       2227      2043      2322      2508      1710      1558      1683      1615      1689      1722      1974      1865      2505      2504      2447      2475
dram[2]:       2204      2143      2279      2507      1670      1800      1602      1603      1690      1634      1936      1851      2515      2496      2418      2527
dram[3]:       2195      2426      2318      2451      1689      1806      1806      1748      1805      1687      2106      1790      2507      2479      2496      2531
dram[4]:       2007      2052      2428      2428      1625      1662      1777      1774      1798      1745      1705      1853      2433      2453      2447      2493
dram[5]:       2044      2004      2454      2416      1633      1679      1720      1650      1805      1749      1978      1708      2507      2508      2450      2498
dram[6]:       2198      2073      2536      2201      2134      1586      1814      1676      1816      1731      1913      1954      2483      2511      2494      2505
dram[7]:       2188      2141      2547      2201      1586      1781      1609      1767      1746      1729      2085      1946      2518      2531      2462      2535
dram[8]:       1920      1942      1856      1845      1656      1735      1629      1583      1613      1687      1572      1962      2071      2021      2423      2484
dram[9]:       1918      1945      1744      1897      1601      1563      1774      1685      1816      1721      1684      2095      2131      1985      2422      2496
dram[10]:       2028      1962      1773      1819      1575      1511      1777      1584      1647      1690      1928      2036      1986      1887      2490      2449
dram[11]:       2031      1955      1860      1850      1699      1583      1784      1578      1835      1713      1753      2089      2094      1855      2491      2438
dram[12]:       1984      1987      1813      1650      1521      1812      1514      1843      1633      1855      1612      1688      2090      1903      2504      2487
dram[13]:       1916      1964      1879      1845      1666      1503      1619      1854      1799      1856      1741      1958      2126      1883      2422      2488
dram[14]:       1929      2066      1651      1844      1663      1592      1399      1586      1528      1914      1614      1982      2039      2014      2439      2485
dram[15]:       1919      2055      1891      1857      1605      1788      1580      1844      1582      1917      1645      2033      2098      1959      2494      2450
dram[16]:       1845      1858      1945      1959      1591      1726      1474      1395      1762      1559      1959      1967      2464      2419      2424      2424
dram[17]:       1785      1643      1950      2305      1594      1667      1456      1405      1759      1854      2089      2117      2432      2426      2438      2375
dram[18]:       1857      1940      1957      2297      1726      1674      1451      1397      1623      1760      1953      1898      2458      2437      2388      2372
dram[19]:       1906      1817      1951      2388      1721      1663      1380      1397      1542      1764      2056      2034      2431      2431      2464      2467
dram[20]:       1836      1690      1958      2388      1670      1579      1322      1466      1663      1538      1802      1936      2482      2428      2512      2489
dram[21]:       1811      1709      1954      2388      1539      1810      1294      1466      1817      1677      2008      2072      2410      2415      2411      2498
dram[22]:       1895      1801      1860      2368      1555      1875      1309      1456      1596      1529      1801      1769      2465      2511      2484      2444
dram[23]:       1744      1859      1963      2283      1684      1538      1333      1474      1791      1855      1977      2063      2410      2472      2481      2495
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72013 n_nop=69149 n_act=383 n_pre=375 n_ref_event=94306558778016 n_req=1984 n_rd=1844 n_rd_L2_A=0 n_write=0 n_wr_bk=314 bw_util=0.02997
n_activity=16170 dram_eff=0.1335
bk0: 325a 70099i bk1: 323a 70009i bk2: 288a 70229i bk3: 313a 70272i bk4: 0a 72013i bk5: 0a 72013i bk6: 0a 72013i bk7: 0a 72013i bk8: 0a 72013i bk9: 0a 72013i bk10: 0a 72013i bk11: 0a 72013i bk12: 162a 70714i bk13: 161a 70475i bk14: 136a 71291i bk15: 136a 71046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800832
Row_Buffer_Locality_read = 0.796638
Row_Buffer_Locality_write = 0.898734
Bank_Level_Parallism = 1.466948
Bank_Level_Parallism_Col = 0.673494
Bank_Level_Parallism_Ready = 1.449027
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029967 
total_CMD = 72013 
util_bw = 2158 
Wasted_Col = 4106 
Wasted_Row = 3206 
Idle = 62543 

BW Util Bottlenecks: 
RCDc_limit = 4143 
RCDWRc_limit = 21 
WTRc_limit = 5 
RTWc_limit = 0 
CCDLc_limit = 495 
rwq = 0 
CCDLc_limit_alone = 495 
WTRc_limit_alone = 5 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72013 
n_nop = 69149 
Read = 1844 
Write = 0 
L2_Alloc = 0 
L2_WB = 314 
n_act = 383 
n_pre = 375 
n_ref = 94306558778016 
n_req = 1984 
total_req = 2158 

Dual Bus Interface Util: 
issued_total_row = 758 
issued_total_col = 2158 
Row_Bus_Util =  0.010526 
CoL_Bus_Util = 0.029967 
Either_Row_CoL_Bus_Util = 0.039771 
Issued_on_Two_Bus_Simul_Util = 0.000722 
issued_two_Eff = 0.018156 
queue_avg = 0.147473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.147473
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72013 n_nop=69049 n_act=364 n_pre=356 n_ref_event=0 n_req=2106 n_rd=1967 n_rd_L2_A=0 n_write=0 n_wr_bk=339 bw_util=0.03202
n_activity=16199 dram_eff=0.1424
bk0: 331a 70343i bk1: 354a 69823i bk2: 327a 70275i bk3: 298a 70361i bk4: 0a 72013i bk5: 0a 72013i bk6: 0a 72013i bk7: 0a 72013i bk8: 0a 72013i bk9: 0a 72013i bk10: 0a 72013i bk11: 0a 72013i bk12: 173a 70898i bk13: 177a 70772i bk14: 158a 70660i bk15: 149a 70936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822698
Row_Buffer_Locality_read = 0.819014
Row_Buffer_Locality_write = 0.906977
Bank_Level_Parallism = 1.520833
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = 1.529922
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.032022 
total_CMD = 72013 
util_bw = 2306 
Wasted_Col = 3946 
Wasted_Row = 3012 
Idle = 62749 

BW Util Bottlenecks: 
RCDc_limit = 3869 
RCDWRc_limit = 21 
WTRc_limit = 5 
RTWc_limit = 0 
CCDLc_limit = 556 
rwq = 0 
CCDLc_limit_alone = 556 
WTRc_limit_alone = 5 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72013 
n_nop = 69049 
Read = 1967 
Write = 0 
L2_Alloc = 0 
L2_WB = 339 
n_act = 364 
n_pre = 356 
n_ref = 0 
n_req = 2106 
total_req = 2306 

Dual Bus Interface Util: 
issued_total_row = 720 
issued_total_col = 2306 
Row_Bus_Util =  0.009998 
CoL_Bus_Util = 0.032022 
Either_Row_CoL_Bus_Util = 0.041159 
Issued_on_Two_Bus_Simul_Util = 0.000861 
issued_two_Eff = 0.020918 
queue_avg = 0.242026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.242026
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72013 n_nop=69073 n_act=380 n_pre=372 n_ref_event=4564736266875427237 n_req=2045 n_rd=1899 n_rd_L2_A=0 n_write=0 n_wr_bk=334 bw_util=0.03101
n_activity=16154 dram_eff=0.1382
bk0: 316a 70283i bk1: 319a 70009i bk2: 298a 70235i bk3: 326a 69948i bk4: 0a 72013i bk5: 0a 72013i bk6: 0a 72013i bk7: 0a 72013i bk8: 0a 72013i bk9: 0a 72013i bk10: 0a 72013i bk11: 0a 72013i bk12: 172a 70612i bk13: 168a 70794i bk14: 151a 70767i bk15: 149a 71001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808371
Row_Buffer_Locality_read = 0.803581
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.483712
Bank_Level_Parallism_Col = 1.425374
Bank_Level_Parallism_Ready = 1.512315
write_to_read_ratio_blp_rw_average = 0.056242
GrpLevelPara = 1.311061 

BW Util details:
bwutil = 0.031008 
total_CMD = 72013 
util_bw = 2233 
Wasted_Col = 4257 
Wasted_Row = 3241 
Idle = 62282 

BW Util Bottlenecks: 
RCDc_limit = 4144 
RCDWRc_limit = 53 
WTRc_limit = 12 
RTWc_limit = 69 
CCDLc_limit = 560 
rwq = 0 
CCDLc_limit_alone = 558 
WTRc_limit_alone = 11 
RTWc_limit_alone = 68 

Commands details: 
total_CMD = 72013 
n_nop = 69073 
Read = 1899 
Write = 0 
L2_Alloc = 0 
L2_WB = 334 
n_act = 380 
n_pre = 372 
n_ref = 4564736266875427237 
n_req = 2045 
total_req = 2233 

Dual Bus Interface Util: 
issued_total_row = 752 
issued_total_col = 2233 
Row_Bus_Util =  0.010443 
CoL_Bus_Util = 0.031008 
Either_Row_CoL_Bus_Util = 0.040826 
Issued_on_Two_Bus_Simul_Util = 0.000625 
issued_two_Eff = 0.015306 
queue_avg = 0.186966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.186966
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72013 n_nop=69146 n_act=357 n_pre=349 n_ref_event=0 n_req=2010 n_rd=1863 n_rd_L2_A=0 n_write=0 n_wr_bk=350 bw_util=0.03073
n_activity=15280 dram_eff=0.1448
bk0: 304a 70398i bk1: 303a 70142i bk2: 319a 70097i bk3: 298a 70189i bk4: 0a 72013i bk5: 0a 72013i bk6: 0a 72013i bk7: 0a 72013i bk8: 0a 72013i bk9: 0a 72013i bk10: 0a 72013i bk11: 0a 72013i bk12: 178a 70615i bk13: 177a 70710i bk14: 156a 70852i bk15: 128a 71095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817017
Row_Buffer_Locality_read = 0.812668
Row_Buffer_Locality_write = 0.909091
Bank_Level_Parallism = 1.559964
Bank_Level_Parallism_Col = 1.517753
Bank_Level_Parallism_Ready = 1.639404
write_to_read_ratio_blp_rw_average = 0.062048
GrpLevelPara = 1.342985 

BW Util details:
bwutil = 0.030731 
total_CMD = 72013 
util_bw = 2213 
Wasted_Col = 3839 
Wasted_Row = 2895 
Idle = 63066 

BW Util Bottlenecks: 
RCDc_limit = 3811 
RCDWRc_limit = 21 
WTRc_limit = 3 
RTWc_limit = 0 
CCDLc_limit = 538 
rwq = 0 
CCDLc_limit_alone = 538 
WTRc_limit_alone = 3 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72013 
n_nop = 69146 
Read = 1863 
Write = 0 
L2_Alloc = 0 
L2_WB = 350 
n_act = 357 
n_pre = 349 
n_ref = 0 
n_req = 2010 
total_req = 2213 

Dual Bus Interface Util: 
issued_total_row = 706 
issued_total_col = 2213 
Row_Bus_Util =  0.009804 
CoL_Bus_Util = 0.030731 
Either_Row_CoL_Bus_Util = 0.039812 
Issued_on_Two_Bus_Simul_Util = 0.000722 
issued_two_Eff = 0.018137 
queue_avg = 0.216864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.216864
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72013 n_nop=69096 n_act=369 n_pre=361 n_ref_event=0 n_req=2031 n_rd=1890 n_rd_L2_A=0 n_write=0 n_wr_bk=347 bw_util=0.03106
n_activity=15491 dram_eff=0.1444
bk0: 336a 70278i bk1: 321a 69985i bk2: 322a 70250i bk3: 315a 70105i bk4: 0a 72013i bk5: 0a 72013i bk6: 0a 72013i bk7: 0a 72013i bk8: 0a 72013i bk9: 0a 72013i bk10: 0a 72013i bk11: 0a 72013i bk12: 158a 70988i bk13: 160a 70897i bk14: 132a 70789i bk15: 146a 70831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813448
Row_Buffer_Locality_read = 0.808995
Row_Buffer_Locality_write = 0.909091
Bank_Level_Parallism = 1.520257
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.533303
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.031064 
total_CMD = 72013 
util_bw = 2237 
Wasted_Col = 3930 
Wasted_Row = 3015 
Idle = 62831 

BW Util Bottlenecks: 
RCDc_limit = 3947 
RCDWRc_limit = 21 
WTRc_limit = 5 
RTWc_limit = 2 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 5 
RTWc_limit_alone = 2 

Commands details: 
total_CMD = 72013 
n_nop = 69096 
Read = 1890 
Write = 0 
L2_Alloc = 0 
L2_WB = 347 
n_act = 369 
n_pre = 361 
n_ref = 0 
n_req = 2031 
total_req = 2237 

Dual Bus Interface Util: 
issued_total_row = 730 
issued_total_col = 2237 
Row_Bus_Util =  0.010137 
CoL_Bus_Util = 0.031064 
Either_Row_CoL_Bus_Util = 0.040507 
Issued_on_Two_Bus_Simul_Util = 0.000694 
issued_two_Eff = 0.017141 
queue_avg = 0.265105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.265105
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72013 n_nop=69115 n_act=341 n_pre=333 n_ref_event=0 n_req=2089 n_rd=1948 n_rd_L2_A=0 n_write=0 n_wr_bk=342 bw_util=0.0318
n_activity=15350 dram_eff=0.1492
bk0: 352a 70063i bk1: 340a 69853i bk2: 307a 70491i bk3: 319a 69964i bk4: 0a 72013i bk5: 0a 72013i bk6: 0a 72013i bk7: 0a 72013i bk8: 0a 72013i bk9: 0a 72013i bk10: 0a 72013i bk11: 0a 72013i bk12: 180a 71072i bk13: 151a 70968i bk14: 166a 71134i bk15: 133a 71160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832515
Row_Buffer_Locality_read = 0.829055
Row_Buffer_Locality_write = 0.909091
Bank_Level_Parallism = 1.522035
Bank_Level_Parallism_Col = 1.493649
Bank_Level_Parallism_Ready = 1.537555
write_to_read_ratio_blp_rw_average = 0.061780
GrpLevelPara = 1.369972 

BW Util details:
bwutil = 0.031800 
total_CMD = 72013 
util_bw = 2290 
Wasted_Col = 3616 
Wasted_Row = 2921 
Idle = 63186 

BW Util Bottlenecks: 
RCDc_limit = 3580 
RCDWRc_limit = 21 
WTRc_limit = 10 
RTWc_limit = 0 
CCDLc_limit = 530 
rwq = 0 
CCDLc_limit_alone = 529 
WTRc_limit_alone = 9 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72013 
n_nop = 69115 
Read = 1948 
Write = 0 
L2_Alloc = 0 
L2_WB = 342 
n_act = 341 
n_pre = 333 
n_ref = 0 
n_req = 2089 
total_req = 2290 

Dual Bus Interface Util: 
issued_total_row = 674 
issued_total_col = 2290 
Row_Bus_Util =  0.009359 
CoL_Bus_Util = 0.031800 
Either_Row_CoL_Bus_Util = 0.040243 
Issued_on_Two_Bus_Simul_Util = 0.000917 
issued_two_Eff = 0.022774 
queue_avg = 0.259425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.259425
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72013 n_nop=69023 n_act=390 n_pre=382 n_ref_event=0 n_req=2088 n_rd=1941 n_rd_L2_A=0 n_write=0 n_wr_bk=340 bw_util=0.03167
n_activity=15446 dram_eff=0.1477
bk0: 322a 70139i bk1: 323a 69910i bk2: 326a 70164i bk3: 332a 69796i bk4: 0a 72013i bk5: 0a 72013i bk6: 0a 72013i bk7: 0a 72013i bk8: 0a 72013i bk9: 0a 72013i bk10: 0a 72013i bk11: 0a 72013i bk12: 169a 70907i bk13: 175a 70399i bk14: 145a 71042i bk15: 149a 71214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807597
Row_Buffer_Locality_read = 0.802679
Row_Buffer_Locality_write = 0.918605
Bank_Level_Parallism = 1.577465
Bank_Level_Parallism_Col = 1.477461
Bank_Level_Parallism_Ready = 1.508549
write_to_read_ratio_blp_rw_average = 0.057839
GrpLevelPara = 1.374047 

BW Util details:
bwutil = 0.031675 
total_CMD = 72013 
util_bw = 2281 
Wasted_Col = 4012 
Wasted_Row = 2937 
Idle = 62783 

BW Util Bottlenecks: 
RCDc_limit = 4171 
RCDWRc_limit = 21 
WTRc_limit = 5 
RTWc_limit = 0 
CCDLc_limit = 524 
rwq = 0 
CCDLc_limit_alone = 524 
WTRc_limit_alone = 5 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72013 
n_nop = 69023 
Read = 1941 
Write = 0 
L2_Alloc = 0 
L2_WB = 340 
n_act = 390 
n_pre = 382 
n_ref = 0 
n_req = 2088 
total_req = 2281 

Dual Bus Interface Util: 
issued_total_row = 772 
issued_total_col = 2281 
Row_Bus_Util =  0.010720 
CoL_Bus_Util = 0.031675 
Either_Row_CoL_Bus_Util = 0.041520 
Issued_on_Two_Bus_Simul_Util = 0.000875 
issued_two_Eff = 0.021070 
queue_avg = 0.225681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.225681
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72013 n_nop=69189 n_act=341 n_pre=333 n_ref_event=0 n_req=1995 n_rd=1862 n_rd_L2_A=0 n_write=0 n_wr_bk=333 bw_util=0.03048
n_activity=15203 dram_eff=0.1444
bk0: 294a 70333i bk1: 324a 70111i bk2: 314a 70226i bk3: 304a 70362i bk4: 0a 72013i bk5: 0a 72013i bk6: 0a 72013i bk7: 0a 72013i bk8: 0a 72013i bk9: 0a 72013i bk10: 0a 72013i bk11: 0a 72013i bk12: 180a 70738i bk13: 178a 70853i bk14: 146a 71013i bk15: 122a 71170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824769
Row_Buffer_Locality_read = 0.820623
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.529330
Bank_Level_Parallism_Col = 1.484567
Bank_Level_Parallism_Ready = 1.539863
write_to_read_ratio_blp_rw_average = 0.060809
GrpLevelPara = 1.351829 

BW Util details:
bwutil = 0.030481 
total_CMD = 72013 
util_bw = 2195 
Wasted_Col = 3647 
Wasted_Row = 2818 
Idle = 63353 

BW Util Bottlenecks: 
RCDc_limit = 3616 
RCDWRc_limit = 21 
WTRc_limit = 6 
RTWc_limit = 0 
CCDLc_limit = 545 
rwq = 0 
CCDLc_limit_alone = 545 
WTRc_limit_alone = 6 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72013 
n_nop = 69189 
Read = 1862 
Write = 0 
L2_Alloc = 0 
L2_WB = 333 
n_act = 341 
n_pre = 333 
n_ref = 0 
n_req = 1995 
total_req = 2195 

Dual Bus Interface Util: 
issued_total_row = 674 
issued_total_col = 2195 
Row_Bus_Util =  0.009359 
CoL_Bus_Util = 0.030481 
Either_Row_CoL_Bus_Util = 0.039215 
Issued_on_Two_Bus_Simul_Util = 0.000625 
issued_two_Eff = 0.015935 
queue_avg = 0.192271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.192271
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72013 n_nop=72013 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72013i bk1: 0a 72013i bk2: 0a 72013i bk3: 0a 72013i bk4: 0a 72013i bk5: 0a 72013i bk6: 0a 72013i bk7: 0a 72013i bk8: 0a 72013i bk9: 0a 72013i bk10: 0a 72013i bk11: 0a 72013i bk12: 0a 72013i bk13: 0a 72013i bk14: 0a 72013i bk15: 0a 72013i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72013 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72013 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72013 
n_nop = 72013 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72013 n_nop=72013 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72013i bk1: 0a 72013i bk2: 0a 72013i bk3: 0a 72013i bk4: 0a 72013i bk5: 0a 72013i bk6: 0a 72013i bk7: 0a 72013i bk8: 0a 72013i bk9: 0a 72013i bk10: 0a 72013i bk11: 0a 72013i bk12: 0a 72013i bk13: 0a 72013i bk14: 0a 72013i bk15: 0a 72013i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72013 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72013 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72013 
n_nop = 72013 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72013 n_nop=72013 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72013i bk1: 0a 72013i bk2: 0a 72013i bk3: 0a 72013i bk4: 0a 72013i bk5: 0a 72013i bk6: 0a 72013i bk7: 0a 72013i bk8: 0a 72013i bk9: 0a 72013i bk10: 0a 72013i bk11: 0a 72013i bk12: 0a 72013i bk13: 0a 72013i bk14: 0a 72013i bk15: 0a 72013i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72013 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72013 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72013 
n_nop = 72013 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72013 n_nop=72013 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72013i bk1: 0a 72013i bk2: 0a 72013i bk3: 0a 72013i bk4: 0a 72013i bk5: 0a 72013i bk6: 0a 72013i bk7: 0a 72013i bk8: 0a 72013i bk9: 0a 72013i bk10: 0a 72013i bk11: 0a 72013i bk12: 0a 72013i bk13: 0a 72013i bk14: 0a 72013i bk15: 0a 72013i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72013 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72013 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72013 
n_nop = 72013 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72013 n_nop=72013 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72013i bk1: 0a 72013i bk2: 0a 72013i bk3: 0a 72013i bk4: 0a 72013i bk5: 0a 72013i bk6: 0a 72013i bk7: 0a 72013i bk8: 0a 72013i bk9: 0a 72013i bk10: 0a 72013i bk11: 0a 72013i bk12: 0a 72013i bk13: 0a 72013i bk14: 0a 72013i bk15: 0a 72013i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72013 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72013 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72013 
n_nop = 72013 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72013 n_nop=72013 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72013i bk1: 0a 72013i bk2: 0a 72013i bk3: 0a 72013i bk4: 0a 72013i bk5: 0a 72013i bk6: 0a 72013i bk7: 0a 72013i bk8: 0a 72013i bk9: 0a 72013i bk10: 0a 72013i bk11: 0a 72013i bk12: 0a 72013i bk13: 0a 72013i bk14: 0a 72013i bk15: 0a 72013i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72013 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72013 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72013 
n_nop = 72013 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72013 n_nop=72013 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72013i bk1: 0a 72013i bk2: 0a 72013i bk3: 0a 72013i bk4: 0a 72013i bk5: 0a 72013i bk6: 0a 72013i bk7: 0a 72013i bk8: 0a 72013i bk9: 0a 72013i bk10: 0a 72013i bk11: 0a 72013i bk12: 0a 72013i bk13: 0a 72013i bk14: 0a 72013i bk15: 0a 72013i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72013 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72013 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72013 
n_nop = 72013 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72013 n_nop=72013 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72013i bk1: 0a 72013i bk2: 0a 72013i bk3: 0a 72013i bk4: 0a 72013i bk5: 0a 72013i bk6: 0a 72013i bk7: 0a 72013i bk8: 0a 72013i bk9: 0a 72013i bk10: 0a 72013i bk11: 0a 72013i bk12: 0a 72013i bk13: 0a 72013i bk14: 0a 72013i bk15: 0a 72013i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72013 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72013 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72013 
n_nop = 72013 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72013 n_nop=72013 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72013i bk1: 0a 72013i bk2: 0a 72013i bk3: 0a 72013i bk4: 0a 72013i bk5: 0a 72013i bk6: 0a 72013i bk7: 0a 72013i bk8: 0a 72013i bk9: 0a 72013i bk10: 0a 72013i bk11: 0a 72013i bk12: 0a 72013i bk13: 0a 72013i bk14: 0a 72013i bk15: 0a 72013i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72013 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72013 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72013 
n_nop = 72013 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72013 n_nop=72013 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72013i bk1: 0a 72013i bk2: 0a 72013i bk3: 0a 72013i bk4: 0a 72013i bk5: 0a 72013i bk6: 0a 72013i bk7: 0a 72013i bk8: 0a 72013i bk9: 0a 72013i bk10: 0a 72013i bk11: 0a 72013i bk12: 0a 72013i bk13: 0a 72013i bk14: 0a 72013i bk15: 0a 72013i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72013 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72013 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72013 
n_nop = 72013 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72013 n_nop=72013 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72013i bk1: 0a 72013i bk2: 0a 72013i bk3: 0a 72013i bk4: 0a 72013i bk5: 0a 72013i bk6: 0a 72013i bk7: 0a 72013i bk8: 0a 72013i bk9: 0a 72013i bk10: 0a 72013i bk11: 0a 72013i bk12: 0a 72013i bk13: 0a 72013i bk14: 0a 72013i bk15: 0a 72013i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72013 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72013 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72013 
n_nop = 72013 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72013 n_nop=72013 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72013i bk1: 0a 72013i bk2: 0a 72013i bk3: 0a 72013i bk4: 0a 72013i bk5: 0a 72013i bk6: 0a 72013i bk7: 0a 72013i bk8: 0a 72013i bk9: 0a 72013i bk10: 0a 72013i bk11: 0a 72013i bk12: 0a 72013i bk13: 0a 72013i bk14: 0a 72013i bk15: 0a 72013i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72013 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72013 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72013 
n_nop = 72013 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72013 n_nop=72013 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72013i bk1: 0a 72013i bk2: 0a 72013i bk3: 0a 72013i bk4: 0a 72013i bk5: 0a 72013i bk6: 0a 72013i bk7: 0a 72013i bk8: 0a 72013i bk9: 0a 72013i bk10: 0a 72013i bk11: 0a 72013i bk12: 0a 72013i bk13: 0a 72013i bk14: 0a 72013i bk15: 0a 72013i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72013 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72013 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72013 
n_nop = 72013 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72013 n_nop=72013 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72013i bk1: 0a 72013i bk2: 0a 72013i bk3: 0a 72013i bk4: 0a 72013i bk5: 0a 72013i bk6: 0a 72013i bk7: 0a 72013i bk8: 0a 72013i bk9: 0a 72013i bk10: 0a 72013i bk11: 0a 72013i bk12: 0a 72013i bk13: 0a 72013i bk14: 0a 72013i bk15: 0a 72013i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72013 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72013 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72013 
n_nop = 72013 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72013 n_nop=72013 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72013i bk1: 0a 72013i bk2: 0a 72013i bk3: 0a 72013i bk4: 0a 72013i bk5: 0a 72013i bk6: 0a 72013i bk7: 0a 72013i bk8: 0a 72013i bk9: 0a 72013i bk10: 0a 72013i bk11: 0a 72013i bk12: 0a 72013i bk13: 0a 72013i bk14: 0a 72013i bk15: 0a 72013i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72013 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72013 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72013 
n_nop = 72013 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72013 n_nop=72013 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72013i bk1: 0a 72013i bk2: 0a 72013i bk3: 0a 72013i bk4: 0a 72013i bk5: 0a 72013i bk6: 0a 72013i bk7: 0a 72013i bk8: 0a 72013i bk9: 0a 72013i bk10: 0a 72013i bk11: 0a 72013i bk12: 0a 72013i bk13: 0a 72013i bk14: 0a 72013i bk15: 0a 72013i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72013 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72013 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72013 
n_nop = 72013 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38528, Miss = 2877, Miss_rate = 0.075, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[1]: Access = 6143, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 38502, Miss = 3188, Miss_rate = 0.083, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[3]: Access = 6166, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 38409, Miss = 2592, Miss_rate = 0.067, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[5]: Access = 6126, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 38163, Miss = 3103, Miss_rate = 0.081, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[7]: Access = 6193, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 38481, Miss = 2817, Miss_rate = 0.073, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[9]: Access = 6142, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 38723, Miss = 3212, Miss_rate = 0.083, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 6145, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 38394, Miss = 2669, Miss_rate = 0.070, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[13]: Access = 14509, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 38418, Miss = 2895, Miss_rate = 0.075, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[15]: Access = 6173, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 16982, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 3235, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 16953, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 3286, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 16752, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 3187, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 16814, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 3270, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 16666, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 3249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 16811, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 3278, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 16622, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 3292, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 16776, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 3252, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 22715, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 3459, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 22779, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 3454, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 22412, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 3485, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 22642, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 3455, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 22800, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 3479, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 22604, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 3461, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 22569, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 3435, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 22537, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 3423, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 734349
L2_total_cache_misses = 23353
L2_total_cache_miss_rate = 0.0318
L2_total_cache_pending_hits = 117
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 423772
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4378
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10836
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 287107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7639
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 438986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295363
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.146
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=734349
icnt_total_pkts_simt_to_mem=734349
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 734349
Req_Network_cycles = 101669
Req_Network_injected_packets_per_cycle =       7.2229 
Req_Network_conflicts_per_cycle =      13.1903
Req_Network_conflicts_per_cycle_util =      20.1014
Req_Bank_Level_Parallism =      11.0074
Req_Network_in_buffer_full_per_cycle =       1.1144
Req_Network_in_buffer_avg_util =      98.0773
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1505

Reply_Network_injected_packets_num = 734349
Reply_Network_cycles = 101669
Reply_Network_injected_packets_per_cycle =        7.2229
Reply_Network_conflicts_per_cycle =        3.6514
Reply_Network_conflicts_per_cycle_util =       5.5448
Reply_Bank_Level_Parallism =      10.9685
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.7328
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1806
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 20 sec (200 sec)
gpgpu_simulation_rate = 148248 (inst/sec)
gpgpu_simulation_rate = 508 (cycle/sec)
gpgpu_silicon_slowdown = 2362204x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37698..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37690..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37688..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff68d37680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff68d3767c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c5747d7f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 64 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 66 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 513
gpu_sim_insn = 1114112
gpu_ipc =    2171.7583
gpu_tot_sim_cycle = 102182
gpu_tot_sim_insn = 30763858
gpu_tot_ipc =     301.0692
gpu_tot_issued_cta = 2560
gpu_occupancy = 38.9134% 
gpu_tot_occupancy = 30.5558% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.9922
partiton_level_parallism_total  =       7.2067
partiton_level_parallism_util =      15.5152
partiton_level_parallism_util_total  =      11.0163
L2_BW  =     153.3006 GB/Sec
L2_BW_total  =     276.7380 GB/Sec
gpu_total_sim_rate=152296

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 38898, Miss = 19330, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[1]: Access = 39633, Miss = 19518, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 597
	L1D_cache_core[2]: Access = 36727, Miss = 18166, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 115
	L1D_cache_core[3]: Access = 37592, Miss = 18718, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[4]: Access = 37899, Miss = 18645, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 1176
	L1D_cache_core[5]: Access = 38191, Miss = 18768, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 1147
	L1D_cache_core[6]: Access = 37412, Miss = 18621, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 64
	L1D_cache_core[7]: Access = 38446, Miss = 18957, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 34774, Miss = 17449, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 35568, Miss = 17839, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[10]: Access = 35838, Miss = 17853, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 812
	L1D_cache_core[11]: Access = 36076, Miss = 17926, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 35001, Miss = 17374, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 34536, Miss = 17150, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 535
	L1D_cache_core[14]: Access = 34685, Miss = 17296, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 34762, Miss = 17362, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[16]: Access = 40502, Miss = 19433, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 7202
	L1D_cache_core[17]: Access = 39984, Miss = 19350, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 5208
	L1D_cache_core[18]: Access = 40203, Miss = 19399, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 6128
	L1D_cache_core[19]: Access = 39419, Miss = 19099, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 5492
	L1D_cache_core[20]: Access = 39560, Miss = 19144, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 4257
	L1D_cache_core[21]: Access = 42924, Miss = 20572, Miss_rate = 0.479, Pending_hits = 0, Reservation_fails = 9010
	L1D_cache_core[22]: Access = 39850, Miss = 19303, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 5638
	L1D_cache_core[23]: Access = 39328, Miss = 19025, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 8957
	L1D_cache_core[24]: Access = 34581, Miss = 17309, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 1402
	L1D_cache_core[25]: Access = 35999, Miss = 17887, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 833
	L1D_cache_core[26]: Access = 35116, Miss = 17434, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 267
	L1D_cache_core[27]: Access = 36475, Miss = 18166, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 316
	L1D_cache_core[28]: Access = 35407, Miss = 17598, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 205
	L1D_cache_core[29]: Access = 35330, Miss = 17489, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 1134
	L1D_cache_core[30]: Access = 36973, Miss = 18309, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 2144
	L1D_cache_core[31]: Access = 35648, Miss = 17838, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 253
	L1D_cache_core[32]: Access = 36804, Miss = 18298, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 2300
	L1D_cache_core[33]: Access = 36221, Miss = 17930, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 469
	L1D_cache_core[34]: Access = 36612, Miss = 18144, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 1337
	L1D_cache_core[35]: Access = 36455, Miss = 18120, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 1076
	L1D_cache_core[36]: Access = 37056, Miss = 18398, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 1032
	L1D_cache_core[37]: Access = 36316, Miss = 18070, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 110
	L1D_cache_core[38]: Access = 37584, Miss = 18626, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 229
	L1D_cache_core[39]: Access = 36630, Miss = 18098, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 276
	L1D_total_cache_accesses = 1487015
	L1D_total_cache_misses = 734011
	L1D_total_cache_miss_rate = 0.4936
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 70626
	L1D_cache_data_port_util = 0.134
	L1D_cache_fill_port_util = 0.078
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 735111
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 246307
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 61845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 210234
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17893
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 277080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 390
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1191652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295363

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 61845
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8781
ctas_completed 2560, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1351, 1073, 1272, 1198, 1169, 958, 1034, 969, 1062, 1104, 1358, 1189, 1118, 1272, 1241, 1314, 646, 625, 751, 950, 866, 730, 730, 593, 927, 793, 583, 689, 439, 448, 709, 397, 
gpgpu_n_tot_thrd_icount = 74368192
gpgpu_n_tot_w_icount = 2324006
gpgpu_n_stall_shd_mem = 1058898
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 441034
gpgpu_n_mem_write_global = 295363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1058898
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:925665	W0_Idle:4210522	W0_Scoreboard:15019499	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
single_issue_nums: WS0:581583	WS1:579094	WS2:580282	WS3:583047	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3528272 {8:441034,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11814520 {40:295363,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17641360 {40:441034,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362904 {8:295363,}
maxmflatency = 2547 
max_icnt2mem_latency = 2358 
maxmrqlatency = 49080 
max_icnt2sh_latency = 291 
averagemflatency = 740 
avg_icnt2mem_latency = 568 
avg_mrq_latency = 1056 
avg_icnt2sh_latency = 6 
mrq_lat_table:6439 	4331 	898 	581 	1101 	1423 	279 	38 	154 	66 	8 	0 	0 	0 	562 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	157930 	100509 	271363 	204650 	1945 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	118918 	31616 	25512 	47341 	132280 	258972 	121046 	712 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	462523 	181069 	45241 	19555 	14503 	8811 	4525 	170 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	116 	18 	41 	36 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        54        51        48        53         0         0         0         0         0         0         0         0        25        15        19        16 
dram[1]:        49        54        57        48         0         0         0         0         0         0         0         0        33        33        17        12 
dram[2]:        50        49        47        44         0         0         0         0         0         0         0         0        36        19        19        22 
dram[3]:        49        50        55        53         0         0         0         0         0         0         0         0        38        30        20        21 
dram[4]:        52        54        48        48         0         0         0         0         0         0         0         0        42        34        14        15 
dram[5]:        54        54        46        53         0         0         0         0         0         0         0         0        54        32        19        24 
dram[6]:        47        46        58        54         0         0         0         0         0         0         0         0        32        17        21        23 
dram[7]:        46        56        46        51         0         0         0         0         0         0         0         0        27        41        29        14 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6627      2320      3981      3576         0         0         0         0         0         0         0         0      5195      4050      4614      4296 
dram[1]:      3066      3277      3201      2779         0         0         0         0         0         0         0         0      5153      4073      5284      4725 
dram[2]:      2263      8667      6786      6490         0         0         0         0         0         0         0         0      3429      4232      4386      3996 
dram[3]:      3349      4656      4584      2949         0         0         0         0         0         0         0         0      7303      9842      3677      5026 
dram[4]:      2646      3459      3039      4813         0         0         0         0         0         0         0         0      9397      2925      4427      4568 
dram[5]:      2119      3036      6535      2534         0         0         0         0         0         0         0         0      6755      4212     10760      8843 
dram[6]:      5266      3991      3105      3241         0         0         0         0         0         0         0         0      6329      2666      7502      4601 
dram[7]:      3946      2689      2883      8798         0         0         0         0         0         0         0         0      6727      5673      6280      3723 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.606557  5.516129  5.528302  6.235294      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.190476  3.320755  5.074074  4.088235 
dram[1]:  7.291667  5.707692  6.660000  6.608696      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.222222  4.974359  3.951220  3.871795 
dram[2]:  6.529412  5.694915  6.080000  5.627119      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.318182  5.054054  3.534884  4.027027 
dram[3]:  6.956522  6.056604  5.803571  5.865385      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.477273  4.707317  4.571429  4.333333 
dram[4]:  7.060000  5.655738  6.188679  5.944445      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.709677  4.805555  2.955555  3.794872 
dram[5]:  6.607143  5.718750  7.428571  5.383333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.333333  4.500000  5.827586  5.037037 
dram[6]:  5.982456  5.548387  6.129630  4.970588      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.500000  3.653846  4.454545  4.966667 
dram[7]:  6.408163  6.107143  6.254902  6.695652      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.642857  5.297297  5.000000  4.066667 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 15897/2925 = 5.434872
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       330       283       335       301         0         0         0         0         0         0         0         0       135       118       189       153 
dram[1]:       317       318       351       324         0         0         0         0         0         0         0         0       141       128       202       186 
dram[2]:       311       280       345       323         0         0         0         0         0         0         0         0       128       111       214       187 
dram[3]:       272       295       340       317         0         0         0         0         0         0         0         0       144       122       192       181 
dram[4]:       324       298       353       319         0         0         0         0         0         0         0         0       119       110       197       170 
dram[5]:       347       300       340       331         0         0         0         0         0         0         0         0       132       137       213       148 
dram[6]:       326       302       354       321         0         0         0         0         0         0         0         0       145       118       204       171 
dram[7]:       338       291       321       286         0         0         0         0         0         0         0         0       129       126       191       180 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 15214
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        97        76       102       100         0         0         0         0         0         0         0         0        16        16        76        72 
dram[1]:        69        90        97        93         0         0         0         0         0         0         0         0        16        12        79        86 
dram[2]:        95        68       101       103         0         0         0         0         0         0         0         0        16         8        86        98 
dram[3]:        66        94       111       103         0         0         0         0         0         0         0         0        20         8        83        89 
dram[4]:        82        70       112       109         0         0         0         0         0         0         0         0        12        16        86        64 
dram[5]:        83        60       117       117         0         0         0         0         0         0         0         0        24        20        87        42 
dram[6]:        79        90       104       110         0         0         0         0         0         0         0         0        16         8        90        77 
dram[7]:        75        90        96        88         0         0         0         0         0         0         0         0        16         0        84        77 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 4447
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3995      4850      3844      4199    none      none      none      none      none      none      none      none       50525     59860     14592     17698
dram[1]:       4549      4155      3755      3949    none      none      none      none      none      none      none      none       48410     58078     14249     14153
dram[2]:       4273      4930      3675      3802    none      none      none      none      none      none      none      none       52368     67539     13160     13408
dram[3]:       4948      4161      3685      3811    none      none      none      none      none      none      none      none       45528     62118     14204     14445
dram[4]:       4233      4548      3493      3670    none      none      none      none      none      none      none      none       57638     64249     13666     16753
dram[5]:       3940      4777      3540      3709    none      none      none      none      none      none      none      none       49253     51252     13261     20499
dram[6]:       4368      4395      3609      3821    none      none      none      none      none      none      none      none       47194     63931     13242     15632
dram[7]:       4023      4642      4011      4466    none      none      none      none      none      none      none      none       52819     63743     14348     15187
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       2279      2078      2310      2409      1651      1700      1600      1759      1562      1672      1871      1928      2510      2452      2470      2441
dram[1]:       2227      2043      2322      2508      1710      1558      1683      1615      1689      1722      1974      1865      2505      2504      2447      2475
dram[2]:       2204      2143      2279      2507      1670      1800      1602      1603      1690      1634      1936      1851      2515      2496      2418      2527
dram[3]:       2195      2426      2318      2451      1689      1806      1806      1748      1805      1687      2106      1790      2507      2479      2496      2531
dram[4]:       2007      2052      2428      2428      1625      1662      1777      1774      1798      1745      1705      1853      2433      2453      2447      2493
dram[5]:       2044      2004      2454      2416      1633      1679      1720      1650      1805      1749      1978      1708      2507      2508      2450      2498
dram[6]:       2198      2073      2536      2201      2134      1586      1814      1676      1816      1731      1913      1954      2483      2511      2494      2505
dram[7]:       2188      2141      2547      2201      1586      1781      1609      1767      1746      1729      2085      1946      2518      2531      2462      2535
dram[8]:       1920      1942      1856      1845      1656      1735      1629      1583      1613      1687      1572      1962      2071      2021      2423      2484
dram[9]:       1918      1945      1744      1897      1601      1563      1774      1685      1816      1721      1684      2095      2131      1985      2422      2496
dram[10]:       2028      1962      1773      1819      1575      1511      1777      1584      1647      1690      1928      2036      1986      1887      2490      2449
dram[11]:       2031      1955      1860      1850      1699      1583      1784      1578      1835      1713      1753      2089      2094      1855      2491      2438
dram[12]:       1984      1987      1813      1650      1521      1812      1514      1843      1633      1855      1612      1688      2090      1903      2504      2487
dram[13]:       1916      1964      1879      1845      1666      1503      1619      1854      1799      1856      1741      1958      2126      1883      2422      2488
dram[14]:       1929      2066      1651      1844      1663      1592      1399      1586      1528      1914      1614      1982      2039      2014      2439      2485
dram[15]:       1919      2055      1891      1857      1605      1788      1580      1844      1582      1917      1645      2033      2098      1959      2494      2450
dram[16]:       1845      1858      1945      1959      1591      1726      1474      1395      1762      1559      1959      1967      2464      2419      2424      2424
dram[17]:       1785      1643      1950      2305      1594      1667      1456      1405      1759      1854      2089      2117      2432      2426      2438      2375
dram[18]:       1857      1940      1957      2297      1726      1674      1451      1397      1623      1760      1953      1898      2458      2437      2388      2372
dram[19]:       1906      1817      1951      2388      1721      1663      1380      1397      1542      1764      2056      2034      2431      2431      2464      2467
dram[20]:       1836      1690      1958      2388      1670      1579      1322      1466      1663      1538      1802      1936      2482      2428      2512      2489
dram[21]:       1811      1709      1954      2388      1539      1810      1294      1466      1817      1677      2008      2072      2410      2415      2411      2498
dram[22]:       1895      1801      1860      2368      1555      1875      1309      1456      1596      1529      1801      1769      2465      2511      2484      2444
dram[23]:       1744      1859      1963      2283      1684      1538      1333      1474      1791      1855      1977      2063      2410      2472      2481      2495
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72376 n_nop=69512 n_act=383 n_pre=375 n_ref_event=94306558778016 n_req=1984 n_rd=1844 n_rd_L2_A=0 n_write=0 n_wr_bk=314 bw_util=0.02982
n_activity=16170 dram_eff=0.1335
bk0: 325a 70462i bk1: 323a 70372i bk2: 288a 70592i bk3: 313a 70635i bk4: 0a 72376i bk5: 0a 72376i bk6: 0a 72376i bk7: 0a 72376i bk8: 0a 72376i bk9: 0a 72376i bk10: 0a 72376i bk11: 0a 72376i bk12: 162a 71077i bk13: 161a 70838i bk14: 136a 71654i bk15: 136a 71409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800832
Row_Buffer_Locality_read = 0.796638
Row_Buffer_Locality_write = 0.898734
Bank_Level_Parallism = 1.466948
Bank_Level_Parallism_Col = 0.673494
Bank_Level_Parallism_Ready = 1.449027
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029817 
total_CMD = 72376 
util_bw = 2158 
Wasted_Col = 4106 
Wasted_Row = 3206 
Idle = 62906 

BW Util Bottlenecks: 
RCDc_limit = 4143 
RCDWRc_limit = 21 
WTRc_limit = 5 
RTWc_limit = 0 
CCDLc_limit = 495 
rwq = 0 
CCDLc_limit_alone = 495 
WTRc_limit_alone = 5 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72376 
n_nop = 69512 
Read = 1844 
Write = 0 
L2_Alloc = 0 
L2_WB = 314 
n_act = 383 
n_pre = 375 
n_ref = 94306558778016 
n_req = 1984 
total_req = 2158 

Dual Bus Interface Util: 
issued_total_row = 758 
issued_total_col = 2158 
Row_Bus_Util =  0.010473 
CoL_Bus_Util = 0.029817 
Either_Row_CoL_Bus_Util = 0.039571 
Issued_on_Two_Bus_Simul_Util = 0.000718 
issued_two_Eff = 0.018156 
queue_avg = 0.146734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.146734
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72376 n_nop=69412 n_act=364 n_pre=356 n_ref_event=0 n_req=2106 n_rd=1967 n_rd_L2_A=0 n_write=0 n_wr_bk=339 bw_util=0.03186
n_activity=16199 dram_eff=0.1424
bk0: 331a 70706i bk1: 354a 70186i bk2: 327a 70638i bk3: 298a 70724i bk4: 0a 72376i bk5: 0a 72376i bk6: 0a 72376i bk7: 0a 72376i bk8: 0a 72376i bk9: 0a 72376i bk10: 0a 72376i bk11: 0a 72376i bk12: 173a 71261i bk13: 177a 71135i bk14: 158a 71023i bk15: 149a 71299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822698
Row_Buffer_Locality_read = 0.819014
Row_Buffer_Locality_write = 0.906977
Bank_Level_Parallism = 1.520833
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = 1.529922
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.031861 
total_CMD = 72376 
util_bw = 2306 
Wasted_Col = 3946 
Wasted_Row = 3012 
Idle = 63112 

BW Util Bottlenecks: 
RCDc_limit = 3869 
RCDWRc_limit = 21 
WTRc_limit = 5 
RTWc_limit = 0 
CCDLc_limit = 556 
rwq = 0 
CCDLc_limit_alone = 556 
WTRc_limit_alone = 5 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72376 
n_nop = 69412 
Read = 1967 
Write = 0 
L2_Alloc = 0 
L2_WB = 339 
n_act = 364 
n_pre = 356 
n_ref = 0 
n_req = 2106 
total_req = 2306 

Dual Bus Interface Util: 
issued_total_row = 720 
issued_total_col = 2306 
Row_Bus_Util =  0.009948 
CoL_Bus_Util = 0.031861 
Either_Row_CoL_Bus_Util = 0.040953 
Issued_on_Two_Bus_Simul_Util = 0.000857 
issued_two_Eff = 0.020918 
queue_avg = 0.240812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.240812
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72376 n_nop=69436 n_act=380 n_pre=372 n_ref_event=4564736266875427237 n_req=2045 n_rd=1899 n_rd_L2_A=0 n_write=0 n_wr_bk=334 bw_util=0.03085
n_activity=16154 dram_eff=0.1382
bk0: 316a 70646i bk1: 319a 70372i bk2: 298a 70598i bk3: 326a 70311i bk4: 0a 72376i bk5: 0a 72376i bk6: 0a 72376i bk7: 0a 72376i bk8: 0a 72376i bk9: 0a 72376i bk10: 0a 72376i bk11: 0a 72376i bk12: 172a 70975i bk13: 168a 71157i bk14: 151a 71130i bk15: 149a 71364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808371
Row_Buffer_Locality_read = 0.803581
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.483712
Bank_Level_Parallism_Col = 1.425374
Bank_Level_Parallism_Ready = 1.512315
write_to_read_ratio_blp_rw_average = 0.056242
GrpLevelPara = 1.311061 

BW Util details:
bwutil = 0.030853 
total_CMD = 72376 
util_bw = 2233 
Wasted_Col = 4257 
Wasted_Row = 3241 
Idle = 62645 

BW Util Bottlenecks: 
RCDc_limit = 4144 
RCDWRc_limit = 53 
WTRc_limit = 12 
RTWc_limit = 69 
CCDLc_limit = 560 
rwq = 0 
CCDLc_limit_alone = 558 
WTRc_limit_alone = 11 
RTWc_limit_alone = 68 

Commands details: 
total_CMD = 72376 
n_nop = 69436 
Read = 1899 
Write = 0 
L2_Alloc = 0 
L2_WB = 334 
n_act = 380 
n_pre = 372 
n_ref = 4564736266875427237 
n_req = 2045 
total_req = 2233 

Dual Bus Interface Util: 
issued_total_row = 752 
issued_total_col = 2233 
Row_Bus_Util =  0.010390 
CoL_Bus_Util = 0.030853 
Either_Row_CoL_Bus_Util = 0.040621 
Issued_on_Two_Bus_Simul_Util = 0.000622 
issued_two_Eff = 0.015306 
queue_avg = 0.186029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.186029
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72376 n_nop=69509 n_act=357 n_pre=349 n_ref_event=0 n_req=2010 n_rd=1863 n_rd_L2_A=0 n_write=0 n_wr_bk=350 bw_util=0.03058
n_activity=15280 dram_eff=0.1448
bk0: 304a 70761i bk1: 303a 70505i bk2: 319a 70460i bk3: 298a 70552i bk4: 0a 72376i bk5: 0a 72376i bk6: 0a 72376i bk7: 0a 72376i bk8: 0a 72376i bk9: 0a 72376i bk10: 0a 72376i bk11: 0a 72376i bk12: 178a 70978i bk13: 177a 71073i bk14: 156a 71215i bk15: 128a 71458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817017
Row_Buffer_Locality_read = 0.812668
Row_Buffer_Locality_write = 0.909091
Bank_Level_Parallism = 1.559964
Bank_Level_Parallism_Col = 1.517753
Bank_Level_Parallism_Ready = 1.639404
write_to_read_ratio_blp_rw_average = 0.062048
GrpLevelPara = 1.342985 

BW Util details:
bwutil = 0.030576 
total_CMD = 72376 
util_bw = 2213 
Wasted_Col = 3839 
Wasted_Row = 2895 
Idle = 63429 

BW Util Bottlenecks: 
RCDc_limit = 3811 
RCDWRc_limit = 21 
WTRc_limit = 3 
RTWc_limit = 0 
CCDLc_limit = 538 
rwq = 0 
CCDLc_limit_alone = 538 
WTRc_limit_alone = 3 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72376 
n_nop = 69509 
Read = 1863 
Write = 0 
L2_Alloc = 0 
L2_WB = 350 
n_act = 357 
n_pre = 349 
n_ref = 0 
n_req = 2010 
total_req = 2213 

Dual Bus Interface Util: 
issued_total_row = 706 
issued_total_col = 2213 
Row_Bus_Util =  0.009755 
CoL_Bus_Util = 0.030576 
Either_Row_CoL_Bus_Util = 0.039613 
Issued_on_Two_Bus_Simul_Util = 0.000718 
issued_two_Eff = 0.018137 
queue_avg = 0.215776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.215776
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72376 n_nop=69459 n_act=369 n_pre=361 n_ref_event=0 n_req=2031 n_rd=1890 n_rd_L2_A=0 n_write=0 n_wr_bk=347 bw_util=0.03091
n_activity=15491 dram_eff=0.1444
bk0: 336a 70641i bk1: 321a 70348i bk2: 322a 70613i bk3: 315a 70468i bk4: 0a 72376i bk5: 0a 72376i bk6: 0a 72376i bk7: 0a 72376i bk8: 0a 72376i bk9: 0a 72376i bk10: 0a 72376i bk11: 0a 72376i bk12: 158a 71351i bk13: 160a 71260i bk14: 132a 71152i bk15: 146a 71194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813448
Row_Buffer_Locality_read = 0.808995
Row_Buffer_Locality_write = 0.909091
Bank_Level_Parallism = 1.520257
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.533303
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030908 
total_CMD = 72376 
util_bw = 2237 
Wasted_Col = 3930 
Wasted_Row = 3015 
Idle = 63194 

BW Util Bottlenecks: 
RCDc_limit = 3947 
RCDWRc_limit = 21 
WTRc_limit = 5 
RTWc_limit = 2 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 5 
RTWc_limit_alone = 2 

Commands details: 
total_CMD = 72376 
n_nop = 69459 
Read = 1890 
Write = 0 
L2_Alloc = 0 
L2_WB = 347 
n_act = 369 
n_pre = 361 
n_ref = 0 
n_req = 2031 
total_req = 2237 

Dual Bus Interface Util: 
issued_total_row = 730 
issued_total_col = 2237 
Row_Bus_Util =  0.010086 
CoL_Bus_Util = 0.030908 
Either_Row_CoL_Bus_Util = 0.040303 
Issued_on_Two_Bus_Simul_Util = 0.000691 
issued_two_Eff = 0.017141 
queue_avg = 0.263775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.263775
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72376 n_nop=69478 n_act=341 n_pre=333 n_ref_event=0 n_req=2089 n_rd=1948 n_rd_L2_A=0 n_write=0 n_wr_bk=342 bw_util=0.03164
n_activity=15350 dram_eff=0.1492
bk0: 352a 70426i bk1: 340a 70216i bk2: 307a 70854i bk3: 319a 70327i bk4: 0a 72376i bk5: 0a 72376i bk6: 0a 72376i bk7: 0a 72376i bk8: 0a 72376i bk9: 0a 72376i bk10: 0a 72376i bk11: 0a 72376i bk12: 180a 71435i bk13: 151a 71331i bk14: 166a 71497i bk15: 133a 71523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832515
Row_Buffer_Locality_read = 0.829055
Row_Buffer_Locality_write = 0.909091
Bank_Level_Parallism = 1.522035
Bank_Level_Parallism_Col = 1.493649
Bank_Level_Parallism_Ready = 1.537555
write_to_read_ratio_blp_rw_average = 0.061780
GrpLevelPara = 1.369972 

BW Util details:
bwutil = 0.031640 
total_CMD = 72376 
util_bw = 2290 
Wasted_Col = 3616 
Wasted_Row = 2921 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 3580 
RCDWRc_limit = 21 
WTRc_limit = 10 
RTWc_limit = 0 
CCDLc_limit = 530 
rwq = 0 
CCDLc_limit_alone = 529 
WTRc_limit_alone = 9 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72376 
n_nop = 69478 
Read = 1948 
Write = 0 
L2_Alloc = 0 
L2_WB = 342 
n_act = 341 
n_pre = 333 
n_ref = 0 
n_req = 2089 
total_req = 2290 

Dual Bus Interface Util: 
issued_total_row = 674 
issued_total_col = 2290 
Row_Bus_Util =  0.009312 
CoL_Bus_Util = 0.031640 
Either_Row_CoL_Bus_Util = 0.040041 
Issued_on_Two_Bus_Simul_Util = 0.000912 
issued_two_Eff = 0.022774 
queue_avg = 0.258124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.258124
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72376 n_nop=69386 n_act=390 n_pre=382 n_ref_event=0 n_req=2088 n_rd=1941 n_rd_L2_A=0 n_write=0 n_wr_bk=340 bw_util=0.03152
n_activity=15446 dram_eff=0.1477
bk0: 322a 70502i bk1: 323a 70273i bk2: 326a 70527i bk3: 332a 70159i bk4: 0a 72376i bk5: 0a 72376i bk6: 0a 72376i bk7: 0a 72376i bk8: 0a 72376i bk9: 0a 72376i bk10: 0a 72376i bk11: 0a 72376i bk12: 169a 71270i bk13: 175a 70762i bk14: 145a 71405i bk15: 149a 71577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807597
Row_Buffer_Locality_read = 0.802679
Row_Buffer_Locality_write = 0.918605
Bank_Level_Parallism = 1.577465
Bank_Level_Parallism_Col = 1.477461
Bank_Level_Parallism_Ready = 1.508549
write_to_read_ratio_blp_rw_average = 0.057839
GrpLevelPara = 1.374047 

BW Util details:
bwutil = 0.031516 
total_CMD = 72376 
util_bw = 2281 
Wasted_Col = 4012 
Wasted_Row = 2937 
Idle = 63146 

BW Util Bottlenecks: 
RCDc_limit = 4171 
RCDWRc_limit = 21 
WTRc_limit = 5 
RTWc_limit = 0 
CCDLc_limit = 524 
rwq = 0 
CCDLc_limit_alone = 524 
WTRc_limit_alone = 5 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72376 
n_nop = 69386 
Read = 1941 
Write = 0 
L2_Alloc = 0 
L2_WB = 340 
n_act = 390 
n_pre = 382 
n_ref = 0 
n_req = 2088 
total_req = 2281 

Dual Bus Interface Util: 
issued_total_row = 772 
issued_total_col = 2281 
Row_Bus_Util =  0.010667 
CoL_Bus_Util = 0.031516 
Either_Row_CoL_Bus_Util = 0.041312 
Issued_on_Two_Bus_Simul_Util = 0.000870 
issued_two_Eff = 0.021070 
queue_avg = 0.224550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.22455
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72376 n_nop=69552 n_act=341 n_pre=333 n_ref_event=0 n_req=1995 n_rd=1862 n_rd_L2_A=0 n_write=0 n_wr_bk=333 bw_util=0.03033
n_activity=15203 dram_eff=0.1444
bk0: 294a 70696i bk1: 324a 70474i bk2: 314a 70589i bk3: 304a 70725i bk4: 0a 72376i bk5: 0a 72376i bk6: 0a 72376i bk7: 0a 72376i bk8: 0a 72376i bk9: 0a 72376i bk10: 0a 72376i bk11: 0a 72376i bk12: 180a 71101i bk13: 178a 71216i bk14: 146a 71376i bk15: 122a 71533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824769
Row_Buffer_Locality_read = 0.820623
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.529330
Bank_Level_Parallism_Col = 1.484567
Bank_Level_Parallism_Ready = 1.539863
write_to_read_ratio_blp_rw_average = 0.060809
GrpLevelPara = 1.351829 

BW Util details:
bwutil = 0.030328 
total_CMD = 72376 
util_bw = 2195 
Wasted_Col = 3647 
Wasted_Row = 2818 
Idle = 63716 

BW Util Bottlenecks: 
RCDc_limit = 3616 
RCDWRc_limit = 21 
WTRc_limit = 6 
RTWc_limit = 0 
CCDLc_limit = 545 
rwq = 0 
CCDLc_limit_alone = 545 
WTRc_limit_alone = 6 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72376 
n_nop = 69552 
Read = 1862 
Write = 0 
L2_Alloc = 0 
L2_WB = 333 
n_act = 341 
n_pre = 333 
n_ref = 0 
n_req = 1995 
total_req = 2195 

Dual Bus Interface Util: 
issued_total_row = 674 
issued_total_col = 2195 
Row_Bus_Util =  0.009312 
CoL_Bus_Util = 0.030328 
Either_Row_CoL_Bus_Util = 0.039018 
Issued_on_Two_Bus_Simul_Util = 0.000622 
issued_two_Eff = 0.015935 
queue_avg = 0.191307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.191307
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72376 n_nop=72376 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72376i bk1: 0a 72376i bk2: 0a 72376i bk3: 0a 72376i bk4: 0a 72376i bk5: 0a 72376i bk6: 0a 72376i bk7: 0a 72376i bk8: 0a 72376i bk9: 0a 72376i bk10: 0a 72376i bk11: 0a 72376i bk12: 0a 72376i bk13: 0a 72376i bk14: 0a 72376i bk15: 0a 72376i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72376 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72376 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72376 
n_nop = 72376 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72376 n_nop=72376 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72376i bk1: 0a 72376i bk2: 0a 72376i bk3: 0a 72376i bk4: 0a 72376i bk5: 0a 72376i bk6: 0a 72376i bk7: 0a 72376i bk8: 0a 72376i bk9: 0a 72376i bk10: 0a 72376i bk11: 0a 72376i bk12: 0a 72376i bk13: 0a 72376i bk14: 0a 72376i bk15: 0a 72376i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72376 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72376 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72376 
n_nop = 72376 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72376 n_nop=72376 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72376i bk1: 0a 72376i bk2: 0a 72376i bk3: 0a 72376i bk4: 0a 72376i bk5: 0a 72376i bk6: 0a 72376i bk7: 0a 72376i bk8: 0a 72376i bk9: 0a 72376i bk10: 0a 72376i bk11: 0a 72376i bk12: 0a 72376i bk13: 0a 72376i bk14: 0a 72376i bk15: 0a 72376i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72376 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72376 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72376 
n_nop = 72376 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72376 n_nop=72376 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72376i bk1: 0a 72376i bk2: 0a 72376i bk3: 0a 72376i bk4: 0a 72376i bk5: 0a 72376i bk6: 0a 72376i bk7: 0a 72376i bk8: 0a 72376i bk9: 0a 72376i bk10: 0a 72376i bk11: 0a 72376i bk12: 0a 72376i bk13: 0a 72376i bk14: 0a 72376i bk15: 0a 72376i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72376 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72376 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72376 
n_nop = 72376 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72376 n_nop=72376 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72376i bk1: 0a 72376i bk2: 0a 72376i bk3: 0a 72376i bk4: 0a 72376i bk5: 0a 72376i bk6: 0a 72376i bk7: 0a 72376i bk8: 0a 72376i bk9: 0a 72376i bk10: 0a 72376i bk11: 0a 72376i bk12: 0a 72376i bk13: 0a 72376i bk14: 0a 72376i bk15: 0a 72376i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72376 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72376 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72376 
n_nop = 72376 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72376 n_nop=72376 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72376i bk1: 0a 72376i bk2: 0a 72376i bk3: 0a 72376i bk4: 0a 72376i bk5: 0a 72376i bk6: 0a 72376i bk7: 0a 72376i bk8: 0a 72376i bk9: 0a 72376i bk10: 0a 72376i bk11: 0a 72376i bk12: 0a 72376i bk13: 0a 72376i bk14: 0a 72376i bk15: 0a 72376i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72376 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72376 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72376 
n_nop = 72376 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72376 n_nop=72376 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72376i bk1: 0a 72376i bk2: 0a 72376i bk3: 0a 72376i bk4: 0a 72376i bk5: 0a 72376i bk6: 0a 72376i bk7: 0a 72376i bk8: 0a 72376i bk9: 0a 72376i bk10: 0a 72376i bk11: 0a 72376i bk12: 0a 72376i bk13: 0a 72376i bk14: 0a 72376i bk15: 0a 72376i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72376 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72376 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72376 
n_nop = 72376 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72376 n_nop=72376 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72376i bk1: 0a 72376i bk2: 0a 72376i bk3: 0a 72376i bk4: 0a 72376i bk5: 0a 72376i bk6: 0a 72376i bk7: 0a 72376i bk8: 0a 72376i bk9: 0a 72376i bk10: 0a 72376i bk11: 0a 72376i bk12: 0a 72376i bk13: 0a 72376i bk14: 0a 72376i bk15: 0a 72376i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72376 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72376 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72376 
n_nop = 72376 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72376 n_nop=72376 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72376i bk1: 0a 72376i bk2: 0a 72376i bk3: 0a 72376i bk4: 0a 72376i bk5: 0a 72376i bk6: 0a 72376i bk7: 0a 72376i bk8: 0a 72376i bk9: 0a 72376i bk10: 0a 72376i bk11: 0a 72376i bk12: 0a 72376i bk13: 0a 72376i bk14: 0a 72376i bk15: 0a 72376i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72376 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72376 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72376 
n_nop = 72376 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72376 n_nop=72376 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72376i bk1: 0a 72376i bk2: 0a 72376i bk3: 0a 72376i bk4: 0a 72376i bk5: 0a 72376i bk6: 0a 72376i bk7: 0a 72376i bk8: 0a 72376i bk9: 0a 72376i bk10: 0a 72376i bk11: 0a 72376i bk12: 0a 72376i bk13: 0a 72376i bk14: 0a 72376i bk15: 0a 72376i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72376 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72376 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72376 
n_nop = 72376 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72376 n_nop=72376 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72376i bk1: 0a 72376i bk2: 0a 72376i bk3: 0a 72376i bk4: 0a 72376i bk5: 0a 72376i bk6: 0a 72376i bk7: 0a 72376i bk8: 0a 72376i bk9: 0a 72376i bk10: 0a 72376i bk11: 0a 72376i bk12: 0a 72376i bk13: 0a 72376i bk14: 0a 72376i bk15: 0a 72376i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72376 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72376 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72376 
n_nop = 72376 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72376 n_nop=72376 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72376i bk1: 0a 72376i bk2: 0a 72376i bk3: 0a 72376i bk4: 0a 72376i bk5: 0a 72376i bk6: 0a 72376i bk7: 0a 72376i bk8: 0a 72376i bk9: 0a 72376i bk10: 0a 72376i bk11: 0a 72376i bk12: 0a 72376i bk13: 0a 72376i bk14: 0a 72376i bk15: 0a 72376i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72376 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72376 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72376 
n_nop = 72376 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72376 n_nop=72376 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72376i bk1: 0a 72376i bk2: 0a 72376i bk3: 0a 72376i bk4: 0a 72376i bk5: 0a 72376i bk6: 0a 72376i bk7: 0a 72376i bk8: 0a 72376i bk9: 0a 72376i bk10: 0a 72376i bk11: 0a 72376i bk12: 0a 72376i bk13: 0a 72376i bk14: 0a 72376i bk15: 0a 72376i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72376 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72376 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72376 
n_nop = 72376 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72376 n_nop=72376 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72376i bk1: 0a 72376i bk2: 0a 72376i bk3: 0a 72376i bk4: 0a 72376i bk5: 0a 72376i bk6: 0a 72376i bk7: 0a 72376i bk8: 0a 72376i bk9: 0a 72376i bk10: 0a 72376i bk11: 0a 72376i bk12: 0a 72376i bk13: 0a 72376i bk14: 0a 72376i bk15: 0a 72376i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72376 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72376 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72376 
n_nop = 72376 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72376 n_nop=72376 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72376i bk1: 0a 72376i bk2: 0a 72376i bk3: 0a 72376i bk4: 0a 72376i bk5: 0a 72376i bk6: 0a 72376i bk7: 0a 72376i bk8: 0a 72376i bk9: 0a 72376i bk10: 0a 72376i bk11: 0a 72376i bk12: 0a 72376i bk13: 0a 72376i bk14: 0a 72376i bk15: 0a 72376i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72376 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72376 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72376 
n_nop = 72376 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72376 n_nop=72376 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72376i bk1: 0a 72376i bk2: 0a 72376i bk3: 0a 72376i bk4: 0a 72376i bk5: 0a 72376i bk6: 0a 72376i bk7: 0a 72376i bk8: 0a 72376i bk9: 0a 72376i bk10: 0a 72376i bk11: 0a 72376i bk12: 0a 72376i bk13: 0a 72376i bk14: 0a 72376i bk15: 0a 72376i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72376 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72376 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72376 
n_nop = 72376 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38632, Miss = 2877, Miss_rate = 0.074, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[1]: Access = 6143, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 38606, Miss = 3188, Miss_rate = 0.083, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[3]: Access = 6166, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 38513, Miss = 2592, Miss_rate = 0.067, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[5]: Access = 6126, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 38267, Miss = 3103, Miss_rate = 0.081, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[7]: Access = 6193, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 38585, Miss = 2817, Miss_rate = 0.073, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[9]: Access = 6142, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 38827, Miss = 3212, Miss_rate = 0.083, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 6145, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 38498, Miss = 2669, Miss_rate = 0.069, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[13]: Access = 14509, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 38522, Miss = 2895, Miss_rate = 0.075, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[15]: Access = 6173, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 17046, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 3235, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 17017, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 3286, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 16816, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 3187, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 16878, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 3270, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 16730, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 3249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 16875, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 3278, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 16686, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 3292, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 16840, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 3252, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 22803, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 3459, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 22867, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 3454, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 22500, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 3485, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 22730, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 3455, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 22888, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 3479, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 22692, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 3461, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 22657, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 3435, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 22625, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 3423, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 736397
L2_total_cache_misses = 23353
L2_total_cache_miss_rate = 0.0317
L2_total_cache_pending_hits = 117
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 425820
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4378
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10836
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 287107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7639
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 441034
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295363
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.146
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=736397
icnt_total_pkts_simt_to_mem=736397
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 736397
Req_Network_cycles = 102182
Req_Network_injected_packets_per_cycle =       7.2067 
Req_Network_conflicts_per_cycle =      13.1402
Req_Network_conflicts_per_cycle_util =      20.0864
Req_Bank_Level_Parallism =      11.0163
Req_Network_in_buffer_full_per_cycle =       1.1088
Req_Network_in_buffer_avg_util =      97.5889
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1501

Reply_Network_injected_packets_num = 736397
Reply_Network_cycles = 102182
Reply_Network_injected_packets_per_cycle =        7.2067
Reply_Network_conflicts_per_cycle =        3.6365
Reply_Network_conflicts_per_cycle_util =       5.5387
Reply_Bank_Level_Parallism =      10.9764
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.7294
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1802
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 22 sec (202 sec)
gpgpu_simulation_rate = 152296 (inst/sec)
gpgpu_simulation_rate = 505 (cycle/sec)
gpgpu_silicon_slowdown = 2376237x
Kernel Executed 10 times
Result stored in result.txt
GPGPU-Sim: *** exit detected ***
