{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574969052735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574969052735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 14:24:12 2019 " "Processing started: Thu Nov 28 14:24:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574969052735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969052735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RunningPikachu -c RunningPikachu " "Command: quartus_map --read_settings_files=on --write_settings_files=off RunningPikachu -c RunningPikachu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969052735 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574969053656 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574969053656 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_ground_low DRAW_GROUND_LOW RunningPikachu.v(362) " "Verilog HDL Declaration information at RunningPikachu.v(362): object \"draw_ground_low\" differs only in case from object \"DRAW_GROUND_LOW\" in the same scope" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 362 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_ball DRAW_BALL RunningPikachu.v(363) " "Verilog HDL Declaration information at RunningPikachu.v(363): object \"draw_ball\" differs only in case from object \"DRAW_BALL\" in the same scope" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 363 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_start_scene DRAW_START_SCENE RunningPikachu.v(341) " "Verilog HDL Declaration information at RunningPikachu.v(341): object \"draw_start_scene\" differs only in case from object \"DRAW_START_SCENE\" in the same scope" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 341 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_p DRAW_P RunningPikachu.v(342) " "Verilog HDL Declaration information at RunningPikachu.v(342): object \"draw_p\" differs only in case from object \"DRAW_P\" in the same scope" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 342 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_i DRAW_I RunningPikachu.v(343) " "Verilog HDL Declaration information at RunningPikachu.v(343): object \"draw_i\" differs only in case from object \"DRAW_I\" in the same scope" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 343 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_k DRAW_K RunningPikachu.v(344) " "Verilog HDL Declaration information at RunningPikachu.v(344): object \"draw_k\" differs only in case from object \"DRAW_K\" in the same scope" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 344 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_a DRAW_A RunningPikachu.v(345) " "Verilog HDL Declaration information at RunningPikachu.v(345): object \"draw_a\" differs only in case from object \"DRAW_A\" in the same scope" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 345 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_c DRAW_C RunningPikachu.v(346) " "Verilog HDL Declaration information at RunningPikachu.v(346): object \"draw_c\" differs only in case from object \"DRAW_C\" in the same scope" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 346 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_h DRAW_H RunningPikachu.v(347) " "Verilog HDL Declaration information at RunningPikachu.v(347): object \"draw_h\" differs only in case from object \"DRAW_H\" in the same scope" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 347 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_u DRAW_U RunningPikachu.v(348) " "Verilog HDL Declaration information at RunningPikachu.v(348): object \"draw_u\" differs only in case from object \"DRAW_U\" in the same scope" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 348 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_r DRAW_R RunningPikachu.v(349) " "Verilog HDL Declaration information at RunningPikachu.v(349): object \"draw_r\" differs only in case from object \"DRAW_R\" in the same scope" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 349 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_n DRAW_N RunningPikachu.v(350) " "Verilog HDL Declaration information at RunningPikachu.v(350): object \"draw_n\" differs only in case from object \"DRAW_N\" in the same scope" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 350 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_g DRAW_G RunningPikachu.v(351) " "Verilog HDL Declaration information at RunningPikachu.v(351): object \"draw_g\" differs only in case from object \"DRAW_G\" in the same scope" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 351 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_s DRAW_S RunningPikachu.v(352) " "Verilog HDL Declaration information at RunningPikachu.v(352): object \"draw_s\" differs only in case from object \"DRAW_S\" in the same scope" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 352 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_t DRAW_T RunningPikachu.v(353) " "Verilog HDL Declaration information at RunningPikachu.v(353): object \"draw_t\" differs only in case from object \"DRAW_T\" in the same scope" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 353 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_ground DRAW_GROUND RunningPikachu.v(366) " "Verilog HDL Declaration information at RunningPikachu.v(366): object \"draw_ground\" differs only in case from object \"DRAW_GROUND\" in the same scope" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 366 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_death DRAW_DEATH RunningPikachu.v(370) " "Verilog HDL Declaration information at RunningPikachu.v(370): object \"draw_death\" differs only in case from object \"DRAW_DEATH\" in the same scope" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 370 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_pikachu DRAW_PIKACHU RunningPikachu.v(367) " "Verilog HDL Declaration information at RunningPikachu.v(367): object \"draw_pikachu\" differs only in case from object \"DRAW_PIKACHU\" in the same scope" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 367 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_pikachu_down DRAW_PIKACHU_DOWN RunningPikachu.v(369) " "Verilog HDL Declaration information at RunningPikachu.v(369): object \"draw_pikachu_down\" differs only in case from object \"DRAW_PIKACHU_DOWN\" in the same scope" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 369 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_holding_bar DRAW_HOLDING_BAR RunningPikachu.v(372) " "Verilog HDL Declaration information at RunningPikachu.v(372): object \"draw_holding_bar\" differs only in case from object \"DRAW_HOLDING_BAR\" in the same scope" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 372 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_pikachu_up DRAW_PIKACHU_UP RunningPikachu.v(368) " "Verilog HDL Declaration information at RunningPikachu.v(368): object \"draw_pikachu_up\" differs only in case from object \"DRAW_PIKACHU_UP\" in the same scope" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 368 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_cloud DRAW_CLOUD RunningPikachu.v(373) " "Verilog HDL Declaration information at RunningPikachu.v(373): object \"draw_cloud\" differs only in case from object \"DRAW_CLOUD\" in the same scope" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 373 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_bird DRAW_BIRD RunningPikachu.v(374) " "Verilog HDL Declaration information at RunningPikachu.v(374): object \"draw_bird\" differs only in case from object \"DRAW_BIRD\" in the same scope" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 374 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_tree DRAW_TREE RunningPikachu.v(375) " "Verilog HDL Declaration information at RunningPikachu.v(375): object \"draw_tree\" differs only in case from object \"DRAW_TREE\" in the same scope" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 375 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move MOVE RunningPikachu.v(379) " "Verilog HDL Declaration information at RunningPikachu.v(379): object \"move\" differs only in case from object \"MOVE\" in the same scope" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 379 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_death MOVE_DEATH RunningPikachu.v(380) " "Verilog HDL Declaration information at RunningPikachu.v(380): object \"move_death\" differs only in case from object \"MOVE_DEATH\" in the same scope" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 380 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_new_death DRAW_NEW_DEATH RunningPikachu.v(371) " "Verilog HDL Declaration information at RunningPikachu.v(371): object \"draw_new_death\" differs only in case from object \"DRAW_NEW_DEATH\" in the same scope" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 371 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RunningPikachu.v(1015) " "Verilog HDL information at RunningPikachu.v(1015): always construct contains both blocking and non-blocking assignments" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1015 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RunningPikachu.v(2275) " "Verilog HDL information at RunningPikachu.v(2275): always construct contains both blocking and non-blocking assignments" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2275 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningpikachu.v 4 4 " "Found 4 design units, including 4 entities, in source file runningpikachu.v" { { "Info" "ISGN_ENTITY_NAME" "1 RunningPikachu " "Found entity 1: RunningPikachu" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574969069516 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574969069516 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Found entity 3: datapath" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 871 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574969069516 ""} { "Info" "ISGN_ENTITY_NAME" "4 LFSR " "Found entity 4: LFSR" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 3230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574969069516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969069516 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RunningPikachu " "Elaborating entity \"RunningPikachu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574969069813 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outside_resetn RunningPikachu.v(75) " "Verilog HDL or VHDL warning at RunningPikachu.v(75): object \"outside_resetn\" assigned a value but never read" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574969069828 "|RunningPikachu"}
{ "Warning" "WSGN_SEARCH_FILE" "vga_adapter.v 1 1 " "Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574969069844 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574969069844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "RunningPikachu.v" "VGA" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574969069844 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_address_translator.v 1 1 " "Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574969069891 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574969069891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574969069907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574969070157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574969070172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969070172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969070172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969070172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969070172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969070172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969070172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969070172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969070172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969070172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969070172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969070172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969070172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969070172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969070172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969070172 ""}  } { { "vga_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574969070172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6m1 " "Found entity 1: altsyncram_m6m1" {  } { { "db/altsyncram_m6m1.tdf" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/db/altsyncram_m6m1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574969070266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated " "Elaborating entity \"altsyncram_m6m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574969070266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574969070344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_m6m1.tdf" "decode2" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/db/altsyncram_m6m1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574969070344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574969070406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_m6m1.tdf" "rden_decode_b" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/db/altsyncram_m6m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574969070406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/db/mux_ifb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574969070485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_m6m1.tdf" "mux3" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/db/altsyncram_m6m1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574969070485 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_pll.v 1 1 " "Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574969070532 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574969070532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574969070532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574969070657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574969070672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969070672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969070672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969070672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969070672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969070672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969070672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969070672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969070672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969070672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969070672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969070672 ""}  } { { "vga_pll.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574969070672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574969070750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574969070750 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.v 1 1 " "Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574969070797 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574969070797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574969070797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "RunningPikachu.v" "d0" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574969070813 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "is_count RunningPikachu.v(956) " "Verilog HDL Always Construct warning at RunningPikachu.v(956): inferring latch(es) for variable \"is_count\", which holds its previous value in one or more paths through the always construct" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 956 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "game_start_colour RunningPikachu.v(1074) " "Verilog HDL Always Construct warning at RunningPikachu.v(1074): inferring latch(es) for variable \"game_start_colour\", which holds its previous value in one or more paths through the always construct" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1074 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i_colour RunningPikachu.v(1307) " "Verilog HDL Always Construct warning at RunningPikachu.v(1307): inferring latch(es) for variable \"i_colour\", which holds its previous value in one or more paths through the always construct" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1307 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i1_colour RunningPikachu.v(1330) " "Verilog HDL Always Construct warning at RunningPikachu.v(1330): inferring latch(es) for variable \"i1_colour\", which holds its previous value in one or more paths through the always construct" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1330 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u_colour RunningPikachu.v(1382) " "Verilog HDL Always Construct warning at RunningPikachu.v(1382): inferring latch(es) for variable \"u_colour\", which holds its previous value in one or more paths through the always construct" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1382 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u1_colour RunningPikachu.v(1382) " "Verilog HDL Always Construct warning at RunningPikachu.v(1382): inferring latch(es) for variable \"u1_colour\", which holds its previous value in one or more paths through the always construct" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1382 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_colour RunningPikachu.v(1461) " "Verilog HDL Always Construct warning at RunningPikachu.v(1461): inferring latch(es) for variable \"n_colour\", which holds its previous value in one or more paths through the always construct" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1461 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n1_colour RunningPikachu.v(1500) " "Verilog HDL Always Construct warning at RunningPikachu.v(1500): inferring latch(es) for variable \"n1_colour\", which holds its previous value in one or more paths through the always construct" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1500 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n2_colour RunningPikachu.v(1539) " "Verilog HDL Always Construct warning at RunningPikachu.v(1539): inferring latch(es) for variable \"n2_colour\", which holds its previous value in one or more paths through the always construct" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1539 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t_colour RunningPikachu.v(1607) " "Verilog HDL Always Construct warning at RunningPikachu.v(1607): inferring latch(es) for variable \"t_colour\", which holds its previous value in one or more paths through the always construct" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1607 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t1_colour RunningPikachu.v(1607) " "Verilog HDL Always Construct warning at RunningPikachu.v(1607): inferring latch(es) for variable \"t1_colour\", which holds its previous value in one or more paths through the always construct" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1607 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_colour RunningPikachu.v(1686) " "Verilog HDL Always Construct warning at RunningPikachu.v(1686): inferring latch(es) for variable \"a_colour\", which holds its previous value in one or more paths through the always construct" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1686 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a1_colour RunningPikachu.v(1686) " "Verilog HDL Always Construct warning at RunningPikachu.v(1686): inferring latch(es) for variable \"a1_colour\", which holds its previous value in one or more paths through the always construct" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1686 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_colour RunningPikachu.v(1781) " "Verilog HDL Always Construct warning at RunningPikachu.v(1781): inferring latch(es) for variable \"r_colour\", which holds its previous value in one or more paths through the always construct" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1781 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r1_colour RunningPikachu.v(1781) " "Verilog HDL Always Construct warning at RunningPikachu.v(1781): inferring latch(es) for variable \"r1_colour\", which holds its previous value in one or more paths through the always construct" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1781 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "holding_colour RunningPikachu.v(2296) " "Verilog HDL Always Construct warning at RunningPikachu.v(2296): inferring latch(es) for variable \"holding_colour\", which holds its previous value in one or more paths through the always construct" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2296 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pikachu_dead_colour RunningPikachu.v(2404) " "Verilog HDL Always Construct warning at RunningPikachu.v(2404): inferring latch(es) for variable \"pikachu_dead_colour\", which holds its previous value in one or more paths through the always construct" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2404 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ball_colour RunningPikachu.v(2458) " "Verilog HDL Always Construct warning at RunningPikachu.v(2458): inferring latch(es) for variable \"ball_colour\", which holds its previous value in one or more paths through the always construct" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2458 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pikachu_up_colour RunningPikachu.v(2559) " "Verilog HDL Always Construct warning at RunningPikachu.v(2559): inferring latch(es) for variable \"pikachu_up_colour\", which holds its previous value in one or more paths through the always construct" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2559 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pikachu_down_colour RunningPikachu.v(2670) " "Verilog HDL Always Construct warning at RunningPikachu.v(2670): inferring latch(es) for variable \"pikachu_down_colour\", which holds its previous value in one or more paths through the always construct" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2670 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cloud_colour RunningPikachu.v(2771) " "Verilog HDL Always Construct warning at RunningPikachu.v(2771): inferring latch(es) for variable \"cloud_colour\", which holds its previous value in one or more paths through the always construct" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2771 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bird_colour RunningPikachu.v(2871) " "Verilog HDL Always Construct warning at RunningPikachu.v(2871): inferring latch(es) for variable \"bird_colour\", which holds its previous value in one or more paths through the always construct" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2871 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bird_colour\[0\] RunningPikachu.v(2875) " "Inferred latch for \"bird_colour\[0\]\" at RunningPikachu.v(2875)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2875 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bird_colour\[1\] RunningPikachu.v(2875) " "Inferred latch for \"bird_colour\[1\]\" at RunningPikachu.v(2875)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2875 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bird_colour\[2\] RunningPikachu.v(2875) " "Inferred latch for \"bird_colour\[2\]\" at RunningPikachu.v(2875)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2875 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud_colour\[0\] RunningPikachu.v(2775) " "Inferred latch for \"cloud_colour\[0\]\" at RunningPikachu.v(2775)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2775 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud_colour\[1\] RunningPikachu.v(2775) " "Inferred latch for \"cloud_colour\[1\]\" at RunningPikachu.v(2775)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2775 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud_colour\[2\] RunningPikachu.v(2775) " "Inferred latch for \"cloud_colour\[2\]\" at RunningPikachu.v(2775)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2775 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pikachu_down_colour\[0\] RunningPikachu.v(2674) " "Inferred latch for \"pikachu_down_colour\[0\]\" at RunningPikachu.v(2674)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2674 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pikachu_down_colour\[1\] RunningPikachu.v(2674) " "Inferred latch for \"pikachu_down_colour\[1\]\" at RunningPikachu.v(2674)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2674 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pikachu_down_colour\[2\] RunningPikachu.v(2674) " "Inferred latch for \"pikachu_down_colour\[2\]\" at RunningPikachu.v(2674)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2674 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pikachu_up_colour\[0\] RunningPikachu.v(2563) " "Inferred latch for \"pikachu_up_colour\[0\]\" at RunningPikachu.v(2563)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pikachu_up_colour\[1\] RunningPikachu.v(2563) " "Inferred latch for \"pikachu_up_colour\[1\]\" at RunningPikachu.v(2563)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pikachu_up_colour\[2\] RunningPikachu.v(2563) " "Inferred latch for \"pikachu_up_colour\[2\]\" at RunningPikachu.v(2563)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_colour\[0\] RunningPikachu.v(2462) " "Inferred latch for \"ball_colour\[0\]\" at RunningPikachu.v(2462)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2462 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_colour\[1\] RunningPikachu.v(2462) " "Inferred latch for \"ball_colour\[1\]\" at RunningPikachu.v(2462)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2462 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_colour\[2\] RunningPikachu.v(2462) " "Inferred latch for \"ball_colour\[2\]\" at RunningPikachu.v(2462)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2462 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pikachu_dead_colour\[0\] RunningPikachu.v(2408) " "Inferred latch for \"pikachu_dead_colour\[0\]\" at RunningPikachu.v(2408)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2408 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pikachu_dead_colour\[1\] RunningPikachu.v(2408) " "Inferred latch for \"pikachu_dead_colour\[1\]\" at RunningPikachu.v(2408)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2408 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pikachu_dead_colour\[2\] RunningPikachu.v(2408) " "Inferred latch for \"pikachu_dead_colour\[2\]\" at RunningPikachu.v(2408)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2408 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "holding_colour\[0\] RunningPikachu.v(2296) " "Inferred latch for \"holding_colour\[0\]\" at RunningPikachu.v(2296)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "holding_colour\[1\] RunningPikachu.v(2296) " "Inferred latch for \"holding_colour\[1\]\" at RunningPikachu.v(2296)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "holding_colour\[2\] RunningPikachu.v(2296) " "Inferred latch for \"holding_colour\[2\]\" at RunningPikachu.v(2296)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_colour\[0\] RunningPikachu.v(1786) " "Inferred latch for \"r1_colour\[0\]\" at RunningPikachu.v(1786)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_colour\[1\] RunningPikachu.v(1786) " "Inferred latch for \"r1_colour\[1\]\" at RunningPikachu.v(1786)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_colour\[2\] RunningPikachu.v(1786) " "Inferred latch for \"r1_colour\[2\]\" at RunningPikachu.v(1786)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_colour\[0\] RunningPikachu.v(1786) " "Inferred latch for \"r_colour\[0\]\" at RunningPikachu.v(1786)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_colour\[1\] RunningPikachu.v(1786) " "Inferred latch for \"r_colour\[1\]\" at RunningPikachu.v(1786)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_colour\[2\] RunningPikachu.v(1786) " "Inferred latch for \"r_colour\[2\]\" at RunningPikachu.v(1786)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1_colour\[0\] RunningPikachu.v(1691) " "Inferred latch for \"a1_colour\[0\]\" at RunningPikachu.v(1691)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1_colour\[1\] RunningPikachu.v(1691) " "Inferred latch for \"a1_colour\[1\]\" at RunningPikachu.v(1691)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1_colour\[2\] RunningPikachu.v(1691) " "Inferred latch for \"a1_colour\[2\]\" at RunningPikachu.v(1691)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_colour\[0\] RunningPikachu.v(1691) " "Inferred latch for \"a_colour\[0\]\" at RunningPikachu.v(1691)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_colour\[1\] RunningPikachu.v(1691) " "Inferred latch for \"a_colour\[1\]\" at RunningPikachu.v(1691)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_colour\[2\] RunningPikachu.v(1691) " "Inferred latch for \"a_colour\[2\]\" at RunningPikachu.v(1691)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_colour\[0\] RunningPikachu.v(1612) " "Inferred latch for \"t1_colour\[0\]\" at RunningPikachu.v(1612)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1612 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_colour\[1\] RunningPikachu.v(1612) " "Inferred latch for \"t1_colour\[1\]\" at RunningPikachu.v(1612)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1612 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_colour\[2\] RunningPikachu.v(1612) " "Inferred latch for \"t1_colour\[2\]\" at RunningPikachu.v(1612)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1612 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_colour\[0\] RunningPikachu.v(1612) " "Inferred latch for \"t_colour\[0\]\" at RunningPikachu.v(1612)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1612 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_colour\[1\] RunningPikachu.v(1612) " "Inferred latch for \"t_colour\[1\]\" at RunningPikachu.v(1612)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1612 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_colour\[2\] RunningPikachu.v(1612) " "Inferred latch for \"t_colour\[2\]\" at RunningPikachu.v(1612)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1612 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n2_colour\[0\] RunningPikachu.v(1543) " "Inferred latch for \"n2_colour\[0\]\" at RunningPikachu.v(1543)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1543 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n2_colour\[1\] RunningPikachu.v(1543) " "Inferred latch for \"n2_colour\[1\]\" at RunningPikachu.v(1543)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1543 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n2_colour\[2\] RunningPikachu.v(1543) " "Inferred latch for \"n2_colour\[2\]\" at RunningPikachu.v(1543)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1543 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n1_colour\[0\] RunningPikachu.v(1504) " "Inferred latch for \"n1_colour\[0\]\" at RunningPikachu.v(1504)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1504 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n1_colour\[1\] RunningPikachu.v(1504) " "Inferred latch for \"n1_colour\[1\]\" at RunningPikachu.v(1504)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1504 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n1_colour\[2\] RunningPikachu.v(1504) " "Inferred latch for \"n1_colour\[2\]\" at RunningPikachu.v(1504)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1504 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_colour\[0\] RunningPikachu.v(1465) " "Inferred latch for \"n_colour\[0\]\" at RunningPikachu.v(1465)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1465 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_colour\[1\] RunningPikachu.v(1465) " "Inferred latch for \"n_colour\[1\]\" at RunningPikachu.v(1465)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1465 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_colour\[2\] RunningPikachu.v(1465) " "Inferred latch for \"n_colour\[2\]\" at RunningPikachu.v(1465)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1465 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1_colour\[0\] RunningPikachu.v(1387) " "Inferred latch for \"u1_colour\[0\]\" at RunningPikachu.v(1387)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1_colour\[1\] RunningPikachu.v(1387) " "Inferred latch for \"u1_colour\[1\]\" at RunningPikachu.v(1387)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1_colour\[2\] RunningPikachu.v(1387) " "Inferred latch for \"u1_colour\[2\]\" at RunningPikachu.v(1387)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_colour\[0\] RunningPikachu.v(1387) " "Inferred latch for \"u_colour\[0\]\" at RunningPikachu.v(1387)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_colour\[1\] RunningPikachu.v(1387) " "Inferred latch for \"u_colour\[1\]\" at RunningPikachu.v(1387)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_colour\[2\] RunningPikachu.v(1387) " "Inferred latch for \"u_colour\[2\]\" at RunningPikachu.v(1387)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1_colour\[0\] RunningPikachu.v(1334) " "Inferred latch for \"i1_colour\[0\]\" at RunningPikachu.v(1334)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1_colour\[1\] RunningPikachu.v(1334) " "Inferred latch for \"i1_colour\[1\]\" at RunningPikachu.v(1334)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1_colour\[2\] RunningPikachu.v(1334) " "Inferred latch for \"i1_colour\[2\]\" at RunningPikachu.v(1334)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_colour\[0\] RunningPikachu.v(1311) " "Inferred latch for \"i_colour\[0\]\" at RunningPikachu.v(1311)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_colour\[1\] RunningPikachu.v(1311) " "Inferred latch for \"i_colour\[1\]\" at RunningPikachu.v(1311)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_colour\[2\] RunningPikachu.v(1311) " "Inferred latch for \"i_colour\[2\]\" at RunningPikachu.v(1311)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_start_colour\[0\] RunningPikachu.v(1078) " "Inferred latch for \"game_start_colour\[0\]\" at RunningPikachu.v(1078)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1078 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_start_colour\[1\] RunningPikachu.v(1078) " "Inferred latch for \"game_start_colour\[1\]\" at RunningPikachu.v(1078)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1078 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_start_colour\[2\] RunningPikachu.v(1078) " "Inferred latch for \"game_start_colour\[2\]\" at RunningPikachu.v(1078)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1078 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_count RunningPikachu.v(958) " "Inferred latch for \"is_count\" at RunningPikachu.v(958)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 958 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 "|RunningPikachu|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR datapath:d0\|LFSR:l0 " "Elaborating entity \"LFSR\" for hierarchy \"datapath:d0\|LFSR:l0\"" {  } { { "RunningPikachu.v" "l0" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 3190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574969070860 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RunningPikachu.v(3240) " "Verilog HDL assignment warning at RunningPikachu.v(3240): truncated value with size 32 to match size of target (1)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 3240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574969070875 "|RunningPikachu|datapath:d0|LFSR:l0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c0 " "Elaborating entity \"control\" for hierarchy \"control:c0\"" {  } { { "RunningPikachu.v" "c0" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574969070891 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state RunningPikachu.v(439) " "Verilog HDL Always Construct warning at RunningPikachu.v(439): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574969070891 "|RunningPikachu|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "RunningPikachu.v(618) " "Verilog HDL Case Statement warning at RunningPikachu.v(618): incomplete case statement has no default case item" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 618 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1574969070891 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "RunningPikachu.v(618) " "Verilog HDL Case Statement information at RunningPikachu.v(618): all case item expressions in this case statement are onehot" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 618 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1574969070891 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_NEW_DEATH RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_NEW_DEATH\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070891 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.RESET_DEATH RunningPikachu.v(439) " "Inferred latch for \"next_state.RESET_DEATH\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070891 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MOVE_DEATH RunningPikachu.v(439) " "Inferred latch for \"next_state.MOVE_DEATH\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070891 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ERASE_DEATH RunningPikachu.v(439) " "Inferred latch for \"next_state.ERASE_DEATH\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070891 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.COUNT_FRAME_DEATH RunningPikachu.v(439) " "Inferred latch for \"next_state.COUNT_FRAME_DEATH\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070891 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MOVE RunningPikachu.v(439) " "Inferred latch for \"next_state.MOVE\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070891 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ERASE RunningPikachu.v(439) " "Inferred latch for \"next_state.ERASE\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070891 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.COUNT_FRAME RunningPikachu.v(439) " "Inferred latch for \"next_state.COUNT_FRAME\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070891 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_TREE RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_TREE\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070891 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_BIRD RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_BIRD\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070891 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_CLOUD RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_CLOUD\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070891 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_PIKACHU_UP RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_PIKACHU_UP\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_HOLDING_BAR RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_HOLDING_BAR\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_PIKACHU_DOWN RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_PIKACHU_DOWN\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_PIKACHU RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_PIKACHU\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_DEATH RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_DEATH\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.RESET RunningPikachu.v(439) " "Inferred latch for \"next_state.RESET\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_GROUND RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_GROUND\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.START_WAIT RunningPikachu.v(439) " "Inferred latch for \"next_state.START_WAIT\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.START RunningPikachu.v(439) " "Inferred latch for \"next_state.START\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ERASE_START RunningPikachu.v(439) " "Inferred latch for \"next_state.ERASE_START\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.COUNT_FRAME_ERASE RunningPikachu.v(439) " "Inferred latch for \"next_state.COUNT_FRAME_ERASE\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.CHOOSE_LETTER RunningPikachu.v(439) " "Inferred latch for \"next_state.CHOOSE_LETTER\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.COUNT_FRAME_START RunningPikachu.v(439) " "Inferred latch for \"next_state.COUNT_FRAME_START\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_U_1 RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_U_1\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_I_1 RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_I_1\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_N_2 RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_N_2\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_N_1 RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_N_1\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_T_1 RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_T_1\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_R_1 RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_R_1\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_A_1 RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_A_1\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_T RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_T\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_S RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_S\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_G RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_G\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_N RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_N\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_R RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_R\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_U RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_U\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_H RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_H\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_C RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_C\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_A RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_A\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_K RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_K\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_I RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_I\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_P RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_P\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_START_SCENE RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_START_SCENE\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_BALL RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_BALL\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_GROUND_LOW RunningPikachu.v(439) " "Inferred latch for \"next_state.DRAW_GROUND_LOW\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INITIAL RunningPikachu.v(439) " "Inferred latch for \"next_state.INITIAL\" at RunningPikachu.v(439)" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969070906 "|RunningPikachu|control:c0"}
{ "Warning" "WSGN_SEARCH_FILE" "ram32x5.v 1 1 " "Using design file ram32x5.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x5 " "Found entity 1: ram32x5" {  } { { "ram32x5.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/ram32x5.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574969070938 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574969070938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram32x5 ram32x5:r0 " "Elaborating entity \"ram32x5\" for hierarchy \"ram32x5:r0\"" {  } { { "RunningPikachu.v" "r0" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574969070938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram32x5:r0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram32x5:r0\|altsyncram:altsyncram_component\"" {  } { { "ram32x5.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/ram32x5.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574969070985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram32x5:r0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram32x5:r0\|altsyncram:altsyncram_component\"" {  } { { "ram32x5.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/ram32x5.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574969071000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram32x5:r0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram32x5:r0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969071000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969071000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969071000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969071000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969071000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969071000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969071000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969071000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969071000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969071000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969071000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969071000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 5 " "Parameter \"width_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969071000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969071000 ""}  } { { "ram32x5.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/ram32x5.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574969071000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p9m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p9m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p9m1 " "Found entity 1: altsyncram_p9m1" {  } { { "db/altsyncram_p9m1.tdf" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/db/altsyncram_p9m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574969071064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969071064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p9m1 ram32x5:r0\|altsyncram:altsyncram_component\|altsyncram_p9m1:auto_generated " "Elaborating entity \"altsyncram_p9m1\" for hierarchy \"ram32x5:r0\|altsyncram:altsyncram_component\|altsyncram_p9m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574969071064 ""}
{ "Warning" "WSGN_SEARCH_FILE" "outsidecounter.v 4 4 " "Using design file outsidecounter.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 outsideCounter " "Found entity 1: outsideCounter" {  } { { "outsidecounter.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/outsidecounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574969071094 ""} { "Info" "ISGN_ENTITY_NAME" "2 RateDivider " "Found entity 2: RateDivider" {  } { { "outsidecounter.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/outsidecounter.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574969071094 ""} { "Info" "ISGN_ENTITY_NAME" "3 DisplayCounter " "Found entity 3: DisplayCounter" {  } { { "outsidecounter.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/outsidecounter.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574969071094 ""} { "Info" "ISGN_ENTITY_NAME" "4 hex_decoder " "Found entity 4: hex_decoder" {  } { { "outsidecounter.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/outsidecounter.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574969071094 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574969071094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outsideCounter outsideCounter:o1 " "Elaborating entity \"outsideCounter\" for hierarchy \"outsideCounter:o1\"" {  } { { "RunningPikachu.v" "o1" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574969071094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RateDivider outsideCounter:o1\|RateDivider:rate " "Elaborating entity \"RateDivider\" for hierarchy \"outsideCounter:o1\|RateDivider:rate\"" {  } { { "outsidecounter.v" "rate" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/outsidecounter.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574969071110 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outsidecounter.v(55) " "Verilog HDL assignment warning at outsidecounter.v(55): truncated value with size 32 to match size of target (1)" {  } { { "outsidecounter.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/outsidecounter.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574969071125 "|RunningPikachu|outsideCounter:o1|RateDivider:rate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayCounter outsideCounter:o1\|DisplayCounter:dis " "Elaborating entity \"DisplayCounter\" for hierarchy \"outsideCounter:o1\|DisplayCounter:dis\"" {  } { { "outsidecounter.v" "dis" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/outsidecounter.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574969071125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder outsideCounter:o1\|hex_decoder:h0 " "Elaborating entity \"hex_decoder\" for hierarchy \"outsideCounter:o1\|hex_decoder:h0\"" {  } { { "outsidecounter.v" "h0" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/outsidecounter.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574969071141 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|n2_colour\[1\] datapath:d0\|n2_colour\[2\] " "Duplicate LATCH primitive \"datapath:d0\|n2_colour\[1\]\" merged with LATCH primitive \"datapath:d0\|n2_colour\[2\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1543 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|n2_colour\[0\] datapath:d0\|n2_colour\[2\] " "Duplicate LATCH primitive \"datapath:d0\|n2_colour\[0\]\" merged with LATCH primitive \"datapath:d0\|n2_colour\[2\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1543 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|n1_colour\[1\] datapath:d0\|n1_colour\[2\] " "Duplicate LATCH primitive \"datapath:d0\|n1_colour\[1\]\" merged with LATCH primitive \"datapath:d0\|n1_colour\[2\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1504 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|n1_colour\[0\] datapath:d0\|n1_colour\[2\] " "Duplicate LATCH primitive \"datapath:d0\|n1_colour\[0\]\" merged with LATCH primitive \"datapath:d0\|n1_colour\[2\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1504 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|n_colour\[1\] datapath:d0\|n_colour\[2\] " "Duplicate LATCH primitive \"datapath:d0\|n_colour\[1\]\" merged with LATCH primitive \"datapath:d0\|n_colour\[2\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1465 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|n_colour\[0\] datapath:d0\|n_colour\[2\] " "Duplicate LATCH primitive \"datapath:d0\|n_colour\[0\]\" merged with LATCH primitive \"datapath:d0\|n_colour\[2\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1465 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|u1_colour\[0\] datapath:d0\|u1_colour\[2\] " "Duplicate LATCH primitive \"datapath:d0\|u1_colour\[0\]\" merged with LATCH primitive \"datapath:d0\|u1_colour\[2\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1387 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|u1_colour\[1\] datapath:d0\|u1_colour\[2\] " "Duplicate LATCH primitive \"datapath:d0\|u1_colour\[1\]\" merged with LATCH primitive \"datapath:d0\|u1_colour\[2\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1387 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|u_colour\[0\] datapath:d0\|u_colour\[2\] " "Duplicate LATCH primitive \"datapath:d0\|u_colour\[0\]\" merged with LATCH primitive \"datapath:d0\|u_colour\[2\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1387 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|u_colour\[1\] datapath:d0\|u_colour\[2\] " "Duplicate LATCH primitive \"datapath:d0\|u_colour\[1\]\" merged with LATCH primitive \"datapath:d0\|u_colour\[2\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1387 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|i1_colour\[1\] datapath:d0\|i1_colour\[2\] " "Duplicate LATCH primitive \"datapath:d0\|i1_colour\[1\]\" merged with LATCH primitive \"datapath:d0\|i1_colour\[2\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1334 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|i1_colour\[0\] datapath:d0\|i1_colour\[2\] " "Duplicate LATCH primitive \"datapath:d0\|i1_colour\[0\]\" merged with LATCH primitive \"datapath:d0\|i1_colour\[2\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1334 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|i_colour\[1\] datapath:d0\|i_colour\[2\] " "Duplicate LATCH primitive \"datapath:d0\|i_colour\[1\]\" merged with LATCH primitive \"datapath:d0\|i_colour\[2\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1311 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|i_colour\[0\] datapath:d0\|i_colour\[2\] " "Duplicate LATCH primitive \"datapath:d0\|i_colour\[0\]\" merged with LATCH primitive \"datapath:d0\|i_colour\[2\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1311 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|r1_colour\[0\] datapath:d0\|r1_colour\[2\] " "Duplicate LATCH primitive \"datapath:d0\|r1_colour\[0\]\" merged with LATCH primitive \"datapath:d0\|r1_colour\[2\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1786 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|r1_colour\[1\] datapath:d0\|r1_colour\[2\] " "Duplicate LATCH primitive \"datapath:d0\|r1_colour\[1\]\" merged with LATCH primitive \"datapath:d0\|r1_colour\[2\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1786 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|r_colour\[0\] datapath:d0\|r_colour\[2\] " "Duplicate LATCH primitive \"datapath:d0\|r_colour\[0\]\" merged with LATCH primitive \"datapath:d0\|r_colour\[2\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1786 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|r_colour\[1\] datapath:d0\|r_colour\[2\] " "Duplicate LATCH primitive \"datapath:d0\|r_colour\[1\]\" merged with LATCH primitive \"datapath:d0\|r_colour\[2\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1786 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|a1_colour\[0\] datapath:d0\|a1_colour\[2\] " "Duplicate LATCH primitive \"datapath:d0\|a1_colour\[0\]\" merged with LATCH primitive \"datapath:d0\|a1_colour\[2\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1691 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|a1_colour\[1\] datapath:d0\|a1_colour\[2\] " "Duplicate LATCH primitive \"datapath:d0\|a1_colour\[1\]\" merged with LATCH primitive \"datapath:d0\|a1_colour\[2\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1691 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|a_colour\[0\] datapath:d0\|a_colour\[2\] " "Duplicate LATCH primitive \"datapath:d0\|a_colour\[0\]\" merged with LATCH primitive \"datapath:d0\|a_colour\[2\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1691 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|a_colour\[1\] datapath:d0\|a_colour\[2\] " "Duplicate LATCH primitive \"datapath:d0\|a_colour\[1\]\" merged with LATCH primitive \"datapath:d0\|a_colour\[2\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1691 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|t1_colour\[0\] datapath:d0\|t1_colour\[2\] " "Duplicate LATCH primitive \"datapath:d0\|t1_colour\[0\]\" merged with LATCH primitive \"datapath:d0\|t1_colour\[2\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1612 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|t1_colour\[1\] datapath:d0\|t1_colour\[2\] " "Duplicate LATCH primitive \"datapath:d0\|t1_colour\[1\]\" merged with LATCH primitive \"datapath:d0\|t1_colour\[2\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1612 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|t_colour\[0\] datapath:d0\|t_colour\[2\] " "Duplicate LATCH primitive \"datapath:d0\|t_colour\[0\]\" merged with LATCH primitive \"datapath:d0\|t_colour\[2\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1612 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|t_colour\[1\] datapath:d0\|t_colour\[2\] " "Duplicate LATCH primitive \"datapath:d0\|t_colour\[1\]\" merged with LATCH primitive \"datapath:d0\|t_colour\[2\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1612 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|pikachu_dead_colour\[0\] datapath:d0\|pikachu_dead_colour\[1\] " "Duplicate LATCH primitive \"datapath:d0\|pikachu_dead_colour\[0\]\" merged with LATCH primitive \"datapath:d0\|pikachu_dead_colour\[1\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2408 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|ball_colour\[0\] datapath:d0\|ball_colour\[1\] " "Duplicate LATCH primitive \"datapath:d0\|ball_colour\[0\]\" merged with LATCH primitive \"datapath:d0\|ball_colour\[1\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2462 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d0\|game_start_colour\[0\] datapath:d0\|game_start_colour\[1\] " "Duplicate LATCH primitive \"datapath:d0\|game_start_colour\[0\]\" merged with LATCH primitive \"datapath:d0\|game_start_colour\[1\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1078 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574969076954 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:d0\|bird_colour\[2\] " "Latch datapath:d0\|bird_colour\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:d0\|bird_y\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:d0\|bird_y\[2\]" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2836 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR datapath:d0\|bird_y\[2\] " "Ports ENA and CLR on the latch are fed by the same signal datapath:d0\|bird_y\[2\]" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2836 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2875 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:d0\|pikachu_down_colour\[2\] " "Latch datapath:d0\|pikachu_down_colour\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:d0\|pikachu_y_down_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:d0\|pikachu_y_down_counter\[2\]" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2638 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2674 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:d0\|pikachu_up_colour\[2\] " "Latch datapath:d0\|pikachu_up_colour\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:d0\|pikachu_y_up_counter\[0\] " "Ports D and ENA on the latch are fed by the same signal datapath:d0\|pikachu_y_up_counter\[0\]" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2513 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR datapath:d0\|pikachu_y_up_counter\[2\] " "Ports ENA and CLR on the latch are fed by the same signal datapath:d0\|pikachu_y_up_counter\[2\]" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2513 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2563 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:d0\|pikachu_dead_colour\[2\] " "Latch datapath:d0\|pikachu_dead_colour\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:d0\|pikachu_y_dead_counter\[0\] " "Ports D and ENA on the latch are fed by the same signal datapath:d0\|pikachu_y_dead_counter\[0\]" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2364 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2408 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:d0\|ball_colour\[2\] " "Latch datapath:d0\|ball_colour\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:d0\|pikachu_y_dead_counter\[0\] " "Ports D and ENA on the latch are fed by the same signal datapath:d0\|pikachu_y_dead_counter\[0\]" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2364 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2462 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:d0\|game_start_colour\[2\] " "Latch datapath:d0\|game_start_colour\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|current_state.DRAW_START_SCENE " "Ports D and ENA on the latch are fed by the same signal control:c0\|current_state.DRAW_START_SCENE" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1078 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:d0\|bird_colour\[1\] " "Latch datapath:d0\|bird_colour\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:d0\|bird_y\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:d0\|bird_y\[1\]" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2836 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2875 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:d0\|pikachu_down_colour\[1\] " "Latch datapath:d0\|pikachu_down_colour\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:d0\|pikachu_y_down_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:d0\|pikachu_y_down_counter\[2\]" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2638 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2674 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:d0\|pikachu_dead_colour\[1\] " "Latch datapath:d0\|pikachu_dead_colour\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:d0\|pikachu_y_dead_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:d0\|pikachu_y_dead_counter\[2\]" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2364 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2408 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:d0\|ball_colour\[1\] " "Latch datapath:d0\|ball_colour\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:d0\|pikachu_y_dead_counter\[0\] " "Ports D and ENA on the latch are fed by the same signal datapath:d0\|pikachu_y_dead_counter\[0\]" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2364 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR datapath:d0\|pikachu_y_dead_counter\[2\] " "Ports ENA and CLR on the latch are fed by the same signal datapath:d0\|pikachu_y_dead_counter\[2\]" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2364 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2462 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:d0\|game_start_colour\[1\] " "Latch datapath:d0\|game_start_colour\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|current_state.DRAW_START_SCENE " "Ports D and ENA on the latch are fed by the same signal control:c0\|current_state.DRAW_START_SCENE" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 1078 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:d0\|bird_colour\[0\] " "Latch datapath:d0\|bird_colour\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:d0\|bird_y\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:d0\|bird_y\[2\]" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2836 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2875 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:d0\|pikachu_down_colour\[0\] " "Latch datapath:d0\|pikachu_down_colour\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:d0\|pikachu_y_down_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:d0\|pikachu_y_down_counter\[2\]" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2638 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 2674 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state.DRAW_P_3884 " "Latch control:c0\|next_state.DRAW_P_3884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|current_state.CHOOSE_LETTER " "Ports D and ENA on the latch are fed by the same signal control:c0\|current_state.CHOOSE_LETTER" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state.DRAW_I_3847 " "Latch control:c0\|next_state.DRAW_I_3847 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|current_state.CHOOSE_LETTER " "Ports D and ENA on the latch are fed by the same signal control:c0\|current_state.CHOOSE_LETTER" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state.DRAW_K_3810 " "Latch control:c0\|next_state.DRAW_K_3810 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|current_state.CHOOSE_LETTER " "Ports D and ENA on the latch are fed by the same signal control:c0\|current_state.CHOOSE_LETTER" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state.DRAW_A_3773 " "Latch control:c0\|next_state.DRAW_A_3773 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|current_state.CHOOSE_LETTER " "Ports D and ENA on the latch are fed by the same signal control:c0\|current_state.CHOOSE_LETTER" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state.DRAW_C_3736 " "Latch control:c0\|next_state.DRAW_C_3736 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|current_state.CHOOSE_LETTER " "Ports D and ENA on the latch are fed by the same signal control:c0\|current_state.CHOOSE_LETTER" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state.DRAW_I_1_3255 " "Latch control:c0\|next_state.DRAW_I_1_3255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|current_state.CHOOSE_LETTER " "Ports D and ENA on the latch are fed by the same signal control:c0\|current_state.CHOOSE_LETTER" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state.DRAW_U_3662 " "Latch control:c0\|next_state.DRAW_U_3662 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|current_state.CHOOSE_LETTER " "Ports D and ENA on the latch are fed by the same signal control:c0\|current_state.CHOOSE_LETTER" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state.DRAW_U_1_3218 " "Latch control:c0\|next_state.DRAW_U_1_3218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|current_state.CHOOSE_LETTER " "Ports D and ENA on the latch are fed by the same signal control:c0\|current_state.CHOOSE_LETTER" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state.DRAW_H_3699 " "Latch control:c0\|next_state.DRAW_H_3699 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|current_state.CHOOSE_LETTER " "Ports D and ENA on the latch are fed by the same signal control:c0\|current_state.CHOOSE_LETTER" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state.DRAW_S_3514 " "Latch control:c0\|next_state.DRAW_S_3514 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|current_state.CHOOSE_LETTER " "Ports D and ENA on the latch are fed by the same signal control:c0\|current_state.CHOOSE_LETTER" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state.DRAW_G_3551 " "Latch control:c0\|next_state.DRAW_G_3551 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|current_state.CHOOSE_LETTER " "Ports D and ENA on the latch are fed by the same signal control:c0\|current_state.CHOOSE_LETTER" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state.DRAW_N_2_3292 " "Latch control:c0\|next_state.DRAW_N_2_3292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|current_state.CHOOSE_LETTER " "Ports D and ENA on the latch are fed by the same signal control:c0\|current_state.CHOOSE_LETTER" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state.DRAW_N_1_3329 " "Latch control:c0\|next_state.DRAW_N_1_3329 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|current_state.CHOOSE_LETTER " "Ports D and ENA on the latch are fed by the same signal control:c0\|current_state.CHOOSE_LETTER" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state.DRAW_N_3588 " "Latch control:c0\|next_state.DRAW_N_3588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|current_state.CHOOSE_LETTER " "Ports D and ENA on the latch are fed by the same signal control:c0\|current_state.CHOOSE_LETTER" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state.DRAW_R_3625 " "Latch control:c0\|next_state.DRAW_R_3625 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|current_state.CHOOSE_LETTER " "Ports D and ENA on the latch are fed by the same signal control:c0\|current_state.CHOOSE_LETTER" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574969076954 ""}  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 439 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574969076954 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574969113719 "|RunningPikachu|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574969113719 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574969113922 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574969117313 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ram32x5:r0\|altsyncram:altsyncram_component\|altsyncram_p9m1:auto_generated\|ALTSYNCRAM 4 " "Removed 4 MSB VCC or GND address nodes from RAM block \"ram32x5:r0\|altsyncram:altsyncram_component\|altsyncram_p9m1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_p9m1.tdf" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/db/altsyncram_p9m1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x5.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/ram32x5.v" 102 0 0 } } { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 289 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574969117328 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/RunningPikachu/output_files/RunningPikachu.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/RunningPikachu/output_files/RunningPikachu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969117438 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574969117860 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574969117860 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1574969118297 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1574969118297 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574969118469 "|RunningPikachu|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574969118469 "|RunningPikachu|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574969118469 "|RunningPikachu|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574969118469 "|RunningPikachu|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574969118469 "|RunningPikachu|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574969118469 "|RunningPikachu|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574969118469 "|RunningPikachu|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574969118469 "|RunningPikachu|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574969118469 "|RunningPikachu|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "RunningPikachu.v" "" { Text "C:/intelFPGA_lite/18.1/RunningPikachu/RunningPikachu.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574969118469 "|RunningPikachu|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574969118469 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2114 " "Implemented 2114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574969118469 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574969118469 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2007 " "Implemented 2007 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574969118469 ""} { "Info" "ICUT_CUT_TM_RAMS" "14 " "Implemented 14 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574969118469 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1574969118469 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574969118469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574969118532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 14:25:18 2019 " "Processing ended: Thu Nov 28 14:25:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574969118532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574969118532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574969118532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574969118532 ""}
