{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 17 00:40:46 2010 " "Info: Processing started: Sat Jul 17 00:40:46 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Regfile -c Regfile --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Regfile -c Regfile --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 4 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "RF~1524 WriteReg\[0\] clock 16.665 ns register " "Info: tsu for register \"RF~1524\" (data pin = \"WriteReg\[0\]\", clock pin = \"clock\") is 16.665 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.874 ns + Longest pin register " "Info: + Longest pin to register delay is 19.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns WriteReg\[0\] 1 PIN PIN_168 17 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_168; Fanout = 17; PIN Node = 'WriteReg\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteReg[0] } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.295 ns) + CELL(0.292 ns) 9.056 ns WideOr0~22 2 COMB LC_X29_Y22_N0 64 " "Info: 2: + IC(7.295 ns) + CELL(0.292 ns) = 9.056 ns; Loc. = LC_X29_Y22_N0; Fanout = 64; COMB Node = 'WideOr0~22'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.587 ns" { WriteReg[0] WideOr0~22 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.119 ns) + CELL(0.114 ns) 13.289 ns RF~39006 3 COMB LC_X36_Y9_N8 31 " "Info: 3: + IC(4.119 ns) + CELL(0.114 ns) = 13.289 ns; Loc. = LC_X36_Y9_N8; Fanout = 31; COMB Node = 'RF~39006'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.233 ns" { WideOr0~22 RF~39006 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.470 ns) + CELL(0.115 ns) 19.874 ns RF~1524 4 REG LC_X26_Y19_N6 2 " "Info: 4: + IC(6.470 ns) + CELL(0.115 ns) = 19.874 ns; Loc. = LC_X26_Y19_N6; Fanout = 2; REG Node = 'RF~1524'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.585 ns" { RF~39006 RF~1524 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.990 ns ( 10.01 % ) " "Info: Total cell delay = 1.990 ns ( 10.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.884 ns ( 89.99 % ) " "Info: Total interconnect delay = 17.884 ns ( 89.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "19.874 ns" { WriteReg[0] WideOr0~22 RF~39006 RF~1524 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "19.874 ns" { WriteReg[0] {} WriteReg[0]~out0 {} WideOr0~22 {} RF~39006 {} RF~1524 {} } { 0.000ns 0.000ns 7.295ns 4.119ns 6.470ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.246 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_29 1024 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1024; CLK Node = 'clock'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns RF~1524 2 REG LC_X26_Y19_N6 2 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X26_Y19_N6; Fanout = 2; REG Node = 'RF~1524'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { clock RF~1524 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { clock RF~1524 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { clock {} clock~out0 {} RF~1524 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "19.874 ns" { WriteReg[0] WideOr0~22 RF~39006 RF~1524 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "19.874 ns" { WriteReg[0] {} WriteReg[0]~out0 {} WideOr0~22 {} RF~39006 {} RF~1524 {} } { 0.000ns 0.000ns 7.295ns 4.119ns 6.470ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.115ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { clock RF~1524 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { clock {} clock~out0 {} RF~1524 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Data1\[14\] RF~188 22.774 ns register " "Info: tco from clock \"clock\" to destination pin \"Data1\[14\]\" through register \"RF~188\" is 22.774 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.111 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_29 1024 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1024; CLK Node = 'clock'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns RF~188 2 REG LC_X27_Y12_N3 2 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X27_Y12_N3; Fanout = 2; REG Node = 'RF~188'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { clock RF~188 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clock RF~188 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clock {} clock~out0 {} RF~188 {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.439 ns + Longest register pin " "Info: + Longest register to pin delay is 19.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RF~188 1 REG LC_X27_Y12_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X27_Y12_N3; Fanout = 2; REG Node = 'RF~188'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF~188 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.673 ns) + CELL(0.442 ns) 2.115 ns RF~38616 2 COMB LC_X27_Y11_N8 1 " "Info: 2: + IC(1.673 ns) + CELL(0.442 ns) = 2.115 ns; Loc. = LC_X27_Y11_N8; Fanout = 1; COMB Node = 'RF~38616'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { RF~188 RF~38616 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.442 ns) 3.797 ns RF~38617 3 COMB LC_X27_Y10_N6 1 " "Info: 3: + IC(1.240 ns) + CELL(0.442 ns) = 3.797 ns; Loc. = LC_X27_Y10_N6; Fanout = 1; COMB Node = 'RF~38617'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { RF~38616 RF~38617 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.745 ns) + CELL(0.114 ns) 6.656 ns RF~38618 4 COMB LC_X36_Y12_N2 1 " "Info: 4: + IC(2.745 ns) + CELL(0.114 ns) = 6.656 ns; Loc. = LC_X36_Y12_N2; Fanout = 1; COMB Node = 'RF~38618'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { RF~38617 RF~38618 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.582 ns) + CELL(0.590 ns) 10.828 ns RF~38621 5 COMB LC_X29_Y14_N9 1 " "Info: 5: + IC(3.582 ns) + CELL(0.590 ns) = 10.828 ns; Loc. = LC_X29_Y14_N9; Fanout = 1; COMB Node = 'RF~38621'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.172 ns" { RF~38618 RF~38621 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.352 ns) + CELL(0.590 ns) 13.770 ns RF~38622 6 COMB LC_X30_Y8_N8 1 " "Info: 6: + IC(2.352 ns) + CELL(0.590 ns) = 13.770 ns; Loc. = LC_X30_Y8_N8; Fanout = 1; COMB Node = 'RF~38622'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { RF~38621 RF~38622 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.561 ns) + CELL(2.108 ns) 19.439 ns Data1\[14\] 7 PIN PIN_78 0 " "Info: 7: + IC(3.561 ns) + CELL(2.108 ns) = 19.439 ns; Loc. = PIN_78; Fanout = 0; PIN Node = 'Data1\[14\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.669 ns" { RF~38622 Data1[14] } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.286 ns ( 22.05 % ) " "Info: Total cell delay = 4.286 ns ( 22.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.153 ns ( 77.95 % ) " "Info: Total interconnect delay = 15.153 ns ( 77.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "19.439 ns" { RF~188 RF~38616 RF~38617 RF~38618 RF~38621 RF~38622 Data1[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "19.439 ns" { RF~188 {} RF~38616 {} RF~38617 {} RF~38618 {} RF~38621 {} RF~38622 {} Data1[14] {} } { 0.000ns 1.673ns 1.240ns 2.745ns 3.582ns 2.352ns 3.561ns } { 0.000ns 0.442ns 0.442ns 0.114ns 0.590ns 0.590ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clock RF~188 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clock {} clock~out0 {} RF~188 {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "19.439 ns" { RF~188 RF~38616 RF~38617 RF~38618 RF~38621 RF~38622 Data1[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "19.439 ns" { RF~188 {} RF~38616 {} RF~38617 {} RF~38618 {} RF~38621 {} RF~38622 {} Data1[14] {} } { 0.000ns 1.673ns 1.240ns 2.745ns 3.582ns 2.352ns 3.561ns } { 0.000ns 0.442ns 0.442ns 0.114ns 0.590ns 0.590ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "Read1\[0\] Data1\[14\] 29.154 ns Longest " "Info: Longest tpd from source pin \"Read1\[0\]\" to destination pin \"Data1\[14\]\" is 29.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Read1\[0\] 1 PIN PIN_164 240 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_164; Fanout = 240; PIN Node = 'Read1\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read1[0] } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(10.247 ns) + CELL(0.114 ns) 11.830 ns RF~38616 2 COMB LC_X27_Y11_N8 1 " "Info: 2: + IC(10.247 ns) + CELL(0.114 ns) = 11.830 ns; Loc. = LC_X27_Y11_N8; Fanout = 1; COMB Node = 'RF~38616'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.361 ns" { Read1[0] RF~38616 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.442 ns) 13.512 ns RF~38617 3 COMB LC_X27_Y10_N6 1 " "Info: 3: + IC(1.240 ns) + CELL(0.442 ns) = 13.512 ns; Loc. = LC_X27_Y10_N6; Fanout = 1; COMB Node = 'RF~38617'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { RF~38616 RF~38617 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.745 ns) + CELL(0.114 ns) 16.371 ns RF~38618 4 COMB LC_X36_Y12_N2 1 " "Info: 4: + IC(2.745 ns) + CELL(0.114 ns) = 16.371 ns; Loc. = LC_X36_Y12_N2; Fanout = 1; COMB Node = 'RF~38618'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { RF~38617 RF~38618 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.582 ns) + CELL(0.590 ns) 20.543 ns RF~38621 5 COMB LC_X29_Y14_N9 1 " "Info: 5: + IC(3.582 ns) + CELL(0.590 ns) = 20.543 ns; Loc. = LC_X29_Y14_N9; Fanout = 1; COMB Node = 'RF~38621'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.172 ns" { RF~38618 RF~38621 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.352 ns) + CELL(0.590 ns) 23.485 ns RF~38622 6 COMB LC_X30_Y8_N8 1 " "Info: 6: + IC(2.352 ns) + CELL(0.590 ns) = 23.485 ns; Loc. = LC_X30_Y8_N8; Fanout = 1; COMB Node = 'RF~38622'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { RF~38621 RF~38622 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.561 ns) + CELL(2.108 ns) 29.154 ns Data1\[14\] 7 PIN PIN_78 0 " "Info: 7: + IC(3.561 ns) + CELL(2.108 ns) = 29.154 ns; Loc. = PIN_78; Fanout = 0; PIN Node = 'Data1\[14\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.669 ns" { RF~38622 Data1[14] } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.427 ns ( 18.61 % ) " "Info: Total cell delay = 5.427 ns ( 18.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "23.727 ns ( 81.39 % ) " "Info: Total interconnect delay = 23.727 ns ( 81.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "29.154 ns" { Read1[0] RF~38616 RF~38617 RF~38618 RF~38621 RF~38622 Data1[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "29.154 ns" { Read1[0] {} Read1[0]~out0 {} RF~38616 {} RF~38617 {} RF~38618 {} RF~38621 {} RF~38622 {} Data1[14] {} } { 0.000ns 0.000ns 10.247ns 1.240ns 2.745ns 3.582ns 2.352ns 3.561ns } { 0.000ns 1.469ns 0.114ns 0.442ns 0.114ns 0.590ns 0.590ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "RF~1616 WriteData\[24\] clock -0.906 ns register " "Info: th for register \"RF~1616\" (data pin = \"WriteData\[24\]\", clock pin = \"clock\") is -0.906 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.111 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_29 1024 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1024; CLK Node = 'clock'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns RF~1616 2 REG LC_X36_Y9_N6 2 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X36_Y9_N6; Fanout = 2; REG Node = 'RF~1616'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { clock RF~1616 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clock RF~1616 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clock {} clock~out0 {} RF~1616 {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.032 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns WriteData\[24\] 1 PIN PIN_153 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 2; PIN Node = 'WriteData\[24\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[24] } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.956 ns) + CELL(0.607 ns) 4.032 ns RF~1616 2 REG LC_X36_Y9_N6 2 " "Info: 2: + IC(1.956 ns) + CELL(0.607 ns) = 4.032 ns; Loc. = LC_X36_Y9_N6; Fanout = 2; REG Node = 'RF~1616'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.563 ns" { WriteData[24] RF~1616 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.076 ns ( 51.49 % ) " "Info: Total cell delay = 2.076 ns ( 51.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.956 ns ( 48.51 % ) " "Info: Total interconnect delay = 1.956 ns ( 48.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.032 ns" { WriteData[24] RF~1616 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.032 ns" { WriteData[24] {} WriteData[24]~out0 {} RF~1616 {} } { 0.000ns 0.000ns 1.956ns } { 0.000ns 1.469ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clock RF~1616 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clock {} clock~out0 {} RF~1616 {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.032 ns" { WriteData[24] RF~1616 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.032 ns" { WriteData[24] {} WriteData[24]~out0 {} RF~1616 {} } { 0.000ns 0.000ns 1.956ns } { 0.000ns 1.469ns 0.607ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "145 " "Info: Allocated 145 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 17 00:40:47 2010 " "Info: Processing ended: Sat Jul 17 00:40:47 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
