Warning (10268): Verilog HDL information at drawLines.sv(10): always construct contains both blocking and non-blocking assignments File: D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/drawLines.sv Line: 10
