
H7-LQFP100-RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000146ac  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b0  0801494c  0801494c  0002494c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08014cfc  08014cfc  00024cfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08014d04  08014d04  00024d04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08014d08  08014d08  00024d08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000100  24000000  08014d0c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004fbc  24000100  08014e0c  00030100  2**5
                  ALLOC
  8 ._user_heap_stack 00000604  240050bc  08014e0c  000350bc  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00030100  2**0
                  CONTENTS, READONLY
 10 .debug_info   00030c37  00000000  00000000  0003012e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00005267  00000000  00000000  00060d65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002540  00000000  00000000  00065fd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00002358  00000000  00000000  00068510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000074bb  00000000  00000000  0006a868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002ef26  00000000  00000000  00071d23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0018d56b  00000000  00000000  000a0c49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  0022e1b4  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000a980  00000000  00000000  0022e204  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000100 	.word	0x24000100
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08014934 	.word	0x08014934

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000104 	.word	0x24000104
 80002dc:	08014934 	.word	0x08014934

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000390:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000394:	f000 b974 	b.w	8000680 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	4604      	mov	r4, r0
 80003b8:	468e      	mov	lr, r1
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d14d      	bne.n	800045a <__udivmoddi4+0xaa>
 80003be:	428a      	cmp	r2, r1
 80003c0:	4694      	mov	ip, r2
 80003c2:	d969      	bls.n	8000498 <__udivmoddi4+0xe8>
 80003c4:	fab2 f282 	clz	r2, r2
 80003c8:	b152      	cbz	r2, 80003e0 <__udivmoddi4+0x30>
 80003ca:	fa01 f302 	lsl.w	r3, r1, r2
 80003ce:	f1c2 0120 	rsb	r1, r2, #32
 80003d2:	fa20 f101 	lsr.w	r1, r0, r1
 80003d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003da:	ea41 0e03 	orr.w	lr, r1, r3
 80003de:	4094      	lsls	r4, r2
 80003e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003e4:	0c21      	lsrs	r1, r4, #16
 80003e6:	fbbe f6f8 	udiv	r6, lr, r8
 80003ea:	fa1f f78c 	uxth.w	r7, ip
 80003ee:	fb08 e316 	mls	r3, r8, r6, lr
 80003f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80003f6:	fb06 f107 	mul.w	r1, r6, r7
 80003fa:	4299      	cmp	r1, r3
 80003fc:	d90a      	bls.n	8000414 <__udivmoddi4+0x64>
 80003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000402:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000406:	f080 811f 	bcs.w	8000648 <__udivmoddi4+0x298>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 811c 	bls.w	8000648 <__udivmoddi4+0x298>
 8000410:	3e02      	subs	r6, #2
 8000412:	4463      	add	r3, ip
 8000414:	1a5b      	subs	r3, r3, r1
 8000416:	b2a4      	uxth	r4, r4
 8000418:	fbb3 f0f8 	udiv	r0, r3, r8
 800041c:	fb08 3310 	mls	r3, r8, r0, r3
 8000420:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000424:	fb00 f707 	mul.w	r7, r0, r7
 8000428:	42a7      	cmp	r7, r4
 800042a:	d90a      	bls.n	8000442 <__udivmoddi4+0x92>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000434:	f080 810a 	bcs.w	800064c <__udivmoddi4+0x29c>
 8000438:	42a7      	cmp	r7, r4
 800043a:	f240 8107 	bls.w	800064c <__udivmoddi4+0x29c>
 800043e:	4464      	add	r4, ip
 8000440:	3802      	subs	r0, #2
 8000442:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000446:	1be4      	subs	r4, r4, r7
 8000448:	2600      	movs	r6, #0
 800044a:	b11d      	cbz	r5, 8000454 <__udivmoddi4+0xa4>
 800044c:	40d4      	lsrs	r4, r2
 800044e:	2300      	movs	r3, #0
 8000450:	e9c5 4300 	strd	r4, r3, [r5]
 8000454:	4631      	mov	r1, r6
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	428b      	cmp	r3, r1
 800045c:	d909      	bls.n	8000472 <__udivmoddi4+0xc2>
 800045e:	2d00      	cmp	r5, #0
 8000460:	f000 80ef 	beq.w	8000642 <__udivmoddi4+0x292>
 8000464:	2600      	movs	r6, #0
 8000466:	e9c5 0100 	strd	r0, r1, [r5]
 800046a:	4630      	mov	r0, r6
 800046c:	4631      	mov	r1, r6
 800046e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000472:	fab3 f683 	clz	r6, r3
 8000476:	2e00      	cmp	r6, #0
 8000478:	d14a      	bne.n	8000510 <__udivmoddi4+0x160>
 800047a:	428b      	cmp	r3, r1
 800047c:	d302      	bcc.n	8000484 <__udivmoddi4+0xd4>
 800047e:	4282      	cmp	r2, r0
 8000480:	f200 80f9 	bhi.w	8000676 <__udivmoddi4+0x2c6>
 8000484:	1a84      	subs	r4, r0, r2
 8000486:	eb61 0303 	sbc.w	r3, r1, r3
 800048a:	2001      	movs	r0, #1
 800048c:	469e      	mov	lr, r3
 800048e:	2d00      	cmp	r5, #0
 8000490:	d0e0      	beq.n	8000454 <__udivmoddi4+0xa4>
 8000492:	e9c5 4e00 	strd	r4, lr, [r5]
 8000496:	e7dd      	b.n	8000454 <__udivmoddi4+0xa4>
 8000498:	b902      	cbnz	r2, 800049c <__udivmoddi4+0xec>
 800049a:	deff      	udf	#255	; 0xff
 800049c:	fab2 f282 	clz	r2, r2
 80004a0:	2a00      	cmp	r2, #0
 80004a2:	f040 8092 	bne.w	80005ca <__udivmoddi4+0x21a>
 80004a6:	eba1 010c 	sub.w	r1, r1, ip
 80004aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004ae:	fa1f fe8c 	uxth.w	lr, ip
 80004b2:	2601      	movs	r6, #1
 80004b4:	0c20      	lsrs	r0, r4, #16
 80004b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004ba:	fb07 1113 	mls	r1, r7, r3, r1
 80004be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004c2:	fb0e f003 	mul.w	r0, lr, r3
 80004c6:	4288      	cmp	r0, r1
 80004c8:	d908      	bls.n	80004dc <__udivmoddi4+0x12c>
 80004ca:	eb1c 0101 	adds.w	r1, ip, r1
 80004ce:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80004d2:	d202      	bcs.n	80004da <__udivmoddi4+0x12a>
 80004d4:	4288      	cmp	r0, r1
 80004d6:	f200 80cb 	bhi.w	8000670 <__udivmoddi4+0x2c0>
 80004da:	4643      	mov	r3, r8
 80004dc:	1a09      	subs	r1, r1, r0
 80004de:	b2a4      	uxth	r4, r4
 80004e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e4:	fb07 1110 	mls	r1, r7, r0, r1
 80004e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004ec:	fb0e fe00 	mul.w	lr, lr, r0
 80004f0:	45a6      	cmp	lr, r4
 80004f2:	d908      	bls.n	8000506 <__udivmoddi4+0x156>
 80004f4:	eb1c 0404 	adds.w	r4, ip, r4
 80004f8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004fc:	d202      	bcs.n	8000504 <__udivmoddi4+0x154>
 80004fe:	45a6      	cmp	lr, r4
 8000500:	f200 80bb 	bhi.w	800067a <__udivmoddi4+0x2ca>
 8000504:	4608      	mov	r0, r1
 8000506:	eba4 040e 	sub.w	r4, r4, lr
 800050a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800050e:	e79c      	b.n	800044a <__udivmoddi4+0x9a>
 8000510:	f1c6 0720 	rsb	r7, r6, #32
 8000514:	40b3      	lsls	r3, r6
 8000516:	fa22 fc07 	lsr.w	ip, r2, r7
 800051a:	ea4c 0c03 	orr.w	ip, ip, r3
 800051e:	fa20 f407 	lsr.w	r4, r0, r7
 8000522:	fa01 f306 	lsl.w	r3, r1, r6
 8000526:	431c      	orrs	r4, r3
 8000528:	40f9      	lsrs	r1, r7
 800052a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800052e:	fa00 f306 	lsl.w	r3, r0, r6
 8000532:	fbb1 f8f9 	udiv	r8, r1, r9
 8000536:	0c20      	lsrs	r0, r4, #16
 8000538:	fa1f fe8c 	uxth.w	lr, ip
 800053c:	fb09 1118 	mls	r1, r9, r8, r1
 8000540:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000544:	fb08 f00e 	mul.w	r0, r8, lr
 8000548:	4288      	cmp	r0, r1
 800054a:	fa02 f206 	lsl.w	r2, r2, r6
 800054e:	d90b      	bls.n	8000568 <__udivmoddi4+0x1b8>
 8000550:	eb1c 0101 	adds.w	r1, ip, r1
 8000554:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000558:	f080 8088 	bcs.w	800066c <__udivmoddi4+0x2bc>
 800055c:	4288      	cmp	r0, r1
 800055e:	f240 8085 	bls.w	800066c <__udivmoddi4+0x2bc>
 8000562:	f1a8 0802 	sub.w	r8, r8, #2
 8000566:	4461      	add	r1, ip
 8000568:	1a09      	subs	r1, r1, r0
 800056a:	b2a4      	uxth	r4, r4
 800056c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000570:	fb09 1110 	mls	r1, r9, r0, r1
 8000574:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000578:	fb00 fe0e 	mul.w	lr, r0, lr
 800057c:	458e      	cmp	lr, r1
 800057e:	d908      	bls.n	8000592 <__udivmoddi4+0x1e2>
 8000580:	eb1c 0101 	adds.w	r1, ip, r1
 8000584:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000588:	d26c      	bcs.n	8000664 <__udivmoddi4+0x2b4>
 800058a:	458e      	cmp	lr, r1
 800058c:	d96a      	bls.n	8000664 <__udivmoddi4+0x2b4>
 800058e:	3802      	subs	r0, #2
 8000590:	4461      	add	r1, ip
 8000592:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000596:	fba0 9402 	umull	r9, r4, r0, r2
 800059a:	eba1 010e 	sub.w	r1, r1, lr
 800059e:	42a1      	cmp	r1, r4
 80005a0:	46c8      	mov	r8, r9
 80005a2:	46a6      	mov	lr, r4
 80005a4:	d356      	bcc.n	8000654 <__udivmoddi4+0x2a4>
 80005a6:	d053      	beq.n	8000650 <__udivmoddi4+0x2a0>
 80005a8:	b15d      	cbz	r5, 80005c2 <__udivmoddi4+0x212>
 80005aa:	ebb3 0208 	subs.w	r2, r3, r8
 80005ae:	eb61 010e 	sbc.w	r1, r1, lr
 80005b2:	fa01 f707 	lsl.w	r7, r1, r7
 80005b6:	fa22 f306 	lsr.w	r3, r2, r6
 80005ba:	40f1      	lsrs	r1, r6
 80005bc:	431f      	orrs	r7, r3
 80005be:	e9c5 7100 	strd	r7, r1, [r5]
 80005c2:	2600      	movs	r6, #0
 80005c4:	4631      	mov	r1, r6
 80005c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	40d8      	lsrs	r0, r3
 80005d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005d4:	fa21 f303 	lsr.w	r3, r1, r3
 80005d8:	4091      	lsls	r1, r2
 80005da:	4301      	orrs	r1, r0
 80005dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005e0:	fa1f fe8c 	uxth.w	lr, ip
 80005e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005e8:	fb07 3610 	mls	r6, r7, r0, r3
 80005ec:	0c0b      	lsrs	r3, r1, #16
 80005ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80005f2:	fb00 f60e 	mul.w	r6, r0, lr
 80005f6:	429e      	cmp	r6, r3
 80005f8:	fa04 f402 	lsl.w	r4, r4, r2
 80005fc:	d908      	bls.n	8000610 <__udivmoddi4+0x260>
 80005fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000602:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000606:	d22f      	bcs.n	8000668 <__udivmoddi4+0x2b8>
 8000608:	429e      	cmp	r6, r3
 800060a:	d92d      	bls.n	8000668 <__udivmoddi4+0x2b8>
 800060c:	3802      	subs	r0, #2
 800060e:	4463      	add	r3, ip
 8000610:	1b9b      	subs	r3, r3, r6
 8000612:	b289      	uxth	r1, r1
 8000614:	fbb3 f6f7 	udiv	r6, r3, r7
 8000618:	fb07 3316 	mls	r3, r7, r6, r3
 800061c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000620:	fb06 f30e 	mul.w	r3, r6, lr
 8000624:	428b      	cmp	r3, r1
 8000626:	d908      	bls.n	800063a <__udivmoddi4+0x28a>
 8000628:	eb1c 0101 	adds.w	r1, ip, r1
 800062c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000630:	d216      	bcs.n	8000660 <__udivmoddi4+0x2b0>
 8000632:	428b      	cmp	r3, r1
 8000634:	d914      	bls.n	8000660 <__udivmoddi4+0x2b0>
 8000636:	3e02      	subs	r6, #2
 8000638:	4461      	add	r1, ip
 800063a:	1ac9      	subs	r1, r1, r3
 800063c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000640:	e738      	b.n	80004b4 <__udivmoddi4+0x104>
 8000642:	462e      	mov	r6, r5
 8000644:	4628      	mov	r0, r5
 8000646:	e705      	b.n	8000454 <__udivmoddi4+0xa4>
 8000648:	4606      	mov	r6, r0
 800064a:	e6e3      	b.n	8000414 <__udivmoddi4+0x64>
 800064c:	4618      	mov	r0, r3
 800064e:	e6f8      	b.n	8000442 <__udivmoddi4+0x92>
 8000650:	454b      	cmp	r3, r9
 8000652:	d2a9      	bcs.n	80005a8 <__udivmoddi4+0x1f8>
 8000654:	ebb9 0802 	subs.w	r8, r9, r2
 8000658:	eb64 0e0c 	sbc.w	lr, r4, ip
 800065c:	3801      	subs	r0, #1
 800065e:	e7a3      	b.n	80005a8 <__udivmoddi4+0x1f8>
 8000660:	4646      	mov	r6, r8
 8000662:	e7ea      	b.n	800063a <__udivmoddi4+0x28a>
 8000664:	4620      	mov	r0, r4
 8000666:	e794      	b.n	8000592 <__udivmoddi4+0x1e2>
 8000668:	4640      	mov	r0, r8
 800066a:	e7d1      	b.n	8000610 <__udivmoddi4+0x260>
 800066c:	46d0      	mov	r8, sl
 800066e:	e77b      	b.n	8000568 <__udivmoddi4+0x1b8>
 8000670:	3b02      	subs	r3, #2
 8000672:	4461      	add	r1, ip
 8000674:	e732      	b.n	80004dc <__udivmoddi4+0x12c>
 8000676:	4630      	mov	r0, r6
 8000678:	e709      	b.n	800048e <__udivmoddi4+0xde>
 800067a:	4464      	add	r4, ip
 800067c:	3802      	subs	r0, #2
 800067e:	e742      	b.n	8000506 <__udivmoddi4+0x156>

08000680 <__aeabi_idiv0>:
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop

08000684 <HAL_TIM_OC_DelayElapsedCallback>:
 *
 * @param htim Pointer to the timer handle structure.
 *             Supported timer instances are htim1, htim2, and htim3.
 */
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
  if (htim == &htim1)
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	4a13      	ldr	r2, [pc, #76]	; (80006dc <HAL_TIM_OC_DelayElapsedCallback+0x58>)
 8000690:	4293      	cmp	r3, r2
 8000692:	d106      	bne.n	80006a2 <HAL_TIM_OC_DelayElapsedCallback+0x1e>
  {
	  osEventFlagsSet(event_flags, PMT_FLAG_ID);
 8000694:	4b12      	ldr	r3, [pc, #72]	; (80006e0 <HAL_TIM_OC_DelayElapsedCallback+0x5c>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	2101      	movs	r1, #1
 800069a:	4618      	mov	r0, r3
 800069c:	f00f fee8 	bl	8010470 <osEventFlagsSet>
  }
  else
  {
	  printf("Unknown Timer Interrupt\n");
  }
}
 80006a0:	e018      	b.n	80006d4 <HAL_TIM_OC_DelayElapsedCallback+0x50>
  else if (htim == &htim2)
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	4a0f      	ldr	r2, [pc, #60]	; (80006e4 <HAL_TIM_OC_DelayElapsedCallback+0x60>)
 80006a6:	4293      	cmp	r3, r2
 80006a8:	d106      	bne.n	80006b8 <HAL_TIM_OC_DelayElapsedCallback+0x34>
	  osEventFlagsSet(event_flags, ERPA_FLAG_ID);
 80006aa:	4b0d      	ldr	r3, [pc, #52]	; (80006e0 <HAL_TIM_OC_DelayElapsedCallback+0x5c>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	2102      	movs	r1, #2
 80006b0:	4618      	mov	r0, r3
 80006b2:	f00f fedd 	bl	8010470 <osEventFlagsSet>
}
 80006b6:	e00d      	b.n	80006d4 <HAL_TIM_OC_DelayElapsedCallback+0x50>
  else if (htim == &htim3)
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	4a0b      	ldr	r2, [pc, #44]	; (80006e8 <HAL_TIM_OC_DelayElapsedCallback+0x64>)
 80006bc:	4293      	cmp	r3, r2
 80006be:	d106      	bne.n	80006ce <HAL_TIM_OC_DelayElapsedCallback+0x4a>
	  osEventFlagsSet(event_flags, HK_FLAG_ID);
 80006c0:	4b07      	ldr	r3, [pc, #28]	; (80006e0 <HAL_TIM_OC_DelayElapsedCallback+0x5c>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	2104      	movs	r1, #4
 80006c6:	4618      	mov	r0, r3
 80006c8:	f00f fed2 	bl	8010470 <osEventFlagsSet>
}
 80006cc:	e002      	b.n	80006d4 <HAL_TIM_OC_DelayElapsedCallback+0x50>
	  printf("Unknown Timer Interrupt\n");
 80006ce:	4807      	ldr	r0, [pc, #28]	; (80006ec <HAL_TIM_OC_DelayElapsedCallback+0x68>)
 80006d0:	f013 fa92 	bl	8013bf8 <puts>
}
 80006d4:	bf00      	nop
 80006d6:	3708      	adds	r7, #8
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	240004c4 	.word	0x240004c4
 80006e0:	24000660 	.word	0x24000660
 80006e4:	24000510 	.word	0x24000510
 80006e8:	2400055c 	.word	0x2400055c
 80006ec:	0801498c 	.word	0x0801498c

080006f0 <HAL_UART_RxCpltCallback>:
 * toggling GPIO pins, starting or stopping timers, and other operations.
 *
 * @param huart Pointer to a UART_HandleTypeDef structure that contains
 *              the configuration information for the specified UART module.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b086      	sub	sp, #24
 80006f4:	af02      	add	r7, sp, #8
 80006f6:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart1, UART_RX_BUFFER, 1);
 80006f8:	2201      	movs	r2, #1
 80006fa:	49bf      	ldr	r1, [pc, #764]	; (80009f8 <HAL_UART_RxCpltCallback+0x308>)
 80006fc:	48bf      	ldr	r0, [pc, #764]	; (80009fc <HAL_UART_RxCpltCallback+0x30c>)
 80006fe:	f00d f9cd 	bl	800da9c <HAL_UART_Receive_IT>
	unsigned char key = UART_RX_BUFFER[0];
 8000702:	4bbd      	ldr	r3, [pc, #756]	; (80009f8 <HAL_UART_RxCpltCallback+0x308>)
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	73fb      	strb	r3, [r7, #15]

	switch (key) {
 8000708:	7bfb      	ldrb	r3, [r7, #15]
 800070a:	2b25      	cmp	r3, #37	; 0x25
 800070c:	f200 8204 	bhi.w	8000b18 <HAL_UART_RxCpltCallback+0x428>
 8000710:	a201      	add	r2, pc, #4	; (adr r2, 8000718 <HAL_UART_RxCpltCallback+0x28>)
 8000712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000716:	bf00      	nop
 8000718:	080008e7 	.word	0x080008e7
 800071c:	0800090f 	.word	0x0800090f
 8000720:	08000937 	.word	0x08000937
 8000724:	08000963 	.word	0x08000963
 8000728:	0800098f 	.word	0x0800098f
 800072c:	080009b7 	.word	0x080009b7
 8000730:	080009e3 	.word	0x080009e3
 8000734:	08000a87 	.word	0x08000a87
 8000738:	08000b19 	.word	0x08000b19
 800073c:	08000b19 	.word	0x08000b19
 8000740:	080007c5 	.word	0x080007c5
 8000744:	080007b1 	.word	0x080007b1
 8000748:	08000aaf 	.word	0x08000aaf
 800074c:	08000ab7 	.word	0x08000ab7
 8000750:	08000ad3 	.word	0x08000ad3
 8000754:	08000aef 	.word	0x08000aef
 8000758:	08000ac5 	.word	0x08000ac5
 800075c:	08000ae1 	.word	0x08000ae1
 8000760:	08000afd 	.word	0x08000afd
 8000764:	080008fb 	.word	0x080008fb
 8000768:	08000923 	.word	0x08000923
 800076c:	0800094d 	.word	0x0800094d
 8000770:	08000979 	.word	0x08000979
 8000774:	080009a3 	.word	0x080009a3
 8000778:	080009cd 	.word	0x080009cd
 800077c:	08000a71 	.word	0x08000a71
 8000780:	08000a9b 	.word	0x08000a9b
 8000784:	080007d9 	.word	0x080007d9
 8000788:	08000815 	.word	0x08000815
 800078c:	08000851 	.word	0x08000851
 8000790:	08000b19 	.word	0x08000b19
 8000794:	08000b19 	.word	0x08000b19
 8000798:	08000b19 	.word	0x08000b19
 800079c:	08000b19 	.word	0x08000b19
 80007a0:	08000b19 	.word	0x08000b19
 80007a4:	08000b19 	.word	0x08000b19
 80007a8:	08000893 	.word	0x08000893
 80007ac:	080008bd 	.word	0x080008bd
	case 0x0B: {
		printf("SDN1 ON\n");
 80007b0:	4893      	ldr	r0, [pc, #588]	; (8000a00 <HAL_UART_RxCpltCallback+0x310>)
 80007b2:	f013 fa21 	bl	8013bf8 <puts>
		HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_SET);
 80007b6:	4b93      	ldr	r3, [pc, #588]	; (8000a04 <HAL_UART_RxCpltCallback+0x314>)
 80007b8:	2104      	movs	r1, #4
 80007ba:	2201      	movs	r2, #1
 80007bc:	4618      	mov	r0, r3
 80007be:	f007 fbd5 	bl	8007f6c <HAL_GPIO_WritePin>
		break;
 80007c2:	e1a9      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x0A: {
		printf("SDN1 OFF\n");
 80007c4:	4890      	ldr	r0, [pc, #576]	; (8000a08 <HAL_UART_RxCpltCallback+0x318>)
 80007c6:	f013 fa17 	bl	8013bf8 <puts>
		HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_RESET);
 80007ca:	4b8e      	ldr	r3, [pc, #568]	; (8000a04 <HAL_UART_RxCpltCallback+0x314>)
 80007cc:	2104      	movs	r1, #4
 80007ce:	2200      	movs	r2, #0
 80007d0:	4618      	mov	r0, r3
 80007d2:	f007 fbcb 	bl	8007f6c <HAL_GPIO_WritePin>
		break;
 80007d6:	e19f      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x1B: {
		printf("Step Up\n");
 80007d8:	488c      	ldr	r0, [pc, #560]	; (8000a0c <HAL_UART_RxCpltCallback+0x31c>)
 80007da:	f013 fa0d 	bl	8013bf8 <puts>
		if (step < 17) {
 80007de:	4b8c      	ldr	r3, [pc, #560]	; (8000a10 <HAL_UART_RxCpltCallback+0x320>)
 80007e0:	781b      	ldrb	r3, [r3, #0]
 80007e2:	2b10      	cmp	r3, #16
 80007e4:	f200 8191 	bhi.w	8000b0a <HAL_UART_RxCpltCallback+0x41a>
			step+=2;
 80007e8:	4b89      	ldr	r3, [pc, #548]	; (8000a10 <HAL_UART_RxCpltCallback+0x320>)
 80007ea:	781b      	ldrb	r3, [r3, #0]
 80007ec:	3302      	adds	r3, #2
 80007ee:	b2da      	uxtb	r2, r3
 80007f0:	4b87      	ldr	r3, [pc, #540]	; (8000a10 <HAL_UART_RxCpltCallback+0x320>)
 80007f2:	701a      	strb	r2, [r3, #0]
			HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, DAC_OUT[step]);
 80007f4:	4b86      	ldr	r3, [pc, #536]	; (8000a10 <HAL_UART_RxCpltCallback+0x320>)
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	461a      	mov	r2, r3
 80007fa:	4b86      	ldr	r3, [pc, #536]	; (8000a14 <HAL_UART_RxCpltCallback+0x324>)
 80007fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000800:	2200      	movs	r2, #0
 8000802:	2100      	movs	r1, #0
 8000804:	4884      	ldr	r0, [pc, #528]	; (8000a18 <HAL_UART_RxCpltCallback+0x328>)
 8000806:	f004 f99c 	bl	8004b42 <HAL_DAC_SetValue>
			HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 800080a:	2100      	movs	r1, #0
 800080c:	4882      	ldr	r0, [pc, #520]	; (8000a18 <HAL_UART_RxCpltCallback+0x328>)
 800080e:	f003 ffdd 	bl	80047cc <HAL_DAC_Start>

		}
		break;
 8000812:	e17a      	b.n	8000b0a <HAL_UART_RxCpltCallback+0x41a>
	}
	case 0x1C: {
		printf("Step Down\n");
 8000814:	4881      	ldr	r0, [pc, #516]	; (8000a1c <HAL_UART_RxCpltCallback+0x32c>)
 8000816:	f013 f9ef 	bl	8013bf8 <puts>
		if (step > 3) {
 800081a:	4b7d      	ldr	r3, [pc, #500]	; (8000a10 <HAL_UART_RxCpltCallback+0x320>)
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	2b03      	cmp	r3, #3
 8000820:	f240 8175 	bls.w	8000b0e <HAL_UART_RxCpltCallback+0x41e>
			step-=2;
 8000824:	4b7a      	ldr	r3, [pc, #488]	; (8000a10 <HAL_UART_RxCpltCallback+0x320>)
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	3b02      	subs	r3, #2
 800082a:	b2da      	uxtb	r2, r3
 800082c:	4b78      	ldr	r3, [pc, #480]	; (8000a10 <HAL_UART_RxCpltCallback+0x320>)
 800082e:	701a      	strb	r2, [r3, #0]
			HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, DAC_OUT[step]);
 8000830:	4b77      	ldr	r3, [pc, #476]	; (8000a10 <HAL_UART_RxCpltCallback+0x320>)
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	461a      	mov	r2, r3
 8000836:	4b77      	ldr	r3, [pc, #476]	; (8000a14 <HAL_UART_RxCpltCallback+0x324>)
 8000838:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800083c:	2200      	movs	r2, #0
 800083e:	2100      	movs	r1, #0
 8000840:	4875      	ldr	r0, [pc, #468]	; (8000a18 <HAL_UART_RxCpltCallback+0x328>)
 8000842:	f004 f97e 	bl	8004b42 <HAL_DAC_SetValue>
			HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000846:	2100      	movs	r1, #0
 8000848:	4873      	ldr	r0, [pc, #460]	; (8000a18 <HAL_UART_RxCpltCallback+0x328>)
 800084a:	f003 ffbf 	bl	80047cc <HAL_DAC_Start>

		}
		break;
 800084e:	e15e      	b.n	8000b0e <HAL_UART_RxCpltCallback+0x41e>
	}
	case 0x1D: {
		printf("Toggle AutoSweep\n");
 8000850:	4873      	ldr	r0, [pc, #460]	; (8000a20 <HAL_UART_RxCpltCallback+0x330>)
 8000852:	f013 f9d1 	bl	8013bf8 <puts>
		if (!auto_sweep) {
 8000856:	4b73      	ldr	r3, [pc, #460]	; (8000a24 <HAL_UART_RxCpltCallback+0x334>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	2b00      	cmp	r3, #0
 800085c:	d10e      	bne.n	800087c <HAL_UART_RxCpltCallback+0x18c>
			auto_sweep = 1;
 800085e:	4b71      	ldr	r3, [pc, #452]	; (8000a24 <HAL_UART_RxCpltCallback+0x334>)
 8000860:	2201      	movs	r2, #1
 8000862:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Start(&htim2);
 8000864:	4870      	ldr	r0, [pc, #448]	; (8000a28 <HAL_UART_RxCpltCallback+0x338>)
 8000866:	f00b fbc5 	bl	800bff4 <HAL_TIM_Base_Start>

			HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, DAC_OUT, 32, DAC_ALIGN_12B_R);
 800086a:	2300      	movs	r3, #0
 800086c:	9300      	str	r3, [sp, #0]
 800086e:	2320      	movs	r3, #32
 8000870:	4a68      	ldr	r2, [pc, #416]	; (8000a14 <HAL_UART_RxCpltCallback+0x324>)
 8000872:	2100      	movs	r1, #0
 8000874:	4868      	ldr	r0, [pc, #416]	; (8000a18 <HAL_UART_RxCpltCallback+0x328>)
 8000876:	f004 f801 	bl	800487c <HAL_DAC_Start_DMA>
			auto_sweep = 0;
			HAL_TIM_Base_Stop(&htim2);

			HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
		}
		break;
 800087a:	e14d      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
			auto_sweep = 0;
 800087c:	4b69      	ldr	r3, [pc, #420]	; (8000a24 <HAL_UART_RxCpltCallback+0x334>)
 800087e:	2200      	movs	r2, #0
 8000880:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop(&htim2);
 8000882:	4869      	ldr	r0, [pc, #420]	; (8000a28 <HAL_UART_RxCpltCallback+0x338>)
 8000884:	f00b fc26 	bl	800c0d4 <HAL_TIM_Base_Stop>
			HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8000888:	2100      	movs	r1, #0
 800088a:	4863      	ldr	r0, [pc, #396]	; (8000a18 <HAL_UART_RxCpltCallback+0x328>)
 800088c:	f004 f8b6 	bl	80049fc <HAL_DAC_Stop_DMA>
		break;
 8000890:	e142      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x24: {
		printf("Factor Up\n");
 8000892:	4866      	ldr	r0, [pc, #408]	; (8000a2c <HAL_UART_RxCpltCallback+0x33c>)
 8000894:	f013 f9b0 	bl	8013bf8 <puts>
		if (cadence <= 50000){
 8000898:	4b65      	ldr	r3, [pc, #404]	; (8000a30 <HAL_UART_RxCpltCallback+0x340>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	f24c 3250 	movw	r2, #50000	; 0xc350
 80008a0:	4293      	cmp	r3, r2
 80008a2:	f200 8136 	bhi.w	8000b12 <HAL_UART_RxCpltCallback+0x422>
			cadence *= 2;
 80008a6:	4b62      	ldr	r3, [pc, #392]	; (8000a30 <HAL_UART_RxCpltCallback+0x340>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	005b      	lsls	r3, r3, #1
 80008ac:	4a60      	ldr	r2, [pc, #384]	; (8000a30 <HAL_UART_RxCpltCallback+0x340>)
 80008ae:	6013      	str	r3, [r2, #0]
			TIM2->ARR = cadence;
 80008b0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80008b4:	4b5e      	ldr	r3, [pc, #376]	; (8000a30 <HAL_UART_RxCpltCallback+0x340>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	62d3      	str	r3, [r2, #44]	; 0x2c
		}
		break;
 80008ba:	e12a      	b.n	8000b12 <HAL_UART_RxCpltCallback+0x422>
	}
	case 0x25: {
		printf("Factor Down\n");
 80008bc:	485d      	ldr	r0, [pc, #372]	; (8000a34 <HAL_UART_RxCpltCallback+0x344>)
 80008be:	f013 f99b 	bl	8013bf8 <puts>
		if (cadence >= 6250){
 80008c2:	4b5b      	ldr	r3, [pc, #364]	; (8000a30 <HAL_UART_RxCpltCallback+0x340>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	f641 0269 	movw	r2, #6249	; 0x1869
 80008ca:	4293      	cmp	r3, r2
 80008cc:	f240 8123 	bls.w	8000b16 <HAL_UART_RxCpltCallback+0x426>
			cadence /= 2;
 80008d0:	4b57      	ldr	r3, [pc, #348]	; (8000a30 <HAL_UART_RxCpltCallback+0x340>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	4a56      	ldr	r2, [pc, #344]	; (8000a30 <HAL_UART_RxCpltCallback+0x340>)
 80008d8:	6013      	str	r3, [r2, #0]
			TIM2->ARR = cadence;
 80008da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80008de:	4b54      	ldr	r3, [pc, #336]	; (8000a30 <HAL_UART_RxCpltCallback+0x340>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	62d3      	str	r3, [r2, #44]	; 0x2c
		}
		break;
 80008e4:	e117      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x426>
	}
	case 0x00: {
		printf("SYS ON PB5\n");
 80008e6:	4854      	ldr	r0, [pc, #336]	; (8000a38 <HAL_UART_RxCpltCallback+0x348>)
 80008e8:	f013 f986 	bl	8013bf8 <puts>
		HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_SET);
 80008ec:	4b45      	ldr	r3, [pc, #276]	; (8000a04 <HAL_UART_RxCpltCallback+0x314>)
 80008ee:	2120      	movs	r1, #32
 80008f0:	2201      	movs	r2, #1
 80008f2:	4618      	mov	r0, r3
 80008f4:	f007 fb3a 	bl	8007f6c <HAL_GPIO_WritePin>
		break;
 80008f8:	e10e      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x13: {
		printf("SYS OFF PB5\n");
 80008fa:	4850      	ldr	r0, [pc, #320]	; (8000a3c <HAL_UART_RxCpltCallback+0x34c>)
 80008fc:	f013 f97c 	bl	8013bf8 <puts>
		HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_RESET);
 8000900:	4b40      	ldr	r3, [pc, #256]	; (8000a04 <HAL_UART_RxCpltCallback+0x314>)
 8000902:	2120      	movs	r1, #32
 8000904:	2200      	movs	r2, #0
 8000906:	4618      	mov	r0, r3
 8000908:	f007 fb30 	bl	8007f6c <HAL_GPIO_WritePin>
		break;
 800090c:	e104      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x01: {

		printf("800v ON PB6\n");
 800090e:	484c      	ldr	r0, [pc, #304]	; (8000a40 <HAL_UART_RxCpltCallback+0x350>)
 8000910:	f013 f972 	bl	8013bf8 <puts>
		HAL_GPIO_WritePin(gpios[1].gpio, gpios[1].pin, GPIO_PIN_SET);
 8000914:	4b3b      	ldr	r3, [pc, #236]	; (8000a04 <HAL_UART_RxCpltCallback+0x314>)
 8000916:	2140      	movs	r1, #64	; 0x40
 8000918:	2201      	movs	r2, #1
 800091a:	4618      	mov	r0, r3
 800091c:	f007 fb26 	bl	8007f6c <HAL_GPIO_WritePin>
		break;
 8000920:	e0fa      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x14: {
		printf("800v OFF PB6\n");
 8000922:	4848      	ldr	r0, [pc, #288]	; (8000a44 <HAL_UART_RxCpltCallback+0x354>)
 8000924:	f013 f968 	bl	8013bf8 <puts>
		HAL_GPIO_WritePin(gpios[1].gpio, gpios[1].pin, GPIO_PIN_RESET);
 8000928:	4b36      	ldr	r3, [pc, #216]	; (8000a04 <HAL_UART_RxCpltCallback+0x314>)
 800092a:	2140      	movs	r1, #64	; 0x40
 800092c:	2200      	movs	r2, #0
 800092e:	4618      	mov	r0, r3
 8000930:	f007 fb1c 	bl	8007f6c <HAL_GPIO_WritePin>
		break;
 8000934:	e0f0      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x02: {
		printf("5v ON PC2\n");
 8000936:	4844      	ldr	r0, [pc, #272]	; (8000a48 <HAL_UART_RxCpltCallback+0x358>)
 8000938:	f013 f95e 	bl	8013bf8 <puts>
		HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_SET);
 800093c:	4b43      	ldr	r3, [pc, #268]	; (8000a4c <HAL_UART_RxCpltCallback+0x35c>)
 800093e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000942:	2201      	movs	r2, #1
 8000944:	4618      	mov	r0, r3
 8000946:	f007 fb11 	bl	8007f6c <HAL_GPIO_WritePin>
		break;
 800094a:	e0e5      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x15: {
		printf("5v OFF PC2\n");
 800094c:	4840      	ldr	r0, [pc, #256]	; (8000a50 <HAL_UART_RxCpltCallback+0x360>)
 800094e:	f013 f953 	bl	8013bf8 <puts>
		HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_RESET);
 8000952:	4b3e      	ldr	r3, [pc, #248]	; (8000a4c <HAL_UART_RxCpltCallback+0x35c>)
 8000954:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000958:	2200      	movs	r2, #0
 800095a:	4618      	mov	r0, r3
 800095c:	f007 fb06 	bl	8007f6c <HAL_GPIO_WritePin>
		break;
 8000960:	e0da      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x03: {
		printf("n200v ON PC13\n");
 8000962:	483c      	ldr	r0, [pc, #240]	; (8000a54 <HAL_UART_RxCpltCallback+0x364>)
 8000964:	f013 f948 	bl	8013bf8 <puts>
		HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_SET);
 8000968:	4b38      	ldr	r3, [pc, #224]	; (8000a4c <HAL_UART_RxCpltCallback+0x35c>)
 800096a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800096e:	2201      	movs	r2, #1
 8000970:	4618      	mov	r0, r3
 8000972:	f007 fafb 	bl	8007f6c <HAL_GPIO_WritePin>
		break;
 8000976:	e0cf      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x16: {
		printf("n200v OFF PC13\n");
 8000978:	4837      	ldr	r0, [pc, #220]	; (8000a58 <HAL_UART_RxCpltCallback+0x368>)
 800097a:	f013 f93d 	bl	8013bf8 <puts>
		HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_RESET);
 800097e:	4b33      	ldr	r3, [pc, #204]	; (8000a4c <HAL_UART_RxCpltCallback+0x35c>)
 8000980:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000984:	2200      	movs	r2, #0
 8000986:	4618      	mov	r0, r3
 8000988:	f007 faf0 	bl	8007f6c <HAL_GPIO_WritePin>
		break;
 800098c:	e0c4      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x04: {
		printf("3v3 ON PC7\n");
 800098e:	4833      	ldr	r0, [pc, #204]	; (8000a5c <HAL_UART_RxCpltCallback+0x36c>)
 8000990:	f013 f932 	bl	8013bf8 <puts>
		HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_SET);
 8000994:	4b2d      	ldr	r3, [pc, #180]	; (8000a4c <HAL_UART_RxCpltCallback+0x35c>)
 8000996:	2180      	movs	r1, #128	; 0x80
 8000998:	2201      	movs	r2, #1
 800099a:	4618      	mov	r0, r3
 800099c:	f007 fae6 	bl	8007f6c <HAL_GPIO_WritePin>
		break;
 80009a0:	e0ba      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x17: {
		printf("3v3 OFF PC7\n");
 80009a2:	482f      	ldr	r0, [pc, #188]	; (8000a60 <HAL_UART_RxCpltCallback+0x370>)
 80009a4:	f013 f928 	bl	8013bf8 <puts>
		HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_RESET);
 80009a8:	4b28      	ldr	r3, [pc, #160]	; (8000a4c <HAL_UART_RxCpltCallback+0x35c>)
 80009aa:	2180      	movs	r1, #128	; 0x80
 80009ac:	2200      	movs	r2, #0
 80009ae:	4618      	mov	r0, r3
 80009b0:	f007 fadc 	bl	8007f6c <HAL_GPIO_WritePin>
		break;
 80009b4:	e0b0      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x05: {
		printf("n5v ON PC8\n");
 80009b6:	482b      	ldr	r0, [pc, #172]	; (8000a64 <HAL_UART_RxCpltCallback+0x374>)
 80009b8:	f013 f91e 	bl	8013bf8 <puts>
		HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_SET);
 80009bc:	4b23      	ldr	r3, [pc, #140]	; (8000a4c <HAL_UART_RxCpltCallback+0x35c>)
 80009be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009c2:	2201      	movs	r2, #1
 80009c4:	4618      	mov	r0, r3
 80009c6:	f007 fad1 	bl	8007f6c <HAL_GPIO_WritePin>
		break;
 80009ca:	e0a5      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x18: {
		printf("n5v OFF PC8\n");
 80009cc:	4826      	ldr	r0, [pc, #152]	; (8000a68 <HAL_UART_RxCpltCallback+0x378>)
 80009ce:	f013 f913 	bl	8013bf8 <puts>
		HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_RESET);
 80009d2:	4b1e      	ldr	r3, [pc, #120]	; (8000a4c <HAL_UART_RxCpltCallback+0x35c>)
 80009d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009d8:	2200      	movs	r2, #0
 80009da:	4618      	mov	r0, r3
 80009dc:	f007 fac6 	bl	8007f6c <HAL_GPIO_WritePin>
		break;
 80009e0:	e09a      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x06: {
		printf("15v ON PC9\n");
 80009e2:	4822      	ldr	r0, [pc, #136]	; (8000a6c <HAL_UART_RxCpltCallback+0x37c>)
 80009e4:	f013 f908 	bl	8013bf8 <puts>
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_SET);
 80009e8:	4b18      	ldr	r3, [pc, #96]	; (8000a4c <HAL_UART_RxCpltCallback+0x35c>)
 80009ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009ee:	2201      	movs	r2, #1
 80009f0:	4618      	mov	r0, r3
 80009f2:	f007 fabb 	bl	8007f6c <HAL_GPIO_WritePin>
		break;
 80009f6:	e08f      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
 80009f8:	24000664 	.word	0x24000664
 80009fc:	240005a8 	.word	0x240005a8
 8000a00:	080149a4 	.word	0x080149a4
 8000a04:	58020400 	.word	0x58020400
 8000a08:	080149ac 	.word	0x080149ac
 8000a0c:	080149b8 	.word	0x080149b8
 8000a10:	24000004 	.word	0x24000004
 8000a14:	24000008 	.word	0x24000008
 8000a18:	240002d4 	.word	0x240002d4
 8000a1c:	080149c0 	.word	0x080149c0
 8000a20:	080149cc 	.word	0x080149cc
 8000a24:	2400065c 	.word	0x2400065c
 8000a28:	24000510 	.word	0x24000510
 8000a2c:	080149e0 	.word	0x080149e0
 8000a30:	24000000 	.word	0x24000000
 8000a34:	080149ec 	.word	0x080149ec
 8000a38:	080149f8 	.word	0x080149f8
 8000a3c:	08014a04 	.word	0x08014a04
 8000a40:	08014a10 	.word	0x08014a10
 8000a44:	08014a1c 	.word	0x08014a1c
 8000a48:	08014a2c 	.word	0x08014a2c
 8000a4c:	58020800 	.word	0x58020800
 8000a50:	08014a38 	.word	0x08014a38
 8000a54:	08014a44 	.word	0x08014a44
 8000a58:	08014a54 	.word	0x08014a54
 8000a5c:	08014a64 	.word	0x08014a64
 8000a60:	08014a70 	.word	0x08014a70
 8000a64:	08014a7c 	.word	0x08014a7c
 8000a68:	08014a88 	.word	0x08014a88
 8000a6c:	08014a94 	.word	0x08014a94
	}
	case 0x19: {
		printf("15v OFF PC9\n");
 8000a70:	482b      	ldr	r0, [pc, #172]	; (8000b20 <HAL_UART_RxCpltCallback+0x430>)
 8000a72:	f013 f8c1 	bl	8013bf8 <puts>
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_RESET);
 8000a76:	4b2b      	ldr	r3, [pc, #172]	; (8000b24 <HAL_UART_RxCpltCallback+0x434>)
 8000a78:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f007 fa74 	bl	8007f6c <HAL_GPIO_WritePin>
		break;
 8000a84:	e048      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x07: {
		printf("n3v3 ON PC6\n");
 8000a86:	4828      	ldr	r0, [pc, #160]	; (8000b28 <HAL_UART_RxCpltCallback+0x438>)
 8000a88:	f013 f8b6 	bl	8013bf8 <puts>
		HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_SET);
 8000a8c:	4b25      	ldr	r3, [pc, #148]	; (8000b24 <HAL_UART_RxCpltCallback+0x434>)
 8000a8e:	2140      	movs	r1, #64	; 0x40
 8000a90:	2201      	movs	r2, #1
 8000a92:	4618      	mov	r0, r3
 8000a94:	f007 fa6a 	bl	8007f6c <HAL_GPIO_WritePin>
		break;
 8000a98:	e03e      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x1A: {
		printf("n3v3 OFF PC6\n");
 8000a9a:	4824      	ldr	r0, [pc, #144]	; (8000b2c <HAL_UART_RxCpltCallback+0x43c>)
 8000a9c:	f013 f8ac 	bl	8013bf8 <puts>
		HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_RESET);
 8000aa0:	4b20      	ldr	r3, [pc, #128]	; (8000b24 <HAL_UART_RxCpltCallback+0x434>)
 8000aa2:	2140      	movs	r1, #64	; 0x40
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f007 fa60 	bl	8007f6c <HAL_GPIO_WritePin>
		break;
 8000aac:	e034      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x0C: {
		printf("Enter STOP mode\n");
 8000aae:	4820      	ldr	r0, [pc, #128]	; (8000b30 <HAL_UART_RxCpltCallback+0x440>)
 8000ab0:	f013 f8a2 	bl	8013bf8 <puts>
//		HAL_SuspendTick();
//		HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
//		NVIC_SystemReset();
		break;
 8000ab4:	e030      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x0D: {
		printf("PMT ON\n");
 8000ab6:	481f      	ldr	r0, [pc, #124]	; (8000b34 <HAL_UART_RxCpltCallback+0x444>)
 8000ab8:	f013 f89e 	bl	8013bf8 <puts>
		PMT_ON = 1;
 8000abc:	4b1e      	ldr	r3, [pc, #120]	; (8000b38 <HAL_UART_RxCpltCallback+0x448>)
 8000abe:	2201      	movs	r2, #1
 8000ac0:	701a      	strb	r2, [r3, #0]
		break;
 8000ac2:	e029      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x10: {
		printf("PMT OFF\n");
 8000ac4:	481d      	ldr	r0, [pc, #116]	; (8000b3c <HAL_UART_RxCpltCallback+0x44c>)
 8000ac6:	f013 f897 	bl	8013bf8 <puts>
		PMT_ON = 0;
 8000aca:	4b1b      	ldr	r3, [pc, #108]	; (8000b38 <HAL_UART_RxCpltCallback+0x448>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	701a      	strb	r2, [r3, #0]
		break;
 8000ad0:	e022      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x0E: {
		printf("ERPA ON\n");
 8000ad2:	481b      	ldr	r0, [pc, #108]	; (8000b40 <HAL_UART_RxCpltCallback+0x450>)
 8000ad4:	f013 f890 	bl	8013bf8 <puts>
		ERPA_ON = 1;
 8000ad8:	4b1a      	ldr	r3, [pc, #104]	; (8000b44 <HAL_UART_RxCpltCallback+0x454>)
 8000ada:	2201      	movs	r2, #1
 8000adc:	701a      	strb	r2, [r3, #0]
		break;
 8000ade:	e01b      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x11: {
		printf("ERPA OFF\n");
 8000ae0:	4819      	ldr	r0, [pc, #100]	; (8000b48 <HAL_UART_RxCpltCallback+0x458>)
 8000ae2:	f013 f889 	bl	8013bf8 <puts>
		ERPA_ON = 0;
 8000ae6:	4b17      	ldr	r3, [pc, #92]	; (8000b44 <HAL_UART_RxCpltCallback+0x454>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	701a      	strb	r2, [r3, #0]
		break;
 8000aec:	e014      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x0F: {
		printf("HK ON \n");
 8000aee:	4817      	ldr	r0, [pc, #92]	; (8000b4c <HAL_UART_RxCpltCallback+0x45c>)
 8000af0:	f013 f882 	bl	8013bf8 <puts>
		HK_ON = 1;
 8000af4:	4b16      	ldr	r3, [pc, #88]	; (8000b50 <HAL_UART_RxCpltCallback+0x460>)
 8000af6:	2201      	movs	r2, #1
 8000af8:	701a      	strb	r2, [r3, #0]
		break;
 8000afa:	e00d      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x12: {
		printf("HK OFF\n");
 8000afc:	4815      	ldr	r0, [pc, #84]	; (8000b54 <HAL_UART_RxCpltCallback+0x464>)
 8000afe:	f013 f87b 	bl	8013bf8 <puts>
		HK_ON = 0;
 8000b02:	4b13      	ldr	r3, [pc, #76]	; (8000b50 <HAL_UART_RxCpltCallback+0x460>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	701a      	strb	r2, [r3, #0]
		break;
 8000b08:	e006      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
		break;
 8000b0a:	bf00      	nop
 8000b0c:	e004      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
		break;
 8000b0e:	bf00      	nop
 8000b10:	e002      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
		break;
 8000b12:	bf00      	nop
 8000b14:	e000      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
		break;
 8000b16:	bf00      	nop
	}
	}
}
 8000b18:	bf00      	nop
 8000b1a:	3710      	adds	r7, #16
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	08014aa0 	.word	0x08014aa0
 8000b24:	58020800 	.word	0x58020800
 8000b28:	08014aac 	.word	0x08014aac
 8000b2c:	08014ab8 	.word	0x08014ab8
 8000b30:	08014ac8 	.word	0x08014ac8
 8000b34:	08014ad8 	.word	0x08014ad8
 8000b38:	24000657 	.word	0x24000657
 8000b3c:	08014ae0 	.word	0x08014ae0
 8000b40:	08014ae8 	.word	0x08014ae8
 8000b44:	24000658 	.word	0x24000658
 8000b48:	08014af0 	.word	0x08014af0
 8000b4c:	08014afc 	.word	0x08014afc
 8000b50:	24000659 	.word	0x24000659
 8000b54:	08014b04 	.word	0x08014b04

08000b58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b5c:	f002 f8a2 	bl	8002ca4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b60:	f000 f890 	bl	8000c84 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000b64:	f000 f90c 	bl	8000d80 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b68:	f000 fe02 	bl	8001770 <MX_GPIO_Init>
  MX_DMA_Init();
 8000b6c:	f000 fdd0 	bl	8001710 <MX_DMA_Init>
  MX_TIM3_Init();
 8000b70:	f000 fd34 	bl	80015dc <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000b74:	f000 fd80 	bl	8001678 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8000b78:	f000 fb1c 	bl	80011b4 <MX_I2C1_Init>
  MX_SPI2_Init();
 8000b7c:	f000 fbb2 	bl	80012e4 <MX_SPI2_Init>
  MX_TIM2_Init();
 8000b80:	f000 fcb6 	bl	80014f0 <MX_TIM2_Init>
  MX_TIM1_Init();
 8000b84:	f000 fc06 	bl	8001394 <MX_TIM1_Init>
  MX_ADC3_Init();
 8000b88:	f000 fa50 	bl	800102c <MX_ADC3_Init>
  MX_ADC1_Init();
 8000b8c:	f000 f928 	bl	8000de0 <MX_ADC1_Init>
  MX_DAC1_Init();
 8000b90:	f000 fade 	bl	8001150 <MX_DAC1_Init>
  MX_SPI1_Init();
 8000b94:	f000 fb4e 	bl	8001234 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);
 8000b98:	2100      	movs	r1, #0
 8000b9a:	4825      	ldr	r0, [pc, #148]	; (8000c30 <main+0xd8>)
 8000b9c:	f00b fb3a 	bl	800c214 <HAL_TIM_OC_Start_IT>
  HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1);
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	4824      	ldr	r0, [pc, #144]	; (8000c34 <main+0xdc>)
 8000ba4:	f00b fb36 	bl	800c214 <HAL_TIM_OC_Start_IT>
  HAL_TIM_OC_Start_IT(&htim3, TIM_CHANNEL_1);
 8000ba8:	2100      	movs	r1, #0
 8000baa:	4823      	ldr	r0, [pc, #140]	; (8000c38 <main+0xe0>)
 8000bac:	f00b fb32 	bl	800c214 <HAL_TIM_OC_Start_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000bb0:	f00f fb08 	bl	80101c4 <osKernelInitialize>
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
	/* add queues, ... */
  mid_MsgQueue = osMessageQueueNew(MSGQUEUE_OBJECTS, sizeof(packet_t), NULL);
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	2108      	movs	r1, #8
 8000bb8:	2010      	movs	r0, #16
 8000bba:	f00f fd03 	bl	80105c4 <osMessageQueueNew>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	4a1e      	ldr	r2, [pc, #120]	; (8000c3c <main+0xe4>)
 8000bc2:	6013      	str	r3, [r2, #0]
  }
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of PMT_task */
  PMT_taskHandle = osThreadNew(PMT_init, NULL, &PMT_task_attributes);
 8000bc4:	4a1e      	ldr	r2, [pc, #120]	; (8000c40 <main+0xe8>)
 8000bc6:	2100      	movs	r1, #0
 8000bc8:	481e      	ldr	r0, [pc, #120]	; (8000c44 <main+0xec>)
 8000bca:	f00f fb45 	bl	8010258 <osThreadNew>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	4a1d      	ldr	r2, [pc, #116]	; (8000c48 <main+0xf0>)
 8000bd2:	6013      	str	r3, [r2, #0]

  /* creation of ERPA_task */
  ERPA_taskHandle = osThreadNew(ERPA_init, NULL, &ERPA_task_attributes);
 8000bd4:	4a1d      	ldr	r2, [pc, #116]	; (8000c4c <main+0xf4>)
 8000bd6:	2100      	movs	r1, #0
 8000bd8:	481d      	ldr	r0, [pc, #116]	; (8000c50 <main+0xf8>)
 8000bda:	f00f fb3d 	bl	8010258 <osThreadNew>
 8000bde:	4603      	mov	r3, r0
 8000be0:	4a1c      	ldr	r2, [pc, #112]	; (8000c54 <main+0xfc>)
 8000be2:	6013      	str	r3, [r2, #0]

  /* creation of HK_task */
  HK_taskHandle = osThreadNew(HK_init, NULL, &HK_task_attributes);
 8000be4:	4a1c      	ldr	r2, [pc, #112]	; (8000c58 <main+0x100>)
 8000be6:	2100      	movs	r1, #0
 8000be8:	481c      	ldr	r0, [pc, #112]	; (8000c5c <main+0x104>)
 8000bea:	f00f fb35 	bl	8010258 <osThreadNew>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	4a1b      	ldr	r2, [pc, #108]	; (8000c60 <main+0x108>)
 8000bf2:	6013      	str	r3, [r2, #0]

  /* creation of UART_RX_task */
  UART_RX_taskHandle = osThreadNew(UART_RX_init, NULL, &UART_RX_task_attributes);
 8000bf4:	4a1b      	ldr	r2, [pc, #108]	; (8000c64 <main+0x10c>)
 8000bf6:	2100      	movs	r1, #0
 8000bf8:	481b      	ldr	r0, [pc, #108]	; (8000c68 <main+0x110>)
 8000bfa:	f00f fb2d 	bl	8010258 <osThreadNew>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	4a1a      	ldr	r2, [pc, #104]	; (8000c6c <main+0x114>)
 8000c02:	6013      	str	r3, [r2, #0]

  /* creation of UART_TX_task */
  UART_TX_taskHandle = osThreadNew(UART_TX_init, NULL, &UART_TX_task_attributes);
 8000c04:	4a1a      	ldr	r2, [pc, #104]	; (8000c70 <main+0x118>)
 8000c06:	2100      	movs	r1, #0
 8000c08:	481a      	ldr	r0, [pc, #104]	; (8000c74 <main+0x11c>)
 8000c0a:	f00f fb25 	bl	8010258 <osThreadNew>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	4a19      	ldr	r2, [pc, #100]	; (8000c78 <main+0x120>)
 8000c12:	6013      	str	r3, [r2, #0]
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  event_flags = osEventFlagsNew(NULL);
 8000c14:	2000      	movs	r0, #0
 8000c16:	f00f fbec 	bl	80103f2 <osEventFlagsNew>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	4a17      	ldr	r2, [pc, #92]	; (8000c7c <main+0x124>)
 8000c1e:	6013      	str	r3, [r2, #0]
  system_setup();
 8000c20:	f000 fe10 	bl	8001844 <system_setup>
  printf("Starting kernal...\n");
 8000c24:	4816      	ldr	r0, [pc, #88]	; (8000c80 <main+0x128>)
 8000c26:	f012 ffe7 	bl	8013bf8 <puts>
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000c2a:	f00f faef 	bl	801020c <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000c2e:	e7fe      	b.n	8000c2e <main+0xd6>
 8000c30:	240004c4 	.word	0x240004c4
 8000c34:	24000510 	.word	0x24000510
 8000c38:	2400055c 	.word	0x2400055c
 8000c3c:	24000650 	.word	0x24000650
 8000c40:	08014b70 	.word	0x08014b70
 8000c44:	08001de1 	.word	0x08001de1
 8000c48:	2400063c 	.word	0x2400063c
 8000c4c:	08014b94 	.word	0x08014b94
 8000c50:	08001e25 	.word	0x08001e25
 8000c54:	24000640 	.word	0x24000640
 8000c58:	08014bb8 	.word	0x08014bb8
 8000c5c:	08001e69 	.word	0x08001e69
 8000c60:	24000644 	.word	0x24000644
 8000c64:	08014bdc 	.word	0x08014bdc
 8000c68:	08001ead 	.word	0x08001ead
 8000c6c:	24000648 	.word	0x24000648
 8000c70:	08014c00 	.word	0x08014c00
 8000c74:	08001ed1 	.word	0x08001ed1
 8000c78:	2400064c 	.word	0x2400064c
 8000c7c:	24000660 	.word	0x24000660
 8000c80:	08014b0c 	.word	0x08014b0c

08000c84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b09c      	sub	sp, #112	; 0x70
 8000c88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c8e:	224c      	movs	r2, #76	; 0x4c
 8000c90:	2100      	movs	r1, #0
 8000c92:	4618      	mov	r0, r3
 8000c94:	f012 fe42 	bl	801391c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c98:	1d3b      	adds	r3, r7, #4
 8000c9a:	2220      	movs	r2, #32
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f012 fe3c 	bl	801391c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000ca4:	2002      	movs	r0, #2
 8000ca6:	f007 faaf 	bl	8008208 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000caa:	2300      	movs	r3, #0
 8000cac:	603b      	str	r3, [r7, #0]
 8000cae:	4b32      	ldr	r3, [pc, #200]	; (8000d78 <SystemClock_Config+0xf4>)
 8000cb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cb2:	4a31      	ldr	r2, [pc, #196]	; (8000d78 <SystemClock_Config+0xf4>)
 8000cb4:	f023 0301 	bic.w	r3, r3, #1
 8000cb8:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000cba:	4b2f      	ldr	r3, [pc, #188]	; (8000d78 <SystemClock_Config+0xf4>)
 8000cbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cbe:	f003 0301 	and.w	r3, r3, #1
 8000cc2:	603b      	str	r3, [r7, #0]
 8000cc4:	4b2d      	ldr	r3, [pc, #180]	; (8000d7c <SystemClock_Config+0xf8>)
 8000cc6:	699b      	ldr	r3, [r3, #24]
 8000cc8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000ccc:	4a2b      	ldr	r2, [pc, #172]	; (8000d7c <SystemClock_Config+0xf8>)
 8000cce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000cd2:	6193      	str	r3, [r2, #24]
 8000cd4:	4b29      	ldr	r3, [pc, #164]	; (8000d7c <SystemClock_Config+0xf8>)
 8000cd6:	699b      	ldr	r3, [r3, #24]
 8000cd8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000cdc:	603b      	str	r3, [r7, #0]
 8000cde:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000ce0:	bf00      	nop
 8000ce2:	4b26      	ldr	r3, [pc, #152]	; (8000d7c <SystemClock_Config+0xf8>)
 8000ce4:	699b      	ldr	r3, [r3, #24]
 8000ce6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000cea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000cee:	d1f8      	bne.n	8000ce2 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cf0:	2302      	movs	r3, #2
 8000cf2:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cf8:	2340      	movs	r3, #64	; 0x40
 8000cfa:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cfc:	2302      	movs	r3, #2
 8000cfe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d00:	2300      	movs	r3, #0
 8000d02:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000d04:	2304      	movs	r3, #4
 8000d06:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000d08:	230c      	movs	r3, #12
 8000d0a:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 4;
 8000d0c:	2304      	movs	r3, #4
 8000d0e:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000d10:	2302      	movs	r3, #2
 8000d12:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000d14:	2302      	movs	r3, #2
 8000d16:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000d18:	230c      	movs	r3, #12
 8000d1a:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000d20:	2300      	movs	r3, #0
 8000d22:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f007 faa7 	bl	800827c <HAL_RCC_OscConfig>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d001      	beq.n	8000d38 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000d34:	f001 f90c 	bl	8001f50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d38:	233f      	movs	r3, #63	; 0x3f
 8000d3a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d3c:	2303      	movs	r3, #3
 8000d3e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000d40:	2300      	movs	r3, #0
 8000d42:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000d44:	2300      	movs	r3, #0
 8000d46:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000d4c:	2340      	movs	r3, #64	; 0x40
 8000d4e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000d50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d54:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000d56:	2300      	movs	r3, #0
 8000d58:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000d5a:	1d3b      	adds	r3, r7, #4
 8000d5c:	2101      	movs	r1, #1
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f007 fee6 	bl	8008b30 <HAL_RCC_ClockConfig>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d001      	beq.n	8000d6e <SystemClock_Config+0xea>
  {
    Error_Handler();
 8000d6a:	f001 f8f1 	bl	8001f50 <Error_Handler>
  }
}
 8000d6e:	bf00      	nop
 8000d70:	3770      	adds	r7, #112	; 0x70
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	58000400 	.word	0x58000400
 8000d7c:	58024800 	.word	0x58024800

08000d80 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b0b0      	sub	sp, #192	; 0xc0
 8000d84:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d86:	463b      	mov	r3, r7
 8000d88:	22c0      	movs	r2, #192	; 0xc0
 8000d8a:	2100      	movs	r1, #0
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f012 fdc5 	bl	801391c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000d92:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000d96:	f04f 0300 	mov.w	r3, #0
 8000d9a:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 8000d9e:	2304      	movs	r3, #4
 8000da0:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 9;
 8000da2:	2309      	movs	r3, #9
 8000da4:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 4;
 8000da6:	2304      	movs	r3, #4
 8000da8:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000daa:	2302      	movs	r3, #2
 8000dac:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000dae:	2302      	movs	r3, #2
 8000db0:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000db2:	23c0      	movs	r3, #192	; 0xc0
 8000db4:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8000db6:	2320      	movs	r3, #32
 8000db8:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 3072;
 8000dba:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000dbe:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000dc6:	463b      	mov	r3, r7
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f008 fa7f 	bl	80092cc <HAL_RCCEx_PeriphCLKConfig>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <PeriphCommonClock_Config+0x58>
  {
    Error_Handler();
 8000dd4:	f001 f8bc 	bl	8001f50 <Error_Handler>
  }
}
 8000dd8:	bf00      	nop
 8000dda:	37c0      	adds	r7, #192	; 0xc0
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}

08000de0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b08a      	sub	sp, #40	; 0x28
 8000de4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000de6:	f107 031c 	add.w	r3, r7, #28
 8000dea:	2200      	movs	r2, #0
 8000dec:	601a      	str	r2, [r3, #0]
 8000dee:	605a      	str	r2, [r3, #4]
 8000df0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000df2:	463b      	mov	r3, r7
 8000df4:	2200      	movs	r2, #0
 8000df6:	601a      	str	r2, [r3, #0]
 8000df8:	605a      	str	r2, [r3, #4]
 8000dfa:	609a      	str	r2, [r3, #8]
 8000dfc:	60da      	str	r2, [r3, #12]
 8000dfe:	611a      	str	r2, [r3, #16]
 8000e00:	615a      	str	r2, [r3, #20]
 8000e02:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000e04:	4b7c      	ldr	r3, [pc, #496]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000e06:	4a7d      	ldr	r2, [pc, #500]	; (8000ffc <MX_ADC1_Init+0x21c>)
 8000e08:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000e0a:	4b7b      	ldr	r3, [pc, #492]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000e0c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000e10:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e12:	4b79      	ldr	r3, [pc, #484]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000e14:	2208      	movs	r2, #8
 8000e16:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000e18:	4b77      	ldr	r3, [pc, #476]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e1e:	4b76      	ldr	r3, [pc, #472]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000e20:	2204      	movs	r2, #4
 8000e22:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000e24:	4b74      	ldr	r3, [pc, #464]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000e2a:	4b73      	ldr	r3, [pc, #460]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 11;
 8000e30:	4b71      	ldr	r3, [pc, #452]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000e32:	220b      	movs	r2, #11
 8000e34:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e36:	4b70      	ldr	r3, [pc, #448]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e3c:	4b6e      	ldr	r3, [pc, #440]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e42:	4b6d      	ldr	r3, [pc, #436]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000e48:	4b6b      	ldr	r3, [pc, #428]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000e4a:	2203      	movs	r2, #3
 8000e4c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000e4e:	4b6a      	ldr	r3, [pc, #424]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000e50:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000e54:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000e56:	4b68      	ldr	r3, [pc, #416]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000e5c:	4b66      	ldr	r3, [pc, #408]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e64:	4864      	ldr	r0, [pc, #400]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000e66:	f002 f9a9 	bl	80031bc <HAL_ADC_Init>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000e70:	f001 f86e 	bl	8001f50 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000e74:	2300      	movs	r3, #0
 8000e76:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000e78:	f107 031c 	add.w	r3, r7, #28
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	485e      	ldr	r0, [pc, #376]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000e80:	f003 fac4 	bl	800440c <HAL_ADCEx_MultiModeConfigChannel>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d001      	beq.n	8000e8e <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8000e8a:	f001 f861 	bl	8001f50 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000e8e:	4b5c      	ldr	r3, [pc, #368]	; (8001000 <MX_ADC1_Init+0x220>)
 8000e90:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e92:	2306      	movs	r3, #6
 8000e94:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 8000e96:	2307      	movs	r3, #7
 8000e98:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e9a:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000e9e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ea0:	2304      	movs	r3, #4
 8000ea2:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000eac:	463b      	mov	r3, r7
 8000eae:	4619      	mov	r1, r3
 8000eb0:	4851      	ldr	r0, [pc, #324]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000eb2:	f002 fc07 	bl	80036c4 <HAL_ADC_ConfigChannel>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8000ebc:	f001 f848 	bl	8001f50 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000ec0:	4b50      	ldr	r3, [pc, #320]	; (8001004 <MX_ADC1_Init+0x224>)
 8000ec2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000ec4:	230c      	movs	r3, #12
 8000ec6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ec8:	463b      	mov	r3, r7
 8000eca:	4619      	mov	r1, r3
 8000ecc:	484a      	ldr	r0, [pc, #296]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000ece:	f002 fbf9 	bl	80036c4 <HAL_ADC_ConfigChannel>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d001      	beq.n	8000edc <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 8000ed8:	f001 f83a 	bl	8001f50 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000edc:	4b4a      	ldr	r3, [pc, #296]	; (8001008 <MX_ADC1_Init+0x228>)
 8000ede:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000ee0:	2312      	movs	r3, #18
 8000ee2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ee4:	463b      	mov	r3, r7
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	4843      	ldr	r0, [pc, #268]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000eea:	f002 fbeb 	bl	80036c4 <HAL_ADC_ConfigChannel>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d001      	beq.n	8000ef8 <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 8000ef4:	f001 f82c 	bl	8001f50 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000ef8:	4b44      	ldr	r3, [pc, #272]	; (800100c <MX_ADC1_Init+0x22c>)
 8000efa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000efc:	2318      	movs	r3, #24
 8000efe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f00:	463b      	mov	r3, r7
 8000f02:	4619      	mov	r1, r3
 8000f04:	483c      	ldr	r0, [pc, #240]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000f06:	f002 fbdd 	bl	80036c4 <HAL_ADC_ConfigChannel>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d001      	beq.n	8000f14 <MX_ADC1_Init+0x134>
  {
    Error_Handler();
 8000f10:	f001 f81e 	bl	8001f50 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000f14:	4b3e      	ldr	r3, [pc, #248]	; (8001010 <MX_ADC1_Init+0x230>)
 8000f16:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000f18:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f1c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f1e:	463b      	mov	r3, r7
 8000f20:	4619      	mov	r1, r3
 8000f22:	4835      	ldr	r0, [pc, #212]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000f24:	f002 fbce 	bl	80036c4 <HAL_ADC_ConfigChannel>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <MX_ADC1_Init+0x152>
  {
    Error_Handler();
 8000f2e:	f001 f80f 	bl	8001f50 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000f32:	4b38      	ldr	r3, [pc, #224]	; (8001014 <MX_ADC1_Init+0x234>)
 8000f34:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000f36:	f44f 7383 	mov.w	r3, #262	; 0x106
 8000f3a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f3c:	463b      	mov	r3, r7
 8000f3e:	4619      	mov	r1, r3
 8000f40:	482d      	ldr	r0, [pc, #180]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000f42:	f002 fbbf 	bl	80036c4 <HAL_ADC_ConfigChannel>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 8000f4c:	f001 f800 	bl	8001f50 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000f50:	4b31      	ldr	r3, [pc, #196]	; (8001018 <MX_ADC1_Init+0x238>)
 8000f52:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000f54:	f44f 7386 	mov.w	r3, #268	; 0x10c
 8000f58:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f5a:	463b      	mov	r3, r7
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	4826      	ldr	r0, [pc, #152]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000f60:	f002 fbb0 	bl	80036c4 <HAL_ADC_ConfigChannel>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d001      	beq.n	8000f6e <MX_ADC1_Init+0x18e>
  {
    Error_Handler();
 8000f6a:	f000 fff1 	bl	8001f50 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000f6e:	4b2b      	ldr	r3, [pc, #172]	; (800101c <MX_ADC1_Init+0x23c>)
 8000f70:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8000f72:	f44f 7389 	mov.w	r3, #274	; 0x112
 8000f76:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f78:	463b      	mov	r3, r7
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	481e      	ldr	r0, [pc, #120]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000f7e:	f002 fba1 	bl	80036c4 <HAL_ADC_ConfigChannel>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d001      	beq.n	8000f8c <MX_ADC1_Init+0x1ac>
  {
    Error_Handler();
 8000f88:	f000 ffe2 	bl	8001f50 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000f8c:	4b24      	ldr	r3, [pc, #144]	; (8001020 <MX_ADC1_Init+0x240>)
 8000f8e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 8000f90:	f44f 738c 	mov.w	r3, #280	; 0x118
 8000f94:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f96:	463b      	mov	r3, r7
 8000f98:	4619      	mov	r1, r3
 8000f9a:	4817      	ldr	r0, [pc, #92]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000f9c:	f002 fb92 	bl	80036c4 <HAL_ADC_ConfigChannel>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <MX_ADC1_Init+0x1ca>
  {
    Error_Handler();
 8000fa6:	f000 ffd3 	bl	8001f50 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000faa:	4b1e      	ldr	r3, [pc, #120]	; (8001024 <MX_ADC1_Init+0x244>)
 8000fac:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 8000fae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000fb2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fb8:	463b      	mov	r3, r7
 8000fba:	4619      	mov	r1, r3
 8000fbc:	480e      	ldr	r0, [pc, #56]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000fbe:	f002 fb81 	bl	80036c4 <HAL_ADC_ConfigChannel>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <MX_ADC1_Init+0x1ec>
  {
    Error_Handler();
 8000fc8:	f000 ffc2 	bl	8001f50 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 8000fcc:	4b16      	ldr	r3, [pc, #88]	; (8001028 <MX_ADC1_Init+0x248>)
 8000fce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_11;
 8000fd0:	f240 2306 	movw	r3, #518	; 0x206
 8000fd4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 8000fd6:	2307      	movs	r3, #7
 8000fd8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fda:	463b      	mov	r3, r7
 8000fdc:	4619      	mov	r1, r3
 8000fde:	4806      	ldr	r0, [pc, #24]	; (8000ff8 <MX_ADC1_Init+0x218>)
 8000fe0:	f002 fb70 	bl	80036c4 <HAL_ADC_ConfigChannel>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d001      	beq.n	8000fee <MX_ADC1_Init+0x20e>
  {
    Error_Handler();
 8000fea:	f000 ffb1 	bl	8001f50 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fee:	bf00      	nop
 8000ff0:	3728      	adds	r7, #40	; 0x28
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	2400011c 	.word	0x2400011c
 8000ffc:	40022000 	.word	0x40022000
 8001000:	0c900008 	.word	0x0c900008
 8001004:	10c00010 	.word	0x10c00010
 8001008:	14f00020 	.word	0x14f00020
 800100c:	1d500080 	.word	0x1d500080
 8001010:	21800100 	.word	0x21800100
 8001014:	25b00200 	.word	0x25b00200
 8001018:	2a000400 	.word	0x2a000400
 800101c:	2e300800 	.word	0x2e300800
 8001020:	3ac04000 	.word	0x3ac04000
 8001024:	3ef08000 	.word	0x3ef08000
 8001028:	47520000 	.word	0x47520000

0800102c <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b088      	sub	sp, #32
 8001030:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001032:	1d3b      	adds	r3, r7, #4
 8001034:	2200      	movs	r2, #0
 8001036:	601a      	str	r2, [r3, #0]
 8001038:	605a      	str	r2, [r3, #4]
 800103a:	609a      	str	r2, [r3, #8]
 800103c:	60da      	str	r2, [r3, #12]
 800103e:	611a      	str	r2, [r3, #16]
 8001040:	615a      	str	r2, [r3, #20]
 8001042:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8001044:	4b3d      	ldr	r3, [pc, #244]	; (800113c <MX_ADC3_Init+0x110>)
 8001046:	4a3e      	ldr	r2, [pc, #248]	; (8001140 <MX_ADC3_Init+0x114>)
 8001048:	601a      	str	r2, [r3, #0]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800104a:	4b3c      	ldr	r3, [pc, #240]	; (800113c <MX_ADC3_Init+0x110>)
 800104c:	2208      	movs	r2, #8
 800104e:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001050:	4b3a      	ldr	r3, [pc, #232]	; (800113c <MX_ADC3_Init+0x110>)
 8001052:	2201      	movs	r2, #1
 8001054:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001056:	4b39      	ldr	r3, [pc, #228]	; (800113c <MX_ADC3_Init+0x110>)
 8001058:	2204      	movs	r2, #4
 800105a:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800105c:	4b37      	ldr	r3, [pc, #220]	; (800113c <MX_ADC3_Init+0x110>)
 800105e:	2200      	movs	r2, #0
 8001060:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8001062:	4b36      	ldr	r3, [pc, #216]	; (800113c <MX_ADC3_Init+0x110>)
 8001064:	2201      	movs	r2, #1
 8001066:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 4;
 8001068:	4b34      	ldr	r3, [pc, #208]	; (800113c <MX_ADC3_Init+0x110>)
 800106a:	2204      	movs	r2, #4
 800106c:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800106e:	4b33      	ldr	r3, [pc, #204]	; (800113c <MX_ADC3_Init+0x110>)
 8001070:	2200      	movs	r2, #0
 8001072:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001074:	4b31      	ldr	r3, [pc, #196]	; (800113c <MX_ADC3_Init+0x110>)
 8001076:	2200      	movs	r2, #0
 8001078:	625a      	str	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800107a:	4b30      	ldr	r3, [pc, #192]	; (800113c <MX_ADC3_Init+0x110>)
 800107c:	2200      	movs	r2, #0
 800107e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8001080:	4b2e      	ldr	r3, [pc, #184]	; (800113c <MX_ADC3_Init+0x110>)
 8001082:	2203      	movs	r2, #3
 8001084:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001086:	4b2d      	ldr	r3, [pc, #180]	; (800113c <MX_ADC3_Init+0x110>)
 8001088:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800108c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800108e:	4b2b      	ldr	r3, [pc, #172]	; (800113c <MX_ADC3_Init+0x110>)
 8001090:	2200      	movs	r2, #0
 8001092:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 8001094:	4b29      	ldr	r3, [pc, #164]	; (800113c <MX_ADC3_Init+0x110>)
 8001096:	2200      	movs	r2, #0
 8001098:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800109c:	4827      	ldr	r0, [pc, #156]	; (800113c <MX_ADC3_Init+0x110>)
 800109e:	f002 f88d 	bl	80031bc <HAL_ADC_Init>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <MX_ADC3_Init+0x80>
  {
    Error_Handler();
 80010a8:	f000 ff52 	bl	8001f50 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80010ac:	4b25      	ldr	r3, [pc, #148]	; (8001144 <MX_ADC3_Init+0x118>)
 80010ae:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010b0:	2306      	movs	r3, #6
 80010b2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 80010b4:	2307      	movs	r3, #7
 80010b6:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010b8:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80010bc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010be:	2304      	movs	r3, #4
 80010c0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80010c2:	2300      	movs	r3, #0
 80010c4:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 80010c6:	2300      	movs	r3, #0
 80010c8:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80010ca:	1d3b      	adds	r3, r7, #4
 80010cc:	4619      	mov	r1, r3
 80010ce:	481b      	ldr	r0, [pc, #108]	; (800113c <MX_ADC3_Init+0x110>)
 80010d0:	f002 faf8 	bl	80036c4 <HAL_ADC_ConfigChannel>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <MX_ADC3_Init+0xb2>
  {
    Error_Handler();
 80010da:	f000 ff39 	bl	8001f50 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80010de:	4b1a      	ldr	r3, [pc, #104]	; (8001148 <MX_ADC3_Init+0x11c>)
 80010e0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80010e2:	230c      	movs	r3, #12
 80010e4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80010e6:	1d3b      	adds	r3, r7, #4
 80010e8:	4619      	mov	r1, r3
 80010ea:	4814      	ldr	r0, [pc, #80]	; (800113c <MX_ADC3_Init+0x110>)
 80010ec:	f002 faea 	bl	80036c4 <HAL_ADC_ConfigChannel>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <MX_ADC3_Init+0xce>
  {
    Error_Handler();
 80010f6:	f000 ff2b 	bl	8001f50 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80010fa:	2301      	movs	r3, #1
 80010fc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80010fe:	2312      	movs	r3, #18
 8001100:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001102:	1d3b      	adds	r3, r7, #4
 8001104:	4619      	mov	r1, r3
 8001106:	480d      	ldr	r0, [pc, #52]	; (800113c <MX_ADC3_Init+0x110>)
 8001108:	f002 fadc 	bl	80036c4 <HAL_ADC_ConfigChannel>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <MX_ADC3_Init+0xea>
  {
    Error_Handler();
 8001112:	f000 ff1d 	bl	8001f50 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001116:	4b0d      	ldr	r3, [pc, #52]	; (800114c <MX_ADC3_Init+0x120>)
 8001118:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800111a:	2318      	movs	r3, #24
 800111c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800111e:	1d3b      	adds	r3, r7, #4
 8001120:	4619      	mov	r1, r3
 8001122:	4806      	ldr	r0, [pc, #24]	; (800113c <MX_ADC3_Init+0x110>)
 8001124:	f002 face 	bl	80036c4 <HAL_ADC_ConfigChannel>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <MX_ADC3_Init+0x106>
  {
    Error_Handler();
 800112e:	f000 ff0f 	bl	8001f50 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001132:	bf00      	nop
 8001134:	3720      	adds	r7, #32
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	24000180 	.word	0x24000180
 8001140:	58026000 	.word	0x58026000
 8001144:	cb840000 	.word	0xcb840000
 8001148:	cfb80000 	.word	0xcfb80000
 800114c:	04300002 	.word	0x04300002

08001150 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b08a      	sub	sp, #40	; 0x28
 8001154:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001156:	1d3b      	adds	r3, r7, #4
 8001158:	2224      	movs	r2, #36	; 0x24
 800115a:	2100      	movs	r1, #0
 800115c:	4618      	mov	r0, r3
 800115e:	f012 fbdd 	bl	801391c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001162:	4b12      	ldr	r3, [pc, #72]	; (80011ac <MX_DAC1_Init+0x5c>)
 8001164:	4a12      	ldr	r2, [pc, #72]	; (80011b0 <MX_DAC1_Init+0x60>)
 8001166:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001168:	4810      	ldr	r0, [pc, #64]	; (80011ac <MX_DAC1_Init+0x5c>)
 800116a:	f003 fb0d 	bl	8004788 <HAL_DAC_Init>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001174:	f000 feec 	bl	8001f50 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001178:	2300      	movs	r3, #0
 800117a:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 800117c:	230a      	movs	r3, #10
 800117e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001180:	2300      	movs	r3, #0
 8001182:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001184:	2301      	movs	r3, #1
 8001186:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001188:	2300      	movs	r3, #0
 800118a:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800118c:	1d3b      	adds	r3, r7, #4
 800118e:	2200      	movs	r2, #0
 8001190:	4619      	mov	r1, r3
 8001192:	4806      	ldr	r0, [pc, #24]	; (80011ac <MX_DAC1_Init+0x5c>)
 8001194:	f003 fd28 	bl	8004be8 <HAL_DAC_ConfigChannel>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 800119e:	f000 fed7 	bl	8001f50 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80011a2:	bf00      	nop
 80011a4:	3728      	adds	r7, #40	; 0x28
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	240002d4 	.word	0x240002d4
 80011b0:	40007400 	.word	0x40007400

080011b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011b8:	4b1b      	ldr	r3, [pc, #108]	; (8001228 <MX_I2C1_Init+0x74>)
 80011ba:	4a1c      	ldr	r2, [pc, #112]	; (800122c <MX_I2C1_Init+0x78>)
 80011bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00506682;
 80011be:	4b1a      	ldr	r3, [pc, #104]	; (8001228 <MX_I2C1_Init+0x74>)
 80011c0:	4a1b      	ldr	r2, [pc, #108]	; (8001230 <MX_I2C1_Init+0x7c>)
 80011c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80011c4:	4b18      	ldr	r3, [pc, #96]	; (8001228 <MX_I2C1_Init+0x74>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011ca:	4b17      	ldr	r3, [pc, #92]	; (8001228 <MX_I2C1_Init+0x74>)
 80011cc:	2201      	movs	r2, #1
 80011ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011d0:	4b15      	ldr	r3, [pc, #84]	; (8001228 <MX_I2C1_Init+0x74>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80011d6:	4b14      	ldr	r3, [pc, #80]	; (8001228 <MX_I2C1_Init+0x74>)
 80011d8:	2200      	movs	r2, #0
 80011da:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011dc:	4b12      	ldr	r3, [pc, #72]	; (8001228 <MX_I2C1_Init+0x74>)
 80011de:	2200      	movs	r2, #0
 80011e0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011e2:	4b11      	ldr	r3, [pc, #68]	; (8001228 <MX_I2C1_Init+0x74>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011e8:	4b0f      	ldr	r3, [pc, #60]	; (8001228 <MX_I2C1_Init+0x74>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011ee:	480e      	ldr	r0, [pc, #56]	; (8001228 <MX_I2C1_Init+0x74>)
 80011f0:	f006 fed6 	bl	8007fa0 <HAL_I2C_Init>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80011fa:	f000 fea9 	bl	8001f50 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011fe:	2100      	movs	r1, #0
 8001200:	4809      	ldr	r0, [pc, #36]	; (8001228 <MX_I2C1_Init+0x74>)
 8001202:	f006 ff69 	bl	80080d8 <HAL_I2CEx_ConfigAnalogFilter>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d001      	beq.n	8001210 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800120c:	f000 fea0 	bl	8001f50 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001210:	2100      	movs	r1, #0
 8001212:	4805      	ldr	r0, [pc, #20]	; (8001228 <MX_I2C1_Init+0x74>)
 8001214:	f006 ffab 	bl	800816e <HAL_I2CEx_ConfigDigitalFilter>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800121e:	f000 fe97 	bl	8001f50 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001222:	bf00      	nop
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	24000360 	.word	0x24000360
 800122c:	40005400 	.word	0x40005400
 8001230:	00506682 	.word	0x00506682

08001234 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001238:	4b28      	ldr	r3, [pc, #160]	; (80012dc <MX_SPI1_Init+0xa8>)
 800123a:	4a29      	ldr	r2, [pc, #164]	; (80012e0 <MX_SPI1_Init+0xac>)
 800123c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800123e:	4b27      	ldr	r3, [pc, #156]	; (80012dc <MX_SPI1_Init+0xa8>)
 8001240:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001244:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8001246:	4b25      	ldr	r3, [pc, #148]	; (80012dc <MX_SPI1_Init+0xa8>)
 8001248:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800124c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 800124e:	4b23      	ldr	r3, [pc, #140]	; (80012dc <MX_SPI1_Init+0xa8>)
 8001250:	220f      	movs	r2, #15
 8001252:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001254:	4b21      	ldr	r3, [pc, #132]	; (80012dc <MX_SPI1_Init+0xa8>)
 8001256:	2200      	movs	r2, #0
 8001258:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800125a:	4b20      	ldr	r3, [pc, #128]	; (80012dc <MX_SPI1_Init+0xa8>)
 800125c:	2200      	movs	r2, #0
 800125e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001260:	4b1e      	ldr	r3, [pc, #120]	; (80012dc <MX_SPI1_Init+0xa8>)
 8001262:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001266:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001268:	4b1c      	ldr	r3, [pc, #112]	; (80012dc <MX_SPI1_Init+0xa8>)
 800126a:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 800126e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001270:	4b1a      	ldr	r3, [pc, #104]	; (80012dc <MX_SPI1_Init+0xa8>)
 8001272:	2200      	movs	r2, #0
 8001274:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001276:	4b19      	ldr	r3, [pc, #100]	; (80012dc <MX_SPI1_Init+0xa8>)
 8001278:	2200      	movs	r2, #0
 800127a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800127c:	4b17      	ldr	r3, [pc, #92]	; (80012dc <MX_SPI1_Init+0xa8>)
 800127e:	2200      	movs	r2, #0
 8001280:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8001282:	4b16      	ldr	r3, [pc, #88]	; (80012dc <MX_SPI1_Init+0xa8>)
 8001284:	2200      	movs	r2, #0
 8001286:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001288:	4b14      	ldr	r3, [pc, #80]	; (80012dc <MX_SPI1_Init+0xa8>)
 800128a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800128e:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001290:	4b12      	ldr	r3, [pc, #72]	; (80012dc <MX_SPI1_Init+0xa8>)
 8001292:	2200      	movs	r2, #0
 8001294:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001296:	4b11      	ldr	r3, [pc, #68]	; (80012dc <MX_SPI1_Init+0xa8>)
 8001298:	2200      	movs	r2, #0
 800129a:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800129c:	4b0f      	ldr	r3, [pc, #60]	; (80012dc <MX_SPI1_Init+0xa8>)
 800129e:	2200      	movs	r2, #0
 80012a0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80012a2:	4b0e      	ldr	r3, [pc, #56]	; (80012dc <MX_SPI1_Init+0xa8>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80012a8:	4b0c      	ldr	r3, [pc, #48]	; (80012dc <MX_SPI1_Init+0xa8>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80012ae:	4b0b      	ldr	r3, [pc, #44]	; (80012dc <MX_SPI1_Init+0xa8>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80012b4:	4b09      	ldr	r3, [pc, #36]	; (80012dc <MX_SPI1_Init+0xa8>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80012ba:	4b08      	ldr	r3, [pc, #32]	; (80012dc <MX_SPI1_Init+0xa8>)
 80012bc:	2200      	movs	r2, #0
 80012be:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80012c0:	4b06      	ldr	r3, [pc, #24]	; (80012dc <MX_SPI1_Init+0xa8>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80012c6:	4805      	ldr	r0, [pc, #20]	; (80012dc <MX_SPI1_Init+0xa8>)
 80012c8:	f00a fcfe 	bl	800bcc8 <HAL_SPI_Init>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 80012d2:	f000 fe3d 	bl	8001f50 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80012d6:	bf00      	nop
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	240003b4 	.word	0x240003b4
 80012e0:	40013000 	.word	0x40013000

080012e4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80012e8:	4b28      	ldr	r3, [pc, #160]	; (800138c <MX_SPI2_Init+0xa8>)
 80012ea:	4a29      	ldr	r2, [pc, #164]	; (8001390 <MX_SPI2_Init+0xac>)
 80012ec:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80012ee:	4b27      	ldr	r3, [pc, #156]	; (800138c <MX_SPI2_Init+0xa8>)
 80012f0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80012f4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80012f6:	4b25      	ldr	r3, [pc, #148]	; (800138c <MX_SPI2_Init+0xa8>)
 80012f8:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80012fc:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 80012fe:	4b23      	ldr	r3, [pc, #140]	; (800138c <MX_SPI2_Init+0xa8>)
 8001300:	220f      	movs	r2, #15
 8001302:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001304:	4b21      	ldr	r3, [pc, #132]	; (800138c <MX_SPI2_Init+0xa8>)
 8001306:	2200      	movs	r2, #0
 8001308:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800130a:	4b20      	ldr	r3, [pc, #128]	; (800138c <MX_SPI2_Init+0xa8>)
 800130c:	2200      	movs	r2, #0
 800130e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001310:	4b1e      	ldr	r3, [pc, #120]	; (800138c <MX_SPI2_Init+0xa8>)
 8001312:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001316:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001318:	4b1c      	ldr	r3, [pc, #112]	; (800138c <MX_SPI2_Init+0xa8>)
 800131a:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 800131e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001320:	4b1a      	ldr	r3, [pc, #104]	; (800138c <MX_SPI2_Init+0xa8>)
 8001322:	2200      	movs	r2, #0
 8001324:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001326:	4b19      	ldr	r3, [pc, #100]	; (800138c <MX_SPI2_Init+0xa8>)
 8001328:	2200      	movs	r2, #0
 800132a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800132c:	4b17      	ldr	r3, [pc, #92]	; (800138c <MX_SPI2_Init+0xa8>)
 800132e:	2200      	movs	r2, #0
 8001330:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001332:	4b16      	ldr	r3, [pc, #88]	; (800138c <MX_SPI2_Init+0xa8>)
 8001334:	2200      	movs	r2, #0
 8001336:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001338:	4b14      	ldr	r3, [pc, #80]	; (800138c <MX_SPI2_Init+0xa8>)
 800133a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800133e:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001340:	4b12      	ldr	r3, [pc, #72]	; (800138c <MX_SPI2_Init+0xa8>)
 8001342:	2200      	movs	r2, #0
 8001344:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001346:	4b11      	ldr	r3, [pc, #68]	; (800138c <MX_SPI2_Init+0xa8>)
 8001348:	2200      	movs	r2, #0
 800134a:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800134c:	4b0f      	ldr	r3, [pc, #60]	; (800138c <MX_SPI2_Init+0xa8>)
 800134e:	2200      	movs	r2, #0
 8001350:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001352:	4b0e      	ldr	r3, [pc, #56]	; (800138c <MX_SPI2_Init+0xa8>)
 8001354:	2200      	movs	r2, #0
 8001356:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001358:	4b0c      	ldr	r3, [pc, #48]	; (800138c <MX_SPI2_Init+0xa8>)
 800135a:	2200      	movs	r2, #0
 800135c:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800135e:	4b0b      	ldr	r3, [pc, #44]	; (800138c <MX_SPI2_Init+0xa8>)
 8001360:	2200      	movs	r2, #0
 8001362:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001364:	4b09      	ldr	r3, [pc, #36]	; (800138c <MX_SPI2_Init+0xa8>)
 8001366:	2200      	movs	r2, #0
 8001368:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800136a:	4b08      	ldr	r3, [pc, #32]	; (800138c <MX_SPI2_Init+0xa8>)
 800136c:	2200      	movs	r2, #0
 800136e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001370:	4b06      	ldr	r3, [pc, #24]	; (800138c <MX_SPI2_Init+0xa8>)
 8001372:	2200      	movs	r2, #0
 8001374:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001376:	4805      	ldr	r0, [pc, #20]	; (800138c <MX_SPI2_Init+0xa8>)
 8001378:	f00a fca6 	bl	800bcc8 <HAL_SPI_Init>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <MX_SPI2_Init+0xa2>
  {
    Error_Handler();
 8001382:	f000 fde5 	bl	8001f50 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001386:	bf00      	nop
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	2400043c 	.word	0x2400043c
 8001390:	40003800 	.word	0x40003800

08001394 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b09a      	sub	sp, #104	; 0x68
 8001398:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800139a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	605a      	str	r2, [r3, #4]
 80013a4:	609a      	str	r2, [r3, #8]
 80013a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013a8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80013ac:	2200      	movs	r2, #0
 80013ae:	601a      	str	r2, [r3, #0]
 80013b0:	605a      	str	r2, [r3, #4]
 80013b2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013b4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80013b8:	2200      	movs	r2, #0
 80013ba:	601a      	str	r2, [r3, #0]
 80013bc:	605a      	str	r2, [r3, #4]
 80013be:	609a      	str	r2, [r3, #8]
 80013c0:	60da      	str	r2, [r3, #12]
 80013c2:	611a      	str	r2, [r3, #16]
 80013c4:	615a      	str	r2, [r3, #20]
 80013c6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80013c8:	1d3b      	adds	r3, r7, #4
 80013ca:	222c      	movs	r2, #44	; 0x2c
 80013cc:	2100      	movs	r1, #0
 80013ce:	4618      	mov	r0, r3
 80013d0:	f012 faa4 	bl	801391c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80013d4:	4b44      	ldr	r3, [pc, #272]	; (80014e8 <MX_TIM1_Init+0x154>)
 80013d6:	4a45      	ldr	r2, [pc, #276]	; (80014ec <MX_TIM1_Init+0x158>)
 80013d8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 128-1;
 80013da:	4b43      	ldr	r3, [pc, #268]	; (80014e8 <MX_TIM1_Init+0x154>)
 80013dc:	227f      	movs	r2, #127	; 0x7f
 80013de:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013e0:	4b41      	ldr	r3, [pc, #260]	; (80014e8 <MX_TIM1_Init+0x154>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 62500-1;
 80013e6:	4b40      	ldr	r3, [pc, #256]	; (80014e8 <MX_TIM1_Init+0x154>)
 80013e8:	f24f 4223 	movw	r2, #62499	; 0xf423
 80013ec:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013ee:	4b3e      	ldr	r3, [pc, #248]	; (80014e8 <MX_TIM1_Init+0x154>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80013f4:	4b3c      	ldr	r3, [pc, #240]	; (80014e8 <MX_TIM1_Init+0x154>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013fa:	4b3b      	ldr	r3, [pc, #236]	; (80014e8 <MX_TIM1_Init+0x154>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001400:	4839      	ldr	r0, [pc, #228]	; (80014e8 <MX_TIM1_Init+0x154>)
 8001402:	f00a fda0 	bl	800bf46 <HAL_TIM_Base_Init>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800140c:	f000 fda0 	bl	8001f50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001410:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001414:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001416:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800141a:	4619      	mov	r1, r3
 800141c:	4832      	ldr	r0, [pc, #200]	; (80014e8 <MX_TIM1_Init+0x154>)
 800141e:	f00b fbdf 	bl	800cbe0 <HAL_TIM_ConfigClockSource>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001428:	f000 fd92 	bl	8001f50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800142c:	482e      	ldr	r0, [pc, #184]	; (80014e8 <MX_TIM1_Init+0x154>)
 800142e:	f00b f84b 	bl	800c4c8 <HAL_TIM_PWM_Init>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001438:	f000 fd8a 	bl	8001f50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800143c:	2300      	movs	r3, #0
 800143e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001440:	2300      	movs	r3, #0
 8001442:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001444:	2300      	movs	r3, #0
 8001446:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001448:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800144c:	4619      	mov	r1, r3
 800144e:	4826      	ldr	r0, [pc, #152]	; (80014e8 <MX_TIM1_Init+0x154>)
 8001450:	f00c f91c 	bl	800d68c <HAL_TIMEx_MasterConfigSynchronization>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800145a:	f000 fd79 	bl	8001f50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800145e:	2360      	movs	r3, #96	; 0x60
 8001460:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 480-1;
 8001462:	f240 13df 	movw	r3, #479	; 0x1df
 8001466:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001468:	2300      	movs	r3, #0
 800146a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800146c:	2300      	movs	r3, #0
 800146e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001470:	2300      	movs	r3, #0
 8001472:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001474:	2300      	movs	r3, #0
 8001476:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001478:	2300      	movs	r3, #0
 800147a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800147c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001480:	2200      	movs	r2, #0
 8001482:	4619      	mov	r1, r3
 8001484:	4818      	ldr	r0, [pc, #96]	; (80014e8 <MX_TIM1_Init+0x154>)
 8001486:	f00b fa97 	bl	800c9b8 <HAL_TIM_PWM_ConfigChannel>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8001490:	f000 fd5e 	bl	8001f50 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001494:	2300      	movs	r3, #0
 8001496:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001498:	2300      	movs	r3, #0
 800149a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800149c:	2300      	movs	r3, #0
 800149e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80014a0:	2300      	movs	r3, #0
 80014a2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80014a4:	2300      	movs	r3, #0
 80014a6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80014a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014ac:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80014ae:	2300      	movs	r3, #0
 80014b0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80014b2:	2300      	movs	r3, #0
 80014b4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80014b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80014ba:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80014bc:	2300      	movs	r3, #0
 80014be:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80014c0:	2300      	movs	r3, #0
 80014c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80014c4:	1d3b      	adds	r3, r7, #4
 80014c6:	4619      	mov	r1, r3
 80014c8:	4807      	ldr	r0, [pc, #28]	; (80014e8 <MX_TIM1_Init+0x154>)
 80014ca:	f00c f96d 	bl	800d7a8 <HAL_TIMEx_ConfigBreakDeadTime>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 80014d4:	f000 fd3c 	bl	8001f50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80014d8:	4803      	ldr	r0, [pc, #12]	; (80014e8 <MX_TIM1_Init+0x154>)
 80014da:	f001 f895 	bl	8002608 <HAL_TIM_MspPostInit>

}
 80014de:	bf00      	nop
 80014e0:	3768      	adds	r7, #104	; 0x68
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	240004c4 	.word	0x240004c4
 80014ec:	40010000 	.word	0x40010000

080014f0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b08e      	sub	sp, #56	; 0x38
 80014f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014fa:	2200      	movs	r2, #0
 80014fc:	601a      	str	r2, [r3, #0]
 80014fe:	605a      	str	r2, [r3, #4]
 8001500:	609a      	str	r2, [r3, #8]
 8001502:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001504:	f107 031c 	add.w	r3, r7, #28
 8001508:	2200      	movs	r2, #0
 800150a:	601a      	str	r2, [r3, #0]
 800150c:	605a      	str	r2, [r3, #4]
 800150e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001510:	463b      	mov	r3, r7
 8001512:	2200      	movs	r2, #0
 8001514:	601a      	str	r2, [r3, #0]
 8001516:	605a      	str	r2, [r3, #4]
 8001518:	609a      	str	r2, [r3, #8]
 800151a:	60da      	str	r2, [r3, #12]
 800151c:	611a      	str	r2, [r3, #16]
 800151e:	615a      	str	r2, [r3, #20]
 8001520:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001522:	4b2d      	ldr	r3, [pc, #180]	; (80015d8 <MX_TIM2_Init+0xe8>)
 8001524:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001528:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 64-1;
 800152a:	4b2b      	ldr	r3, [pc, #172]	; (80015d8 <MX_TIM2_Init+0xe8>)
 800152c:	223f      	movs	r2, #63	; 0x3f
 800152e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001530:	4b29      	ldr	r3, [pc, #164]	; (80015d8 <MX_TIM2_Init+0xe8>)
 8001532:	2200      	movs	r2, #0
 8001534:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3125-1;
 8001536:	4b28      	ldr	r3, [pc, #160]	; (80015d8 <MX_TIM2_Init+0xe8>)
 8001538:	f640 4234 	movw	r2, #3124	; 0xc34
 800153c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800153e:	4b26      	ldr	r3, [pc, #152]	; (80015d8 <MX_TIM2_Init+0xe8>)
 8001540:	2200      	movs	r2, #0
 8001542:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001544:	4b24      	ldr	r3, [pc, #144]	; (80015d8 <MX_TIM2_Init+0xe8>)
 8001546:	2280      	movs	r2, #128	; 0x80
 8001548:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800154a:	4823      	ldr	r0, [pc, #140]	; (80015d8 <MX_TIM2_Init+0xe8>)
 800154c:	f00a fcfb 	bl	800bf46 <HAL_TIM_Base_Init>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001556:	f000 fcfb 	bl	8001f50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800155a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800155e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001560:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001564:	4619      	mov	r1, r3
 8001566:	481c      	ldr	r0, [pc, #112]	; (80015d8 <MX_TIM2_Init+0xe8>)
 8001568:	f00b fb3a 	bl	800cbe0 <HAL_TIM_ConfigClockSource>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d001      	beq.n	8001576 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001572:	f000 fced 	bl	8001f50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001576:	4818      	ldr	r0, [pc, #96]	; (80015d8 <MX_TIM2_Init+0xe8>)
 8001578:	f00a ffa6 	bl	800c4c8 <HAL_TIM_PWM_Init>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001582:	f000 fce5 	bl	8001f50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001586:	2320      	movs	r3, #32
 8001588:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800158a:	2300      	movs	r3, #0
 800158c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800158e:	f107 031c 	add.w	r3, r7, #28
 8001592:	4619      	mov	r1, r3
 8001594:	4810      	ldr	r0, [pc, #64]	; (80015d8 <MX_TIM2_Init+0xe8>)
 8001596:	f00c f879 	bl	800d68c <HAL_TIMEx_MasterConfigSynchronization>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80015a0:	f000 fcd6 	bl	8001f50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015a4:	2360      	movs	r3, #96	; 0x60
 80015a6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80015a8:	2300      	movs	r3, #0
 80015aa:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015ac:	2300      	movs	r3, #0
 80015ae:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015b0:	2300      	movs	r3, #0
 80015b2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80015b4:	463b      	mov	r3, r7
 80015b6:	220c      	movs	r2, #12
 80015b8:	4619      	mov	r1, r3
 80015ba:	4807      	ldr	r0, [pc, #28]	; (80015d8 <MX_TIM2_Init+0xe8>)
 80015bc:	f00b f9fc 	bl	800c9b8 <HAL_TIM_PWM_ConfigChannel>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80015c6:	f000 fcc3 	bl	8001f50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80015ca:	4803      	ldr	r0, [pc, #12]	; (80015d8 <MX_TIM2_Init+0xe8>)
 80015cc:	f001 f81c 	bl	8002608 <HAL_TIM_MspPostInit>

}
 80015d0:	bf00      	nop
 80015d2:	3738      	adds	r7, #56	; 0x38
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	24000510 	.word	0x24000510

080015dc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b088      	sub	sp, #32
 80015e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015e2:	f107 0310 	add.w	r3, r7, #16
 80015e6:	2200      	movs	r2, #0
 80015e8:	601a      	str	r2, [r3, #0]
 80015ea:	605a      	str	r2, [r3, #4]
 80015ec:	609a      	str	r2, [r3, #8]
 80015ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015f0:	1d3b      	adds	r3, r7, #4
 80015f2:	2200      	movs	r2, #0
 80015f4:	601a      	str	r2, [r3, #0]
 80015f6:	605a      	str	r2, [r3, #4]
 80015f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80015fa:	4b1d      	ldr	r3, [pc, #116]	; (8001670 <MX_TIM3_Init+0x94>)
 80015fc:	4a1d      	ldr	r2, [pc, #116]	; (8001674 <MX_TIM3_Init+0x98>)
 80015fe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 64-1;
 8001600:	4b1b      	ldr	r3, [pc, #108]	; (8001670 <MX_TIM3_Init+0x94>)
 8001602:	223f      	movs	r2, #63	; 0x3f
 8001604:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001606:	4b1a      	ldr	r3, [pc, #104]	; (8001670 <MX_TIM3_Init+0x94>)
 8001608:	2200      	movs	r2, #0
 800160a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 800160c:	4b18      	ldr	r3, [pc, #96]	; (8001670 <MX_TIM3_Init+0x94>)
 800160e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001612:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001614:	4b16      	ldr	r3, [pc, #88]	; (8001670 <MX_TIM3_Init+0x94>)
 8001616:	2200      	movs	r2, #0
 8001618:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800161a:	4b15      	ldr	r3, [pc, #84]	; (8001670 <MX_TIM3_Init+0x94>)
 800161c:	2200      	movs	r2, #0
 800161e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001620:	4813      	ldr	r0, [pc, #76]	; (8001670 <MX_TIM3_Init+0x94>)
 8001622:	f00a fc90 	bl	800bf46 <HAL_TIM_Base_Init>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800162c:	f000 fc90 	bl	8001f50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001630:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001634:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001636:	f107 0310 	add.w	r3, r7, #16
 800163a:	4619      	mov	r1, r3
 800163c:	480c      	ldr	r0, [pc, #48]	; (8001670 <MX_TIM3_Init+0x94>)
 800163e:	f00b facf 	bl	800cbe0 <HAL_TIM_ConfigClockSource>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001648:	f000 fc82 	bl	8001f50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800164c:	2300      	movs	r3, #0
 800164e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001650:	2300      	movs	r3, #0
 8001652:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001654:	1d3b      	adds	r3, r7, #4
 8001656:	4619      	mov	r1, r3
 8001658:	4805      	ldr	r0, [pc, #20]	; (8001670 <MX_TIM3_Init+0x94>)
 800165a:	f00c f817 	bl	800d68c <HAL_TIMEx_MasterConfigSynchronization>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001664:	f000 fc74 	bl	8001f50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001668:	bf00      	nop
 800166a:	3720      	adds	r7, #32
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	2400055c 	.word	0x2400055c
 8001674:	40000400 	.word	0x40000400

08001678 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800167c:	4b22      	ldr	r3, [pc, #136]	; (8001708 <MX_USART1_UART_Init+0x90>)
 800167e:	4a23      	ldr	r2, [pc, #140]	; (800170c <MX_USART1_UART_Init+0x94>)
 8001680:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 460800;
 8001682:	4b21      	ldr	r3, [pc, #132]	; (8001708 <MX_USART1_UART_Init+0x90>)
 8001684:	f44f 22e1 	mov.w	r2, #460800	; 0x70800
 8001688:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800168a:	4b1f      	ldr	r3, [pc, #124]	; (8001708 <MX_USART1_UART_Init+0x90>)
 800168c:	2200      	movs	r2, #0
 800168e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001690:	4b1d      	ldr	r3, [pc, #116]	; (8001708 <MX_USART1_UART_Init+0x90>)
 8001692:	2200      	movs	r2, #0
 8001694:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001696:	4b1c      	ldr	r3, [pc, #112]	; (8001708 <MX_USART1_UART_Init+0x90>)
 8001698:	2200      	movs	r2, #0
 800169a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800169c:	4b1a      	ldr	r3, [pc, #104]	; (8001708 <MX_USART1_UART_Init+0x90>)
 800169e:	220c      	movs	r2, #12
 80016a0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016a2:	4b19      	ldr	r3, [pc, #100]	; (8001708 <MX_USART1_UART_Init+0x90>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016a8:	4b17      	ldr	r3, [pc, #92]	; (8001708 <MX_USART1_UART_Init+0x90>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016ae:	4b16      	ldr	r3, [pc, #88]	; (8001708 <MX_USART1_UART_Init+0x90>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80016b4:	4b14      	ldr	r3, [pc, #80]	; (8001708 <MX_USART1_UART_Init+0x90>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016ba:	4b13      	ldr	r3, [pc, #76]	; (8001708 <MX_USART1_UART_Init+0x90>)
 80016bc:	2200      	movs	r2, #0
 80016be:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016c0:	4811      	ldr	r0, [pc, #68]	; (8001708 <MX_USART1_UART_Init+0x90>)
 80016c2:	f00c f90d 	bl	800d8e0 <HAL_UART_Init>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80016cc:	f000 fc40 	bl	8001f50 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016d0:	2100      	movs	r1, #0
 80016d2:	480d      	ldr	r0, [pc, #52]	; (8001708 <MX_USART1_UART_Init+0x90>)
 80016d4:	f00e fc67 	bl	800ffa6 <HAL_UARTEx_SetTxFifoThreshold>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80016de:	f000 fc37 	bl	8001f50 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016e2:	2100      	movs	r1, #0
 80016e4:	4808      	ldr	r0, [pc, #32]	; (8001708 <MX_USART1_UART_Init+0x90>)
 80016e6:	f00e fc9c 	bl	8010022 <HAL_UARTEx_SetRxFifoThreshold>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80016f0:	f000 fc2e 	bl	8001f50 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80016f4:	4804      	ldr	r0, [pc, #16]	; (8001708 <MX_USART1_UART_Init+0x90>)
 80016f6:	f00e fc1d 	bl	800ff34 <HAL_UARTEx_DisableFifoMode>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d001      	beq.n	8001704 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001700:	f000 fc26 	bl	8001f50 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001704:	bf00      	nop
 8001706:	bd80      	pop	{r7, pc}
 8001708:	240005a8 	.word	0x240005a8
 800170c:	40011000 	.word	0x40011000

08001710 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001716:	4b15      	ldr	r3, [pc, #84]	; (800176c <MX_DMA_Init+0x5c>)
 8001718:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800171c:	4a13      	ldr	r2, [pc, #76]	; (800176c <MX_DMA_Init+0x5c>)
 800171e:	f043 0301 	orr.w	r3, r3, #1
 8001722:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001726:	4b11      	ldr	r3, [pc, #68]	; (800176c <MX_DMA_Init+0x5c>)
 8001728:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800172c:	f003 0301 	and.w	r3, r3, #1
 8001730:	607b      	str	r3, [r7, #4]
 8001732:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8001734:	2200      	movs	r2, #0
 8001736:	2105      	movs	r1, #5
 8001738:	200b      	movs	r0, #11
 800173a:	f002 fffd 	bl	8004738 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800173e:	200b      	movs	r0, #11
 8001740:	f003 f814 	bl	800476c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001744:	2200      	movs	r2, #0
 8001746:	2105      	movs	r1, #5
 8001748:	200c      	movs	r0, #12
 800174a:	f002 fff5 	bl	8004738 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800174e:	200c      	movs	r0, #12
 8001750:	f003 f80c 	bl	800476c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001754:	2200      	movs	r2, #0
 8001756:	2105      	movs	r1, #5
 8001758:	2010      	movs	r0, #16
 800175a:	f002 ffed 	bl	8004738 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800175e:	2010      	movs	r0, #16
 8001760:	f003 f804 	bl	800476c <HAL_NVIC_EnableIRQ>

}
 8001764:	bf00      	nop
 8001766:	3708      	adds	r7, #8
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	58024400 	.word	0x58024400

08001770 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b088      	sub	sp, #32
 8001774:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001776:	f107 030c 	add.w	r3, r7, #12
 800177a:	2200      	movs	r2, #0
 800177c:	601a      	str	r2, [r3, #0]
 800177e:	605a      	str	r2, [r3, #4]
 8001780:	609a      	str	r2, [r3, #8]
 8001782:	60da      	str	r2, [r3, #12]
 8001784:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001786:	4b2c      	ldr	r3, [pc, #176]	; (8001838 <MX_GPIO_Init+0xc8>)
 8001788:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800178c:	4a2a      	ldr	r2, [pc, #168]	; (8001838 <MX_GPIO_Init+0xc8>)
 800178e:	f043 0304 	orr.w	r3, r3, #4
 8001792:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001796:	4b28      	ldr	r3, [pc, #160]	; (8001838 <MX_GPIO_Init+0xc8>)
 8001798:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800179c:	f003 0304 	and.w	r3, r3, #4
 80017a0:	60bb      	str	r3, [r7, #8]
 80017a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a4:	4b24      	ldr	r3, [pc, #144]	; (8001838 <MX_GPIO_Init+0xc8>)
 80017a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017aa:	4a23      	ldr	r2, [pc, #140]	; (8001838 <MX_GPIO_Init+0xc8>)
 80017ac:	f043 0301 	orr.w	r3, r3, #1
 80017b0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80017b4:	4b20      	ldr	r3, [pc, #128]	; (8001838 <MX_GPIO_Init+0xc8>)
 80017b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017ba:	f003 0301 	and.w	r3, r3, #1
 80017be:	607b      	str	r3, [r7, #4]
 80017c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017c2:	4b1d      	ldr	r3, [pc, #116]	; (8001838 <MX_GPIO_Init+0xc8>)
 80017c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017c8:	4a1b      	ldr	r2, [pc, #108]	; (8001838 <MX_GPIO_Init+0xc8>)
 80017ca:	f043 0302 	orr.w	r3, r3, #2
 80017ce:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80017d2:	4b19      	ldr	r3, [pc, #100]	; (8001838 <MX_GPIO_Init+0xc8>)
 80017d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017d8:	f003 0302 	and.w	r3, r3, #2
 80017dc:	603b      	str	r3, [r7, #0]
 80017de:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 80017e0:	2200      	movs	r2, #0
 80017e2:	f44f 511f 	mov.w	r1, #10176	; 0x27c0
 80017e6:	4815      	ldr	r0, [pc, #84]	; (800183c <MX_GPIO_Init+0xcc>)
 80017e8:	f006 fbc0 	bl	8007f6c <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 80017ec:	2200      	movs	r2, #0
 80017ee:	2164      	movs	r1, #100	; 0x64
 80017f0:	4813      	ldr	r0, [pc, #76]	; (8001840 <MX_GPIO_Init+0xd0>)
 80017f2:	f006 fbbb 	bl	8007f6c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC6 PC7 PC8
                           PC9 PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 80017f6:	f44f 531f 	mov.w	r3, #10176	; 0x27c0
 80017fa:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017fc:	2301      	movs	r3, #1
 80017fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001800:	2300      	movs	r3, #0
 8001802:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001804:	2300      	movs	r3, #0
 8001806:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001808:	f107 030c 	add.w	r3, r7, #12
 800180c:	4619      	mov	r1, r3
 800180e:	480b      	ldr	r0, [pc, #44]	; (800183c <MX_GPIO_Init+0xcc>)
 8001810:	f006 f9fc 	bl	8007c0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8001814:	2364      	movs	r3, #100	; 0x64
 8001816:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001818:	2301      	movs	r3, #1
 800181a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181c:	2300      	movs	r3, #0
 800181e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001820:	2300      	movs	r3, #0
 8001822:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001824:	f107 030c 	add.w	r3, r7, #12
 8001828:	4619      	mov	r1, r3
 800182a:	4805      	ldr	r0, [pc, #20]	; (8001840 <MX_GPIO_Init+0xd0>)
 800182c:	f006 f9ee 	bl	8007c0c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001830:	bf00      	nop
 8001832:	3720      	adds	r7, #32
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	58024400 	.word	0x58024400
 800183c:	58020800 	.word	0x58020800
 8001840:	58020400 	.word	0x58020400

08001844 <system_setup>:
 * This function initializes various system components including timers, ADC calibration, and DMA for ADC data acquisition.
 * It starts PWM for TIM2, performs ADC calibration for ADC1 and ADC3, and starts DMA for ADC data acquisition.
 * Any errors encountered during these initialization steps are handled by the Error_Handler function.
 */
void system_setup()
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0

	  TIM2->CCR4 = 312;
 8001848:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800184c:	f44f 729c 	mov.w	r2, #312	; 0x138
 8001850:	641a      	str	r2, [r3, #64]	; 0x40
	  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001852:	210c      	movs	r1, #12
 8001854:	4818      	ldr	r0, [pc, #96]	; (80018b8 <system_setup+0x74>)
 8001856:	f00a fe99 	bl	800c58c <HAL_TIM_PWM_Start>

	  if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY,
 800185a:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800185e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001862:	4816      	ldr	r0, [pc, #88]	; (80018bc <system_setup+0x78>)
 8001864:	f002 fd6e 	bl	8004344 <HAL_ADCEx_Calibration_Start>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <system_setup+0x2e>
	  			ADC_SINGLE_ENDED) != HAL_OK) {
	  		/* Calibration Error */
	  		Error_Handler();
 800186e:	f000 fb6f 	bl	8001f50 <Error_Handler>
	  	}

	  	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC1_raw_data,
 8001872:	220b      	movs	r2, #11
 8001874:	4912      	ldr	r1, [pc, #72]	; (80018c0 <system_setup+0x7c>)
 8001876:	4811      	ldr	r0, [pc, #68]	; (80018bc <system_setup+0x78>)
 8001878:	f001 fe42 	bl	8003500 <HAL_ADC_Start_DMA>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <system_setup+0x42>
	  	ADC1_NUM_CHANNELS) != HAL_OK) {
	  		Error_Handler();
 8001882:	f000 fb65 	bl	8001f50 <Error_Handler>
	  	}

	  	if (HAL_ADCEx_Calibration_Start(&hadc3, ADC_CALIB_OFFSET_LINEARITY,
 8001886:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800188a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800188e:	480d      	ldr	r0, [pc, #52]	; (80018c4 <system_setup+0x80>)
 8001890:	f002 fd58 	bl	8004344 <HAL_ADCEx_Calibration_Start>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <system_setup+0x5a>
	  			ADC_SINGLE_ENDED) != HAL_OK) {
	  		/* Calibration Error */
	  		Error_Handler();
 800189a:	f000 fb59 	bl	8001f50 <Error_Handler>
	  	}

	  	if (HAL_ADC_Start_DMA(&hadc3, (uint32_t*) ADC3_raw_data,
 800189e:	2204      	movs	r2, #4
 80018a0:	4909      	ldr	r1, [pc, #36]	; (80018c8 <system_setup+0x84>)
 80018a2:	4808      	ldr	r0, [pc, #32]	; (80018c4 <system_setup+0x80>)
 80018a4:	f001 fe2c 	bl	8003500 <HAL_ADC_Start_DMA>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <system_setup+0x6e>
	  	ADC3_NUM_CHANNELS) != HAL_OK) {
	  		Error_Handler();
 80018ae:	f000 fb4f 	bl	8001f50 <Error_Handler>
	  	}
}
 80018b2:	bf00      	nop
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	24000510 	.word	0x24000510
 80018bc:	2400011c 	.word	0x2400011c
 80018c0:	240006e0 	.word	0x240006e0
 80018c4:	24000180 	.word	0x24000180
 80018c8:	24000700 	.word	0x24000700

080018cc <create_packet>:


packet_t create_packet(const uint8_t* data, uint16_t size) {
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b086      	sub	sp, #24
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	60f8      	str	r0, [r7, #12]
 80018d4:	60b9      	str	r1, [r7, #8]
 80018d6:	4613      	mov	r3, r2
 80018d8:	80fb      	strh	r3, [r7, #6]
    packet_t packet;
    packet.array = (uint8_t*)malloc(size * sizeof(uint8_t)); // Allocate memory
 80018da:	88fb      	ldrh	r3, [r7, #6]
 80018dc:	4618      	mov	r0, r3
 80018de:	f011 ffff 	bl	80138e0 <malloc>
 80018e2:	4603      	mov	r3, r0
 80018e4:	613b      	str	r3, [r7, #16]
    if (packet.array == NULL) {
        // Memory allocation failed
        // Handle the error accordingly (e.g., return an error code or terminate the program)
    }
    memcpy(packet.array, data, size); // Copy the data into the packet array
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	88fa      	ldrh	r2, [r7, #6]
 80018ea:	68b9      	ldr	r1, [r7, #8]
 80018ec:	4618      	mov	r0, r3
 80018ee:	f012 f807 	bl	8013900 <memcpy>
    packet.size = size;
 80018f2:	88fb      	ldrh	r3, [r7, #6]
 80018f4:	82bb      	strh	r3, [r7, #20]
    return packet;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	461a      	mov	r2, r3
 80018fa:	f107 0310 	add.w	r3, r7, #16
 80018fe:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001902:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8001906:	68f8      	ldr	r0, [r7, #12]
 8001908:	3718      	adds	r7, #24
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
	...

08001910 <sample_pmt>:
 * The sampled data is stored in the provided buffer.
 *
 * @param buffer Pointer to the buffer where sampled data will be stored.
 */
void sample_pmt()
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
    uint8_t* buffer = (uint8_t*)malloc(PMT_DATA_SIZE * sizeof(uint8_t)); // Allocate memory for the buffer
 8001916:	2006      	movs	r0, #6
 8001918:	f011 ffe2 	bl	80138e0 <malloc>
 800191c:	4603      	mov	r3, r0
 800191e:	60fb      	str	r3, [r7, #12]
	uint8_t* pmt_spi = (uint8_t*)malloc(2 * sizeof(uint8_t));
 8001920:	2002      	movs	r0, #2
 8001922:	f011 ffdd 	bl	80138e0 <malloc>
 8001926:	4603      	mov	r3, r0
 8001928:	60bb      	str	r3, [r7, #8]

#ifdef SIMULATE
	pmt_spi[0] = 0xE;
 800192a:	68bb      	ldr	r3, [r7, #8]
 800192c:	220e      	movs	r2, #14
 800192e:	701a      	strb	r2, [r3, #0]
	pmt_spi[1] = 0xD;
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	3301      	adds	r3, #1
 8001934:	220d      	movs	r2, #13
 8001936:	701a      	strb	r2, [r3, #0]
#else
	receive_pmt_spi(pmt_spi);
#endif

	buffer[0] = PMT_SYNC;
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	22bb      	movs	r2, #187	; 0xbb
 800193c:	701a      	strb	r2, [r3, #0]
	buffer[1] = PMT_SYNC;
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	3301      	adds	r3, #1
 8001942:	22bb      	movs	r2, #187	; 0xbb
 8001944:	701a      	strb	r2, [r3, #0]
	buffer[2] = ((pmt_seq & 0xFF00) >> 8);
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	3302      	adds	r3, #2
 800194a:	2200      	movs	r2, #0
 800194c:	701a      	strb	r2, [r3, #0]
	buffer[3] = (pmt_seq & 0xFF);
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	3303      	adds	r3, #3
 8001952:	4a12      	ldr	r2, [pc, #72]	; (800199c <sample_pmt+0x8c>)
 8001954:	7812      	ldrb	r2, [r2, #0]
 8001956:	701a      	strb	r2, [r3, #0]
	buffer[4] = pmt_spi[0];
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	3304      	adds	r3, #4
 800195c:	68ba      	ldr	r2, [r7, #8]
 800195e:	7812      	ldrb	r2, [r2, #0]
 8001960:	701a      	strb	r2, [r3, #0]
	buffer[5] = pmt_spi[1];
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	3305      	adds	r3, #5
 8001966:	68ba      	ldr	r2, [r7, #8]
 8001968:	7852      	ldrb	r2, [r2, #1]
 800196a:	701a      	strb	r2, [r3, #0]

	packet_t pmt_packet = create_packet(buffer, PMT_DATA_SIZE);
 800196c:	463b      	mov	r3, r7
 800196e:	2206      	movs	r2, #6
 8001970:	68f9      	ldr	r1, [r7, #12]
 8001972:	4618      	mov	r0, r3
 8001974:	f7ff ffaa 	bl	80018cc <create_packet>
    osMessageQueuePut(mid_MsgQueue, &pmt_packet, 0U, 0U);
 8001978:	4b09      	ldr	r3, [pc, #36]	; (80019a0 <sample_pmt+0x90>)
 800197a:	6818      	ldr	r0, [r3, #0]
 800197c:	4639      	mov	r1, r7
 800197e:	2300      	movs	r3, #0
 8001980:	2200      	movs	r2, #0
 8001982:	f00e fe93 	bl	80106ac <osMessageQueuePut>
	free(buffer);
 8001986:	68f8      	ldr	r0, [r7, #12]
 8001988:	f011 ffb2 	bl	80138f0 <free>
	free(pmt_spi);
 800198c:	68b8      	ldr	r0, [r7, #8]
 800198e:	f011 ffaf 	bl	80138f0 <free>
}
 8001992:	bf00      	nop
 8001994:	3710      	adds	r7, #16
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	24000654 	.word	0x24000654
 80019a0:	24000650 	.word	0x24000650

080019a4 <sample_erpa>:
 * The sampled data is stored in the provided buffer.
 *
 * @param buffer Pointer to the buffer where sampled data will be stored.
 */
void sample_erpa()
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b086      	sub	sp, #24
 80019a8:	af00      	add	r7, sp, #0
    uint8_t* buffer = (uint8_t*)malloc(ERPA_DATA_SIZE * sizeof(uint8_t)); // Allocate memory for the buffer
 80019aa:	200e      	movs	r0, #14
 80019ac:	f011 ff98 	bl	80138e0 <malloc>
 80019b0:	4603      	mov	r3, r0
 80019b2:	617b      	str	r3, [r7, #20]

	uint8_t* erpa_spi = (uint8_t*)malloc(2 * sizeof(uint8_t));
 80019b4:	2002      	movs	r0, #2
 80019b6:	f011 ff93 	bl	80138e0 <malloc>
 80019ba:	4603      	mov	r3, r0
 80019bc:	613b      	str	r3, [r7, #16]
	uint16_t* erpa_adc = (uint16_t*)malloc(2 * sizeof(uint16_t));
 80019be:	2004      	movs	r0, #4
 80019c0:	f011 ff8e 	bl	80138e0 <malloc>
 80019c4:	4603      	mov	r3, r0
 80019c6:	60fb      	str	r3, [r7, #12]

#ifdef SIMULATE
	erpa_spi[0] = 0xE;
 80019c8:	693b      	ldr	r3, [r7, #16]
 80019ca:	220e      	movs	r2, #14
 80019cc:	701a      	strb	r2, [r3, #0]
	erpa_spi[1] = 0xD;
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	3301      	adds	r3, #1
 80019d2:	220d      	movs	r2, #13
 80019d4:	701a      	strb	r2, [r3, #0]

	erpa_adc[0] = 0xEE;
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	22ee      	movs	r2, #238	; 0xee
 80019da:	801a      	strh	r2, [r3, #0]
	erpa_adc[1] = 0xDD;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	3302      	adds	r3, #2
 80019e0:	22dd      	movs	r2, #221	; 0xdd
 80019e2:	801a      	strh	r2, [r3, #0]
#else
	receive_erpa_spi(erpa_spi);
	receive_erpa_adc(erpa_adc);
#endif

	buffer[0] = ERPA_SYNC;
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	22aa      	movs	r2, #170	; 0xaa
 80019e8:	701a      	strb	r2, [r3, #0]
	buffer[1] = ERPA_SYNC;
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	3301      	adds	r3, #1
 80019ee:	22aa      	movs	r2, #170	; 0xaa
 80019f0:	701a      	strb	r2, [r3, #0]
	buffer[2] = ((erpa_seq & 0xFF00) >> 8);
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	3302      	adds	r3, #2
 80019f6:	2200      	movs	r2, #0
 80019f8:	701a      	strb	r2, [r3, #0]
	buffer[3] = (erpa_seq & 0xFF);
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	3303      	adds	r3, #3
 80019fe:	4a2a      	ldr	r2, [pc, #168]	; (8001aa8 <sample_erpa+0x104>)
 8001a00:	7812      	ldrb	r2, [r2, #0]
 8001a02:	701a      	strb	r2, [r3, #0]
	buffer[4] = ((0 & 0xFF00) >> 8); 	  		// ENDmon MSB
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	3304      	adds	r3, #4
 8001a08:	2200      	movs	r2, #0
 8001a0a:	701a      	strb	r2, [r3, #0]
	buffer[5] = (0 & 0xFF);               		// ENDmon LSB
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	3305      	adds	r3, #5
 8001a10:	2200      	movs	r2, #0
 8001a12:	701a      	strb	r2, [r3, #0]
	buffer[6] = ((erpa_adc[0] & 0xFF00) >> 8);	// SWP Monitored MSB
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	881b      	ldrh	r3, [r3, #0]
 8001a18:	0a1b      	lsrs	r3, r3, #8
 8001a1a:	b29a      	uxth	r2, r3
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	3306      	adds	r3, #6
 8001a20:	b2d2      	uxtb	r2, r2
 8001a22:	701a      	strb	r2, [r3, #0]
	buffer[7] = (erpa_adc[0] & 0xFF);           // SWP Monitored LSB
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	881a      	ldrh	r2, [r3, #0]
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	3307      	adds	r3, #7
 8001a2c:	b2d2      	uxtb	r2, r2
 8001a2e:	701a      	strb	r2, [r3, #0]
	buffer[8] = ((erpa_adc[1] & 0xFF00) >> 8);  // TEMPURATURE 1 MSB
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	3302      	adds	r3, #2
 8001a34:	881b      	ldrh	r3, [r3, #0]
 8001a36:	0a1b      	lsrs	r3, r3, #8
 8001a38:	b29a      	uxth	r2, r3
 8001a3a:	697b      	ldr	r3, [r7, #20]
 8001a3c:	3308      	adds	r3, #8
 8001a3e:	b2d2      	uxtb	r2, r2
 8001a40:	701a      	strb	r2, [r3, #0]
	buffer[9] = (erpa_adc[1] & 0xFF);           // TEMPURATURE 1 LSB
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	3302      	adds	r3, #2
 8001a46:	881a      	ldrh	r2, [r3, #0]
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	3309      	adds	r3, #9
 8001a4c:	b2d2      	uxtb	r2, r2
 8001a4e:	701a      	strb	r2, [r3, #0]
	buffer[10] = ((0 & 0xFF00) >> 8);     		// TEMPURATURE 2 MSB
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	330a      	adds	r3, #10
 8001a54:	2200      	movs	r2, #0
 8001a56:	701a      	strb	r2, [r3, #0]
	buffer[11] = (0 & 0xFF);                    // TEMPURATURE 2 LSB
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	330b      	adds	r3, #11
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	701a      	strb	r2, [r3, #0]
	buffer[12] = erpa_spi[0];					// ERPA eADC MSB
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	330c      	adds	r3, #12
 8001a64:	693a      	ldr	r2, [r7, #16]
 8001a66:	7812      	ldrb	r2, [r2, #0]
 8001a68:	701a      	strb	r2, [r3, #0]
	buffer[13] = erpa_spi[1];					// ERPA eADC LSB
 8001a6a:	697b      	ldr	r3, [r7, #20]
 8001a6c:	330d      	adds	r3, #13
 8001a6e:	693a      	ldr	r2, [r7, #16]
 8001a70:	7852      	ldrb	r2, [r2, #1]
 8001a72:	701a      	strb	r2, [r3, #0]

	packet_t erpa_packet = create_packet(buffer, ERPA_DATA_SIZE);
 8001a74:	1d3b      	adds	r3, r7, #4
 8001a76:	220e      	movs	r2, #14
 8001a78:	6979      	ldr	r1, [r7, #20]
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7ff ff26 	bl	80018cc <create_packet>
    osMessageQueuePut(mid_MsgQueue, &erpa_packet, 0U, 0U);
 8001a80:	4b0a      	ldr	r3, [pc, #40]	; (8001aac <sample_erpa+0x108>)
 8001a82:	6818      	ldr	r0, [r3, #0]
 8001a84:	1d39      	adds	r1, r7, #4
 8001a86:	2300      	movs	r3, #0
 8001a88:	2200      	movs	r2, #0
 8001a8a:	f00e fe0f 	bl	80106ac <osMessageQueuePut>
	free(buffer);
 8001a8e:	6978      	ldr	r0, [r7, #20]
 8001a90:	f011 ff2e 	bl	80138f0 <free>
	free(erpa_spi);
 8001a94:	6938      	ldr	r0, [r7, #16]
 8001a96:	f011 ff2b 	bl	80138f0 <free>
	free(erpa_adc);
 8001a9a:	68f8      	ldr	r0, [r7, #12]
 8001a9c:	f011 ff28 	bl	80138f0 <free>
}
 8001aa0:	bf00      	nop
 8001aa2:	3718      	adds	r7, #24
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	24000655 	.word	0x24000655
 8001aac:	24000650 	.word	0x24000650

08001ab0 <sample_hk>:
 * The sampled data is stored in the provided buffer.
 *
 * @param buffer Pointer to the buffer where sampled data will be stored.
 */
void sample_hk()
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b086      	sub	sp, #24
 8001ab4:	af00      	add	r7, sp, #0
    uint8_t* buffer = (uint8_t*)malloc(HK_DATA_SIZE * sizeof(uint8_t)); // Allocate memory for the buffer
 8001ab6:	2026      	movs	r0, #38	; 0x26
 8001ab8:	f011 ff12 	bl	80138e0 <malloc>
 8001abc:	4603      	mov	r3, r0
 8001abe:	617b      	str	r3, [r7, #20]

	int16_t* hk_i2c = (int16_t*)malloc(4 * sizeof(int16_t));
 8001ac0:	2008      	movs	r0, #8
 8001ac2:	f011 ff0d 	bl	80138e0 <malloc>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	613b      	str	r3, [r7, #16]
	uint16_t* hk_adc1 = (uint16_t*)malloc(9 * sizeof(uint16_t));
 8001aca:	2012      	movs	r0, #18
 8001acc:	f011 ff08 	bl	80138e0 <malloc>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	60fb      	str	r3, [r7, #12]
	uint16_t* hk_adc3 = (uint16_t*)malloc(4 * sizeof(uint16_t));
 8001ad4:	2008      	movs	r0, #8
 8001ad6:	f011 ff03 	bl	80138e0 <malloc>
 8001ada:	4603      	mov	r3, r0
 8001adc:	60bb      	str	r3, [r7, #8]

#ifdef SIMULATE
	hk_i2c[0] = 0x11;
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	2211      	movs	r2, #17
 8001ae2:	801a      	strh	r2, [r3, #0]
	hk_i2c[1] = 0x12;
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	3302      	adds	r3, #2
 8001ae8:	2212      	movs	r2, #18
 8001aea:	801a      	strh	r2, [r3, #0]
	hk_i2c[2] = 0x13;
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	3304      	adds	r3, #4
 8001af0:	2213      	movs	r2, #19
 8001af2:	801a      	strh	r2, [r3, #0]
	hk_i2c[3] = 0x14;
 8001af4:	693b      	ldr	r3, [r7, #16]
 8001af6:	3306      	adds	r3, #6
 8001af8:	2214      	movs	r2, #20
 8001afa:	801a      	strh	r2, [r3, #0]

	hk_adc1[0] = 0xA0;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	22a0      	movs	r2, #160	; 0xa0
 8001b00:	801a      	strh	r2, [r3, #0]
	hk_adc1[1] = 0xA1;
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	3302      	adds	r3, #2
 8001b06:	22a1      	movs	r2, #161	; 0xa1
 8001b08:	801a      	strh	r2, [r3, #0]
	hk_adc1[2] = 0xA2;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	3304      	adds	r3, #4
 8001b0e:	22a2      	movs	r2, #162	; 0xa2
 8001b10:	801a      	strh	r2, [r3, #0]
	hk_adc1[3] = 0xA3;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	3306      	adds	r3, #6
 8001b16:	22a3      	movs	r2, #163	; 0xa3
 8001b18:	801a      	strh	r2, [r3, #0]
	hk_adc1[4] = 0xA4;
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	3308      	adds	r3, #8
 8001b1e:	22a4      	movs	r2, #164	; 0xa4
 8001b20:	801a      	strh	r2, [r3, #0]
	hk_adc1[5] = 0xA5;
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	330a      	adds	r3, #10
 8001b26:	22a5      	movs	r2, #165	; 0xa5
 8001b28:	801a      	strh	r2, [r3, #0]
	hk_adc1[6] = 0xA6;
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	330c      	adds	r3, #12
 8001b2e:	22a6      	movs	r2, #166	; 0xa6
 8001b30:	801a      	strh	r2, [r3, #0]
	hk_adc1[7] = 0xA7;
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	330e      	adds	r3, #14
 8001b36:	22a7      	movs	r2, #167	; 0xa7
 8001b38:	801a      	strh	r2, [r3, #0]
	hk_adc1[8] = 0xA8;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	3310      	adds	r3, #16
 8001b3e:	22a8      	movs	r2, #168	; 0xa8
 8001b40:	801a      	strh	r2, [r3, #0]

	hk_adc3[0] = 0xB0;
 8001b42:	68bb      	ldr	r3, [r7, #8]
 8001b44:	22b0      	movs	r2, #176	; 0xb0
 8001b46:	801a      	strh	r2, [r3, #0]
	hk_adc3[1] = 0xB1;
 8001b48:	68bb      	ldr	r3, [r7, #8]
 8001b4a:	3302      	adds	r3, #2
 8001b4c:	22b1      	movs	r2, #177	; 0xb1
 8001b4e:	801a      	strh	r2, [r3, #0]
	hk_adc3[2] = 0xB2;
 8001b50:	68bb      	ldr	r3, [r7, #8]
 8001b52:	3304      	adds	r3, #4
 8001b54:	22b2      	movs	r2, #178	; 0xb2
 8001b56:	801a      	strh	r2, [r3, #0]
	hk_adc3[3] = 0xB3;
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	3306      	adds	r3, #6
 8001b5c:	22b3      	movs	r2, #179	; 0xb3
 8001b5e:	801a      	strh	r2, [r3, #0]
	receive_hk_i2c(hk_i2c);
	receive_hk_adc1(hk_adc1);
	receive_hk_adc3(hk_adc3);
#endif

	buffer[0] = HK_SYNC;                     	// HK SYNC 0xCC MSB
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	22cc      	movs	r2, #204	; 0xcc
 8001b64:	701a      	strb	r2, [r3, #0]
	buffer[1] = HK_SYNC;                     	// HK SYNC 0xCC LSB
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	3301      	adds	r3, #1
 8001b6a:	22cc      	movs	r2, #204	; 0xcc
 8001b6c:	701a      	strb	r2, [r3, #0]
	buffer[2] = ((hk_seq & 0xFF00) >> 8);    	// HK SEQ # MSB
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	3302      	adds	r3, #2
 8001b72:	2200      	movs	r2, #0
 8001b74:	701a      	strb	r2, [r3, #0]
	buffer[3] = (hk_seq & 0xFF);             	// HK SEQ # LSB
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	3303      	adds	r3, #3
 8001b7a:	4a97      	ldr	r2, [pc, #604]	; (8001dd8 <sample_hk+0x328>)
 8001b7c:	7812      	ldrb	r2, [r2, #0]
 8001b7e:	701a      	strb	r2, [r3, #0]
	buffer[4] = ((hk_adc3[1] & 0xFF00) >> 8);	// HK vsense MSB
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	3302      	adds	r3, #2
 8001b84:	881b      	ldrh	r3, [r3, #0]
 8001b86:	0a1b      	lsrs	r3, r3, #8
 8001b88:	b29a      	uxth	r2, r3
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	3304      	adds	r3, #4
 8001b8e:	b2d2      	uxtb	r2, r2
 8001b90:	701a      	strb	r2, [r3, #0]
	buffer[5] = (hk_adc3[1] & 0xFF);			// HK vsense LSB
 8001b92:	68bb      	ldr	r3, [r7, #8]
 8001b94:	3302      	adds	r3, #2
 8001b96:	881a      	ldrh	r2, [r3, #0]
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	3305      	adds	r3, #5
 8001b9c:	b2d2      	uxtb	r2, r2
 8001b9e:	701a      	strb	r2, [r3, #0]
	buffer[6] = ((hk_adc3[0] & 0xFF00) >> 8);	// HK vrefint MSB
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	881b      	ldrh	r3, [r3, #0]
 8001ba4:	0a1b      	lsrs	r3, r3, #8
 8001ba6:	b29a      	uxth	r2, r3
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	3306      	adds	r3, #6
 8001bac:	b2d2      	uxtb	r2, r2
 8001bae:	701a      	strb	r2, [r3, #0]
	buffer[7] = (hk_adc3[0] & 0xFF);			// HK vrefint LSB
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	881a      	ldrh	r2, [r3, #0]
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	3307      	adds	r3, #7
 8001bb8:	b2d2      	uxtb	r2, r2
 8001bba:	701a      	strb	r2, [r3, #0]
	buffer[8] = ((hk_i2c[0] & 0xFF00) >> 8);	// HK TEMP1 MSB
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bc2:	121a      	asrs	r2, r3, #8
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	3308      	adds	r3, #8
 8001bc8:	b2d2      	uxtb	r2, r2
 8001bca:	701a      	strb	r2, [r3, #0]
	buffer[9] = (hk_i2c[0] & 0xFF);				// HK TEMP1 LSB
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001bd2:	697b      	ldr	r3, [r7, #20]
 8001bd4:	3309      	adds	r3, #9
 8001bd6:	b2d2      	uxtb	r2, r2
 8001bd8:	701a      	strb	r2, [r3, #0]
	buffer[10] = ((hk_i2c[1] & 0xFF00) >> 8);	// HK TEMP2 MSB
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	3302      	adds	r3, #2
 8001bde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001be2:	121a      	asrs	r2, r3, #8
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	330a      	adds	r3, #10
 8001be8:	b2d2      	uxtb	r2, r2
 8001bea:	701a      	strb	r2, [r3, #0]
	buffer[11] = (hk_i2c[1] & 0xFF);			// HK TEMP2 LSB
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	3302      	adds	r3, #2
 8001bf0:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	330b      	adds	r3, #11
 8001bf8:	b2d2      	uxtb	r2, r2
 8001bfa:	701a      	strb	r2, [r3, #0]
	buffer[12] = ((hk_i2c[2] & 0xFF00) >> 8);	// HK TEMP3 MSB
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	3304      	adds	r3, #4
 8001c00:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c04:	121a      	asrs	r2, r3, #8
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	330c      	adds	r3, #12
 8001c0a:	b2d2      	uxtb	r2, r2
 8001c0c:	701a      	strb	r2, [r3, #0]
	buffer[13] = (hk_i2c[2] & 0xFF);			// HK TEMP3 LSB
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	3304      	adds	r3, #4
 8001c12:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	330d      	adds	r3, #13
 8001c1a:	b2d2      	uxtb	r2, r2
 8001c1c:	701a      	strb	r2, [r3, #0]
	buffer[14] = ((hk_i2c[3] & 0xFF00) >> 8);	// HK TEMP4 MSB
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	3306      	adds	r3, #6
 8001c22:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c26:	121a      	asrs	r2, r3, #8
 8001c28:	697b      	ldr	r3, [r7, #20]
 8001c2a:	330e      	adds	r3, #14
 8001c2c:	b2d2      	uxtb	r2, r2
 8001c2e:	701a      	strb	r2, [r3, #0]
	buffer[15] = (hk_i2c[3] & 0xFF);			// HK TEMP4 LSB
 8001c30:	693b      	ldr	r3, [r7, #16]
 8001c32:	3306      	adds	r3, #6
 8001c34:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	330f      	adds	r3, #15
 8001c3c:	b2d2      	uxtb	r2, r2
 8001c3e:	701a      	strb	r2, [r3, #0]
	buffer[16] = ((hk_adc1[0] & 0xFF00) >> 8);	// HK BUSvmon MSB
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	881b      	ldrh	r3, [r3, #0]
 8001c44:	0a1b      	lsrs	r3, r3, #8
 8001c46:	b29a      	uxth	r2, r3
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	3310      	adds	r3, #16
 8001c4c:	b2d2      	uxtb	r2, r2
 8001c4e:	701a      	strb	r2, [r3, #0]
	buffer[17] = (hk_adc1[0] & 0xFF);			// HK BUSvmon LSB
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	881a      	ldrh	r2, [r3, #0]
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	3311      	adds	r3, #17
 8001c58:	b2d2      	uxtb	r2, r2
 8001c5a:	701a      	strb	r2, [r3, #0]
	buffer[18] = ((hk_adc1[1] & 0xFF00) >> 8);	// HK BUSimon MSB
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	3302      	adds	r3, #2
 8001c60:	881b      	ldrh	r3, [r3, #0]
 8001c62:	0a1b      	lsrs	r3, r3, #8
 8001c64:	b29a      	uxth	r2, r3
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	3312      	adds	r3, #18
 8001c6a:	b2d2      	uxtb	r2, r2
 8001c6c:	701a      	strb	r2, [r3, #0]
	buffer[19] = (hk_adc1[1] & 0xFF);			// HK BUSimon LSB
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	3302      	adds	r3, #2
 8001c72:	881a      	ldrh	r2, [r3, #0]
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	3313      	adds	r3, #19
 8001c78:	b2d2      	uxtb	r2, r2
 8001c7a:	701a      	strb	r2, [r3, #0]
	buffer[20] = ((hk_adc1[2] & 0xFF00) >> 8);	// HK 2v5mon MSB
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	3304      	adds	r3, #4
 8001c80:	881b      	ldrh	r3, [r3, #0]
 8001c82:	0a1b      	lsrs	r3, r3, #8
 8001c84:	b29a      	uxth	r2, r3
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	3314      	adds	r3, #20
 8001c8a:	b2d2      	uxtb	r2, r2
 8001c8c:	701a      	strb	r2, [r3, #0]
	buffer[21] = (hk_adc1[2] & 0xFF);			// HK 2v5mon LSB
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	3304      	adds	r3, #4
 8001c92:	881a      	ldrh	r2, [r3, #0]
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	3315      	adds	r3, #21
 8001c98:	b2d2      	uxtb	r2, r2
 8001c9a:	701a      	strb	r2, [r3, #0]
	buffer[22] = ((hk_adc1[3] & 0xFF00) >> 8);	// HK 3v3mon MSB
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	3306      	adds	r3, #6
 8001ca0:	881b      	ldrh	r3, [r3, #0]
 8001ca2:	0a1b      	lsrs	r3, r3, #8
 8001ca4:	b29a      	uxth	r2, r3
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	3316      	adds	r3, #22
 8001caa:	b2d2      	uxtb	r2, r2
 8001cac:	701a      	strb	r2, [r3, #0]
	buffer[23] = (hk_adc1[3] & 0xFF);			// HK 3v3mon LSB
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	3306      	adds	r3, #6
 8001cb2:	881a      	ldrh	r2, [r3, #0]
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	3317      	adds	r3, #23
 8001cb8:	b2d2      	uxtb	r2, r2
 8001cba:	701a      	strb	r2, [r3, #0]
	buffer[24] = ((hk_adc1[6] & 0xFF00) >> 8);	// HK 5vmon MSB
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	330c      	adds	r3, #12
 8001cc0:	881b      	ldrh	r3, [r3, #0]
 8001cc2:	0a1b      	lsrs	r3, r3, #8
 8001cc4:	b29a      	uxth	r2, r3
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	3318      	adds	r3, #24
 8001cca:	b2d2      	uxtb	r2, r2
 8001ccc:	701a      	strb	r2, [r3, #0]
	buffer[25] = (hk_adc1[6] & 0xFF);			// HK 5vmon LSB
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	330c      	adds	r3, #12
 8001cd2:	881a      	ldrh	r2, [r3, #0]
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	3319      	adds	r3, #25
 8001cd8:	b2d2      	uxtb	r2, r2
 8001cda:	701a      	strb	r2, [r3, #0]
	buffer[26] = ((hk_adc1[3] & 0xFF00) >> 8);	// HK n3v3mon MSB
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	3306      	adds	r3, #6
 8001ce0:	881b      	ldrh	r3, [r3, #0]
 8001ce2:	0a1b      	lsrs	r3, r3, #8
 8001ce4:	b29a      	uxth	r2, r3
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	331a      	adds	r3, #26
 8001cea:	b2d2      	uxtb	r2, r2
 8001cec:	701a      	strb	r2, [r3, #0]
	buffer[27] = (hk_adc1[3] & 0xFF);			// HK n3v3mon LSB
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	3306      	adds	r3, #6
 8001cf2:	881a      	ldrh	r2, [r3, #0]
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	331b      	adds	r3, #27
 8001cf8:	b2d2      	uxtb	r2, r2
 8001cfa:	701a      	strb	r2, [r3, #0]
	buffer[28] = ((hk_adc1[2] & 0xFF00) >> 8);	// HK n5vmon MSB
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	3304      	adds	r3, #4
 8001d00:	881b      	ldrh	r3, [r3, #0]
 8001d02:	0a1b      	lsrs	r3, r3, #8
 8001d04:	b29a      	uxth	r2, r3
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	331c      	adds	r3, #28
 8001d0a:	b2d2      	uxtb	r2, r2
 8001d0c:	701a      	strb	r2, [r3, #0]
	buffer[29] = (hk_adc1[2] & 0xFF);			// HK n5vmon LSB
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	3304      	adds	r3, #4
 8001d12:	881a      	ldrh	r2, [r3, #0]
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	331d      	adds	r3, #29
 8001d18:	b2d2      	uxtb	r2, r2
 8001d1a:	701a      	strb	r2, [r3, #0]
	buffer[30] = ((hk_adc1[7] & 0xFF00) >> 8);	// HK 15vmon MSB
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	330e      	adds	r3, #14
 8001d20:	881b      	ldrh	r3, [r3, #0]
 8001d22:	0a1b      	lsrs	r3, r3, #8
 8001d24:	b29a      	uxth	r2, r3
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	331e      	adds	r3, #30
 8001d2a:	b2d2      	uxtb	r2, r2
 8001d2c:	701a      	strb	r2, [r3, #0]
	buffer[31] = (hk_adc1[7] & 0xFF);			// HK 15vmon LSB
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	330e      	adds	r3, #14
 8001d32:	881a      	ldrh	r2, [r3, #0]
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	331f      	adds	r3, #31
 8001d38:	b2d2      	uxtb	r2, r2
 8001d3a:	701a      	strb	r2, [r3, #0]
	buffer[32] = ((hk_adc1[8] & 0xFF00) >> 8);	// HK 5vrefmon MSB
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	3310      	adds	r3, #16
 8001d40:	881b      	ldrh	r3, [r3, #0]
 8001d42:	0a1b      	lsrs	r3, r3, #8
 8001d44:	b29a      	uxth	r2, r3
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	3320      	adds	r3, #32
 8001d4a:	b2d2      	uxtb	r2, r2
 8001d4c:	701a      	strb	r2, [r3, #0]
	buffer[33] = (hk_adc1[8] & 0xFF);			// HK 5vrefmon LSB
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	3310      	adds	r3, #16
 8001d52:	881a      	ldrh	r2, [r3, #0]
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	3321      	adds	r3, #33	; 0x21
 8001d58:	b2d2      	uxtb	r2, r2
 8001d5a:	701a      	strb	r2, [r3, #0]
	buffer[34] = ((hk_adc1[4] & 0xFF00) >> 8);	// HK n150vmon MSB
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	3308      	adds	r3, #8
 8001d60:	881b      	ldrh	r3, [r3, #0]
 8001d62:	0a1b      	lsrs	r3, r3, #8
 8001d64:	b29a      	uxth	r2, r3
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	3322      	adds	r3, #34	; 0x22
 8001d6a:	b2d2      	uxtb	r2, r2
 8001d6c:	701a      	strb	r2, [r3, #0]
	buffer[35] = (hk_adc1[4] & 0xFF);			// HK n150vmon LSB
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	3308      	adds	r3, #8
 8001d72:	881a      	ldrh	r2, [r3, #0]
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	3323      	adds	r3, #35	; 0x23
 8001d78:	b2d2      	uxtb	r2, r2
 8001d7a:	701a      	strb	r2, [r3, #0]
	buffer[36] = ((hk_adc1[5] & 0xFF00) >> 8);	// HK n800vmon MSB
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	330a      	adds	r3, #10
 8001d80:	881b      	ldrh	r3, [r3, #0]
 8001d82:	0a1b      	lsrs	r3, r3, #8
 8001d84:	b29a      	uxth	r2, r3
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	3324      	adds	r3, #36	; 0x24
 8001d8a:	b2d2      	uxtb	r2, r2
 8001d8c:	701a      	strb	r2, [r3, #0]
	buffer[37] = (hk_adc1[5] & 0xFF);			// HK n800vmon LSB
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	330a      	adds	r3, #10
 8001d92:	881a      	ldrh	r2, [r3, #0]
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	3325      	adds	r3, #37	; 0x25
 8001d98:	b2d2      	uxtb	r2, r2
 8001d9a:	701a      	strb	r2, [r3, #0]

	packet_t hk_packet = create_packet(buffer, HK_DATA_SIZE);
 8001d9c:	463b      	mov	r3, r7
 8001d9e:	2226      	movs	r2, #38	; 0x26
 8001da0:	6979      	ldr	r1, [r7, #20]
 8001da2:	4618      	mov	r0, r3
 8001da4:	f7ff fd92 	bl	80018cc <create_packet>
    osMessageQueuePut(mid_MsgQueue, &hk_packet, 0U, 0U);
 8001da8:	4b0c      	ldr	r3, [pc, #48]	; (8001ddc <sample_hk+0x32c>)
 8001daa:	6818      	ldr	r0, [r3, #0]
 8001dac:	4639      	mov	r1, r7
 8001dae:	2300      	movs	r3, #0
 8001db0:	2200      	movs	r2, #0
 8001db2:	f00e fc7b 	bl	80106ac <osMessageQueuePut>
	free(buffer);
 8001db6:	6978      	ldr	r0, [r7, #20]
 8001db8:	f011 fd9a 	bl	80138f0 <free>
	free(hk_i2c);
 8001dbc:	6938      	ldr	r0, [r7, #16]
 8001dbe:	f011 fd97 	bl	80138f0 <free>
	free(hk_adc1);
 8001dc2:	68f8      	ldr	r0, [r7, #12]
 8001dc4:	f011 fd94 	bl	80138f0 <free>
	free(hk_adc3);
 8001dc8:	68b8      	ldr	r0, [r7, #8]
 8001dca:	f011 fd91 	bl	80138f0 <free>
}
 8001dce:	bf00      	nop
 8001dd0:	3718      	adds	r7, #24
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	24000656 	.word	0x24000656
 8001ddc:	24000650 	.word	0x24000650

08001de0 <PMT_init>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_PMT_init */
void PMT_init(void *argument)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {

	    osEventFlagsWait(event_flags, PMT_FLAG_ID, osFlagsWaitAny, osWaitForever);
 8001de8:	4b0b      	ldr	r3, [pc, #44]	; (8001e18 <PMT_init+0x38>)
 8001dea:	6818      	ldr	r0, [r3, #0]
 8001dec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001df0:	2200      	movs	r2, #0
 8001df2:	2101      	movs	r1, #1
 8001df4:	f00e fb80 	bl	80104f8 <osEventFlagsWait>
		if(PMT_ON){
 8001df8:	4b08      	ldr	r3, [pc, #32]	; (8001e1c <PMT_init+0x3c>)
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d007      	beq.n	8001e10 <PMT_init+0x30>
	    sample_pmt();
 8001e00:	f7ff fd86 	bl	8001910 <sample_pmt>
		pmt_seq++;
 8001e04:	4b06      	ldr	r3, [pc, #24]	; (8001e20 <PMT_init+0x40>)
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	3301      	adds	r3, #1
 8001e0a:	b2da      	uxtb	r2, r3
 8001e0c:	4b04      	ldr	r3, [pc, #16]	; (8001e20 <PMT_init+0x40>)
 8001e0e:	701a      	strb	r2, [r3, #0]

		}
		osThreadYield();
 8001e10:	f00e fab4 	bl	801037c <osThreadYield>
	    osEventFlagsWait(event_flags, PMT_FLAG_ID, osFlagsWaitAny, osWaitForever);
 8001e14:	e7e8      	b.n	8001de8 <PMT_init+0x8>
 8001e16:	bf00      	nop
 8001e18:	24000660 	.word	0x24000660
 8001e1c:	24000657 	.word	0x24000657
 8001e20:	24000654 	.word	0x24000654

08001e24 <ERPA_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ERPA_init */
void ERPA_init(void *argument)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ERPA_init */

  /* Infinite loop */
  for(;;)
  {
	    osEventFlagsWait(event_flags, ERPA_FLAG_ID, osFlagsWaitAny, osWaitForever);
 8001e2c:	4b0b      	ldr	r3, [pc, #44]	; (8001e5c <ERPA_init+0x38>)
 8001e2e:	6818      	ldr	r0, [r3, #0]
 8001e30:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e34:	2200      	movs	r2, #0
 8001e36:	2102      	movs	r1, #2
 8001e38:	f00e fb5e 	bl	80104f8 <osEventFlagsWait>
	  if (ERPA_ON)
 8001e3c:	4b08      	ldr	r3, [pc, #32]	; (8001e60 <ERPA_init+0x3c>)
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d007      	beq.n	8001e54 <ERPA_init+0x30>
	  {
	    sample_erpa();
 8001e44:	f7ff fdae 	bl	80019a4 <sample_erpa>
		erpa_seq++;
 8001e48:	4b06      	ldr	r3, [pc, #24]	; (8001e64 <ERPA_init+0x40>)
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	b2da      	uxtb	r2, r3
 8001e50:	4b04      	ldr	r3, [pc, #16]	; (8001e64 <ERPA_init+0x40>)
 8001e52:	701a      	strb	r2, [r3, #0]

	  }
		osThreadYield();
 8001e54:	f00e fa92 	bl	801037c <osThreadYield>
	    osEventFlagsWait(event_flags, ERPA_FLAG_ID, osFlagsWaitAny, osWaitForever);
 8001e58:	e7e8      	b.n	8001e2c <ERPA_init+0x8>
 8001e5a:	bf00      	nop
 8001e5c:	24000660 	.word	0x24000660
 8001e60:	24000658 	.word	0x24000658
 8001e64:	24000655 	.word	0x24000655

08001e68 <HK_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_HK_init */
void HK_init(void *argument)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HK_init */

  /* Infinite loop */
  for(;;)
  {
	    osEventFlagsWait(event_flags, HK_FLAG_ID, osFlagsWaitAny, osWaitForever);
 8001e70:	4b0b      	ldr	r3, [pc, #44]	; (8001ea0 <HK_init+0x38>)
 8001e72:	6818      	ldr	r0, [r3, #0]
 8001e74:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e78:	2200      	movs	r2, #0
 8001e7a:	2104      	movs	r1, #4
 8001e7c:	f00e fb3c 	bl	80104f8 <osEventFlagsWait>
	  if(HK_ON)
 8001e80:	4b08      	ldr	r3, [pc, #32]	; (8001ea4 <HK_init+0x3c>)
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d007      	beq.n	8001e98 <HK_init+0x30>
	  {
	    sample_hk();
 8001e88:	f7ff fe12 	bl	8001ab0 <sample_hk>
		hk_seq++;
 8001e8c:	4b06      	ldr	r3, [pc, #24]	; (8001ea8 <HK_init+0x40>)
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	3301      	adds	r3, #1
 8001e92:	b2da      	uxtb	r2, r3
 8001e94:	4b04      	ldr	r3, [pc, #16]	; (8001ea8 <HK_init+0x40>)
 8001e96:	701a      	strb	r2, [r3, #0]

	  }
		osThreadYield();
 8001e98:	f00e fa70 	bl	801037c <osThreadYield>
	    osEventFlagsWait(event_flags, HK_FLAG_ID, osFlagsWaitAny, osWaitForever);
 8001e9c:	e7e8      	b.n	8001e70 <HK_init+0x8>
 8001e9e:	bf00      	nop
 8001ea0:	24000660 	.word	0x24000660
 8001ea4:	24000659 	.word	0x24000659
 8001ea8:	24000656 	.word	0x24000656

08001eac <UART_RX_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UART_RX_init */
void UART_RX_init(void *argument)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN UART_RX_init */
  /* Infinite loop */
  for(;;)
  {
		HAL_UART_Receive_IT(&huart1, UART_RX_BUFFER, 1);
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	4904      	ldr	r1, [pc, #16]	; (8001ec8 <UART_RX_init+0x1c>)
 8001eb8:	4804      	ldr	r0, [pc, #16]	; (8001ecc <UART_RX_init+0x20>)
 8001eba:	f00b fdef 	bl	800da9c <HAL_UART_Receive_IT>
		osDelay(5);
 8001ebe:	2005      	movs	r0, #5
 8001ec0:	f00e fa7c 	bl	80103bc <osDelay>
		HAL_UART_Receive_IT(&huart1, UART_RX_BUFFER, 1);
 8001ec4:	e7f6      	b.n	8001eb4 <UART_RX_init+0x8>
 8001ec6:	bf00      	nop
 8001ec8:	24000664 	.word	0x24000664
 8001ecc:	240005a8 	.word	0x240005a8

08001ed0 <UART_TX_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UART_TX_init */
void UART_TX_init(void *argument)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b086      	sub	sp, #24
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
	osStatus_t status;

	while (1) {
	   ; // Insert thread code here...

	   status = osMessageQueueGet(mid_MsgQueue, &msg, NULL, osWaitForever); // wait for message
 8001ed8:	4b11      	ldr	r3, [pc, #68]	; (8001f20 <UART_TX_init+0x50>)
 8001eda:	6818      	ldr	r0, [r3, #0]
 8001edc:	f107 010c 	add.w	r1, r7, #12
 8001ee0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	f00e fc41 	bl	801076c <osMessageQueueGet>
 8001eea:	6178      	str	r0, [r7, #20]

	   if (status == osOK) {
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d113      	bne.n	8001f1a <UART_TX_init+0x4a>
	       printf("RTS queue size: %ld\n", osMessageQueueGetCount(mid_MsgQueue));
 8001ef2:	4b0b      	ldr	r3, [pc, #44]	; (8001f20 <UART_TX_init+0x50>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f00e fc96 	bl	8010828 <osMessageQueueGetCount>
 8001efc:	4603      	mov	r3, r0
 8001efe:	4619      	mov	r1, r3
 8001f00:	4808      	ldr	r0, [pc, #32]	; (8001f24 <UART_TX_init+0x54>)
 8001f02:	f011 fdf3 	bl	8013aec <iprintf>
	       HAL_UART_Transmit(&huart1, msg.array, msg.size, 100);
 8001f06:	68f9      	ldr	r1, [r7, #12]
 8001f08:	8a3a      	ldrh	r2, [r7, #16]
 8001f0a:	2364      	movs	r3, #100	; 0x64
 8001f0c:	4806      	ldr	r0, [pc, #24]	; (8001f28 <UART_TX_init+0x58>)
 8001f0e:	f00b fd37 	bl	800d980 <HAL_UART_Transmit>
	       free(msg.array);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	4618      	mov	r0, r3
 8001f16:	f011 fceb 	bl	80138f0 <free>
	   }
	   osThreadYield();
 8001f1a:	f00e fa2f 	bl	801037c <osThreadYield>
	   status = osMessageQueueGet(mid_MsgQueue, &msg, NULL, osWaitForever); // wait for message
 8001f1e:	e7db      	b.n	8001ed8 <UART_TX_init+0x8>
 8001f20:	24000650 	.word	0x24000650
 8001f24:	08014b40 	.word	0x08014b40
 8001f28:	240005a8 	.word	0x240005a8

08001f2c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a04      	ldr	r2, [pc, #16]	; (8001f4c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d101      	bne.n	8001f42 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001f3e:	f000 feed 	bl	8002d1c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001f42:	bf00      	nop
 8001f44:	3708      	adds	r7, #8
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	40001000 	.word	0x40001000

08001f50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f54:	b672      	cpsid	i
}
 8001f56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001f58:	e7fe      	b.n	8001f58 <Error_Handler+0x8>
	...

08001f5c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f62:	4b0c      	ldr	r3, [pc, #48]	; (8001f94 <HAL_MspInit+0x38>)
 8001f64:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001f68:	4a0a      	ldr	r2, [pc, #40]	; (8001f94 <HAL_MspInit+0x38>)
 8001f6a:	f043 0302 	orr.w	r3, r3, #2
 8001f6e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001f72:	4b08      	ldr	r3, [pc, #32]	; (8001f94 <HAL_MspInit+0x38>)
 8001f74:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001f78:	f003 0302 	and.w	r3, r3, #2
 8001f7c:	607b      	str	r3, [r7, #4]
 8001f7e:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001f80:	2200      	movs	r2, #0
 8001f82:	210f      	movs	r1, #15
 8001f84:	f06f 0001 	mvn.w	r0, #1
 8001f88:	f002 fbd6 	bl	8004738 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f8c:	bf00      	nop
 8001f8e:	3708      	adds	r7, #8
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	58024400 	.word	0x58024400

08001f98 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b08e      	sub	sp, #56	; 0x38
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fa0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	601a      	str	r2, [r3, #0]
 8001fa8:	605a      	str	r2, [r3, #4]
 8001faa:	609a      	str	r2, [r3, #8]
 8001fac:	60da      	str	r2, [r3, #12]
 8001fae:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a7b      	ldr	r2, [pc, #492]	; (80021a4 <HAL_ADC_MspInit+0x20c>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	f040 8091 	bne.w	80020de <HAL_ADC_MspInit+0x146>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001fbc:	4b7a      	ldr	r3, [pc, #488]	; (80021a8 <HAL_ADC_MspInit+0x210>)
 8001fbe:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001fc2:	4a79      	ldr	r2, [pc, #484]	; (80021a8 <HAL_ADC_MspInit+0x210>)
 8001fc4:	f043 0320 	orr.w	r3, r3, #32
 8001fc8:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001fcc:	4b76      	ldr	r3, [pc, #472]	; (80021a8 <HAL_ADC_MspInit+0x210>)
 8001fce:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001fd2:	f003 0320 	and.w	r3, r3, #32
 8001fd6:	623b      	str	r3, [r7, #32]
 8001fd8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fda:	4b73      	ldr	r3, [pc, #460]	; (80021a8 <HAL_ADC_MspInit+0x210>)
 8001fdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001fe0:	4a71      	ldr	r2, [pc, #452]	; (80021a8 <HAL_ADC_MspInit+0x210>)
 8001fe2:	f043 0304 	orr.w	r3, r3, #4
 8001fe6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001fea:	4b6f      	ldr	r3, [pc, #444]	; (80021a8 <HAL_ADC_MspInit+0x210>)
 8001fec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ff0:	f003 0304 	and.w	r3, r3, #4
 8001ff4:	61fb      	str	r3, [r7, #28]
 8001ff6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ff8:	4b6b      	ldr	r3, [pc, #428]	; (80021a8 <HAL_ADC_MspInit+0x210>)
 8001ffa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ffe:	4a6a      	ldr	r2, [pc, #424]	; (80021a8 <HAL_ADC_MspInit+0x210>)
 8002000:	f043 0301 	orr.w	r3, r3, #1
 8002004:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002008:	4b67      	ldr	r3, [pc, #412]	; (80021a8 <HAL_ADC_MspInit+0x210>)
 800200a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800200e:	f003 0301 	and.w	r3, r3, #1
 8002012:	61bb      	str	r3, [r7, #24]
 8002014:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002016:	4b64      	ldr	r3, [pc, #400]	; (80021a8 <HAL_ADC_MspInit+0x210>)
 8002018:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800201c:	4a62      	ldr	r2, [pc, #392]	; (80021a8 <HAL_ADC_MspInit+0x210>)
 800201e:	f043 0302 	orr.w	r3, r3, #2
 8002022:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002026:	4b60      	ldr	r3, [pc, #384]	; (80021a8 <HAL_ADC_MspInit+0x210>)
 8002028:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800202c:	f003 0302 	and.w	r3, r3, #2
 8002030:	617b      	str	r3, [r7, #20]
 8002032:	697b      	ldr	r3, [r7, #20]
    PC4     ------> ADC1_INP4
    PC5     ------> ADC1_INP8
    PB0     ------> ADC1_INP9
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8002034:	2333      	movs	r3, #51	; 0x33
 8002036:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002038:	2303      	movs	r3, #3
 800203a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800203c:	2300      	movs	r3, #0
 800203e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002040:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002044:	4619      	mov	r1, r3
 8002046:	4859      	ldr	r0, [pc, #356]	; (80021ac <HAL_ADC_MspInit+0x214>)
 8002048:	f005 fde0 	bl	8007c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6
 800204c:	23ce      	movs	r3, #206	; 0xce
 800204e:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002050:	2303      	movs	r3, #3
 8002052:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002054:	2300      	movs	r3, #0
 8002056:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002058:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800205c:	4619      	mov	r1, r3
 800205e:	4854      	ldr	r0, [pc, #336]	; (80021b0 <HAL_ADC_MspInit+0x218>)
 8002060:	f005 fdd4 	bl	8007c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002064:	2303      	movs	r3, #3
 8002066:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002068:	2303      	movs	r3, #3
 800206a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206c:	2300      	movs	r3, #0
 800206e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002070:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002074:	4619      	mov	r1, r3
 8002076:	484f      	ldr	r0, [pc, #316]	; (80021b4 <HAL_ADC_MspInit+0x21c>)
 8002078:	f005 fdc8 	bl	8007c0c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 800207c:	4b4e      	ldr	r3, [pc, #312]	; (80021b8 <HAL_ADC_MspInit+0x220>)
 800207e:	4a4f      	ldr	r2, [pc, #316]	; (80021bc <HAL_ADC_MspInit+0x224>)
 8002080:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002082:	4b4d      	ldr	r3, [pc, #308]	; (80021b8 <HAL_ADC_MspInit+0x220>)
 8002084:	2209      	movs	r2, #9
 8002086:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002088:	4b4b      	ldr	r3, [pc, #300]	; (80021b8 <HAL_ADC_MspInit+0x220>)
 800208a:	2200      	movs	r2, #0
 800208c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800208e:	4b4a      	ldr	r3, [pc, #296]	; (80021b8 <HAL_ADC_MspInit+0x220>)
 8002090:	2200      	movs	r2, #0
 8002092:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002094:	4b48      	ldr	r3, [pc, #288]	; (80021b8 <HAL_ADC_MspInit+0x220>)
 8002096:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800209a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800209c:	4b46      	ldr	r3, [pc, #280]	; (80021b8 <HAL_ADC_MspInit+0x220>)
 800209e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80020a2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80020a4:	4b44      	ldr	r3, [pc, #272]	; (80021b8 <HAL_ADC_MspInit+0x220>)
 80020a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020aa:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80020ac:	4b42      	ldr	r3, [pc, #264]	; (80021b8 <HAL_ADC_MspInit+0x220>)
 80020ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80020b2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80020b4:	4b40      	ldr	r3, [pc, #256]	; (80021b8 <HAL_ADC_MspInit+0x220>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80020ba:	4b3f      	ldr	r3, [pc, #252]	; (80021b8 <HAL_ADC_MspInit+0x220>)
 80020bc:	2200      	movs	r2, #0
 80020be:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80020c0:	483d      	ldr	r0, [pc, #244]	; (80021b8 <HAL_ADC_MspInit+0x220>)
 80020c2:	f002 ff67 	bl	8004f94 <HAL_DMA_Init>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d001      	beq.n	80020d0 <HAL_ADC_MspInit+0x138>
    {
      Error_Handler();
 80020cc:	f7ff ff40 	bl	8001f50 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	4a39      	ldr	r2, [pc, #228]	; (80021b8 <HAL_ADC_MspInit+0x220>)
 80020d4:	64da      	str	r2, [r3, #76]	; 0x4c
 80020d6:	4a38      	ldr	r2, [pc, #224]	; (80021b8 <HAL_ADC_MspInit+0x220>)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 80020dc:	e05e      	b.n	800219c <HAL_ADC_MspInit+0x204>
  else if(hadc->Instance==ADC3)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a37      	ldr	r2, [pc, #220]	; (80021c0 <HAL_ADC_MspInit+0x228>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d159      	bne.n	800219c <HAL_ADC_MspInit+0x204>
    __HAL_RCC_ADC3_CLK_ENABLE();
 80020e8:	4b2f      	ldr	r3, [pc, #188]	; (80021a8 <HAL_ADC_MspInit+0x210>)
 80020ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80020ee:	4a2e      	ldr	r2, [pc, #184]	; (80021a8 <HAL_ADC_MspInit+0x210>)
 80020f0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80020f4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80020f8:	4b2b      	ldr	r3, [pc, #172]	; (80021a8 <HAL_ADC_MspInit+0x210>)
 80020fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80020fe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002102:	613b      	str	r3, [r7, #16]
 8002104:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002106:	4b28      	ldr	r3, [pc, #160]	; (80021a8 <HAL_ADC_MspInit+0x210>)
 8002108:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800210c:	4a26      	ldr	r2, [pc, #152]	; (80021a8 <HAL_ADC_MspInit+0x210>)
 800210e:	f043 0304 	orr.w	r3, r3, #4
 8002112:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002116:	4b24      	ldr	r3, [pc, #144]	; (80021a8 <HAL_ADC_MspInit+0x210>)
 8002118:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800211c:	f003 0304 	and.w	r3, r3, #4
 8002120:	60fb      	str	r3, [r7, #12]
 8002122:	68fb      	ldr	r3, [r7, #12]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8002124:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 8002128:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 800212c:	f000 fe22 	bl	8002d74 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 8002130:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8002134:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8002138:	f000 fe1c 	bl	8002d74 <HAL_SYSCFG_AnalogSwitchConfig>
    hdma_adc3.Instance = DMA1_Stream1;
 800213c:	4b21      	ldr	r3, [pc, #132]	; (80021c4 <HAL_ADC_MspInit+0x22c>)
 800213e:	4a22      	ldr	r2, [pc, #136]	; (80021c8 <HAL_ADC_MspInit+0x230>)
 8002140:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8002142:	4b20      	ldr	r3, [pc, #128]	; (80021c4 <HAL_ADC_MspInit+0x22c>)
 8002144:	2273      	movs	r2, #115	; 0x73
 8002146:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002148:	4b1e      	ldr	r3, [pc, #120]	; (80021c4 <HAL_ADC_MspInit+0x22c>)
 800214a:	2200      	movs	r2, #0
 800214c:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800214e:	4b1d      	ldr	r3, [pc, #116]	; (80021c4 <HAL_ADC_MspInit+0x22c>)
 8002150:	2200      	movs	r2, #0
 8002152:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8002154:	4b1b      	ldr	r3, [pc, #108]	; (80021c4 <HAL_ADC_MspInit+0x22c>)
 8002156:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800215a:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800215c:	4b19      	ldr	r3, [pc, #100]	; (80021c4 <HAL_ADC_MspInit+0x22c>)
 800215e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002162:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002164:	4b17      	ldr	r3, [pc, #92]	; (80021c4 <HAL_ADC_MspInit+0x22c>)
 8002166:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800216a:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 800216c:	4b15      	ldr	r3, [pc, #84]	; (80021c4 <HAL_ADC_MspInit+0x22c>)
 800216e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002172:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8002174:	4b13      	ldr	r3, [pc, #76]	; (80021c4 <HAL_ADC_MspInit+0x22c>)
 8002176:	2200      	movs	r2, #0
 8002178:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800217a:	4b12      	ldr	r3, [pc, #72]	; (80021c4 <HAL_ADC_MspInit+0x22c>)
 800217c:	2200      	movs	r2, #0
 800217e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8002180:	4810      	ldr	r0, [pc, #64]	; (80021c4 <HAL_ADC_MspInit+0x22c>)
 8002182:	f002 ff07 	bl	8004f94 <HAL_DMA_Init>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d001      	beq.n	8002190 <HAL_ADC_MspInit+0x1f8>
      Error_Handler();
 800218c:	f7ff fee0 	bl	8001f50 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	4a0c      	ldr	r2, [pc, #48]	; (80021c4 <HAL_ADC_MspInit+0x22c>)
 8002194:	64da      	str	r2, [r3, #76]	; 0x4c
 8002196:	4a0b      	ldr	r2, [pc, #44]	; (80021c4 <HAL_ADC_MspInit+0x22c>)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6393      	str	r3, [r2, #56]	; 0x38
}
 800219c:	bf00      	nop
 800219e:	3738      	adds	r7, #56	; 0x38
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	40022000 	.word	0x40022000
 80021a8:	58024400 	.word	0x58024400
 80021ac:	58020800 	.word	0x58020800
 80021b0:	58020000 	.word	0x58020000
 80021b4:	58020400 	.word	0x58020400
 80021b8:	240001e4 	.word	0x240001e4
 80021bc:	40020010 	.word	0x40020010
 80021c0:	58026000 	.word	0x58026000
 80021c4:	2400025c 	.word	0x2400025c
 80021c8:	40020028 	.word	0x40020028

080021cc <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b08a      	sub	sp, #40	; 0x28
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d4:	f107 0314 	add.w	r3, r7, #20
 80021d8:	2200      	movs	r2, #0
 80021da:	601a      	str	r2, [r3, #0]
 80021dc:	605a      	str	r2, [r3, #4]
 80021de:	609a      	str	r2, [r3, #8]
 80021e0:	60da      	str	r2, [r3, #12]
 80021e2:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a34      	ldr	r2, [pc, #208]	; (80022bc <HAL_DAC_MspInit+0xf0>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d161      	bne.n	80022b2 <HAL_DAC_MspInit+0xe6>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 80021ee:	4b34      	ldr	r3, [pc, #208]	; (80022c0 <HAL_DAC_MspInit+0xf4>)
 80021f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80021f4:	4a32      	ldr	r2, [pc, #200]	; (80022c0 <HAL_DAC_MspInit+0xf4>)
 80021f6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80021fa:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80021fe:	4b30      	ldr	r3, [pc, #192]	; (80022c0 <HAL_DAC_MspInit+0xf4>)
 8002200:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002204:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002208:	613b      	str	r3, [r7, #16]
 800220a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800220c:	4b2c      	ldr	r3, [pc, #176]	; (80022c0 <HAL_DAC_MspInit+0xf4>)
 800220e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002212:	4a2b      	ldr	r2, [pc, #172]	; (80022c0 <HAL_DAC_MspInit+0xf4>)
 8002214:	f043 0301 	orr.w	r3, r3, #1
 8002218:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800221c:	4b28      	ldr	r3, [pc, #160]	; (80022c0 <HAL_DAC_MspInit+0xf4>)
 800221e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002222:	f003 0301 	and.w	r3, r3, #1
 8002226:	60fb      	str	r3, [r7, #12]
 8002228:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800222a:	2310      	movs	r3, #16
 800222c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800222e:	2303      	movs	r3, #3
 8002230:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002232:	2300      	movs	r3, #0
 8002234:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002236:	f107 0314 	add.w	r3, r7, #20
 800223a:	4619      	mov	r1, r3
 800223c:	4821      	ldr	r0, [pc, #132]	; (80022c4 <HAL_DAC_MspInit+0xf8>)
 800223e:	f005 fce5 	bl	8007c0c <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Stream5;
 8002242:	4b21      	ldr	r3, [pc, #132]	; (80022c8 <HAL_DAC_MspInit+0xfc>)
 8002244:	4a21      	ldr	r2, [pc, #132]	; (80022cc <HAL_DAC_MspInit+0x100>)
 8002246:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8002248:	4b1f      	ldr	r3, [pc, #124]	; (80022c8 <HAL_DAC_MspInit+0xfc>)
 800224a:	2243      	movs	r2, #67	; 0x43
 800224c:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800224e:	4b1e      	ldr	r3, [pc, #120]	; (80022c8 <HAL_DAC_MspInit+0xfc>)
 8002250:	2240      	movs	r2, #64	; 0x40
 8002252:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002254:	4b1c      	ldr	r3, [pc, #112]	; (80022c8 <HAL_DAC_MspInit+0xfc>)
 8002256:	2200      	movs	r2, #0
 8002258:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800225a:	4b1b      	ldr	r3, [pc, #108]	; (80022c8 <HAL_DAC_MspInit+0xfc>)
 800225c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002260:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002262:	4b19      	ldr	r3, [pc, #100]	; (80022c8 <HAL_DAC_MspInit+0xfc>)
 8002264:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002268:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800226a:	4b17      	ldr	r3, [pc, #92]	; (80022c8 <HAL_DAC_MspInit+0xfc>)
 800226c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002270:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8002272:	4b15      	ldr	r3, [pc, #84]	; (80022c8 <HAL_DAC_MspInit+0xfc>)
 8002274:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002278:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800227a:	4b13      	ldr	r3, [pc, #76]	; (80022c8 <HAL_DAC_MspInit+0xfc>)
 800227c:	2200      	movs	r2, #0
 800227e:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002280:	4b11      	ldr	r3, [pc, #68]	; (80022c8 <HAL_DAC_MspInit+0xfc>)
 8002282:	2200      	movs	r2, #0
 8002284:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8002286:	4810      	ldr	r0, [pc, #64]	; (80022c8 <HAL_DAC_MspInit+0xfc>)
 8002288:	f002 fe84 	bl	8004f94 <HAL_DMA_Init>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	d001      	beq.n	8002296 <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 8002292:	f7ff fe5d 	bl	8001f50 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	4a0b      	ldr	r2, [pc, #44]	; (80022c8 <HAL_DAC_MspInit+0xfc>)
 800229a:	609a      	str	r2, [r3, #8]
 800229c:	4a0a      	ldr	r2, [pc, #40]	; (80022c8 <HAL_DAC_MspInit+0xfc>)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6393      	str	r3, [r2, #56]	; 0x38

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 80022a2:	2200      	movs	r2, #0
 80022a4:	2105      	movs	r1, #5
 80022a6:	2036      	movs	r0, #54	; 0x36
 80022a8:	f002 fa46 	bl	8004738 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80022ac:	2036      	movs	r0, #54	; 0x36
 80022ae:	f002 fa5d 	bl	800476c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80022b2:	bf00      	nop
 80022b4:	3728      	adds	r7, #40	; 0x28
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	40007400 	.word	0x40007400
 80022c0:	58024400 	.word	0x58024400
 80022c4:	58020000 	.word	0x58020000
 80022c8:	240002e8 	.word	0x240002e8
 80022cc:	40020088 	.word	0x40020088

080022d0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b0ba      	sub	sp, #232	; 0xe8
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80022dc:	2200      	movs	r2, #0
 80022de:	601a      	str	r2, [r3, #0]
 80022e0:	605a      	str	r2, [r3, #4]
 80022e2:	609a      	str	r2, [r3, #8]
 80022e4:	60da      	str	r2, [r3, #12]
 80022e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022e8:	f107 0310 	add.w	r3, r7, #16
 80022ec:	22c0      	movs	r2, #192	; 0xc0
 80022ee:	2100      	movs	r1, #0
 80022f0:	4618      	mov	r0, r3
 80022f2:	f011 fb13 	bl	801391c <memset>
  if(hi2c->Instance==I2C1)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a27      	ldr	r2, [pc, #156]	; (8002398 <HAL_I2C_MspInit+0xc8>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d146      	bne.n	800238e <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002300:	f04f 0208 	mov.w	r2, #8
 8002304:	f04f 0300 	mov.w	r3, #0
 8002308:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 800230c:	2300      	movs	r3, #0
 800230e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002312:	f107 0310 	add.w	r3, r7, #16
 8002316:	4618      	mov	r0, r3
 8002318:	f006 ffd8 	bl	80092cc <HAL_RCCEx_PeriphCLKConfig>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8002322:	f7ff fe15 	bl	8001f50 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002326:	4b1d      	ldr	r3, [pc, #116]	; (800239c <HAL_I2C_MspInit+0xcc>)
 8002328:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800232c:	4a1b      	ldr	r2, [pc, #108]	; (800239c <HAL_I2C_MspInit+0xcc>)
 800232e:	f043 0302 	orr.w	r3, r3, #2
 8002332:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002336:	4b19      	ldr	r3, [pc, #100]	; (800239c <HAL_I2C_MspInit+0xcc>)
 8002338:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800233c:	f003 0302 	and.w	r3, r3, #2
 8002340:	60fb      	str	r3, [r7, #12]
 8002342:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002344:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002348:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800234c:	2312      	movs	r3, #18
 800234e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002352:	2300      	movs	r3, #0
 8002354:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002358:	2300      	movs	r3, #0
 800235a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800235e:	2304      	movs	r3, #4
 8002360:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002364:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002368:	4619      	mov	r1, r3
 800236a:	480d      	ldr	r0, [pc, #52]	; (80023a0 <HAL_I2C_MspInit+0xd0>)
 800236c:	f005 fc4e 	bl	8007c0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002370:	4b0a      	ldr	r3, [pc, #40]	; (800239c <HAL_I2C_MspInit+0xcc>)
 8002372:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002376:	4a09      	ldr	r2, [pc, #36]	; (800239c <HAL_I2C_MspInit+0xcc>)
 8002378:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800237c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002380:	4b06      	ldr	r3, [pc, #24]	; (800239c <HAL_I2C_MspInit+0xcc>)
 8002382:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002386:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800238a:	60bb      	str	r3, [r7, #8]
 800238c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800238e:	bf00      	nop
 8002390:	37e8      	adds	r7, #232	; 0xe8
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	40005400 	.word	0x40005400
 800239c:	58024400 	.word	0x58024400
 80023a0:	58020400 	.word	0x58020400

080023a4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b0bc      	sub	sp, #240	; 0xf0
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023ac:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80023b0:	2200      	movs	r2, #0
 80023b2:	601a      	str	r2, [r3, #0]
 80023b4:	605a      	str	r2, [r3, #4]
 80023b6:	609a      	str	r2, [r3, #8]
 80023b8:	60da      	str	r2, [r3, #12]
 80023ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80023bc:	f107 0318 	add.w	r3, r7, #24
 80023c0:	22c0      	movs	r2, #192	; 0xc0
 80023c2:	2100      	movs	r1, #0
 80023c4:	4618      	mov	r0, r3
 80023c6:	f011 faa9 	bl	801391c <memset>
  if(hspi->Instance==SPI1)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a4c      	ldr	r2, [pc, #304]	; (8002500 <HAL_SPI_MspInit+0x15c>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d145      	bne.n	8002460 <HAL_SPI_MspInit+0xbc>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80023d4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80023d8:	f04f 0300 	mov.w	r3, #0
 80023dc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80023e0:	2300      	movs	r3, #0
 80023e2:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80023e4:	f107 0318 	add.w	r3, r7, #24
 80023e8:	4618      	mov	r0, r3
 80023ea:	f006 ff6f 	bl	80092cc <HAL_RCCEx_PeriphCLKConfig>
 80023ee:	4603      	mov	r3, r0
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d001      	beq.n	80023f8 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 80023f4:	f7ff fdac 	bl	8001f50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80023f8:	4b42      	ldr	r3, [pc, #264]	; (8002504 <HAL_SPI_MspInit+0x160>)
 80023fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80023fe:	4a41      	ldr	r2, [pc, #260]	; (8002504 <HAL_SPI_MspInit+0x160>)
 8002400:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002404:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002408:	4b3e      	ldr	r3, [pc, #248]	; (8002504 <HAL_SPI_MspInit+0x160>)
 800240a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800240e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002412:	617b      	str	r3, [r7, #20]
 8002414:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002416:	4b3b      	ldr	r3, [pc, #236]	; (8002504 <HAL_SPI_MspInit+0x160>)
 8002418:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800241c:	4a39      	ldr	r2, [pc, #228]	; (8002504 <HAL_SPI_MspInit+0x160>)
 800241e:	f043 0302 	orr.w	r3, r3, #2
 8002422:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002426:	4b37      	ldr	r3, [pc, #220]	; (8002504 <HAL_SPI_MspInit+0x160>)
 8002428:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800242c:	f003 0302 	and.w	r3, r3, #2
 8002430:	613b      	str	r3, [r7, #16]
 8002432:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8002434:	2318      	movs	r3, #24
 8002436:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800243a:	2302      	movs	r3, #2
 800243c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002440:	2300      	movs	r3, #0
 8002442:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002446:	2300      	movs	r3, #0
 8002448:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800244c:	2305      	movs	r3, #5
 800244e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002452:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002456:	4619      	mov	r1, r3
 8002458:	482b      	ldr	r0, [pc, #172]	; (8002508 <HAL_SPI_MspInit+0x164>)
 800245a:	f005 fbd7 	bl	8007c0c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800245e:	e04a      	b.n	80024f6 <HAL_SPI_MspInit+0x152>
  else if(hspi->Instance==SPI2)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a29      	ldr	r2, [pc, #164]	; (800250c <HAL_SPI_MspInit+0x168>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d145      	bne.n	80024f6 <HAL_SPI_MspInit+0x152>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 800246a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800246e:	f04f 0300 	mov.w	r3, #0
 8002472:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8002476:	2300      	movs	r3, #0
 8002478:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800247a:	f107 0318 	add.w	r3, r7, #24
 800247e:	4618      	mov	r0, r3
 8002480:	f006 ff24 	bl	80092cc <HAL_RCCEx_PeriphCLKConfig>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d001      	beq.n	800248e <HAL_SPI_MspInit+0xea>
      Error_Handler();
 800248a:	f7ff fd61 	bl	8001f50 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800248e:	4b1d      	ldr	r3, [pc, #116]	; (8002504 <HAL_SPI_MspInit+0x160>)
 8002490:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002494:	4a1b      	ldr	r2, [pc, #108]	; (8002504 <HAL_SPI_MspInit+0x160>)
 8002496:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800249a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800249e:	4b19      	ldr	r3, [pc, #100]	; (8002504 <HAL_SPI_MspInit+0x160>)
 80024a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80024a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024a8:	60fb      	str	r3, [r7, #12]
 80024aa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024ac:	4b15      	ldr	r3, [pc, #84]	; (8002504 <HAL_SPI_MspInit+0x160>)
 80024ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80024b2:	4a14      	ldr	r2, [pc, #80]	; (8002504 <HAL_SPI_MspInit+0x160>)
 80024b4:	f043 0302 	orr.w	r3, r3, #2
 80024b8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80024bc:	4b11      	ldr	r3, [pc, #68]	; (8002504 <HAL_SPI_MspInit+0x160>)
 80024be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80024c2:	f003 0302 	and.w	r3, r3, #2
 80024c6:	60bb      	str	r3, [r7, #8]
 80024c8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80024ca:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80024ce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024d2:	2302      	movs	r3, #2
 80024d4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d8:	2300      	movs	r3, #0
 80024da:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024de:	2300      	movs	r3, #0
 80024e0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80024e4:	2305      	movs	r3, #5
 80024e6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024ea:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80024ee:	4619      	mov	r1, r3
 80024f0:	4805      	ldr	r0, [pc, #20]	; (8002508 <HAL_SPI_MspInit+0x164>)
 80024f2:	f005 fb8b 	bl	8007c0c <HAL_GPIO_Init>
}
 80024f6:	bf00      	nop
 80024f8:	37f0      	adds	r7, #240	; 0xf0
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	40013000 	.word	0x40013000
 8002504:	58024400 	.word	0x58024400
 8002508:	58020400 	.word	0x58020400
 800250c:	40003800 	.word	0x40003800

08002510 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b086      	sub	sp, #24
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a37      	ldr	r2, [pc, #220]	; (80025fc <HAL_TIM_Base_MspInit+0xec>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d12f      	bne.n	8002582 <HAL_TIM_Base_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002522:	4b37      	ldr	r3, [pc, #220]	; (8002600 <HAL_TIM_Base_MspInit+0xf0>)
 8002524:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002528:	4a35      	ldr	r2, [pc, #212]	; (8002600 <HAL_TIM_Base_MspInit+0xf0>)
 800252a:	f043 0301 	orr.w	r3, r3, #1
 800252e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002532:	4b33      	ldr	r3, [pc, #204]	; (8002600 <HAL_TIM_Base_MspInit+0xf0>)
 8002534:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002538:	f003 0301 	and.w	r3, r3, #1
 800253c:	617b      	str	r3, [r7, #20]
 800253e:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 5, 0);
 8002540:	2200      	movs	r2, #0
 8002542:	2105      	movs	r1, #5
 8002544:	2018      	movs	r0, #24
 8002546:	f002 f8f7 	bl	8004738 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 800254a:	2018      	movs	r0, #24
 800254c:	f002 f90e 	bl	800476c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 5, 0);
 8002550:	2200      	movs	r2, #0
 8002552:	2105      	movs	r1, #5
 8002554:	2019      	movs	r0, #25
 8002556:	f002 f8ef 	bl	8004738 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800255a:	2019      	movs	r0, #25
 800255c:	f002 f906 	bl	800476c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 5, 0);
 8002560:	2200      	movs	r2, #0
 8002562:	2105      	movs	r1, #5
 8002564:	201a      	movs	r0, #26
 8002566:	f002 f8e7 	bl	8004738 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 800256a:	201a      	movs	r0, #26
 800256c:	f002 f8fe 	bl	800476c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 8002570:	2200      	movs	r2, #0
 8002572:	2105      	movs	r1, #5
 8002574:	201b      	movs	r0, #27
 8002576:	f002 f8df 	bl	8004738 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800257a:	201b      	movs	r0, #27
 800257c:	f002 f8f6 	bl	800476c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002580:	e038      	b.n	80025f4 <HAL_TIM_Base_MspInit+0xe4>
  else if(htim_base->Instance==TIM2)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800258a:	d117      	bne.n	80025bc <HAL_TIM_Base_MspInit+0xac>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800258c:	4b1c      	ldr	r3, [pc, #112]	; (8002600 <HAL_TIM_Base_MspInit+0xf0>)
 800258e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002592:	4a1b      	ldr	r2, [pc, #108]	; (8002600 <HAL_TIM_Base_MspInit+0xf0>)
 8002594:	f043 0301 	orr.w	r3, r3, #1
 8002598:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800259c:	4b18      	ldr	r3, [pc, #96]	; (8002600 <HAL_TIM_Base_MspInit+0xf0>)
 800259e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80025a2:	f003 0301 	and.w	r3, r3, #1
 80025a6:	613b      	str	r3, [r7, #16]
 80025a8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80025aa:	2200      	movs	r2, #0
 80025ac:	2105      	movs	r1, #5
 80025ae:	201c      	movs	r0, #28
 80025b0:	f002 f8c2 	bl	8004738 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80025b4:	201c      	movs	r0, #28
 80025b6:	f002 f8d9 	bl	800476c <HAL_NVIC_EnableIRQ>
}
 80025ba:	e01b      	b.n	80025f4 <HAL_TIM_Base_MspInit+0xe4>
  else if(htim_base->Instance==TIM3)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a10      	ldr	r2, [pc, #64]	; (8002604 <HAL_TIM_Base_MspInit+0xf4>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d116      	bne.n	80025f4 <HAL_TIM_Base_MspInit+0xe4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80025c6:	4b0e      	ldr	r3, [pc, #56]	; (8002600 <HAL_TIM_Base_MspInit+0xf0>)
 80025c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80025cc:	4a0c      	ldr	r2, [pc, #48]	; (8002600 <HAL_TIM_Base_MspInit+0xf0>)
 80025ce:	f043 0302 	orr.w	r3, r3, #2
 80025d2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80025d6:	4b0a      	ldr	r3, [pc, #40]	; (8002600 <HAL_TIM_Base_MspInit+0xf0>)
 80025d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80025dc:	f003 0302 	and.w	r3, r3, #2
 80025e0:	60fb      	str	r3, [r7, #12]
 80025e2:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80025e4:	2200      	movs	r2, #0
 80025e6:	2105      	movs	r1, #5
 80025e8:	201d      	movs	r0, #29
 80025ea:	f002 f8a5 	bl	8004738 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80025ee:	201d      	movs	r0, #29
 80025f0:	f002 f8bc 	bl	800476c <HAL_NVIC_EnableIRQ>
}
 80025f4:	bf00      	nop
 80025f6:	3718      	adds	r7, #24
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	40010000 	.word	0x40010000
 8002600:	58024400 	.word	0x58024400
 8002604:	40000400 	.word	0x40000400

08002608 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b08a      	sub	sp, #40	; 0x28
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002610:	f107 0314 	add.w	r3, r7, #20
 8002614:	2200      	movs	r2, #0
 8002616:	601a      	str	r2, [r3, #0]
 8002618:	605a      	str	r2, [r3, #4]
 800261a:	609a      	str	r2, [r3, #8]
 800261c:	60da      	str	r2, [r3, #12]
 800261e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a26      	ldr	r2, [pc, #152]	; (80026c0 <HAL_TIM_MspPostInit+0xb8>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d120      	bne.n	800266c <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800262a:	4b26      	ldr	r3, [pc, #152]	; (80026c4 <HAL_TIM_MspPostInit+0xbc>)
 800262c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002630:	4a24      	ldr	r2, [pc, #144]	; (80026c4 <HAL_TIM_MspPostInit+0xbc>)
 8002632:	f043 0301 	orr.w	r3, r3, #1
 8002636:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800263a:	4b22      	ldr	r3, [pc, #136]	; (80026c4 <HAL_TIM_MspPostInit+0xbc>)
 800263c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002640:	f003 0301 	and.w	r3, r3, #1
 8002644:	613b      	str	r3, [r7, #16]
 8002646:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002648:	f44f 7380 	mov.w	r3, #256	; 0x100
 800264c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800264e:	2302      	movs	r3, #2
 8002650:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002652:	2300      	movs	r3, #0
 8002654:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002656:	2300      	movs	r3, #0
 8002658:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800265a:	2301      	movs	r3, #1
 800265c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800265e:	f107 0314 	add.w	r3, r7, #20
 8002662:	4619      	mov	r1, r3
 8002664:	4818      	ldr	r0, [pc, #96]	; (80026c8 <HAL_TIM_MspPostInit+0xc0>)
 8002666:	f005 fad1 	bl	8007c0c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800266a:	e024      	b.n	80026b6 <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM2)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002674:	d11f      	bne.n	80026b6 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002676:	4b13      	ldr	r3, [pc, #76]	; (80026c4 <HAL_TIM_MspPostInit+0xbc>)
 8002678:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800267c:	4a11      	ldr	r2, [pc, #68]	; (80026c4 <HAL_TIM_MspPostInit+0xbc>)
 800267e:	f043 0302 	orr.w	r3, r3, #2
 8002682:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002686:	4b0f      	ldr	r3, [pc, #60]	; (80026c4 <HAL_TIM_MspPostInit+0xbc>)
 8002688:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800268c:	f003 0302 	and.w	r3, r3, #2
 8002690:	60fb      	str	r3, [r7, #12]
 8002692:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002694:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002698:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800269a:	2302      	movs	r3, #2
 800269c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269e:	2300      	movs	r3, #0
 80026a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026a2:	2300      	movs	r3, #0
 80026a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80026a6:	2301      	movs	r3, #1
 80026a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026aa:	f107 0314 	add.w	r3, r7, #20
 80026ae:	4619      	mov	r1, r3
 80026b0:	4806      	ldr	r0, [pc, #24]	; (80026cc <HAL_TIM_MspPostInit+0xc4>)
 80026b2:	f005 faab 	bl	8007c0c <HAL_GPIO_Init>
}
 80026b6:	bf00      	nop
 80026b8:	3728      	adds	r7, #40	; 0x28
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	40010000 	.word	0x40010000
 80026c4:	58024400 	.word	0x58024400
 80026c8:	58020000 	.word	0x58020000
 80026cc:	58020400 	.word	0x58020400

080026d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b0ba      	sub	sp, #232	; 0xe8
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026d8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80026dc:	2200      	movs	r2, #0
 80026de:	601a      	str	r2, [r3, #0]
 80026e0:	605a      	str	r2, [r3, #4]
 80026e2:	609a      	str	r2, [r3, #8]
 80026e4:	60da      	str	r2, [r3, #12]
 80026e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80026e8:	f107 0310 	add.w	r3, r7, #16
 80026ec:	22c0      	movs	r2, #192	; 0xc0
 80026ee:	2100      	movs	r1, #0
 80026f0:	4618      	mov	r0, r3
 80026f2:	f011 f913 	bl	801391c <memset>
  if(huart->Instance==USART1)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a2b      	ldr	r2, [pc, #172]	; (80027a8 <HAL_UART_MspInit+0xd8>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d14e      	bne.n	800279e <HAL_UART_MspInit+0xce>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002700:	f04f 0201 	mov.w	r2, #1
 8002704:	f04f 0300 	mov.w	r3, #0
 8002708:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 800270c:	2300      	movs	r3, #0
 800270e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002712:	f107 0310 	add.w	r3, r7, #16
 8002716:	4618      	mov	r0, r3
 8002718:	f006 fdd8 	bl	80092cc <HAL_RCCEx_PeriphCLKConfig>
 800271c:	4603      	mov	r3, r0
 800271e:	2b00      	cmp	r3, #0
 8002720:	d001      	beq.n	8002726 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8002722:	f7ff fc15 	bl	8001f50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002726:	4b21      	ldr	r3, [pc, #132]	; (80027ac <HAL_UART_MspInit+0xdc>)
 8002728:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800272c:	4a1f      	ldr	r2, [pc, #124]	; (80027ac <HAL_UART_MspInit+0xdc>)
 800272e:	f043 0310 	orr.w	r3, r3, #16
 8002732:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002736:	4b1d      	ldr	r3, [pc, #116]	; (80027ac <HAL_UART_MspInit+0xdc>)
 8002738:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800273c:	f003 0310 	and.w	r3, r3, #16
 8002740:	60fb      	str	r3, [r7, #12]
 8002742:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002744:	4b19      	ldr	r3, [pc, #100]	; (80027ac <HAL_UART_MspInit+0xdc>)
 8002746:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800274a:	4a18      	ldr	r2, [pc, #96]	; (80027ac <HAL_UART_MspInit+0xdc>)
 800274c:	f043 0301 	orr.w	r3, r3, #1
 8002750:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002754:	4b15      	ldr	r3, [pc, #84]	; (80027ac <HAL_UART_MspInit+0xdc>)
 8002756:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800275a:	f003 0301 	and.w	r3, r3, #1
 800275e:	60bb      	str	r3, [r7, #8]
 8002760:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002762:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002766:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800276a:	2302      	movs	r3, #2
 800276c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002770:	2300      	movs	r3, #0
 8002772:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002776:	2300      	movs	r3, #0
 8002778:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800277c:	2307      	movs	r3, #7
 800277e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002782:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002786:	4619      	mov	r1, r3
 8002788:	4809      	ldr	r0, [pc, #36]	; (80027b0 <HAL_UART_MspInit+0xe0>)
 800278a:	f005 fa3f 	bl	8007c0c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800278e:	2200      	movs	r2, #0
 8002790:	2105      	movs	r1, #5
 8002792:	2025      	movs	r0, #37	; 0x25
 8002794:	f001 ffd0 	bl	8004738 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002798:	2025      	movs	r0, #37	; 0x25
 800279a:	f001 ffe7 	bl	800476c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800279e:	bf00      	nop
 80027a0:	37e8      	adds	r7, #232	; 0xe8
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	40011000 	.word	0x40011000
 80027ac:	58024400 	.word	0x58024400
 80027b0:	58020000 	.word	0x58020000

080027b4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b090      	sub	sp, #64	; 0x40
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2b0f      	cmp	r3, #15
 80027c0:	d827      	bhi.n	8002812 <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
 80027c2:	2200      	movs	r2, #0
 80027c4:	6879      	ldr	r1, [r7, #4]
 80027c6:	2036      	movs	r0, #54	; 0x36
 80027c8:	f001 ffb6 	bl	8004738 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80027cc:	2036      	movs	r0, #54	; 0x36
 80027ce:	f001 ffcd 	bl	800476c <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 80027d2:	4a29      	ldr	r2, [pc, #164]	; (8002878 <HAL_InitTick+0xc4>)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80027d8:	4b28      	ldr	r3, [pc, #160]	; (800287c <HAL_InitTick+0xc8>)
 80027da:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80027de:	4a27      	ldr	r2, [pc, #156]	; (800287c <HAL_InitTick+0xc8>)
 80027e0:	f043 0310 	orr.w	r3, r3, #16
 80027e4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80027e8:	4b24      	ldr	r3, [pc, #144]	; (800287c <HAL_InitTick+0xc8>)
 80027ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80027ee:	f003 0310 	and.w	r3, r3, #16
 80027f2:	60fb      	str	r3, [r7, #12]
 80027f4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80027f6:	f107 0210 	add.w	r2, r7, #16
 80027fa:	f107 0314 	add.w	r3, r7, #20
 80027fe:	4611      	mov	r1, r2
 8002800:	4618      	mov	r0, r3
 8002802:	f006 fd21 	bl	8009248 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002808:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800280a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800280c:	2b00      	cmp	r3, #0
 800280e:	d106      	bne.n	800281e <HAL_InitTick+0x6a>
 8002810:	e001      	b.n	8002816 <HAL_InitTick+0x62>
    return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	e02b      	b.n	800286e <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002816:	f006 fceb 	bl	80091f0 <HAL_RCC_GetPCLK1Freq>
 800281a:	63f8      	str	r0, [r7, #60]	; 0x3c
 800281c:	e004      	b.n	8002828 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800281e:	f006 fce7 	bl	80091f0 <HAL_RCC_GetPCLK1Freq>
 8002822:	4603      	mov	r3, r0
 8002824:	005b      	lsls	r3, r3, #1
 8002826:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002828:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800282a:	4a15      	ldr	r2, [pc, #84]	; (8002880 <HAL_InitTick+0xcc>)
 800282c:	fba2 2303 	umull	r2, r3, r2, r3
 8002830:	0c9b      	lsrs	r3, r3, #18
 8002832:	3b01      	subs	r3, #1
 8002834:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002836:	4b13      	ldr	r3, [pc, #76]	; (8002884 <HAL_InitTick+0xd0>)
 8002838:	4a13      	ldr	r2, [pc, #76]	; (8002888 <HAL_InitTick+0xd4>)
 800283a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800283c:	4b11      	ldr	r3, [pc, #68]	; (8002884 <HAL_InitTick+0xd0>)
 800283e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002842:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002844:	4a0f      	ldr	r2, [pc, #60]	; (8002884 <HAL_InitTick+0xd0>)
 8002846:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002848:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800284a:	4b0e      	ldr	r3, [pc, #56]	; (8002884 <HAL_InitTick+0xd0>)
 800284c:	2200      	movs	r2, #0
 800284e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002850:	4b0c      	ldr	r3, [pc, #48]	; (8002884 <HAL_InitTick+0xd0>)
 8002852:	2200      	movs	r2, #0
 8002854:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002856:	480b      	ldr	r0, [pc, #44]	; (8002884 <HAL_InitTick+0xd0>)
 8002858:	f009 fb75 	bl	800bf46 <HAL_TIM_Base_Init>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d104      	bne.n	800286c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002862:	4808      	ldr	r0, [pc, #32]	; (8002884 <HAL_InitTick+0xd0>)
 8002864:	f009 fc5e 	bl	800c124 <HAL_TIM_Base_Start_IT>
 8002868:	4603      	mov	r3, r0
 800286a:	e000      	b.n	800286e <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 800286c:	2301      	movs	r3, #1
}
 800286e:	4618      	mov	r0, r3
 8002870:	3740      	adds	r7, #64	; 0x40
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	24000090 	.word	0x24000090
 800287c:	58024400 	.word	0x58024400
 8002880:	431bde83 	.word	0x431bde83
 8002884:	24000708 	.word	0x24000708
 8002888:	40001000 	.word	0x40001000

0800288c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8002890:	e7fe      	b.n	8002890 <NMI_Handler+0x4>

08002892 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002892:	b480      	push	{r7}
 8002894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002896:	e7fe      	b.n	8002896 <HardFault_Handler+0x4>

08002898 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800289c:	e7fe      	b.n	800289c <MemManage_Handler+0x4>

0800289e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800289e:	b480      	push	{r7}
 80028a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028a2:	e7fe      	b.n	80028a2 <BusFault_Handler+0x4>

080028a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028a4:	b480      	push	{r7}
 80028a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028a8:	e7fe      	b.n	80028a8 <UsageFault_Handler+0x4>

080028aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028aa:	b480      	push	{r7}
 80028ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028ae:	bf00      	nop
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr

080028b8 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80028bc:	4802      	ldr	r0, [pc, #8]	; (80028c8 <DMA1_Stream0_IRQHandler+0x10>)
 80028be:	f003 fe93 	bl	80065e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80028c2:	bf00      	nop
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	240001e4 	.word	0x240001e4

080028cc <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 80028d0:	4802      	ldr	r0, [pc, #8]	; (80028dc <DMA1_Stream1_IRQHandler+0x10>)
 80028d2:	f003 fe89 	bl	80065e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80028d6:	bf00      	nop
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	2400025c 	.word	0x2400025c

080028e0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80028e4:	4802      	ldr	r0, [pc, #8]	; (80028f0 <DMA1_Stream5_IRQHandler+0x10>)
 80028e6:	f003 fe7f 	bl	80065e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80028ea:	bf00      	nop
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	240002e8 	.word	0x240002e8

080028f4 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80028f8:	4802      	ldr	r0, [pc, #8]	; (8002904 <TIM1_BRK_IRQHandler+0x10>)
 80028fa:	f009 ff55 	bl	800c7a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 80028fe:	bf00      	nop
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	240004c4 	.word	0x240004c4

08002908 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800290c:	4802      	ldr	r0, [pc, #8]	; (8002918 <TIM1_UP_IRQHandler+0x10>)
 800290e:	f009 ff4b 	bl	800c7a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002912:	bf00      	nop
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	240004c4 	.word	0x240004c4

0800291c <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002920:	4802      	ldr	r0, [pc, #8]	; (800292c <TIM1_TRG_COM_IRQHandler+0x10>)
 8002922:	f009 ff41 	bl	800c7a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 8002926:	bf00      	nop
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	240004c4 	.word	0x240004c4

08002930 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002934:	4802      	ldr	r0, [pc, #8]	; (8002940 <TIM1_CC_IRQHandler+0x10>)
 8002936:	f009 ff37 	bl	800c7a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800293a:	bf00      	nop
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	240004c4 	.word	0x240004c4

08002944 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002948:	4802      	ldr	r0, [pc, #8]	; (8002954 <TIM2_IRQHandler+0x10>)
 800294a:	f009 ff2d 	bl	800c7a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800294e:	bf00      	nop
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	24000510 	.word	0x24000510

08002958 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800295c:	4802      	ldr	r0, [pc, #8]	; (8002968 <TIM3_IRQHandler+0x10>)
 800295e:	f009 ff23 	bl	800c7a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002962:	bf00      	nop
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	2400055c 	.word	0x2400055c

0800296c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002970:	4802      	ldr	r0, [pc, #8]	; (800297c <USART1_IRQHandler+0x10>)
 8002972:	f00b f8df 	bl	800db34 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002976:	bf00      	nop
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	240005a8 	.word	0x240005a8

08002980 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac1.State != HAL_DAC_STATE_RESET) {
 8002984:	4b06      	ldr	r3, [pc, #24]	; (80029a0 <TIM6_DAC_IRQHandler+0x20>)
 8002986:	791b      	ldrb	r3, [r3, #4]
 8002988:	b2db      	uxtb	r3, r3
 800298a:	2b00      	cmp	r3, #0
 800298c:	d002      	beq.n	8002994 <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac1);
 800298e:	4804      	ldr	r0, [pc, #16]	; (80029a0 <TIM6_DAC_IRQHandler+0x20>)
 8002990:	f002 f881 	bl	8004a96 <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 8002994:	4803      	ldr	r0, [pc, #12]	; (80029a4 <TIM6_DAC_IRQHandler+0x24>)
 8002996:	f009 ff07 	bl	800c7a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800299a:	bf00      	nop
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	240002d4 	.word	0x240002d4
 80029a4:	24000708 	.word	0x24000708

080029a8 <ITM_SendChar>:

// ITM Register Address
#define ITM_STIMULUS_PORT0 *((volatile uint32_t*) 0xE0000000)
#define ITM_TRACE_EN *((volatile uint32_t*) 0xE0000E00)

void ITM_SendChar(uint8_t ch) {
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	4603      	mov	r3, r0
 80029b0:	71fb      	strb	r3, [r7, #7]
	DEMCR |= (1 << 24);
 80029b2:	4b0f      	ldr	r3, [pc, #60]	; (80029f0 <ITM_SendChar+0x48>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a0e      	ldr	r2, [pc, #56]	; (80029f0 <ITM_SendChar+0x48>)
 80029b8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80029bc:	6013      	str	r3, [r2, #0]

	ITM_TRACE_EN |= (1 << 0);
 80029be:	4b0d      	ldr	r3, [pc, #52]	; (80029f4 <ITM_SendChar+0x4c>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a0c      	ldr	r2, [pc, #48]	; (80029f4 <ITM_SendChar+0x4c>)
 80029c4:	f043 0301 	orr.w	r3, r3, #1
 80029c8:	6013      	str	r3, [r2, #0]

	while (!(ITM_STIMULUS_PORT0 & 1))
 80029ca:	bf00      	nop
 80029cc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 0301 	and.w	r3, r3, #1
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d0f8      	beq.n	80029cc <ITM_SendChar+0x24>
		;

	ITM_STIMULUS_PORT0 = ch;
 80029da:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80029de:	79fb      	ldrb	r3, [r7, #7]
 80029e0:	6013      	str	r3, [r2, #0]
}
 80029e2:	bf00      	nop
 80029e4:	370c      	adds	r7, #12
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr
 80029ee:	bf00      	nop
 80029f0:	e000edfc 	.word	0xe000edfc
 80029f4:	e0000e00 	.word	0xe0000e00

080029f8 <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b086      	sub	sp, #24
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	60f8      	str	r0, [r7, #12]
 8002a00:	60b9      	str	r1, [r7, #8]
 8002a02:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002a04:	2300      	movs	r3, #0
 8002a06:	617b      	str	r3, [r7, #20]
 8002a08:	e00a      	b.n	8002a20 <_read+0x28>
		*ptr++ = __io_getchar();
 8002a0a:	f3af 8000 	nop.w
 8002a0e:	4601      	mov	r1, r0
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	1c5a      	adds	r2, r3, #1
 8002a14:	60ba      	str	r2, [r7, #8]
 8002a16:	b2ca      	uxtb	r2, r1
 8002a18:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	3301      	adds	r3, #1
 8002a1e:	617b      	str	r3, [r7, #20]
 8002a20:	697a      	ldr	r2, [r7, #20]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	429a      	cmp	r2, r3
 8002a26:	dbf0      	blt.n	8002a0a <_read+0x12>
	}

	return len;
 8002a28:	687b      	ldr	r3, [r7, #4]
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3718      	adds	r7, #24
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}

08002a32 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len) {
 8002a32:	b580      	push	{r7, lr}
 8002a34:	b086      	sub	sp, #24
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	60f8      	str	r0, [r7, #12]
 8002a3a:	60b9      	str	r1, [r7, #8]
 8002a3c:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002a3e:	2300      	movs	r3, #0
 8002a40:	617b      	str	r3, [r7, #20]
 8002a42:	e009      	b.n	8002a58 <_write+0x26>
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	1c5a      	adds	r2, r3, #1
 8002a48:	60ba      	str	r2, [r7, #8]
 8002a4a:	781b      	ldrb	r3, [r3, #0]
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f7ff ffab 	bl	80029a8 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	3301      	adds	r3, #1
 8002a56:	617b      	str	r3, [r7, #20]
 8002a58:	697a      	ldr	r2, [r7, #20]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	dbf1      	blt.n	8002a44 <_write+0x12>
	}
	return len;
 8002a60:	687b      	ldr	r3, [r7, #4]
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3718      	adds	r7, #24
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}

08002a6a <_close>:

int _close(int file) {
 8002a6a:	b480      	push	{r7}
 8002a6c:	b083      	sub	sp, #12
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 8002a72:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	370c      	adds	r7, #12
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr

08002a82 <_fstat>:

int _fstat(int file, struct stat *st) {
 8002a82:	b480      	push	{r7}
 8002a84:	b083      	sub	sp, #12
 8002a86:	af00      	add	r7, sp, #0
 8002a88:	6078      	str	r0, [r7, #4]
 8002a8a:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a92:	605a      	str	r2, [r3, #4]
	return 0;
 8002a94:	2300      	movs	r3, #0
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	370c      	adds	r7, #12
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr

08002aa2 <_isatty>:

int _isatty(int file) {
 8002aa2:	b480      	push	{r7}
 8002aa4:	b083      	sub	sp, #12
 8002aa6:	af00      	add	r7, sp, #0
 8002aa8:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 8002aaa:	2301      	movs	r3, #1
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	370c      	adds	r7, #12
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr

08002ab8 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 8002ab8:	b480      	push	{r7}
 8002aba:	b085      	sub	sp, #20
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	60f8      	str	r0, [r7, #12]
 8002ac0:	60b9      	str	r1, [r7, #8]
 8002ac2:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 8002ac4:	2300      	movs	r3, #0
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3714      	adds	r7, #20
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
	...

08002ad4 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b086      	sub	sp, #24
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 8002adc:	4a14      	ldr	r2, [pc, #80]	; (8002b30 <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 8002ade:	4b15      	ldr	r3, [pc, #84]	; (8002b34 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8002ae8:	4b13      	ldr	r3, [pc, #76]	; (8002b38 <_sbrk+0x64>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d102      	bne.n	8002af6 <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 8002af0:	4b11      	ldr	r3, [pc, #68]	; (8002b38 <_sbrk+0x64>)
 8002af2:	4a12      	ldr	r2, [pc, #72]	; (8002b3c <_sbrk+0x68>)
 8002af4:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 8002af6:	4b10      	ldr	r3, [pc, #64]	; (8002b38 <_sbrk+0x64>)
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4413      	add	r3, r2
 8002afe:	693a      	ldr	r2, [r7, #16]
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d207      	bcs.n	8002b14 <_sbrk+0x40>
		errno = ENOMEM;
 8002b04:	f010 fec2 	bl	801388c <__errno>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	220c      	movs	r2, #12
 8002b0c:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 8002b0e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002b12:	e009      	b.n	8002b28 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 8002b14:	4b08      	ldr	r3, [pc, #32]	; (8002b38 <_sbrk+0x64>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 8002b1a:	4b07      	ldr	r3, [pc, #28]	; (8002b38 <_sbrk+0x64>)
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	4413      	add	r3, r2
 8002b22:	4a05      	ldr	r2, [pc, #20]	; (8002b38 <_sbrk+0x64>)
 8002b24:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 8002b26:	68fb      	ldr	r3, [r7, #12]
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	3718      	adds	r7, #24
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}
 8002b30:	24080000 	.word	0x24080000
 8002b34:	00000400 	.word	0x00000400
 8002b38:	24000754 	.word	0x24000754
 8002b3c:	240050c0 	.word	0x240050c0

08002b40 <SystemInit>:
 *         Initialize the FPU setting and  vector table location
 *         configuration.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 8002b40:	b480      	push	{r7}
 8002b42:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << (10 * 2)) | (3UL << (11 * 2))); /* set CP10 and CP11 Full Access */
 8002b44:	4b37      	ldr	r3, [pc, #220]	; (8002c24 <SystemInit+0xe4>)
 8002b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b4a:	4a36      	ldr	r2, [pc, #216]	; (8002c24 <SystemInit+0xe4>)
 8002b4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002b50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
	/* Reset the RCC clock configuration to the default reset state ------------*/

	/* Increasing the CPU frequency */
	if (FLASH_LATENCY_DEFAULT > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))) {
 8002b54:	4b34      	ldr	r3, [pc, #208]	; (8002c28 <SystemInit+0xe8>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f003 030f 	and.w	r3, r3, #15
 8002b5c:	2b06      	cmp	r3, #6
 8002b5e:	d807      	bhi.n	8002b70 <SystemInit+0x30>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY,
 8002b60:	4b31      	ldr	r3, [pc, #196]	; (8002c28 <SystemInit+0xe8>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f023 030f 	bic.w	r3, r3, #15
 8002b68:	4a2f      	ldr	r2, [pc, #188]	; (8002c28 <SystemInit+0xe8>)
 8002b6a:	f043 0307 	orr.w	r3, r3, #7
 8002b6e:	6013      	str	r3, [r2, #0]
				(uint32_t)(FLASH_LATENCY_DEFAULT));
	}

	/* Set HSION bit */
	RCC->CR |= RCC_CR_HSION;
 8002b70:	4b2e      	ldr	r3, [pc, #184]	; (8002c2c <SystemInit+0xec>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a2d      	ldr	r2, [pc, #180]	; (8002c2c <SystemInit+0xec>)
 8002b76:	f043 0301 	orr.w	r3, r3, #1
 8002b7a:	6013      	str	r3, [r2, #0]

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;
 8002b7c:	4b2b      	ldr	r3, [pc, #172]	; (8002c2c <SystemInit+0xec>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	611a      	str	r2, [r3, #16]

	/* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
	RCC->CR &= 0xEAF6ED7FU;
 8002b82:	4b2a      	ldr	r3, [pc, #168]	; (8002c2c <SystemInit+0xec>)
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	4929      	ldr	r1, [pc, #164]	; (8002c2c <SystemInit+0xec>)
 8002b88:	4b29      	ldr	r3, [pc, #164]	; (8002c30 <SystemInit+0xf0>)
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	600b      	str	r3, [r1, #0]

	/* Decreasing the number of wait states because of lower CPU frequency */
	if (FLASH_LATENCY_DEFAULT < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))) {
 8002b8e:	4b26      	ldr	r3, [pc, #152]	; (8002c28 <SystemInit+0xe8>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f003 0308 	and.w	r3, r3, #8
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d007      	beq.n	8002baa <SystemInit+0x6a>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY,
 8002b9a:	4b23      	ldr	r3, [pc, #140]	; (8002c28 <SystemInit+0xe8>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f023 030f 	bic.w	r3, r3, #15
 8002ba2:	4a21      	ldr	r2, [pc, #132]	; (8002c28 <SystemInit+0xe8>)
 8002ba4:	f043 0307 	orr.w	r3, r3, #7
 8002ba8:	6013      	str	r3, [r2, #0]
				(uint32_t)(FLASH_LATENCY_DEFAULT));
	}

#if defined(D3_SRAM_BASE)
	/* Reset D1CFGR register */
	RCC->D1CFGR = 0x00000000;
 8002baa:	4b20      	ldr	r3, [pc, #128]	; (8002c2c <SystemInit+0xec>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	619a      	str	r2, [r3, #24]

	/* Reset D2CFGR register */
	RCC->D2CFGR = 0x00000000;
 8002bb0:	4b1e      	ldr	r3, [pc, #120]	; (8002c2c <SystemInit+0xec>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	61da      	str	r2, [r3, #28]

	/* Reset D3CFGR register */
	RCC->D3CFGR = 0x00000000;
 8002bb6:	4b1d      	ldr	r3, [pc, #116]	; (8002c2c <SystemInit+0xec>)
 8002bb8:	2200      	movs	r2, #0
 8002bba:	621a      	str	r2, [r3, #32]

	/* Reset SRDCFGR register */
	RCC->SRDCFGR = 0x00000000;
#endif
	/* Reset PLLCKSELR register */
	RCC->PLLCKSELR = 0x02020200;
 8002bbc:	4b1b      	ldr	r3, [pc, #108]	; (8002c2c <SystemInit+0xec>)
 8002bbe:	4a1d      	ldr	r2, [pc, #116]	; (8002c34 <SystemInit+0xf4>)
 8002bc0:	629a      	str	r2, [r3, #40]	; 0x28

	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x01FF0000;
 8002bc2:	4b1a      	ldr	r3, [pc, #104]	; (8002c2c <SystemInit+0xec>)
 8002bc4:	4a1c      	ldr	r2, [pc, #112]	; (8002c38 <SystemInit+0xf8>)
 8002bc6:	62da      	str	r2, [r3, #44]	; 0x2c
	/* Reset PLL1DIVR register */
	RCC->PLL1DIVR = 0x01010280;
 8002bc8:	4b18      	ldr	r3, [pc, #96]	; (8002c2c <SystemInit+0xec>)
 8002bca:	4a1c      	ldr	r2, [pc, #112]	; (8002c3c <SystemInit+0xfc>)
 8002bcc:	631a      	str	r2, [r3, #48]	; 0x30
	/* Reset PLL1FRACR register */
	RCC->PLL1FRACR = 0x00000000;
 8002bce:	4b17      	ldr	r3, [pc, #92]	; (8002c2c <SystemInit+0xec>)
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	635a      	str	r2, [r3, #52]	; 0x34

	/* Reset PLL2DIVR register */
	RCC->PLL2DIVR = 0x01010280;
 8002bd4:	4b15      	ldr	r3, [pc, #84]	; (8002c2c <SystemInit+0xec>)
 8002bd6:	4a19      	ldr	r2, [pc, #100]	; (8002c3c <SystemInit+0xfc>)
 8002bd8:	639a      	str	r2, [r3, #56]	; 0x38

	/* Reset PLL2FRACR register */

	RCC->PLL2FRACR = 0x00000000;
 8002bda:	4b14      	ldr	r3, [pc, #80]	; (8002c2c <SystemInit+0xec>)
 8002bdc:	2200      	movs	r2, #0
 8002bde:	63da      	str	r2, [r3, #60]	; 0x3c
	/* Reset PLL3DIVR register */
	RCC->PLL3DIVR = 0x01010280;
 8002be0:	4b12      	ldr	r3, [pc, #72]	; (8002c2c <SystemInit+0xec>)
 8002be2:	4a16      	ldr	r2, [pc, #88]	; (8002c3c <SystemInit+0xfc>)
 8002be4:	641a      	str	r2, [r3, #64]	; 0x40

	/* Reset PLL3FRACR register */
	RCC->PLL3FRACR = 0x00000000;
 8002be6:	4b11      	ldr	r3, [pc, #68]	; (8002c2c <SystemInit+0xec>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	645a      	str	r2, [r3, #68]	; 0x44

	/* Reset HSEBYP bit */
	RCC->CR &= 0xFFFBFFFFU;
 8002bec:	4b0f      	ldr	r3, [pc, #60]	; (8002c2c <SystemInit+0xec>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a0e      	ldr	r2, [pc, #56]	; (8002c2c <SystemInit+0xec>)
 8002bf2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bf6:	6013      	str	r3, [r2, #0]

	/* Disable all interrupts */
	RCC->CIER = 0x00000000;
 8002bf8:	4b0c      	ldr	r3, [pc, #48]	; (8002c2c <SystemInit+0xec>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
	/* dual core CM7 or single core line */
	if ((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U) {
 8002bfe:	4b10      	ldr	r3, [pc, #64]	; (8002c40 <SystemInit+0x100>)
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	4b10      	ldr	r3, [pc, #64]	; (8002c44 <SystemInit+0x104>)
 8002c04:	4013      	ands	r3, r2
 8002c06:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c0a:	d202      	bcs.n	8002c12 <SystemInit+0xd2>
		/* if stm32h7 revY*/
		/* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
		*((__IO uint32_t*) 0x51008108) = 0x000000001U;
 8002c0c:	4b0e      	ldr	r3, [pc, #56]	; (8002c48 <SystemInit+0x108>)
 8002c0e:	2201      	movs	r2, #1
 8002c10:	601a      	str	r2, [r3, #0]
	/*
	 * Disable the FMC bank1 (enabled after reset).
	 * This, prevents CPU speculation access on this bank which blocks the use of FMC during
	 * 24us. During this time the others FMC master (such as LTDC) cannot use it!
	 */
	FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002c12:	4b0e      	ldr	r3, [pc, #56]	; (8002c4c <SystemInit+0x10c>)
 8002c14:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8002c18:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002c1a:	bf00      	nop
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr
 8002c24:	e000ed00 	.word	0xe000ed00
 8002c28:	52002000 	.word	0x52002000
 8002c2c:	58024400 	.word	0x58024400
 8002c30:	eaf6ed7f 	.word	0xeaf6ed7f
 8002c34:	02020200 	.word	0x02020200
 8002c38:	01ff0000 	.word	0x01ff0000
 8002c3c:	01010280 	.word	0x01010280
 8002c40:	5c001000 	.word	0x5c001000
 8002c44:	ffff0000 	.word	0xffff0000
 8002c48:	51008108 	.word	0x51008108
 8002c4c:	52004000 	.word	0x52004000

08002c50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002c50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c88 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002c54:	f7ff ff74 	bl	8002b40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c58:	480c      	ldr	r0, [pc, #48]	; (8002c8c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002c5a:	490d      	ldr	r1, [pc, #52]	; (8002c90 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002c5c:	4a0d      	ldr	r2, [pc, #52]	; (8002c94 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002c5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c60:	e002      	b.n	8002c68 <LoopCopyDataInit>

08002c62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c66:	3304      	adds	r3, #4

08002c68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c6c:	d3f9      	bcc.n	8002c62 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c6e:	4a0a      	ldr	r2, [pc, #40]	; (8002c98 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002c70:	4c0a      	ldr	r4, [pc, #40]	; (8002c9c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002c72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c74:	e001      	b.n	8002c7a <LoopFillZerobss>

08002c76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c78:	3204      	adds	r2, #4

08002c7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c7c:	d3fb      	bcc.n	8002c76 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c7e:	f010 fe0b 	bl	8013898 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c82:	f7fd ff69 	bl	8000b58 <main>
  bx  lr
 8002c86:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002c88:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002c8c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002c90:	24000100 	.word	0x24000100
  ldr r2, =_sidata
 8002c94:	08014d0c 	.word	0x08014d0c
  ldr r2, =_sbss
 8002c98:	24000100 	.word	0x24000100
  ldr r4, =_ebss
 8002c9c:	240050bc 	.word	0x240050bc

08002ca0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ca0:	e7fe      	b.n	8002ca0 <ADC3_IRQHandler>
	...

08002ca4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002caa:	2003      	movs	r0, #3
 8002cac:	f001 fd39 	bl	8004722 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002cb0:	f006 f8f4 	bl	8008e9c <HAL_RCC_GetSysClockFreq>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	4b15      	ldr	r3, [pc, #84]	; (8002d0c <HAL_Init+0x68>)
 8002cb8:	699b      	ldr	r3, [r3, #24]
 8002cba:	0a1b      	lsrs	r3, r3, #8
 8002cbc:	f003 030f 	and.w	r3, r3, #15
 8002cc0:	4913      	ldr	r1, [pc, #76]	; (8002d10 <HAL_Init+0x6c>)
 8002cc2:	5ccb      	ldrb	r3, [r1, r3]
 8002cc4:	f003 031f 	and.w	r3, r3, #31
 8002cc8:	fa22 f303 	lsr.w	r3, r2, r3
 8002ccc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002cce:	4b0f      	ldr	r3, [pc, #60]	; (8002d0c <HAL_Init+0x68>)
 8002cd0:	699b      	ldr	r3, [r3, #24]
 8002cd2:	f003 030f 	and.w	r3, r3, #15
 8002cd6:	4a0e      	ldr	r2, [pc, #56]	; (8002d10 <HAL_Init+0x6c>)
 8002cd8:	5cd3      	ldrb	r3, [r2, r3]
 8002cda:	f003 031f 	and.w	r3, r3, #31
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	fa22 f303 	lsr.w	r3, r2, r3
 8002ce4:	4a0b      	ldr	r2, [pc, #44]	; (8002d14 <HAL_Init+0x70>)
 8002ce6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002ce8:	4a0b      	ldr	r2, [pc, #44]	; (8002d18 <HAL_Init+0x74>)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002cee:	2005      	movs	r0, #5
 8002cf0:	f7ff fd60 	bl	80027b4 <HAL_InitTick>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d001      	beq.n	8002cfe <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e002      	b.n	8002d04 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002cfe:	f7ff f92d 	bl	8001f5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d02:	2300      	movs	r3, #0
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	3708      	adds	r7, #8
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	58024400 	.word	0x58024400
 8002d10:	08014c24 	.word	0x08014c24
 8002d14:	2400008c 	.word	0x2400008c
 8002d18:	24000088 	.word	0x24000088

08002d1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002d20:	4b06      	ldr	r3, [pc, #24]	; (8002d3c <HAL_IncTick+0x20>)
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	461a      	mov	r2, r3
 8002d26:	4b06      	ldr	r3, [pc, #24]	; (8002d40 <HAL_IncTick+0x24>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4413      	add	r3, r2
 8002d2c:	4a04      	ldr	r2, [pc, #16]	; (8002d40 <HAL_IncTick+0x24>)
 8002d2e:	6013      	str	r3, [r2, #0]
}
 8002d30:	bf00      	nop
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr
 8002d3a:	bf00      	nop
 8002d3c:	24000094 	.word	0x24000094
 8002d40:	24000758 	.word	0x24000758

08002d44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d44:	b480      	push	{r7}
 8002d46:	af00      	add	r7, sp, #0
  return uwTick;
 8002d48:	4b03      	ldr	r3, [pc, #12]	; (8002d58 <HAL_GetTick+0x14>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr
 8002d56:	bf00      	nop
 8002d58:	24000758 	.word	0x24000758

08002d5c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002d60:	4b03      	ldr	r3, [pc, #12]	; (8002d70 <HAL_GetREVID+0x14>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	0c1b      	lsrs	r3, r3, #16
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6e:	4770      	bx	lr
 8002d70:	5c001000 	.word	0x5c001000

08002d74 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8002d74:	b480      	push	{r7}
 8002d76:	b083      	sub	sp, #12
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8002d7e:	4b07      	ldr	r3, [pc, #28]	; (8002d9c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8002d80:	685a      	ldr	r2, [r3, #4]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	43db      	mvns	r3, r3
 8002d86:	401a      	ands	r2, r3
 8002d88:	4904      	ldr	r1, [pc, #16]	; (8002d9c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	604b      	str	r3, [r1, #4]
}
 8002d90:	bf00      	nop
 8002d92:	370c      	adds	r7, #12
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr
 8002d9c:	58000400 	.word	0x58000400

08002da0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b083      	sub	sp, #12
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
 8002da8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	431a      	orrs	r2, r3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	609a      	str	r2, [r3, #8]
}
 8002dba:	bf00      	nop
 8002dbc:	370c      	adds	r7, #12
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr

08002dc6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002dc6:	b480      	push	{r7}
 8002dc8:	b083      	sub	sp, #12
 8002dca:	af00      	add	r7, sp, #0
 8002dcc:	6078      	str	r0, [r7, #4]
 8002dce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	689b      	ldr	r3, [r3, #8]
 8002dd4:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	431a      	orrs	r2, r3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	609a      	str	r2, [r3, #8]
}
 8002de0:	bf00      	nop
 8002de2:	370c      	adds	r7, #12
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr

08002dec <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	370c      	adds	r7, #12
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr

08002e08 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b087      	sub	sp, #28
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	60f8      	str	r0, [r7, #12]
 8002e10:	60b9      	str	r1, [r7, #8]
 8002e12:	607a      	str	r2, [r7, #4]
 8002e14:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	3360      	adds	r3, #96	; 0x60
 8002e1a:	461a      	mov	r2, r3
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	4413      	add	r3, r2
 8002e22:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	430b      	orrs	r3, r1
 8002e36:	431a      	orrs	r2, r3
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8002e3c:	bf00      	nop
 8002e3e:	371c      	adds	r7, #28
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr

08002e48 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b085      	sub	sp, #20
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	60f8      	str	r0, [r7, #12]
 8002e50:	60b9      	str	r1, [r7, #8]
 8002e52:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	691b      	ldr	r3, [r3, #16]
 8002e58:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	f003 031f 	and.w	r3, r3, #31
 8002e62:	6879      	ldr	r1, [r7, #4]
 8002e64:	fa01 f303 	lsl.w	r3, r1, r3
 8002e68:	431a      	orrs	r2, r3
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	611a      	str	r2, [r3, #16]
}
 8002e6e:	bf00      	nop
 8002e70:	3714      	adds	r7, #20
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr

08002e7a <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8002e7a:	b480      	push	{r7}
 8002e7c:	b087      	sub	sp, #28
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	60f8      	str	r0, [r7, #12]
 8002e82:	60b9      	str	r1, [r7, #8]
 8002e84:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	3360      	adds	r3, #96	; 0x60
 8002e8a:	461a      	mov	r2, r3
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	4413      	add	r3, r2
 8002e92:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	431a      	orrs	r2, r3
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	601a      	str	r2, [r3, #0]
  }
}
 8002ea4:	bf00      	nop
 8002ea6:	371c      	adds	r7, #28
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr

08002eb0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	68db      	ldr	r3, [r3, #12]
 8002ebc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d101      	bne.n	8002ec8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e000      	b.n	8002eca <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002ec8:	2300      	movs	r3, #0
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	370c      	adds	r7, #12
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr

08002ed6 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002ed6:	b480      	push	{r7}
 8002ed8:	b087      	sub	sp, #28
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	60f8      	str	r0, [r7, #12]
 8002ede:	60b9      	str	r1, [r7, #8]
 8002ee0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	3330      	adds	r3, #48	; 0x30
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	0a1b      	lsrs	r3, r3, #8
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	f003 030c 	and.w	r3, r3, #12
 8002ef2:	4413      	add	r3, r2
 8002ef4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	f003 031f 	and.w	r3, r3, #31
 8002f00:	211f      	movs	r1, #31
 8002f02:	fa01 f303 	lsl.w	r3, r1, r3
 8002f06:	43db      	mvns	r3, r3
 8002f08:	401a      	ands	r2, r3
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	0e9b      	lsrs	r3, r3, #26
 8002f0e:	f003 011f 	and.w	r1, r3, #31
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	f003 031f 	and.w	r3, r3, #31
 8002f18:	fa01 f303 	lsl.w	r3, r1, r3
 8002f1c:	431a      	orrs	r2, r3
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002f22:	bf00      	nop
 8002f24:	371c      	adds	r7, #28
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr

08002f2e <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8002f2e:	b480      	push	{r7}
 8002f30:	b083      	sub	sp, #12
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	6078      	str	r0, [r7, #4]
 8002f36:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	f023 0203 	bic.w	r2, r3, #3
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	431a      	orrs	r2, r3
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	60da      	str	r2, [r3, #12]
}
 8002f48:	bf00      	nop
 8002f4a:	370c      	adds	r7, #12
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr

08002f54 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b087      	sub	sp, #28
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	60b9      	str	r1, [r7, #8]
 8002f5e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	3314      	adds	r3, #20
 8002f64:	461a      	mov	r2, r3
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	0e5b      	lsrs	r3, r3, #25
 8002f6a:	009b      	lsls	r3, r3, #2
 8002f6c:	f003 0304 	and.w	r3, r3, #4
 8002f70:	4413      	add	r3, r2
 8002f72:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	0d1b      	lsrs	r3, r3, #20
 8002f7c:	f003 031f 	and.w	r3, r3, #31
 8002f80:	2107      	movs	r1, #7
 8002f82:	fa01 f303 	lsl.w	r3, r1, r3
 8002f86:	43db      	mvns	r3, r3
 8002f88:	401a      	ands	r2, r3
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	0d1b      	lsrs	r3, r3, #20
 8002f8e:	f003 031f 	and.w	r3, r3, #31
 8002f92:	6879      	ldr	r1, [r7, #4]
 8002f94:	fa01 f303 	lsl.w	r3, r1, r3
 8002f98:	431a      	orrs	r2, r3
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002f9e:	bf00      	nop
 8002fa0:	371c      	adds	r7, #28
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
	...

08002fac <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b085      	sub	sp, #20
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	60f8      	str	r0, [r7, #12]
 8002fb4:	60b9      	str	r1, [r7, #8]
 8002fb6:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002fc4:	43db      	mvns	r3, r3
 8002fc6:	401a      	ands	r2, r3
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	f003 0318 	and.w	r3, r3, #24
 8002fce:	4908      	ldr	r1, [pc, #32]	; (8002ff0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002fd0:	40d9      	lsrs	r1, r3
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	400b      	ands	r3, r1
 8002fd6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002fda:	431a      	orrs	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8002fe2:	bf00      	nop
 8002fe4:	3714      	adds	r7, #20
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fec:	4770      	bx	lr
 8002fee:	bf00      	nop
 8002ff0:	000fffff 	.word	0x000fffff

08002ff4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	f003 031f 	and.w	r3, r3, #31
}
 8003004:	4618      	mov	r0, r3
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr

08003010 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003010:	b480      	push	{r7}
 8003012:	b083      	sub	sp, #12
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	689a      	ldr	r2, [r3, #8]
 800301c:	4b04      	ldr	r3, [pc, #16]	; (8003030 <LL_ADC_DisableDeepPowerDown+0x20>)
 800301e:	4013      	ands	r3, r2
 8003020:	687a      	ldr	r2, [r7, #4]
 8003022:	6093      	str	r3, [r2, #8]
}
 8003024:	bf00      	nop
 8003026:	370c      	adds	r7, #12
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr
 8003030:	5fffffc0 	.word	0x5fffffc0

08003034 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003034:	b480      	push	{r7}
 8003036:	b083      	sub	sp, #12
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003044:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003048:	d101      	bne.n	800304e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800304a:	2301      	movs	r3, #1
 800304c:	e000      	b.n	8003050 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800304e:	2300      	movs	r3, #0
}
 8003050:	4618      	mov	r0, r3
 8003052:	370c      	adds	r7, #12
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr

0800305c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	689a      	ldr	r2, [r3, #8]
 8003068:	4b05      	ldr	r3, [pc, #20]	; (8003080 <LL_ADC_EnableInternalRegulator+0x24>)
 800306a:	4013      	ands	r3, r2
 800306c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003074:	bf00      	nop
 8003076:	370c      	adds	r7, #12
 8003078:	46bd      	mov	sp, r7
 800307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307e:	4770      	bx	lr
 8003080:	6fffffc0 	.word	0x6fffffc0

08003084 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003094:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003098:	d101      	bne.n	800309e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800309a:	2301      	movs	r3, #1
 800309c:	e000      	b.n	80030a0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800309e:	2300      	movs	r3, #0
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	370c      	adds	r7, #12
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr

080030ac <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	689a      	ldr	r2, [r3, #8]
 80030b8:	4b05      	ldr	r3, [pc, #20]	; (80030d0 <LL_ADC_Enable+0x24>)
 80030ba:	4013      	ands	r3, r2
 80030bc:	f043 0201 	orr.w	r2, r3, #1
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80030c4:	bf00      	nop
 80030c6:	370c      	adds	r7, #12
 80030c8:	46bd      	mov	sp, r7
 80030ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ce:	4770      	bx	lr
 80030d0:	7fffffc0 	.word	0x7fffffc0

080030d4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	689a      	ldr	r2, [r3, #8]
 80030e0:	4b05      	ldr	r3, [pc, #20]	; (80030f8 <LL_ADC_Disable+0x24>)
 80030e2:	4013      	ands	r3, r2
 80030e4:	f043 0202 	orr.w	r2, r3, #2
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80030ec:	bf00      	nop
 80030ee:	370c      	adds	r7, #12
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr
 80030f8:	7fffffc0 	.word	0x7fffffc0

080030fc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b083      	sub	sp, #12
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f003 0301 	and.w	r3, r3, #1
 800310c:	2b01      	cmp	r3, #1
 800310e:	d101      	bne.n	8003114 <LL_ADC_IsEnabled+0x18>
 8003110:	2301      	movs	r3, #1
 8003112:	e000      	b.n	8003116 <LL_ADC_IsEnabled+0x1a>
 8003114:	2300      	movs	r3, #0
}
 8003116:	4618      	mov	r0, r3
 8003118:	370c      	adds	r7, #12
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr

08003122 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8003122:	b480      	push	{r7}
 8003124:	b083      	sub	sp, #12
 8003126:	af00      	add	r7, sp, #0
 8003128:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	f003 0302 	and.w	r3, r3, #2
 8003132:	2b02      	cmp	r3, #2
 8003134:	d101      	bne.n	800313a <LL_ADC_IsDisableOngoing+0x18>
 8003136:	2301      	movs	r3, #1
 8003138:	e000      	b.n	800313c <LL_ADC_IsDisableOngoing+0x1a>
 800313a:	2300      	movs	r3, #0
}
 800313c:	4618      	mov	r0, r3
 800313e:	370c      	adds	r7, #12
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr

08003148 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003148:	b480      	push	{r7}
 800314a:	b083      	sub	sp, #12
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	689a      	ldr	r2, [r3, #8]
 8003154:	4b05      	ldr	r3, [pc, #20]	; (800316c <LL_ADC_REG_StartConversion+0x24>)
 8003156:	4013      	ands	r3, r2
 8003158:	f043 0204 	orr.w	r2, r3, #4
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003160:	bf00      	nop
 8003162:	370c      	adds	r7, #12
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr
 800316c:	7fffffc0 	.word	0x7fffffc0

08003170 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003170:	b480      	push	{r7}
 8003172:	b083      	sub	sp, #12
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	f003 0304 	and.w	r3, r3, #4
 8003180:	2b04      	cmp	r3, #4
 8003182:	d101      	bne.n	8003188 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003184:	2301      	movs	r3, #1
 8003186:	e000      	b.n	800318a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003188:	2300      	movs	r3, #0
}
 800318a:	4618      	mov	r0, r3
 800318c:	370c      	adds	r7, #12
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr

08003196 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003196:	b480      	push	{r7}
 8003198:	b083      	sub	sp, #12
 800319a:	af00      	add	r7, sp, #0
 800319c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	f003 0308 	and.w	r3, r3, #8
 80031a6:	2b08      	cmp	r3, #8
 80031a8:	d101      	bne.n	80031ae <LL_ADC_INJ_IsConversionOngoing+0x18>
 80031aa:	2301      	movs	r3, #1
 80031ac:	e000      	b.n	80031b0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80031ae:	2300      	movs	r3, #0
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	370c      	adds	r7, #12
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr

080031bc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80031bc:	b590      	push	{r4, r7, lr}
 80031be:	b089      	sub	sp, #36	; 0x24
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031c4:	2300      	movs	r3, #0
 80031c6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80031c8:	2300      	movs	r3, #0
 80031ca:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d101      	bne.n	80031d6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e18f      	b.n	80034f6 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	68db      	ldr	r3, [r3, #12]
 80031da:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d109      	bne.n	80031f8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80031e4:	6878      	ldr	r0, [r7, #4]
 80031e6:	f7fe fed7 	bl	8001f98 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2200      	movs	r2, #0
 80031ee:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2200      	movs	r2, #0
 80031f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4618      	mov	r0, r3
 80031fe:	f7ff ff19 	bl	8003034 <LL_ADC_IsDeepPowerDownEnabled>
 8003202:	4603      	mov	r3, r0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d004      	beq.n	8003212 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4618      	mov	r0, r3
 800320e:	f7ff feff 	bl	8003010 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4618      	mov	r0, r3
 8003218:	f7ff ff34 	bl	8003084 <LL_ADC_IsInternalRegulatorEnabled>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d114      	bne.n	800324c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4618      	mov	r0, r3
 8003228:	f7ff ff18 	bl	800305c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800322c:	4b87      	ldr	r3, [pc, #540]	; (800344c <HAL_ADC_Init+0x290>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	099b      	lsrs	r3, r3, #6
 8003232:	4a87      	ldr	r2, [pc, #540]	; (8003450 <HAL_ADC_Init+0x294>)
 8003234:	fba2 2303 	umull	r2, r3, r2, r3
 8003238:	099b      	lsrs	r3, r3, #6
 800323a:	3301      	adds	r3, #1
 800323c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800323e:	e002      	b.n	8003246 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	3b01      	subs	r3, #1
 8003244:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d1f9      	bne.n	8003240 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4618      	mov	r0, r3
 8003252:	f7ff ff17 	bl	8003084 <LL_ADC_IsInternalRegulatorEnabled>
 8003256:	4603      	mov	r3, r0
 8003258:	2b00      	cmp	r3, #0
 800325a:	d10d      	bne.n	8003278 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003260:	f043 0210 	orr.w	r2, r3, #16
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800326c:	f043 0201 	orr.w	r2, r3, #1
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4618      	mov	r0, r3
 800327e:	f7ff ff77 	bl	8003170 <LL_ADC_REG_IsConversionOngoing>
 8003282:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003288:	f003 0310 	and.w	r3, r3, #16
 800328c:	2b00      	cmp	r3, #0
 800328e:	f040 8129 	bne.w	80034e4 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	2b00      	cmp	r3, #0
 8003296:	f040 8125 	bne.w	80034e4 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800329e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80032a2:	f043 0202 	orr.w	r2, r3, #2
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4618      	mov	r0, r3
 80032b0:	f7ff ff24 	bl	80030fc <LL_ADC_IsEnabled>
 80032b4:	4603      	mov	r3, r0
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d136      	bne.n	8003328 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a65      	ldr	r2, [pc, #404]	; (8003454 <HAL_ADC_Init+0x298>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d004      	beq.n	80032ce <HAL_ADC_Init+0x112>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a63      	ldr	r2, [pc, #396]	; (8003458 <HAL_ADC_Init+0x29c>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d10e      	bne.n	80032ec <HAL_ADC_Init+0x130>
 80032ce:	4861      	ldr	r0, [pc, #388]	; (8003454 <HAL_ADC_Init+0x298>)
 80032d0:	f7ff ff14 	bl	80030fc <LL_ADC_IsEnabled>
 80032d4:	4604      	mov	r4, r0
 80032d6:	4860      	ldr	r0, [pc, #384]	; (8003458 <HAL_ADC_Init+0x29c>)
 80032d8:	f7ff ff10 	bl	80030fc <LL_ADC_IsEnabled>
 80032dc:	4603      	mov	r3, r0
 80032de:	4323      	orrs	r3, r4
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	bf0c      	ite	eq
 80032e4:	2301      	moveq	r3, #1
 80032e6:	2300      	movne	r3, #0
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	e008      	b.n	80032fe <HAL_ADC_Init+0x142>
 80032ec:	485b      	ldr	r0, [pc, #364]	; (800345c <HAL_ADC_Init+0x2a0>)
 80032ee:	f7ff ff05 	bl	80030fc <LL_ADC_IsEnabled>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	bf0c      	ite	eq
 80032f8:	2301      	moveq	r3, #1
 80032fa:	2300      	movne	r3, #0
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d012      	beq.n	8003328 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a53      	ldr	r2, [pc, #332]	; (8003454 <HAL_ADC_Init+0x298>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d004      	beq.n	8003316 <HAL_ADC_Init+0x15a>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a51      	ldr	r2, [pc, #324]	; (8003458 <HAL_ADC_Init+0x29c>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d101      	bne.n	800331a <HAL_ADC_Init+0x15e>
 8003316:	4a52      	ldr	r2, [pc, #328]	; (8003460 <HAL_ADC_Init+0x2a4>)
 8003318:	e000      	b.n	800331c <HAL_ADC_Init+0x160>
 800331a:	4a52      	ldr	r2, [pc, #328]	; (8003464 <HAL_ADC_Init+0x2a8>)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	4619      	mov	r1, r3
 8003322:	4610      	mov	r0, r2
 8003324:	f7ff fd3c 	bl	8002da0 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8003328:	f7ff fd18 	bl	8002d5c <HAL_GetREVID>
 800332c:	4603      	mov	r3, r0
 800332e:	f241 0203 	movw	r2, #4099	; 0x1003
 8003332:	4293      	cmp	r3, r2
 8003334:	d914      	bls.n	8003360 <HAL_ADC_Init+0x1a4>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	2b10      	cmp	r3, #16
 800333c:	d110      	bne.n	8003360 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	7d5b      	ldrb	r3, [r3, #21]
 8003342:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003348:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800334e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	7f1b      	ldrb	r3, [r3, #28]
 8003354:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8003356:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003358:	f043 030c 	orr.w	r3, r3, #12
 800335c:	61bb      	str	r3, [r7, #24]
 800335e:	e00d      	b.n	800337c <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	7d5b      	ldrb	r3, [r3, #21]
 8003364:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800336a:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8003370:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	7f1b      	ldrb	r3, [r3, #28]
 8003376:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003378:	4313      	orrs	r3, r2
 800337a:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	7f1b      	ldrb	r3, [r3, #28]
 8003380:	2b01      	cmp	r3, #1
 8003382:	d106      	bne.n	8003392 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6a1b      	ldr	r3, [r3, #32]
 8003388:	3b01      	subs	r3, #1
 800338a:	045b      	lsls	r3, r3, #17
 800338c:	69ba      	ldr	r2, [r7, #24]
 800338e:	4313      	orrs	r3, r2
 8003390:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003396:	2b00      	cmp	r3, #0
 8003398:	d009      	beq.n	80033ae <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800339e:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033a6:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80033a8:	69ba      	ldr	r2, [r7, #24]
 80033aa:	4313      	orrs	r3, r2
 80033ac:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	68da      	ldr	r2, [r3, #12]
 80033b4:	4b2c      	ldr	r3, [pc, #176]	; (8003468 <HAL_ADC_Init+0x2ac>)
 80033b6:	4013      	ands	r3, r2
 80033b8:	687a      	ldr	r2, [r7, #4]
 80033ba:	6812      	ldr	r2, [r2, #0]
 80033bc:	69b9      	ldr	r1, [r7, #24]
 80033be:	430b      	orrs	r3, r1
 80033c0:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7ff fed2 	bl	8003170 <LL_ADC_REG_IsConversionOngoing>
 80033cc:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4618      	mov	r0, r3
 80033d4:	f7ff fedf 	bl	8003196 <LL_ADC_INJ_IsConversionOngoing>
 80033d8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d15f      	bne.n	80034a0 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d15c      	bne.n	80034a0 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	7d1b      	ldrb	r3, [r3, #20]
 80033ea:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 80033f0:	4313      	orrs	r3, r2
 80033f2:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	68da      	ldr	r2, [r3, #12]
 80033fa:	4b1c      	ldr	r3, [pc, #112]	; (800346c <HAL_ADC_Init+0x2b0>)
 80033fc:	4013      	ands	r3, r2
 80033fe:	687a      	ldr	r2, [r7, #4]
 8003400:	6812      	ldr	r2, [r2, #0]
 8003402:	69b9      	ldr	r1, [r7, #24]
 8003404:	430b      	orrs	r3, r1
 8003406:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800340e:	2b01      	cmp	r3, #1
 8003410:	d130      	bne.n	8003474 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003416:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	691a      	ldr	r2, [r3, #16]
 800341e:	4b14      	ldr	r3, [pc, #80]	; (8003470 <HAL_ADC_Init+0x2b4>)
 8003420:	4013      	ands	r3, r2
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003426:	3a01      	subs	r2, #1
 8003428:	0411      	lsls	r1, r2, #16
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800342e:	4311      	orrs	r1, r2
 8003430:	687a      	ldr	r2, [r7, #4]
 8003432:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003434:	4311      	orrs	r1, r2
 8003436:	687a      	ldr	r2, [r7, #4]
 8003438:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800343a:	430a      	orrs	r2, r1
 800343c:	431a      	orrs	r2, r3
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f042 0201 	orr.w	r2, r2, #1
 8003446:	611a      	str	r2, [r3, #16]
 8003448:	e01c      	b.n	8003484 <HAL_ADC_Init+0x2c8>
 800344a:	bf00      	nop
 800344c:	24000088 	.word	0x24000088
 8003450:	053e2d63 	.word	0x053e2d63
 8003454:	40022000 	.word	0x40022000
 8003458:	40022100 	.word	0x40022100
 800345c:	58026000 	.word	0x58026000
 8003460:	40022300 	.word	0x40022300
 8003464:	58026300 	.word	0x58026300
 8003468:	fff0c003 	.word	0xfff0c003
 800346c:	ffffbffc 	.word	0xffffbffc
 8003470:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	691a      	ldr	r2, [r3, #16]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f022 0201 	bic.w	r2, r2, #1
 8003482:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	691b      	ldr	r3, [r3, #16]
 800348a:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	430a      	orrs	r2, r1
 8003498:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f000 fdec 	bl	8004078 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d10c      	bne.n	80034c2 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ae:	f023 010f 	bic.w	r1, r3, #15
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	699b      	ldr	r3, [r3, #24]
 80034b6:	1e5a      	subs	r2, r3, #1
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	430a      	orrs	r2, r1
 80034be:	631a      	str	r2, [r3, #48]	; 0x30
 80034c0:	e007      	b.n	80034d2 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f022 020f 	bic.w	r2, r2, #15
 80034d0:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034d6:	f023 0303 	bic.w	r3, r3, #3
 80034da:	f043 0201 	orr.w	r2, r3, #1
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	655a      	str	r2, [r3, #84]	; 0x54
 80034e2:	e007      	b.n	80034f4 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034e8:	f043 0210 	orr.w	r2, r3, #16
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80034f4:	7ffb      	ldrb	r3, [r7, #31]
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3724      	adds	r7, #36	; 0x24
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd90      	pop	{r4, r7, pc}
 80034fe:	bf00      	nop

08003500 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b086      	sub	sp, #24
 8003504:	af00      	add	r7, sp, #0
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	60b9      	str	r1, [r7, #8]
 800350a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a55      	ldr	r2, [pc, #340]	; (8003668 <HAL_ADC_Start_DMA+0x168>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d004      	beq.n	8003520 <HAL_ADC_Start_DMA+0x20>
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a54      	ldr	r2, [pc, #336]	; (800366c <HAL_ADC_Start_DMA+0x16c>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d101      	bne.n	8003524 <HAL_ADC_Start_DMA+0x24>
 8003520:	4b53      	ldr	r3, [pc, #332]	; (8003670 <HAL_ADC_Start_DMA+0x170>)
 8003522:	e000      	b.n	8003526 <HAL_ADC_Start_DMA+0x26>
 8003524:	4b53      	ldr	r3, [pc, #332]	; (8003674 <HAL_ADC_Start_DMA+0x174>)
 8003526:	4618      	mov	r0, r3
 8003528:	f7ff fd64 	bl	8002ff4 <LL_ADC_GetMultimode>
 800352c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4618      	mov	r0, r3
 8003534:	f7ff fe1c 	bl	8003170 <LL_ADC_REG_IsConversionOngoing>
 8003538:	4603      	mov	r3, r0
 800353a:	2b00      	cmp	r3, #0
 800353c:	f040 808c 	bne.w	8003658 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003546:	2b01      	cmp	r3, #1
 8003548:	d101      	bne.n	800354e <HAL_ADC_Start_DMA+0x4e>
 800354a:	2302      	movs	r3, #2
 800354c:	e087      	b.n	800365e <HAL_ADC_Start_DMA+0x15e>
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2201      	movs	r2, #1
 8003552:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d005      	beq.n	8003568 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	2b05      	cmp	r3, #5
 8003560:	d002      	beq.n	8003568 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	2b09      	cmp	r3, #9
 8003566:	d170      	bne.n	800364a <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003568:	68f8      	ldr	r0, [r7, #12]
 800356a:	f000 fc07 	bl	8003d7c <ADC_Enable>
 800356e:	4603      	mov	r3, r0
 8003570:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003572:	7dfb      	ldrb	r3, [r7, #23]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d163      	bne.n	8003640 <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800357c:	4b3e      	ldr	r3, [pc, #248]	; (8003678 <HAL_ADC_Start_DMA+0x178>)
 800357e:	4013      	ands	r3, r2
 8003580:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a37      	ldr	r2, [pc, #220]	; (800366c <HAL_ADC_Start_DMA+0x16c>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d002      	beq.n	8003598 <HAL_ADC_Start_DMA+0x98>
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	e000      	b.n	800359a <HAL_ADC_Start_DMA+0x9a>
 8003598:	4b33      	ldr	r3, [pc, #204]	; (8003668 <HAL_ADC_Start_DMA+0x168>)
 800359a:	68fa      	ldr	r2, [r7, #12]
 800359c:	6812      	ldr	r2, [r2, #0]
 800359e:	4293      	cmp	r3, r2
 80035a0:	d002      	beq.n	80035a8 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d105      	bne.n	80035b4 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035ac:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d006      	beq.n	80035ce <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035c4:	f023 0206 	bic.w	r2, r3, #6
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	659a      	str	r2, [r3, #88]	; 0x58
 80035cc:	e002      	b.n	80035d4 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	2200      	movs	r2, #0
 80035d2:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035d8:	4a28      	ldr	r2, [pc, #160]	; (800367c <HAL_ADC_Start_DMA+0x17c>)
 80035da:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035e0:	4a27      	ldr	r2, [pc, #156]	; (8003680 <HAL_ADC_Start_DMA+0x180>)
 80035e2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035e8:	4a26      	ldr	r2, [pc, #152]	; (8003684 <HAL_ADC_Start_DMA+0x184>)
 80035ea:	64da      	str	r2, [r3, #76]	; 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	221c      	movs	r2, #28
 80035f2:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2200      	movs	r2, #0
 80035f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	685a      	ldr	r2, [r3, #4]
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f042 0210 	orr.w	r2, r2, #16
 800360a:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003614:	4619      	mov	r1, r3
 8003616:	4610      	mov	r0, r2
 8003618:	f7ff fc89 	bl	8002f2e <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	3340      	adds	r3, #64	; 0x40
 8003626:	4619      	mov	r1, r3
 8003628:	68ba      	ldr	r2, [r7, #8]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	f002 f80e 	bl	800564c <HAL_DMA_Start_IT>
 8003630:	4603      	mov	r3, r0
 8003632:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4618      	mov	r0, r3
 800363a:	f7ff fd85 	bl	8003148 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800363e:	e00d      	b.n	800365c <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2200      	movs	r2, #0
 8003644:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8003648:	e008      	b.n	800365c <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2200      	movs	r2, #0
 8003652:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8003656:	e001      	b.n	800365c <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003658:	2302      	movs	r3, #2
 800365a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800365c:	7dfb      	ldrb	r3, [r7, #23]
}
 800365e:	4618      	mov	r0, r3
 8003660:	3718      	adds	r7, #24
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}
 8003666:	bf00      	nop
 8003668:	40022000 	.word	0x40022000
 800366c:	40022100 	.word	0x40022100
 8003670:	40022300 	.word	0x40022300
 8003674:	58026300 	.word	0x58026300
 8003678:	fffff0fe 	.word	0xfffff0fe
 800367c:	08003f4f 	.word	0x08003f4f
 8003680:	08004027 	.word	0x08004027
 8003684:	08004043 	.word	0x08004043

08003688 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003688:	b480      	push	{r7}
 800368a:	b083      	sub	sp, #12
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003690:	bf00      	nop
 8003692:	370c      	adds	r7, #12
 8003694:	46bd      	mov	sp, r7
 8003696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369a:	4770      	bx	lr

0800369c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80036a4:	bf00      	nop
 80036a6:	370c      	adds	r7, #12
 80036a8:	46bd      	mov	sp, r7
 80036aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ae:	4770      	bx	lr

080036b0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80036b8:	bf00      	nop
 80036ba:	370c      	adds	r7, #12
 80036bc:	46bd      	mov	sp, r7
 80036be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c2:	4770      	bx	lr

080036c4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80036c4:	b590      	push	{r4, r7, lr}
 80036c6:	b0a1      	sub	sp, #132	; 0x84
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
 80036cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036ce:	2300      	movs	r3, #0
 80036d0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80036d4:	2300      	movs	r3, #0
 80036d6:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	4a65      	ldr	r2, [pc, #404]	; (8003874 <HAL_ADC_ConfigChannel+0x1b0>)
 80036de:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	d101      	bne.n	80036ee <HAL_ADC_ConfigChannel+0x2a>
 80036ea:	2302      	movs	r3, #2
 80036ec:	e32e      	b.n	8003d4c <HAL_ADC_ConfigChannel+0x688>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2201      	movs	r2, #1
 80036f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4618      	mov	r0, r3
 80036fc:	f7ff fd38 	bl	8003170 <LL_ADC_REG_IsConversionOngoing>
 8003700:	4603      	mov	r3, r0
 8003702:	2b00      	cmp	r3, #0
 8003704:	f040 8313 	bne.w	8003d2e <HAL_ADC_ConfigChannel+0x66a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	2b00      	cmp	r3, #0
 800370e:	db2c      	blt.n	800376a <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003718:	2b00      	cmp	r3, #0
 800371a:	d108      	bne.n	800372e <HAL_ADC_ConfigChannel+0x6a>
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	0e9b      	lsrs	r3, r3, #26
 8003722:	f003 031f 	and.w	r3, r3, #31
 8003726:	2201      	movs	r2, #1
 8003728:	fa02 f303 	lsl.w	r3, r2, r3
 800372c:	e016      	b.n	800375c <HAL_ADC_ConfigChannel+0x98>
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003734:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003736:	fa93 f3a3 	rbit	r3, r3
 800373a:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800373c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800373e:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003740:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003742:	2b00      	cmp	r3, #0
 8003744:	d101      	bne.n	800374a <HAL_ADC_ConfigChannel+0x86>
  {
    return 32U;
 8003746:	2320      	movs	r3, #32
 8003748:	e003      	b.n	8003752 <HAL_ADC_ConfigChannel+0x8e>
  }
  return __builtin_clz(value);
 800374a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800374c:	fab3 f383 	clz	r3, r3
 8003750:	b2db      	uxtb	r3, r3
 8003752:	f003 031f 	and.w	r3, r3, #31
 8003756:	2201      	movs	r2, #1
 8003758:	fa02 f303 	lsl.w	r3, r2, r3
 800375c:	687a      	ldr	r2, [r7, #4]
 800375e:	6812      	ldr	r2, [r2, #0]
 8003760:	69d1      	ldr	r1, [r2, #28]
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	6812      	ldr	r2, [r2, #0]
 8003766:	430b      	orrs	r3, r1
 8003768:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6818      	ldr	r0, [r3, #0]
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	6859      	ldr	r1, [r3, #4]
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	461a      	mov	r2, r3
 8003778:	f7ff fbad 	bl	8002ed6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4618      	mov	r0, r3
 8003782:	f7ff fcf5 	bl	8003170 <LL_ADC_REG_IsConversionOngoing>
 8003786:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4618      	mov	r0, r3
 800378e:	f7ff fd02 	bl	8003196 <LL_ADC_INJ_IsConversionOngoing>
 8003792:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003794:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003796:	2b00      	cmp	r3, #0
 8003798:	f040 80b8 	bne.w	800390c <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800379c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800379e:	2b00      	cmp	r3, #0
 80037a0:	f040 80b4 	bne.w	800390c <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6818      	ldr	r0, [r3, #0]
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	6819      	ldr	r1, [r3, #0]
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	461a      	mov	r2, r3
 80037b2:	f7ff fbcf 	bl	8002f54 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80037b6:	4b30      	ldr	r3, [pc, #192]	; (8003878 <HAL_ADC_ConfigChannel+0x1b4>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80037be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80037c2:	d10b      	bne.n	80037dc <HAL_ADC_ConfigChannel+0x118>
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	695a      	ldr	r2, [r3, #20]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	089b      	lsrs	r3, r3, #2
 80037d0:	f003 0307 	and.w	r3, r3, #7
 80037d4:	005b      	lsls	r3, r3, #1
 80037d6:	fa02 f303 	lsl.w	r3, r2, r3
 80037da:	e01d      	b.n	8003818 <HAL_ADC_ConfigChannel+0x154>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	68db      	ldr	r3, [r3, #12]
 80037e2:	f003 0310 	and.w	r3, r3, #16
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d10b      	bne.n	8003802 <HAL_ADC_ConfigChannel+0x13e>
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	695a      	ldr	r2, [r3, #20]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	089b      	lsrs	r3, r3, #2
 80037f6:	f003 0307 	and.w	r3, r3, #7
 80037fa:	005b      	lsls	r3, r3, #1
 80037fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003800:	e00a      	b.n	8003818 <HAL_ADC_ConfigChannel+0x154>
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	695a      	ldr	r2, [r3, #20]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	089b      	lsrs	r3, r3, #2
 800380e:	f003 0304 	and.w	r3, r3, #4
 8003812:	005b      	lsls	r3, r3, #1
 8003814:	fa02 f303 	lsl.w	r3, r2, r3
 8003818:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	691b      	ldr	r3, [r3, #16]
 800381e:	2b04      	cmp	r3, #4
 8003820:	d02c      	beq.n	800387c <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6818      	ldr	r0, [r3, #0]
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	6919      	ldr	r1, [r3, #16]
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003830:	f7ff faea 	bl	8002e08 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6818      	ldr	r0, [r3, #0]
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	6919      	ldr	r1, [r3, #16]
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	7e5b      	ldrb	r3, [r3, #25]
 8003840:	2b01      	cmp	r3, #1
 8003842:	d102      	bne.n	800384a <HAL_ADC_ConfigChannel+0x186>
 8003844:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003848:	e000      	b.n	800384c <HAL_ADC_ConfigChannel+0x188>
 800384a:	2300      	movs	r3, #0
 800384c:	461a      	mov	r2, r3
 800384e:	f7ff fb14 	bl	8002e7a <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6818      	ldr	r0, [r3, #0]
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	6919      	ldr	r1, [r3, #16]
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	7e1b      	ldrb	r3, [r3, #24]
 800385e:	2b01      	cmp	r3, #1
 8003860:	d102      	bne.n	8003868 <HAL_ADC_ConfigChannel+0x1a4>
 8003862:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003866:	e000      	b.n	800386a <HAL_ADC_ConfigChannel+0x1a6>
 8003868:	2300      	movs	r3, #0
 800386a:	461a      	mov	r2, r3
 800386c:	f7ff faec 	bl	8002e48 <LL_ADC_SetDataRightShift>
 8003870:	e04c      	b.n	800390c <HAL_ADC_ConfigChannel+0x248>
 8003872:	bf00      	nop
 8003874:	47ff0000 	.word	0x47ff0000
 8003878:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003882:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	069b      	lsls	r3, r3, #26
 800388c:	429a      	cmp	r2, r3
 800388e:	d107      	bne.n	80038a0 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800389e:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80038a6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	069b      	lsls	r3, r3, #26
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d107      	bne.n	80038c4 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80038c2:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80038ca:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	069b      	lsls	r3, r3, #26
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d107      	bne.n	80038e8 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80038e6:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80038ee:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	069b      	lsls	r3, r3, #26
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d107      	bne.n	800390c <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800390a:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4618      	mov	r0, r3
 8003912:	f7ff fbf3 	bl	80030fc <LL_ADC_IsEnabled>
 8003916:	4603      	mov	r3, r0
 8003918:	2b00      	cmp	r3, #0
 800391a:	f040 8211 	bne.w	8003d40 <HAL_ADC_ConfigChannel+0x67c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6818      	ldr	r0, [r3, #0]
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	6819      	ldr	r1, [r3, #0]
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	68db      	ldr	r3, [r3, #12]
 800392a:	461a      	mov	r2, r3
 800392c:	f7ff fb3e 	bl	8002fac <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	68db      	ldr	r3, [r3, #12]
 8003934:	4aa1      	ldr	r2, [pc, #644]	; (8003bbc <HAL_ADC_ConfigChannel+0x4f8>)
 8003936:	4293      	cmp	r3, r2
 8003938:	f040 812e 	bne.w	8003b98 <HAL_ADC_ConfigChannel+0x4d4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003948:	2b00      	cmp	r3, #0
 800394a:	d10b      	bne.n	8003964 <HAL_ADC_ConfigChannel+0x2a0>
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	0e9b      	lsrs	r3, r3, #26
 8003952:	3301      	adds	r3, #1
 8003954:	f003 031f 	and.w	r3, r3, #31
 8003958:	2b09      	cmp	r3, #9
 800395a:	bf94      	ite	ls
 800395c:	2301      	movls	r3, #1
 800395e:	2300      	movhi	r3, #0
 8003960:	b2db      	uxtb	r3, r3
 8003962:	e019      	b.n	8003998 <HAL_ADC_ConfigChannel+0x2d4>
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800396a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800396c:	fa93 f3a3 	rbit	r3, r3
 8003970:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8003972:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003974:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8003976:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003978:	2b00      	cmp	r3, #0
 800397a:	d101      	bne.n	8003980 <HAL_ADC_ConfigChannel+0x2bc>
    return 32U;
 800397c:	2320      	movs	r3, #32
 800397e:	e003      	b.n	8003988 <HAL_ADC_ConfigChannel+0x2c4>
  return __builtin_clz(value);
 8003980:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003982:	fab3 f383 	clz	r3, r3
 8003986:	b2db      	uxtb	r3, r3
 8003988:	3301      	adds	r3, #1
 800398a:	f003 031f 	and.w	r3, r3, #31
 800398e:	2b09      	cmp	r3, #9
 8003990:	bf94      	ite	ls
 8003992:	2301      	movls	r3, #1
 8003994:	2300      	movhi	r3, #0
 8003996:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003998:	2b00      	cmp	r3, #0
 800399a:	d079      	beq.n	8003a90 <HAL_ADC_ConfigChannel+0x3cc>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d107      	bne.n	80039b8 <HAL_ADC_ConfigChannel+0x2f4>
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	0e9b      	lsrs	r3, r3, #26
 80039ae:	3301      	adds	r3, #1
 80039b0:	069b      	lsls	r3, r3, #26
 80039b2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80039b6:	e015      	b.n	80039e4 <HAL_ADC_ConfigChannel+0x320>
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80039c0:	fa93 f3a3 	rbit	r3, r3
 80039c4:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80039c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039c8:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 80039ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d101      	bne.n	80039d4 <HAL_ADC_ConfigChannel+0x310>
    return 32U;
 80039d0:	2320      	movs	r3, #32
 80039d2:	e003      	b.n	80039dc <HAL_ADC_ConfigChannel+0x318>
  return __builtin_clz(value);
 80039d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80039d6:	fab3 f383 	clz	r3, r3
 80039da:	b2db      	uxtb	r3, r3
 80039dc:	3301      	adds	r3, #1
 80039de:	069b      	lsls	r3, r3, #26
 80039e0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d109      	bne.n	8003a04 <HAL_ADC_ConfigChannel+0x340>
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	0e9b      	lsrs	r3, r3, #26
 80039f6:	3301      	adds	r3, #1
 80039f8:	f003 031f 	and.w	r3, r3, #31
 80039fc:	2101      	movs	r1, #1
 80039fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003a02:	e017      	b.n	8003a34 <HAL_ADC_ConfigChannel+0x370>
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a0c:	fa93 f3a3 	rbit	r3, r3
 8003a10:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8003a12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a14:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8003a16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d101      	bne.n	8003a20 <HAL_ADC_ConfigChannel+0x35c>
    return 32U;
 8003a1c:	2320      	movs	r3, #32
 8003a1e:	e003      	b.n	8003a28 <HAL_ADC_ConfigChannel+0x364>
  return __builtin_clz(value);
 8003a20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a22:	fab3 f383 	clz	r3, r3
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	3301      	adds	r3, #1
 8003a2a:	f003 031f 	and.w	r3, r3, #31
 8003a2e:	2101      	movs	r1, #1
 8003a30:	fa01 f303 	lsl.w	r3, r1, r3
 8003a34:	ea42 0103 	orr.w	r1, r2, r3
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d10a      	bne.n	8003a5a <HAL_ADC_ConfigChannel+0x396>
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	0e9b      	lsrs	r3, r3, #26
 8003a4a:	3301      	adds	r3, #1
 8003a4c:	f003 021f 	and.w	r2, r3, #31
 8003a50:	4613      	mov	r3, r2
 8003a52:	005b      	lsls	r3, r3, #1
 8003a54:	4413      	add	r3, r2
 8003a56:	051b      	lsls	r3, r3, #20
 8003a58:	e018      	b.n	8003a8c <HAL_ADC_ConfigChannel+0x3c8>
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a62:	fa93 f3a3 	rbit	r3, r3
 8003a66:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8003a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a6a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8003a6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d101      	bne.n	8003a76 <HAL_ADC_ConfigChannel+0x3b2>
    return 32U;
 8003a72:	2320      	movs	r3, #32
 8003a74:	e003      	b.n	8003a7e <HAL_ADC_ConfigChannel+0x3ba>
  return __builtin_clz(value);
 8003a76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a78:	fab3 f383 	clz	r3, r3
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	3301      	adds	r3, #1
 8003a80:	f003 021f 	and.w	r2, r3, #31
 8003a84:	4613      	mov	r3, r2
 8003a86:	005b      	lsls	r3, r3, #1
 8003a88:	4413      	add	r3, r2
 8003a8a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a8c:	430b      	orrs	r3, r1
 8003a8e:	e07e      	b.n	8003b8e <HAL_ADC_ConfigChannel+0x4ca>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d107      	bne.n	8003aac <HAL_ADC_ConfigChannel+0x3e8>
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	0e9b      	lsrs	r3, r3, #26
 8003aa2:	3301      	adds	r3, #1
 8003aa4:	069b      	lsls	r3, r3, #26
 8003aa6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003aaa:	e015      	b.n	8003ad8 <HAL_ADC_ConfigChannel+0x414>
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ab2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ab4:	fa93 f3a3 	rbit	r3, r3
 8003ab8:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8003aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003abc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8003abe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d101      	bne.n	8003ac8 <HAL_ADC_ConfigChannel+0x404>
    return 32U;
 8003ac4:	2320      	movs	r3, #32
 8003ac6:	e003      	b.n	8003ad0 <HAL_ADC_ConfigChannel+0x40c>
  return __builtin_clz(value);
 8003ac8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003aca:	fab3 f383 	clz	r3, r3
 8003ace:	b2db      	uxtb	r3, r3
 8003ad0:	3301      	adds	r3, #1
 8003ad2:	069b      	lsls	r3, r3, #26
 8003ad4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d109      	bne.n	8003af8 <HAL_ADC_ConfigChannel+0x434>
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	0e9b      	lsrs	r3, r3, #26
 8003aea:	3301      	adds	r3, #1
 8003aec:	f003 031f 	and.w	r3, r3, #31
 8003af0:	2101      	movs	r1, #1
 8003af2:	fa01 f303 	lsl.w	r3, r1, r3
 8003af6:	e017      	b.n	8003b28 <HAL_ADC_ConfigChannel+0x464>
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003afe:	69fb      	ldr	r3, [r7, #28]
 8003b00:	fa93 f3a3 	rbit	r3, r3
 8003b04:	61bb      	str	r3, [r7, #24]
  return result;
 8003b06:	69bb      	ldr	r3, [r7, #24]
 8003b08:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003b0a:	6a3b      	ldr	r3, [r7, #32]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d101      	bne.n	8003b14 <HAL_ADC_ConfigChannel+0x450>
    return 32U;
 8003b10:	2320      	movs	r3, #32
 8003b12:	e003      	b.n	8003b1c <HAL_ADC_ConfigChannel+0x458>
  return __builtin_clz(value);
 8003b14:	6a3b      	ldr	r3, [r7, #32]
 8003b16:	fab3 f383 	clz	r3, r3
 8003b1a:	b2db      	uxtb	r3, r3
 8003b1c:	3301      	adds	r3, #1
 8003b1e:	f003 031f 	and.w	r3, r3, #31
 8003b22:	2101      	movs	r1, #1
 8003b24:	fa01 f303 	lsl.w	r3, r1, r3
 8003b28:	ea42 0103 	orr.w	r1, r2, r3
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d10d      	bne.n	8003b54 <HAL_ADC_ConfigChannel+0x490>
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	0e9b      	lsrs	r3, r3, #26
 8003b3e:	3301      	adds	r3, #1
 8003b40:	f003 021f 	and.w	r2, r3, #31
 8003b44:	4613      	mov	r3, r2
 8003b46:	005b      	lsls	r3, r3, #1
 8003b48:	4413      	add	r3, r2
 8003b4a:	3b1e      	subs	r3, #30
 8003b4c:	051b      	lsls	r3, r3, #20
 8003b4e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003b52:	e01b      	b.n	8003b8c <HAL_ADC_ConfigChannel+0x4c8>
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	fa93 f3a3 	rbit	r3, r3
 8003b60:	60fb      	str	r3, [r7, #12]
  return result;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d101      	bne.n	8003b70 <HAL_ADC_ConfigChannel+0x4ac>
    return 32U;
 8003b6c:	2320      	movs	r3, #32
 8003b6e:	e003      	b.n	8003b78 <HAL_ADC_ConfigChannel+0x4b4>
  return __builtin_clz(value);
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	fab3 f383 	clz	r3, r3
 8003b76:	b2db      	uxtb	r3, r3
 8003b78:	3301      	adds	r3, #1
 8003b7a:	f003 021f 	and.w	r2, r3, #31
 8003b7e:	4613      	mov	r3, r2
 8003b80:	005b      	lsls	r3, r3, #1
 8003b82:	4413      	add	r3, r2
 8003b84:	3b1e      	subs	r3, #30
 8003b86:	051b      	lsls	r3, r3, #20
 8003b88:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b8c:	430b      	orrs	r3, r1
 8003b8e:	683a      	ldr	r2, [r7, #0]
 8003b90:	6892      	ldr	r2, [r2, #8]
 8003b92:	4619      	mov	r1, r3
 8003b94:	f7ff f9de 	bl	8002f54 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	f280 80cf 	bge.w	8003d40 <HAL_ADC_ConfigChannel+0x67c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a06      	ldr	r2, [pc, #24]	; (8003bc0 <HAL_ADC_ConfigChannel+0x4fc>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d004      	beq.n	8003bb6 <HAL_ADC_ConfigChannel+0x4f2>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a04      	ldr	r2, [pc, #16]	; (8003bc4 <HAL_ADC_ConfigChannel+0x500>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d10a      	bne.n	8003bcc <HAL_ADC_ConfigChannel+0x508>
 8003bb6:	4b04      	ldr	r3, [pc, #16]	; (8003bc8 <HAL_ADC_ConfigChannel+0x504>)
 8003bb8:	e009      	b.n	8003bce <HAL_ADC_ConfigChannel+0x50a>
 8003bba:	bf00      	nop
 8003bbc:	47ff0000 	.word	0x47ff0000
 8003bc0:	40022000 	.word	0x40022000
 8003bc4:	40022100 	.word	0x40022100
 8003bc8:	40022300 	.word	0x40022300
 8003bcc:	4b61      	ldr	r3, [pc, #388]	; (8003d54 <HAL_ADC_ConfigChannel+0x690>)
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f7ff f90c 	bl	8002dec <LL_ADC_GetCommonPathInternalCh>
 8003bd4:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a5f      	ldr	r2, [pc, #380]	; (8003d58 <HAL_ADC_ConfigChannel+0x694>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d004      	beq.n	8003bea <HAL_ADC_ConfigChannel+0x526>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a5d      	ldr	r2, [pc, #372]	; (8003d5c <HAL_ADC_ConfigChannel+0x698>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d10e      	bne.n	8003c08 <HAL_ADC_ConfigChannel+0x544>
 8003bea:	485b      	ldr	r0, [pc, #364]	; (8003d58 <HAL_ADC_ConfigChannel+0x694>)
 8003bec:	f7ff fa86 	bl	80030fc <LL_ADC_IsEnabled>
 8003bf0:	4604      	mov	r4, r0
 8003bf2:	485a      	ldr	r0, [pc, #360]	; (8003d5c <HAL_ADC_ConfigChannel+0x698>)
 8003bf4:	f7ff fa82 	bl	80030fc <LL_ADC_IsEnabled>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	4323      	orrs	r3, r4
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	bf0c      	ite	eq
 8003c00:	2301      	moveq	r3, #1
 8003c02:	2300      	movne	r3, #0
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	e008      	b.n	8003c1a <HAL_ADC_ConfigChannel+0x556>
 8003c08:	4855      	ldr	r0, [pc, #340]	; (8003d60 <HAL_ADC_ConfigChannel+0x69c>)
 8003c0a:	f7ff fa77 	bl	80030fc <LL_ADC_IsEnabled>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	bf0c      	ite	eq
 8003c14:	2301      	moveq	r3, #1
 8003c16:	2300      	movne	r3, #0
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d07d      	beq.n	8003d1a <HAL_ADC_ConfigChannel+0x656>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a50      	ldr	r2, [pc, #320]	; (8003d64 <HAL_ADC_ConfigChannel+0x6a0>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d130      	bne.n	8003c8a <HAL_ADC_ConfigChannel+0x5c6>
 8003c28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c2a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d12b      	bne.n	8003c8a <HAL_ADC_ConfigChannel+0x5c6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a4a      	ldr	r2, [pc, #296]	; (8003d60 <HAL_ADC_ConfigChannel+0x69c>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	f040 8081 	bne.w	8003d40 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a45      	ldr	r2, [pc, #276]	; (8003d58 <HAL_ADC_ConfigChannel+0x694>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d004      	beq.n	8003c52 <HAL_ADC_ConfigChannel+0x58e>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a43      	ldr	r2, [pc, #268]	; (8003d5c <HAL_ADC_ConfigChannel+0x698>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d101      	bne.n	8003c56 <HAL_ADC_ConfigChannel+0x592>
 8003c52:	4a45      	ldr	r2, [pc, #276]	; (8003d68 <HAL_ADC_ConfigChannel+0x6a4>)
 8003c54:	e000      	b.n	8003c58 <HAL_ADC_ConfigChannel+0x594>
 8003c56:	4a3f      	ldr	r2, [pc, #252]	; (8003d54 <HAL_ADC_ConfigChannel+0x690>)
 8003c58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c5a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003c5e:	4619      	mov	r1, r3
 8003c60:	4610      	mov	r0, r2
 8003c62:	f7ff f8b0 	bl	8002dc6 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003c66:	4b41      	ldr	r3, [pc, #260]	; (8003d6c <HAL_ADC_ConfigChannel+0x6a8>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	099b      	lsrs	r3, r3, #6
 8003c6c:	4a40      	ldr	r2, [pc, #256]	; (8003d70 <HAL_ADC_ConfigChannel+0x6ac>)
 8003c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c72:	099b      	lsrs	r3, r3, #6
 8003c74:	3301      	adds	r3, #1
 8003c76:	005b      	lsls	r3, r3, #1
 8003c78:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8003c7a:	e002      	b.n	8003c82 <HAL_ADC_ConfigChannel+0x5be>
              {
                wait_loop_index--;
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	3b01      	subs	r3, #1
 8003c80:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d1f9      	bne.n	8003c7c <HAL_ADC_ConfigChannel+0x5b8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003c88:	e05a      	b.n	8003d40 <HAL_ADC_ConfigChannel+0x67c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a39      	ldr	r2, [pc, #228]	; (8003d74 <HAL_ADC_ConfigChannel+0x6b0>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d11e      	bne.n	8003cd2 <HAL_ADC_ConfigChannel+0x60e>
 8003c94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c96:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d119      	bne.n	8003cd2 <HAL_ADC_ConfigChannel+0x60e>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a2f      	ldr	r2, [pc, #188]	; (8003d60 <HAL_ADC_ConfigChannel+0x69c>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d14b      	bne.n	8003d40 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a2a      	ldr	r2, [pc, #168]	; (8003d58 <HAL_ADC_ConfigChannel+0x694>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d004      	beq.n	8003cbc <HAL_ADC_ConfigChannel+0x5f8>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a29      	ldr	r2, [pc, #164]	; (8003d5c <HAL_ADC_ConfigChannel+0x698>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d101      	bne.n	8003cc0 <HAL_ADC_ConfigChannel+0x5fc>
 8003cbc:	4a2a      	ldr	r2, [pc, #168]	; (8003d68 <HAL_ADC_ConfigChannel+0x6a4>)
 8003cbe:	e000      	b.n	8003cc2 <HAL_ADC_ConfigChannel+0x5fe>
 8003cc0:	4a24      	ldr	r2, [pc, #144]	; (8003d54 <HAL_ADC_ConfigChannel+0x690>)
 8003cc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003cc4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003cc8:	4619      	mov	r1, r3
 8003cca:	4610      	mov	r0, r2
 8003ccc:	f7ff f87b 	bl	8002dc6 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003cd0:	e036      	b.n	8003d40 <HAL_ADC_ConfigChannel+0x67c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a28      	ldr	r2, [pc, #160]	; (8003d78 <HAL_ADC_ConfigChannel+0x6b4>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d131      	bne.n	8003d40 <HAL_ADC_ConfigChannel+0x67c>
 8003cdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003cde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d12c      	bne.n	8003d40 <HAL_ADC_ConfigChannel+0x67c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a1d      	ldr	r2, [pc, #116]	; (8003d60 <HAL_ADC_ConfigChannel+0x69c>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d127      	bne.n	8003d40 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a18      	ldr	r2, [pc, #96]	; (8003d58 <HAL_ADC_ConfigChannel+0x694>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d004      	beq.n	8003d04 <HAL_ADC_ConfigChannel+0x640>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a17      	ldr	r2, [pc, #92]	; (8003d5c <HAL_ADC_ConfigChannel+0x698>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d101      	bne.n	8003d08 <HAL_ADC_ConfigChannel+0x644>
 8003d04:	4a18      	ldr	r2, [pc, #96]	; (8003d68 <HAL_ADC_ConfigChannel+0x6a4>)
 8003d06:	e000      	b.n	8003d0a <HAL_ADC_ConfigChannel+0x646>
 8003d08:	4a12      	ldr	r2, [pc, #72]	; (8003d54 <HAL_ADC_ConfigChannel+0x690>)
 8003d0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d0c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003d10:	4619      	mov	r1, r3
 8003d12:	4610      	mov	r0, r2
 8003d14:	f7ff f857 	bl	8002dc6 <LL_ADC_SetCommonPathInternalCh>
 8003d18:	e012      	b.n	8003d40 <HAL_ADC_ConfigChannel+0x67c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d1e:	f043 0220 	orr.w	r2, r3, #32
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8003d2c:	e008      	b.n	8003d40 <HAL_ADC_ConfigChannel+0x67c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d32:	f043 0220 	orr.w	r2, r3, #32
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2200      	movs	r2, #0
 8003d44:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003d48:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	3784      	adds	r7, #132	; 0x84
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd90      	pop	{r4, r7, pc}
 8003d54:	58026300 	.word	0x58026300
 8003d58:	40022000 	.word	0x40022000
 8003d5c:	40022100 	.word	0x40022100
 8003d60:	58026000 	.word	0x58026000
 8003d64:	cb840000 	.word	0xcb840000
 8003d68:	40022300 	.word	0x40022300
 8003d6c:	24000088 	.word	0x24000088
 8003d70:	053e2d63 	.word	0x053e2d63
 8003d74:	c7520000 	.word	0xc7520000
 8003d78:	cfb80000 	.word	0xcfb80000

08003d7c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b084      	sub	sp, #16
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f7ff f9b7 	bl	80030fc <LL_ADC_IsEnabled>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d16e      	bne.n	8003e72 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	689a      	ldr	r2, [r3, #8]
 8003d9a:	4b38      	ldr	r3, [pc, #224]	; (8003e7c <ADC_Enable+0x100>)
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d00d      	beq.n	8003dbe <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003da6:	f043 0210 	orr.w	r2, r3, #16
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003db2:	f043 0201 	orr.w	r2, r3, #1
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e05a      	b.n	8003e74 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f7ff f972 	bl	80030ac <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003dc8:	f7fe ffbc 	bl	8002d44 <HAL_GetTick>
 8003dcc:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a2b      	ldr	r2, [pc, #172]	; (8003e80 <ADC_Enable+0x104>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d004      	beq.n	8003de2 <ADC_Enable+0x66>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a29      	ldr	r2, [pc, #164]	; (8003e84 <ADC_Enable+0x108>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d101      	bne.n	8003de6 <ADC_Enable+0x6a>
 8003de2:	4b29      	ldr	r3, [pc, #164]	; (8003e88 <ADC_Enable+0x10c>)
 8003de4:	e000      	b.n	8003de8 <ADC_Enable+0x6c>
 8003de6:	4b29      	ldr	r3, [pc, #164]	; (8003e8c <ADC_Enable+0x110>)
 8003de8:	4618      	mov	r0, r3
 8003dea:	f7ff f903 	bl	8002ff4 <LL_ADC_GetMultimode>
 8003dee:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a23      	ldr	r2, [pc, #140]	; (8003e84 <ADC_Enable+0x108>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d002      	beq.n	8003e00 <ADC_Enable+0x84>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	e000      	b.n	8003e02 <ADC_Enable+0x86>
 8003e00:	4b1f      	ldr	r3, [pc, #124]	; (8003e80 <ADC_Enable+0x104>)
 8003e02:	687a      	ldr	r2, [r7, #4]
 8003e04:	6812      	ldr	r2, [r2, #0]
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d02c      	beq.n	8003e64 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d130      	bne.n	8003e72 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e10:	e028      	b.n	8003e64 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4618      	mov	r0, r3
 8003e18:	f7ff f970 	bl	80030fc <LL_ADC_IsEnabled>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d104      	bne.n	8003e2c <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4618      	mov	r0, r3
 8003e28:	f7ff f940 	bl	80030ac <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003e2c:	f7fe ff8a 	bl	8002d44 <HAL_GetTick>
 8003e30:	4602      	mov	r2, r0
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	2b02      	cmp	r3, #2
 8003e38:	d914      	bls.n	8003e64 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f003 0301 	and.w	r3, r3, #1
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	d00d      	beq.n	8003e64 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e4c:	f043 0210 	orr.w	r2, r3, #16
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e58:	f043 0201 	orr.w	r2, r3, #1
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e007      	b.n	8003e74 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 0301 	and.w	r3, r3, #1
 8003e6e:	2b01      	cmp	r3, #1
 8003e70:	d1cf      	bne.n	8003e12 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003e72:	2300      	movs	r3, #0
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	3710      	adds	r7, #16
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	8000003f 	.word	0x8000003f
 8003e80:	40022000 	.word	0x40022000
 8003e84:	40022100 	.word	0x40022100
 8003e88:	40022300 	.word	0x40022300
 8003e8c:	58026300 	.word	0x58026300

08003e90 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b084      	sub	sp, #16
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f7ff f940 	bl	8003122 <LL_ADC_IsDisableOngoing>
 8003ea2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f7ff f927 	bl	80030fc <LL_ADC_IsEnabled>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d047      	beq.n	8003f44 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d144      	bne.n	8003f44 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	f003 030d 	and.w	r3, r3, #13
 8003ec4:	2b01      	cmp	r3, #1
 8003ec6:	d10c      	bne.n	8003ee2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4618      	mov	r0, r3
 8003ece:	f7ff f901 	bl	80030d4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	2203      	movs	r2, #3
 8003ed8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003eda:	f7fe ff33 	bl	8002d44 <HAL_GetTick>
 8003ede:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003ee0:	e029      	b.n	8003f36 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ee6:	f043 0210 	orr.w	r2, r3, #16
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ef2:	f043 0201 	orr.w	r2, r3, #1
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	e023      	b.n	8003f46 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003efe:	f7fe ff21 	bl	8002d44 <HAL_GetTick>
 8003f02:	4602      	mov	r2, r0
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	d914      	bls.n	8003f36 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	f003 0301 	and.w	r3, r3, #1
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d00d      	beq.n	8003f36 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f1e:	f043 0210 	orr.w	r2, r3, #16
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f2a:	f043 0201 	orr.w	r2, r3, #1
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	e007      	b.n	8003f46 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	f003 0301 	and.w	r3, r3, #1
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d1dc      	bne.n	8003efe <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003f44:	2300      	movs	r3, #0
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	3710      	adds	r7, #16
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}

08003f4e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003f4e:	b580      	push	{r7, lr}
 8003f50:	b084      	sub	sp, #16
 8003f52:	af00      	add	r7, sp, #0
 8003f54:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f5a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f60:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d14b      	bne.n	8004000 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f6c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 0308 	and.w	r3, r3, #8
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d021      	beq.n	8003fc6 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4618      	mov	r0, r3
 8003f88:	f7fe ff92 	bl	8002eb0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d032      	beq.n	8003ff8 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d12b      	bne.n	8003ff8 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fa4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fb0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d11f      	bne.n	8003ff8 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fbc:	f043 0201 	orr.w	r2, r3, #1
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	655a      	str	r2, [r3, #84]	; 0x54
 8003fc4:	e018      	b.n	8003ff8 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	68db      	ldr	r3, [r3, #12]
 8003fcc:	f003 0303 	and.w	r3, r3, #3
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d111      	bne.n	8003ff8 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fd8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fe4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d105      	bne.n	8003ff8 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ff0:	f043 0201 	orr.w	r2, r3, #1
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003ff8:	68f8      	ldr	r0, [r7, #12]
 8003ffa:	f7ff fb45 	bl	8003688 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003ffe:	e00e      	b.n	800401e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004004:	f003 0310 	and.w	r3, r3, #16
 8004008:	2b00      	cmp	r3, #0
 800400a:	d003      	beq.n	8004014 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800400c:	68f8      	ldr	r0, [r7, #12]
 800400e:	f7ff fb4f 	bl	80036b0 <HAL_ADC_ErrorCallback>
}
 8004012:	e004      	b.n	800401e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	4798      	blx	r3
}
 800401e:	bf00      	nop
 8004020:	3710      	adds	r7, #16
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}

08004026 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004026:	b580      	push	{r7, lr}
 8004028:	b084      	sub	sp, #16
 800402a:	af00      	add	r7, sp, #0
 800402c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004032:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004034:	68f8      	ldr	r0, [r7, #12]
 8004036:	f7ff fb31 	bl	800369c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800403a:	bf00      	nop
 800403c:	3710      	adds	r7, #16
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}

08004042 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004042:	b580      	push	{r7, lr}
 8004044:	b084      	sub	sp, #16
 8004046:	af00      	add	r7, sp, #0
 8004048:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800404e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004054:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004060:	f043 0204 	orr.w	r2, r3, #4
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004068:	68f8      	ldr	r0, [r7, #12]
 800406a:	f7ff fb21 	bl	80036b0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800406e:	bf00      	nop
 8004070:	3710      	adds	r7, #16
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
	...

08004078 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b084      	sub	sp, #16
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a7a      	ldr	r2, [pc, #488]	; (8004270 <ADC_ConfigureBoostMode+0x1f8>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d004      	beq.n	8004094 <ADC_ConfigureBoostMode+0x1c>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a79      	ldr	r2, [pc, #484]	; (8004274 <ADC_ConfigureBoostMode+0x1fc>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d109      	bne.n	80040a8 <ADC_ConfigureBoostMode+0x30>
 8004094:	4b78      	ldr	r3, [pc, #480]	; (8004278 <ADC_ConfigureBoostMode+0x200>)
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800409c:	2b00      	cmp	r3, #0
 800409e:	bf14      	ite	ne
 80040a0:	2301      	movne	r3, #1
 80040a2:	2300      	moveq	r3, #0
 80040a4:	b2db      	uxtb	r3, r3
 80040a6:	e008      	b.n	80040ba <ADC_ConfigureBoostMode+0x42>
 80040a8:	4b74      	ldr	r3, [pc, #464]	; (800427c <ADC_ConfigureBoostMode+0x204>)
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	bf14      	ite	ne
 80040b4:	2301      	movne	r3, #1
 80040b6:	2300      	moveq	r3, #0
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d01c      	beq.n	80040f8 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80040be:	f005 f867 	bl	8009190 <HAL_RCC_GetHCLKFreq>
 80040c2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80040cc:	d010      	beq.n	80040f0 <ADC_ConfigureBoostMode+0x78>
 80040ce:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80040d2:	d873      	bhi.n	80041bc <ADC_ConfigureBoostMode+0x144>
 80040d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040d8:	d002      	beq.n	80040e0 <ADC_ConfigureBoostMode+0x68>
 80040da:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80040de:	d16d      	bne.n	80041bc <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	0c1b      	lsrs	r3, r3, #16
 80040e6:	68fa      	ldr	r2, [r7, #12]
 80040e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80040ec:	60fb      	str	r3, [r7, #12]
        break;
 80040ee:	e068      	b.n	80041c2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	089b      	lsrs	r3, r3, #2
 80040f4:	60fb      	str	r3, [r7, #12]
        break;
 80040f6:	e064      	b.n	80041c2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80040f8:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80040fc:	f04f 0100 	mov.w	r1, #0
 8004100:	f006 faee 	bl	800a6e0 <HAL_RCCEx_GetPeriphCLKFreq>
 8004104:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 800410e:	d051      	beq.n	80041b4 <ADC_ConfigureBoostMode+0x13c>
 8004110:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004114:	d854      	bhi.n	80041c0 <ADC_ConfigureBoostMode+0x148>
 8004116:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 800411a:	d047      	beq.n	80041ac <ADC_ConfigureBoostMode+0x134>
 800411c:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8004120:	d84e      	bhi.n	80041c0 <ADC_ConfigureBoostMode+0x148>
 8004122:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8004126:	d03d      	beq.n	80041a4 <ADC_ConfigureBoostMode+0x12c>
 8004128:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 800412c:	d848      	bhi.n	80041c0 <ADC_ConfigureBoostMode+0x148>
 800412e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004132:	d033      	beq.n	800419c <ADC_ConfigureBoostMode+0x124>
 8004134:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004138:	d842      	bhi.n	80041c0 <ADC_ConfigureBoostMode+0x148>
 800413a:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800413e:	d029      	beq.n	8004194 <ADC_ConfigureBoostMode+0x11c>
 8004140:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8004144:	d83c      	bhi.n	80041c0 <ADC_ConfigureBoostMode+0x148>
 8004146:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 800414a:	d01a      	beq.n	8004182 <ADC_ConfigureBoostMode+0x10a>
 800414c:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8004150:	d836      	bhi.n	80041c0 <ADC_ConfigureBoostMode+0x148>
 8004152:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8004156:	d014      	beq.n	8004182 <ADC_ConfigureBoostMode+0x10a>
 8004158:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800415c:	d830      	bhi.n	80041c0 <ADC_ConfigureBoostMode+0x148>
 800415e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004162:	d00e      	beq.n	8004182 <ADC_ConfigureBoostMode+0x10a>
 8004164:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004168:	d82a      	bhi.n	80041c0 <ADC_ConfigureBoostMode+0x148>
 800416a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800416e:	d008      	beq.n	8004182 <ADC_ConfigureBoostMode+0x10a>
 8004170:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004174:	d824      	bhi.n	80041c0 <ADC_ConfigureBoostMode+0x148>
 8004176:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800417a:	d002      	beq.n	8004182 <ADC_ConfigureBoostMode+0x10a>
 800417c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004180:	d11e      	bne.n	80041c0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	0c9b      	lsrs	r3, r3, #18
 8004188:	005b      	lsls	r3, r3, #1
 800418a:	68fa      	ldr	r2, [r7, #12]
 800418c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004190:	60fb      	str	r3, [r7, #12]
        break;
 8004192:	e016      	b.n	80041c2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	091b      	lsrs	r3, r3, #4
 8004198:	60fb      	str	r3, [r7, #12]
        break;
 800419a:	e012      	b.n	80041c2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	095b      	lsrs	r3, r3, #5
 80041a0:	60fb      	str	r3, [r7, #12]
        break;
 80041a2:	e00e      	b.n	80041c2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	099b      	lsrs	r3, r3, #6
 80041a8:	60fb      	str	r3, [r7, #12]
        break;
 80041aa:	e00a      	b.n	80041c2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	09db      	lsrs	r3, r3, #7
 80041b0:	60fb      	str	r3, [r7, #12]
        break;
 80041b2:	e006      	b.n	80041c2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	0a1b      	lsrs	r3, r3, #8
 80041b8:	60fb      	str	r3, [r7, #12]
        break;
 80041ba:	e002      	b.n	80041c2 <ADC_ConfigureBoostMode+0x14a>
        break;
 80041bc:	bf00      	nop
 80041be:	e000      	b.n	80041c2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80041c0:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80041c2:	f7fe fdcb 	bl	8002d5c <HAL_GetREVID>
 80041c6:	4603      	mov	r3, r0
 80041c8:	f241 0203 	movw	r2, #4099	; 0x1003
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d815      	bhi.n	80041fc <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	4a2b      	ldr	r2, [pc, #172]	; (8004280 <ADC_ConfigureBoostMode+0x208>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d908      	bls.n	80041ea <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	689a      	ldr	r2, [r3, #8]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041e6:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80041e8:	e03e      	b.n	8004268 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	689a      	ldr	r2, [r3, #8]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80041f8:	609a      	str	r2, [r3, #8]
}
 80041fa:	e035      	b.n	8004268 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	085b      	lsrs	r3, r3, #1
 8004200:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	4a1f      	ldr	r2, [pc, #124]	; (8004284 <ADC_ConfigureBoostMode+0x20c>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d808      	bhi.n	800421c <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	689a      	ldr	r2, [r3, #8]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004218:	609a      	str	r2, [r3, #8]
}
 800421a:	e025      	b.n	8004268 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	4a1a      	ldr	r2, [pc, #104]	; (8004288 <ADC_ConfigureBoostMode+0x210>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d80a      	bhi.n	800423a <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004236:	609a      	str	r2, [r3, #8]
}
 8004238:	e016      	b.n	8004268 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	4a13      	ldr	r2, [pc, #76]	; (800428c <ADC_ConfigureBoostMode+0x214>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d80a      	bhi.n	8004258 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004254:	609a      	str	r2, [r3, #8]
}
 8004256:	e007      	b.n	8004268 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	689a      	ldr	r2, [r3, #8]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8004266:	609a      	str	r2, [r3, #8]
}
 8004268:	bf00      	nop
 800426a:	3710      	adds	r7, #16
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}
 8004270:	40022000 	.word	0x40022000
 8004274:	40022100 	.word	0x40022100
 8004278:	40022300 	.word	0x40022300
 800427c:	58026300 	.word	0x58026300
 8004280:	01312d00 	.word	0x01312d00
 8004284:	005f5e10 	.word	0x005f5e10
 8004288:	00bebc20 	.word	0x00bebc20
 800428c:	017d7840 	.word	0x017d7840

08004290 <LL_ADC_IsEnabled>:
{
 8004290:	b480      	push	{r7}
 8004292:	b083      	sub	sp, #12
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	f003 0301 	and.w	r3, r3, #1
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d101      	bne.n	80042a8 <LL_ADC_IsEnabled+0x18>
 80042a4:	2301      	movs	r3, #1
 80042a6:	e000      	b.n	80042aa <LL_ADC_IsEnabled+0x1a>
 80042a8:	2300      	movs	r3, #0
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	370c      	adds	r7, #12
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr
	...

080042b8 <LL_ADC_StartCalibration>:
{
 80042b8:	b480      	push	{r7}
 80042ba:	b085      	sub	sp, #20
 80042bc:	af00      	add	r7, sp, #0
 80042be:	60f8      	str	r0, [r7, #12]
 80042c0:	60b9      	str	r1, [r7, #8]
 80042c2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	689a      	ldr	r2, [r3, #8]
 80042c8:	4b09      	ldr	r3, [pc, #36]	; (80042f0 <LL_ADC_StartCalibration+0x38>)
 80042ca:	4013      	ands	r3, r2
 80042cc:	68ba      	ldr	r2, [r7, #8]
 80042ce:	f402 3180 	and.w	r1, r2, #65536	; 0x10000
 80042d2:	687a      	ldr	r2, [r7, #4]
 80042d4:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80042d8:	430a      	orrs	r2, r1
 80042da:	4313      	orrs	r3, r2
 80042dc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	609a      	str	r2, [r3, #8]
}
 80042e4:	bf00      	nop
 80042e6:	3714      	adds	r7, #20
 80042e8:	46bd      	mov	sp, r7
 80042ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ee:	4770      	bx	lr
 80042f0:	3ffeffc0 	.word	0x3ffeffc0

080042f4 <LL_ADC_IsCalibrationOnGoing>:
{
 80042f4:	b480      	push	{r7}
 80042f6:	b083      	sub	sp, #12
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004304:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004308:	d101      	bne.n	800430e <LL_ADC_IsCalibrationOnGoing+0x1a>
 800430a:	2301      	movs	r3, #1
 800430c:	e000      	b.n	8004310 <LL_ADC_IsCalibrationOnGoing+0x1c>
 800430e:	2300      	movs	r3, #0
}
 8004310:	4618      	mov	r0, r3
 8004312:	370c      	adds	r7, #12
 8004314:	46bd      	mov	sp, r7
 8004316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431a:	4770      	bx	lr

0800431c <LL_ADC_REG_IsConversionOngoing>:
{
 800431c:	b480      	push	{r7}
 800431e:	b083      	sub	sp, #12
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	f003 0304 	and.w	r3, r3, #4
 800432c:	2b04      	cmp	r3, #4
 800432e:	d101      	bne.n	8004334 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004330:	2301      	movs	r3, #1
 8004332:	e000      	b.n	8004336 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004334:	2300      	movs	r3, #0
}
 8004336:	4618      	mov	r0, r3
 8004338:	370c      	adds	r7, #12
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr
	...

08004344 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b086      	sub	sp, #24
 8004348:	af00      	add	r7, sp, #0
 800434a:	60f8      	str	r0, [r7, #12]
 800434c:	60b9      	str	r1, [r7, #8]
 800434e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004350:	2300      	movs	r3, #0
 8004352:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800435a:	2b01      	cmp	r3, #1
 800435c:	d101      	bne.n	8004362 <HAL_ADCEx_Calibration_Start+0x1e>
 800435e:	2302      	movs	r3, #2
 8004360:	e04c      	b.n	80043fc <HAL_ADCEx_Calibration_Start+0xb8>
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2201      	movs	r2, #1
 8004366:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800436a:	68f8      	ldr	r0, [r7, #12]
 800436c:	f7ff fd90 	bl	8003e90 <ADC_Disable>
 8004370:	4603      	mov	r3, r0
 8004372:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004374:	7dfb      	ldrb	r3, [r7, #23]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d135      	bne.n	80043e6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800437e:	4b21      	ldr	r3, [pc, #132]	; (8004404 <HAL_ADCEx_Calibration_Start+0xc0>)
 8004380:	4013      	ands	r3, r2
 8004382:	f043 0202 	orr.w	r2, r3, #2
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	687a      	ldr	r2, [r7, #4]
 8004390:	68b9      	ldr	r1, [r7, #8]
 8004392:	4618      	mov	r0, r3
 8004394:	f7ff ff90 	bl	80042b8 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004398:	e014      	b.n	80043c4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	3301      	adds	r3, #1
 800439e:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	4a19      	ldr	r2, [pc, #100]	; (8004408 <HAL_ADCEx_Calibration_Start+0xc4>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d30d      	bcc.n	80043c4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043ac:	f023 0312 	bic.w	r3, r3, #18
 80043b0:	f043 0210 	orr.w	r2, r3, #16
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2200      	movs	r2, #0
 80043bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e01b      	b.n	80043fc <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4618      	mov	r0, r3
 80043ca:	f7ff ff93 	bl	80042f4 <LL_ADC_IsCalibrationOnGoing>
 80043ce:	4603      	mov	r3, r0
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d1e2      	bne.n	800439a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043d8:	f023 0303 	bic.w	r3, r3, #3
 80043dc:	f043 0201 	orr.w	r2, r3, #1
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	655a      	str	r2, [r3, #84]	; 0x54
 80043e4:	e005      	b.n	80043f2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043ea:	f043 0210 	orr.w	r2, r3, #16
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	2200      	movs	r2, #0
 80043f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80043fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	3718      	adds	r7, #24
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}
 8004404:	ffffeefd 	.word	0xffffeefd
 8004408:	25c3f800 	.word	0x25c3f800

0800440c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800440c:	b590      	push	{r4, r7, lr}
 800440e:	b09f      	sub	sp, #124	; 0x7c
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
 8004414:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004416:	2300      	movs	r3, #0
 8004418:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004422:	2b01      	cmp	r3, #1
 8004424:	d101      	bne.n	800442a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004426:	2302      	movs	r3, #2
 8004428:	e0be      	b.n	80045a8 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2201      	movs	r2, #1
 800442e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8004432:	2300      	movs	r3, #0
 8004434:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8004436:	2300      	movs	r3, #0
 8004438:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a5c      	ldr	r2, [pc, #368]	; (80045b0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d102      	bne.n	800444a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004444:	4b5b      	ldr	r3, [pc, #364]	; (80045b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004446:	60bb      	str	r3, [r7, #8]
 8004448:	e001      	b.n	800444e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800444a:	2300      	movs	r3, #0
 800444c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d10b      	bne.n	800446c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004458:	f043 0220 	orr.w	r2, r3, #32
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2200      	movs	r2, #0
 8004464:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e09d      	b.n	80045a8 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	4618      	mov	r0, r3
 8004470:	f7ff ff54 	bl	800431c <LL_ADC_REG_IsConversionOngoing>
 8004474:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4618      	mov	r0, r3
 800447c:	f7ff ff4e 	bl	800431c <LL_ADC_REG_IsConversionOngoing>
 8004480:	4603      	mov	r3, r0
 8004482:	2b00      	cmp	r3, #0
 8004484:	d17f      	bne.n	8004586 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004486:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004488:	2b00      	cmp	r3, #0
 800448a:	d17c      	bne.n	8004586 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a47      	ldr	r2, [pc, #284]	; (80045b0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d004      	beq.n	80044a0 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a46      	ldr	r2, [pc, #280]	; (80045b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d101      	bne.n	80044a4 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 80044a0:	4b45      	ldr	r3, [pc, #276]	; (80045b8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80044a2:	e000      	b.n	80044a6 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80044a4:	4b45      	ldr	r3, [pc, #276]	; (80045bc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80044a6:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d039      	beq.n	8004524 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80044b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	431a      	orrs	r2, r3
 80044be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044c0:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a3a      	ldr	r2, [pc, #232]	; (80045b0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d004      	beq.n	80044d6 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a38      	ldr	r2, [pc, #224]	; (80045b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d10e      	bne.n	80044f4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80044d6:	4836      	ldr	r0, [pc, #216]	; (80045b0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80044d8:	f7ff feda 	bl	8004290 <LL_ADC_IsEnabled>
 80044dc:	4604      	mov	r4, r0
 80044de:	4835      	ldr	r0, [pc, #212]	; (80045b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80044e0:	f7ff fed6 	bl	8004290 <LL_ADC_IsEnabled>
 80044e4:	4603      	mov	r3, r0
 80044e6:	4323      	orrs	r3, r4
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	bf0c      	ite	eq
 80044ec:	2301      	moveq	r3, #1
 80044ee:	2300      	movne	r3, #0
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	e008      	b.n	8004506 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 80044f4:	4832      	ldr	r0, [pc, #200]	; (80045c0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80044f6:	f7ff fecb 	bl	8004290 <LL_ADC_IsEnabled>
 80044fa:	4603      	mov	r3, r0
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	bf0c      	ite	eq
 8004500:	2301      	moveq	r3, #1
 8004502:	2300      	movne	r3, #0
 8004504:	b2db      	uxtb	r3, r3
 8004506:	2b00      	cmp	r3, #0
 8004508:	d047      	beq.n	800459a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800450a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800450c:	689a      	ldr	r2, [r3, #8]
 800450e:	4b2d      	ldr	r3, [pc, #180]	; (80045c4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8004510:	4013      	ands	r3, r2
 8004512:	683a      	ldr	r2, [r7, #0]
 8004514:	6811      	ldr	r1, [r2, #0]
 8004516:	683a      	ldr	r2, [r7, #0]
 8004518:	6892      	ldr	r2, [r2, #8]
 800451a:	430a      	orrs	r2, r1
 800451c:	431a      	orrs	r2, r3
 800451e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004520:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004522:	e03a      	b.n	800459a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8004524:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800452c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800452e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a1e      	ldr	r2, [pc, #120]	; (80045b0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d004      	beq.n	8004544 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a1d      	ldr	r2, [pc, #116]	; (80045b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d10e      	bne.n	8004562 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8004544:	481a      	ldr	r0, [pc, #104]	; (80045b0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004546:	f7ff fea3 	bl	8004290 <LL_ADC_IsEnabled>
 800454a:	4604      	mov	r4, r0
 800454c:	4819      	ldr	r0, [pc, #100]	; (80045b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800454e:	f7ff fe9f 	bl	8004290 <LL_ADC_IsEnabled>
 8004552:	4603      	mov	r3, r0
 8004554:	4323      	orrs	r3, r4
 8004556:	2b00      	cmp	r3, #0
 8004558:	bf0c      	ite	eq
 800455a:	2301      	moveq	r3, #1
 800455c:	2300      	movne	r3, #0
 800455e:	b2db      	uxtb	r3, r3
 8004560:	e008      	b.n	8004574 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8004562:	4817      	ldr	r0, [pc, #92]	; (80045c0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8004564:	f7ff fe94 	bl	8004290 <LL_ADC_IsEnabled>
 8004568:	4603      	mov	r3, r0
 800456a:	2b00      	cmp	r3, #0
 800456c:	bf0c      	ite	eq
 800456e:	2301      	moveq	r3, #1
 8004570:	2300      	movne	r3, #0
 8004572:	b2db      	uxtb	r3, r3
 8004574:	2b00      	cmp	r3, #0
 8004576:	d010      	beq.n	800459a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004578:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800457a:	689a      	ldr	r2, [r3, #8]
 800457c:	4b11      	ldr	r3, [pc, #68]	; (80045c4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800457e:	4013      	ands	r3, r2
 8004580:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004582:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004584:	e009      	b.n	800459a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800458a:	f043 0220 	orr.w	r2, r3, #32
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8004598:	e000      	b.n	800459c <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800459a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2200      	movs	r2, #0
 80045a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80045a4:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	377c      	adds	r7, #124	; 0x7c
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd90      	pop	{r4, r7, pc}
 80045b0:	40022000 	.word	0x40022000
 80045b4:	40022100 	.word	0x40022100
 80045b8:	40022300 	.word	0x40022300
 80045bc:	58026300 	.word	0x58026300
 80045c0:	58026000 	.word	0x58026000
 80045c4:	fffff0e0 	.word	0xfffff0e0

080045c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b085      	sub	sp, #20
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	f003 0307 	and.w	r3, r3, #7
 80045d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80045d8:	4b0b      	ldr	r3, [pc, #44]	; (8004608 <__NVIC_SetPriorityGrouping+0x40>)
 80045da:	68db      	ldr	r3, [r3, #12]
 80045dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80045de:	68ba      	ldr	r2, [r7, #8]
 80045e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80045e4:	4013      	ands	r3, r2
 80045e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80045f0:	4b06      	ldr	r3, [pc, #24]	; (800460c <__NVIC_SetPriorityGrouping+0x44>)
 80045f2:	4313      	orrs	r3, r2
 80045f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80045f6:	4a04      	ldr	r2, [pc, #16]	; (8004608 <__NVIC_SetPriorityGrouping+0x40>)
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	60d3      	str	r3, [r2, #12]
}
 80045fc:	bf00      	nop
 80045fe:	3714      	adds	r7, #20
 8004600:	46bd      	mov	sp, r7
 8004602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004606:	4770      	bx	lr
 8004608:	e000ed00 	.word	0xe000ed00
 800460c:	05fa0000 	.word	0x05fa0000

08004610 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004610:	b480      	push	{r7}
 8004612:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004614:	4b04      	ldr	r3, [pc, #16]	; (8004628 <__NVIC_GetPriorityGrouping+0x18>)
 8004616:	68db      	ldr	r3, [r3, #12]
 8004618:	0a1b      	lsrs	r3, r3, #8
 800461a:	f003 0307 	and.w	r3, r3, #7
}
 800461e:	4618      	mov	r0, r3
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr
 8004628:	e000ed00 	.word	0xe000ed00

0800462c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800462c:	b480      	push	{r7}
 800462e:	b083      	sub	sp, #12
 8004630:	af00      	add	r7, sp, #0
 8004632:	4603      	mov	r3, r0
 8004634:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004636:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800463a:	2b00      	cmp	r3, #0
 800463c:	db0b      	blt.n	8004656 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800463e:	88fb      	ldrh	r3, [r7, #6]
 8004640:	f003 021f 	and.w	r2, r3, #31
 8004644:	4907      	ldr	r1, [pc, #28]	; (8004664 <__NVIC_EnableIRQ+0x38>)
 8004646:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800464a:	095b      	lsrs	r3, r3, #5
 800464c:	2001      	movs	r0, #1
 800464e:	fa00 f202 	lsl.w	r2, r0, r2
 8004652:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004656:	bf00      	nop
 8004658:	370c      	adds	r7, #12
 800465a:	46bd      	mov	sp, r7
 800465c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004660:	4770      	bx	lr
 8004662:	bf00      	nop
 8004664:	e000e100 	.word	0xe000e100

08004668 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004668:	b480      	push	{r7}
 800466a:	b083      	sub	sp, #12
 800466c:	af00      	add	r7, sp, #0
 800466e:	4603      	mov	r3, r0
 8004670:	6039      	str	r1, [r7, #0]
 8004672:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004674:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004678:	2b00      	cmp	r3, #0
 800467a:	db0a      	blt.n	8004692 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	b2da      	uxtb	r2, r3
 8004680:	490c      	ldr	r1, [pc, #48]	; (80046b4 <__NVIC_SetPriority+0x4c>)
 8004682:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004686:	0112      	lsls	r2, r2, #4
 8004688:	b2d2      	uxtb	r2, r2
 800468a:	440b      	add	r3, r1
 800468c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004690:	e00a      	b.n	80046a8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	b2da      	uxtb	r2, r3
 8004696:	4908      	ldr	r1, [pc, #32]	; (80046b8 <__NVIC_SetPriority+0x50>)
 8004698:	88fb      	ldrh	r3, [r7, #6]
 800469a:	f003 030f 	and.w	r3, r3, #15
 800469e:	3b04      	subs	r3, #4
 80046a0:	0112      	lsls	r2, r2, #4
 80046a2:	b2d2      	uxtb	r2, r2
 80046a4:	440b      	add	r3, r1
 80046a6:	761a      	strb	r2, [r3, #24]
}
 80046a8:	bf00      	nop
 80046aa:	370c      	adds	r7, #12
 80046ac:	46bd      	mov	sp, r7
 80046ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b2:	4770      	bx	lr
 80046b4:	e000e100 	.word	0xe000e100
 80046b8:	e000ed00 	.word	0xe000ed00

080046bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80046bc:	b480      	push	{r7}
 80046be:	b089      	sub	sp, #36	; 0x24
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	60f8      	str	r0, [r7, #12]
 80046c4:	60b9      	str	r1, [r7, #8]
 80046c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f003 0307 	and.w	r3, r3, #7
 80046ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80046d0:	69fb      	ldr	r3, [r7, #28]
 80046d2:	f1c3 0307 	rsb	r3, r3, #7
 80046d6:	2b04      	cmp	r3, #4
 80046d8:	bf28      	it	cs
 80046da:	2304      	movcs	r3, #4
 80046dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80046de:	69fb      	ldr	r3, [r7, #28]
 80046e0:	3304      	adds	r3, #4
 80046e2:	2b06      	cmp	r3, #6
 80046e4:	d902      	bls.n	80046ec <NVIC_EncodePriority+0x30>
 80046e6:	69fb      	ldr	r3, [r7, #28]
 80046e8:	3b03      	subs	r3, #3
 80046ea:	e000      	b.n	80046ee <NVIC_EncodePriority+0x32>
 80046ec:	2300      	movs	r3, #0
 80046ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046f0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80046f4:	69bb      	ldr	r3, [r7, #24]
 80046f6:	fa02 f303 	lsl.w	r3, r2, r3
 80046fa:	43da      	mvns	r2, r3
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	401a      	ands	r2, r3
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004704:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	fa01 f303 	lsl.w	r3, r1, r3
 800470e:	43d9      	mvns	r1, r3
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004714:	4313      	orrs	r3, r2
         );
}
 8004716:	4618      	mov	r0, r3
 8004718:	3724      	adds	r7, #36	; 0x24
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr

08004722 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004722:	b580      	push	{r7, lr}
 8004724:	b082      	sub	sp, #8
 8004726:	af00      	add	r7, sp, #0
 8004728:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f7ff ff4c 	bl	80045c8 <__NVIC_SetPriorityGrouping>
}
 8004730:	bf00      	nop
 8004732:	3708      	adds	r7, #8
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}

08004738 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b086      	sub	sp, #24
 800473c:	af00      	add	r7, sp, #0
 800473e:	4603      	mov	r3, r0
 8004740:	60b9      	str	r1, [r7, #8]
 8004742:	607a      	str	r2, [r7, #4]
 8004744:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004746:	f7ff ff63 	bl	8004610 <__NVIC_GetPriorityGrouping>
 800474a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800474c:	687a      	ldr	r2, [r7, #4]
 800474e:	68b9      	ldr	r1, [r7, #8]
 8004750:	6978      	ldr	r0, [r7, #20]
 8004752:	f7ff ffb3 	bl	80046bc <NVIC_EncodePriority>
 8004756:	4602      	mov	r2, r0
 8004758:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800475c:	4611      	mov	r1, r2
 800475e:	4618      	mov	r0, r3
 8004760:	f7ff ff82 	bl	8004668 <__NVIC_SetPriority>
}
 8004764:	bf00      	nop
 8004766:	3718      	adds	r7, #24
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}

0800476c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b082      	sub	sp, #8
 8004770:	af00      	add	r7, sp, #0
 8004772:	4603      	mov	r3, r0
 8004774:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004776:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800477a:	4618      	mov	r0, r3
 800477c:	f7ff ff56 	bl	800462c <__NVIC_EnableIRQ>
}
 8004780:	bf00      	nop
 8004782:	3708      	adds	r7, #8
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}

08004788 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b082      	sub	sp, #8
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d101      	bne.n	800479a <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e014      	b.n	80047c4 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	791b      	ldrb	r3, [r3, #4]
 800479e:	b2db      	uxtb	r3, r3
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d105      	bne.n	80047b0 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2200      	movs	r2, #0
 80047a8:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f7fd fd0e 	bl	80021cc <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2202      	movs	r2, #2
 80047b4:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2200      	movs	r2, #0
 80047ba:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2201      	movs	r2, #1
 80047c0:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80047c2:	2300      	movs	r3, #0
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3708      	adds	r7, #8
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}

080047cc <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b083      	sub	sp, #12
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
 80047d4:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d101      	bne.n	80047e0 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
 80047de:	e046      	b.n	800486e <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	795b      	ldrb	r3, [r3, #5]
 80047e4:	2b01      	cmp	r3, #1
 80047e6:	d101      	bne.n	80047ec <HAL_DAC_Start+0x20>
 80047e8:	2302      	movs	r3, #2
 80047ea:	e040      	b.n	800486e <HAL_DAC_Start+0xa2>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2201      	movs	r2, #1
 80047f0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2202      	movs	r2, #2
 80047f6:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	6819      	ldr	r1, [r3, #0]
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	f003 0310 	and.w	r3, r3, #16
 8004804:	2201      	movs	r2, #1
 8004806:	409a      	lsls	r2, r3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	430a      	orrs	r2, r1
 800480e:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d10f      	bne.n	8004836 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8004820:	2b02      	cmp	r3, #2
 8004822:	d11d      	bne.n	8004860 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	685a      	ldr	r2, [r3, #4]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f042 0201 	orr.w	r2, r2, #1
 8004832:	605a      	str	r2, [r3, #4]
 8004834:	e014      	b.n	8004860 <HAL_DAC_Start+0x94>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	f003 0310 	and.w	r3, r3, #16
 8004846:	2102      	movs	r1, #2
 8004848:	fa01 f303 	lsl.w	r3, r1, r3
 800484c:	429a      	cmp	r2, r3
 800484e:	d107      	bne.n	8004860 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	685a      	ldr	r2, [r3, #4]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f042 0202 	orr.w	r2, r2, #2
 800485e:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2201      	movs	r2, #1
 8004864:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800486c:	2300      	movs	r3, #0
}
 800486e:	4618      	mov	r0, r3
 8004870:	370c      	adds	r7, #12
 8004872:	46bd      	mov	sp, r7
 8004874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004878:	4770      	bx	lr
	...

0800487c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b086      	sub	sp, #24
 8004880:	af00      	add	r7, sp, #0
 8004882:	60f8      	str	r0, [r7, #12]
 8004884:	60b9      	str	r1, [r7, #8]
 8004886:	607a      	str	r2, [r7, #4]
 8004888:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d101      	bne.n	8004894 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	e0a2      	b.n	80049da <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	795b      	ldrb	r3, [r3, #5]
 8004898:	2b01      	cmp	r3, #1
 800489a:	d101      	bne.n	80048a0 <HAL_DAC_Start_DMA+0x24>
 800489c:	2302      	movs	r3, #2
 800489e:	e09c      	b.n	80049da <HAL_DAC_Start_DMA+0x15e>
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2201      	movs	r2, #1
 80048a4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2202      	movs	r2, #2
 80048aa:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d129      	bne.n	8004906 <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	4a4b      	ldr	r2, [pc, #300]	; (80049e4 <HAL_DAC_Start_DMA+0x168>)
 80048b8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	4a4a      	ldr	r2, [pc, #296]	; (80049e8 <HAL_DAC_Start_DMA+0x16c>)
 80048c0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	4a49      	ldr	r2, [pc, #292]	; (80049ec <HAL_DAC_Start_DMA+0x170>)
 80048c8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	681a      	ldr	r2, [r3, #0]
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80048d8:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80048da:	6a3b      	ldr	r3, [r7, #32]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d003      	beq.n	80048e8 <HAL_DAC_Start_DMA+0x6c>
 80048e0:	6a3b      	ldr	r3, [r7, #32]
 80048e2:	2b04      	cmp	r3, #4
 80048e4:	d005      	beq.n	80048f2 <HAL_DAC_Start_DMA+0x76>
 80048e6:	e009      	b.n	80048fc <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	3308      	adds	r3, #8
 80048ee:	613b      	str	r3, [r7, #16]
        break;
 80048f0:	e033      	b.n	800495a <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	330c      	adds	r3, #12
 80048f8:	613b      	str	r3, [r7, #16]
        break;
 80048fa:	e02e      	b.n	800495a <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	3310      	adds	r3, #16
 8004902:	613b      	str	r3, [r7, #16]
        break;
 8004904:	e029      	b.n	800495a <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	68db      	ldr	r3, [r3, #12]
 800490a:	4a39      	ldr	r2, [pc, #228]	; (80049f0 <HAL_DAC_Start_DMA+0x174>)
 800490c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	68db      	ldr	r3, [r3, #12]
 8004912:	4a38      	ldr	r2, [pc, #224]	; (80049f4 <HAL_DAC_Start_DMA+0x178>)
 8004914:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	68db      	ldr	r3, [r3, #12]
 800491a:	4a37      	ldr	r2, [pc, #220]	; (80049f8 <HAL_DAC_Start_DMA+0x17c>)
 800491c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	681a      	ldr	r2, [r3, #0]
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800492c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 800492e:	6a3b      	ldr	r3, [r7, #32]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d003      	beq.n	800493c <HAL_DAC_Start_DMA+0xc0>
 8004934:	6a3b      	ldr	r3, [r7, #32]
 8004936:	2b04      	cmp	r3, #4
 8004938:	d005      	beq.n	8004946 <HAL_DAC_Start_DMA+0xca>
 800493a:	e009      	b.n	8004950 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	3314      	adds	r3, #20
 8004942:	613b      	str	r3, [r7, #16]
        break;
 8004944:	e009      	b.n	800495a <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	3318      	adds	r3, #24
 800494c:	613b      	str	r3, [r7, #16]
        break;
 800494e:	e004      	b.n	800495a <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	331c      	adds	r3, #28
 8004956:	613b      	str	r3, [r7, #16]
        break;
 8004958:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d111      	bne.n	8004984 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800496e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	6898      	ldr	r0, [r3, #8]
 8004974:	6879      	ldr	r1, [r7, #4]
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	693a      	ldr	r2, [r7, #16]
 800497a:	f000 fe67 	bl	800564c <HAL_DMA_Start_IT>
 800497e:	4603      	mov	r3, r0
 8004980:	75fb      	strb	r3, [r7, #23]
 8004982:	e010      	b.n	80049a6 <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004992:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	68d8      	ldr	r0, [r3, #12]
 8004998:	6879      	ldr	r1, [r7, #4]
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	693a      	ldr	r2, [r7, #16]
 800499e:	f000 fe55 	bl	800564c <HAL_DMA_Start_IT>
 80049a2:	4603      	mov	r3, r0
 80049a4:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2200      	movs	r2, #0
 80049aa:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80049ac:	7dfb      	ldrb	r3, [r7, #23]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d10c      	bne.n	80049cc <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	6819      	ldr	r1, [r3, #0]
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	f003 0310 	and.w	r3, r3, #16
 80049be:	2201      	movs	r2, #1
 80049c0:	409a      	lsls	r2, r3
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	430a      	orrs	r2, r1
 80049c8:	601a      	str	r2, [r3, #0]
 80049ca:	e005      	b.n	80049d8 <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	691b      	ldr	r3, [r3, #16]
 80049d0:	f043 0204 	orr.w	r2, r3, #4
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80049d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80049da:	4618      	mov	r0, r3
 80049dc:	3718      	adds	r7, #24
 80049de:	46bd      	mov	sp, r7
 80049e0:	bd80      	pop	{r7, pc}
 80049e2:	bf00      	nop
 80049e4:	08004e6d 	.word	0x08004e6d
 80049e8:	08004e8f 	.word	0x08004e8f
 80049ec:	08004eab 	.word	0x08004eab
 80049f0:	08004f29 	.word	0x08004f29
 80049f4:	08004f4b 	.word	0x08004f4b
 80049f8:	08004f67 	.word	0x08004f67

080049fc <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b082      	sub	sp, #8
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d101      	bne.n	8004a10 <HAL_DAC_Stop_DMA+0x14>
  {
    return HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e03e      	b.n	8004a8e <HAL_DAC_Stop_DMA+0x92>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	6819      	ldr	r1, [r3, #0]
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	f003 0310 	and.w	r3, r3, #16
 8004a1c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004a20:	fa02 f303 	lsl.w	r3, r2, r3
 8004a24:	43da      	mvns	r2, r3
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	400a      	ands	r2, r1
 8004a2c:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	6819      	ldr	r1, [r3, #0]
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	f003 0310 	and.w	r3, r3, #16
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a40:	43da      	mvns	r2, r3
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	400a      	ands	r2, r1
 8004a48:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d10d      	bne.n	8004a6c <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	4618      	mov	r0, r3
 8004a56:	f001 f863 	bl	8005b20 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a68:	601a      	str	r2, [r3, #0]
 8004a6a:	e00c      	b.n	8004a86 <HAL_DAC_Stop_DMA+0x8a>
  }

  else /* Channel2 is used for */
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	68db      	ldr	r3, [r3, #12]
 8004a70:	4618      	mov	r0, r3
 8004a72:	f001 f855 	bl	8005b20 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	681a      	ldr	r2, [r3, #0]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8004a84:	601a      	str	r2, [r3, #0]
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2201      	movs	r2, #1
 8004a8a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004a8c:	2300      	movs	r3, #0
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3708      	adds	r7, #8
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}

08004a96 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8004a96:	b580      	push	{r7, lr}
 8004a98:	b084      	sub	sp, #16
 8004a9a:	af00      	add	r7, sp, #0
 8004a9c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004aac:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d01d      	beq.n	8004af4 <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d018      	beq.n	8004af4 <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2204      	movs	r2, #4
 8004ac6:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	691b      	ldr	r3, [r3, #16]
 8004acc:	f043 0201 	orr.w	r2, r3, #1
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004adc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004aec:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	f000 f86f 	bl	8004bd2 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d01d      	beq.n	8004b3a <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d018      	beq.n	8004b3a <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2204      	movs	r2, #4
 8004b0c:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	691b      	ldr	r3, [r3, #16]
 8004b12:	f043 0202 	orr.w	r2, r3, #2
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8004b22:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8004b32:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8004b34:	6878      	ldr	r0, [r7, #4]
 8004b36:	f000 f9ed 	bl	8004f14 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8004b3a:	bf00      	nop
 8004b3c:	3710      	adds	r7, #16
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}

08004b42 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8004b42:	b480      	push	{r7}
 8004b44:	b087      	sub	sp, #28
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	60f8      	str	r0, [r7, #12]
 8004b4a:	60b9      	str	r1, [r7, #8]
 8004b4c:	607a      	str	r2, [r7, #4]
 8004b4e:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8004b50:	2300      	movs	r3, #0
 8004b52:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d101      	bne.n	8004b5e <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e015      	b.n	8004b8a <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d105      	bne.n	8004b76 <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8004b6a:	697a      	ldr	r2, [r7, #20]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	4413      	add	r3, r2
 8004b70:	3308      	adds	r3, #8
 8004b72:	617b      	str	r3, [r7, #20]
 8004b74:	e004      	b.n	8004b80 <HAL_DAC_SetValue+0x3e>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8004b76:	697a      	ldr	r2, [r7, #20]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	4413      	add	r3, r2
 8004b7c:	3314      	adds	r3, #20
 8004b7e:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	461a      	mov	r2, r3
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8004b88:	2300      	movs	r3, #0
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	371c      	adds	r7, #28
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b94:	4770      	bx	lr

08004b96 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004b96:	b480      	push	{r7}
 8004b98:	b083      	sub	sp, #12
 8004b9a:	af00      	add	r7, sp, #0
 8004b9c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8004b9e:	bf00      	nop
 8004ba0:	370c      	adds	r7, #12
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba8:	4770      	bx	lr

08004baa <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004baa:	b480      	push	{r7}
 8004bac:	b083      	sub	sp, #12
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8004bb2:	bf00      	nop
 8004bb4:	370c      	adds	r7, #12
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbc:	4770      	bx	lr

08004bbe <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004bbe:	b480      	push	{r7}
 8004bc0:	b083      	sub	sp, #12
 8004bc2:	af00      	add	r7, sp, #0
 8004bc4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8004bc6:	bf00      	nop
 8004bc8:	370c      	adds	r7, #12
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd0:	4770      	bx	lr

08004bd2 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004bd2:	b480      	push	{r7}
 8004bd4:	b083      	sub	sp, #12
 8004bd6:	af00      	add	r7, sp, #0
 8004bd8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8004bda:	bf00      	nop
 8004bdc:	370c      	adds	r7, #12
 8004bde:	46bd      	mov	sp, r7
 8004be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be4:	4770      	bx	lr
	...

08004be8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b08a      	sub	sp, #40	; 0x28
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	60f8      	str	r0, [r7, #12]
 8004bf0:	60b9      	str	r1, [r7, #8]
 8004bf2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint32_t tmpreg2;
  uint32_t tickstart;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d002      	beq.n	8004c06 <HAL_DAC_ConfigChannel+0x1e>
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d101      	bne.n	8004c0a <HAL_DAC_ConfigChannel+0x22>
  {
    return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e12a      	b.n	8004e60 <HAL_DAC_ConfigChannel+0x278>
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	795b      	ldrb	r3, [r3, #5]
 8004c0e:	2b01      	cmp	r3, #1
 8004c10:	d101      	bne.n	8004c16 <HAL_DAC_ConfigChannel+0x2e>
 8004c12:	2302      	movs	r3, #2
 8004c14:	e124      	b.n	8004e60 <HAL_DAC_ConfigChannel+0x278>
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2201      	movs	r2, #1
 8004c1a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2202      	movs	r2, #2
 8004c20:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	2b04      	cmp	r3, #4
 8004c28:	d17a      	bne.n	8004d20 <HAL_DAC_ConfigChannel+0x138>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8004c2a:	f7fe f88b 	bl	8002d44 <HAL_GetTick>
 8004c2e:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d13d      	bne.n	8004cb2 <HAL_DAC_ConfigChannel+0xca>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004c36:	e018      	b.n	8004c6a <HAL_DAC_ConfigChannel+0x82>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004c38:	f7fe f884 	bl	8002d44 <HAL_GetTick>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	69fb      	ldr	r3, [r7, #28]
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d911      	bls.n	8004c6a <HAL_DAC_ConfigChannel+0x82>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c4c:	4b86      	ldr	r3, [pc, #536]	; (8004e68 <HAL_DAC_ConfigChannel+0x280>)
 8004c4e:	4013      	ands	r3, r2
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d00a      	beq.n	8004c6a <HAL_DAC_ConfigChannel+0x82>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	691b      	ldr	r3, [r3, #16]
 8004c58:	f043 0208 	orr.w	r2, r3, #8
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2203      	movs	r2, #3
 8004c64:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004c66:	2303      	movs	r3, #3
 8004c68:	e0fa      	b.n	8004e60 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c70:	4b7d      	ldr	r3, [pc, #500]	; (8004e68 <HAL_DAC_ConfigChannel+0x280>)
 8004c72:	4013      	ands	r3, r2
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d1df      	bne.n	8004c38 <HAL_DAC_ConfigChannel+0x50>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	68ba      	ldr	r2, [r7, #8]
 8004c7e:	6992      	ldr	r2, [r2, #24]
 8004c80:	641a      	str	r2, [r3, #64]	; 0x40
 8004c82:	e020      	b.n	8004cc6 <HAL_DAC_ConfigChannel+0xde>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004c84:	f7fe f85e 	bl	8002d44 <HAL_GetTick>
 8004c88:	4602      	mov	r2, r0
 8004c8a:	69fb      	ldr	r3, [r7, #28]
 8004c8c:	1ad3      	subs	r3, r2, r3
 8004c8e:	2b01      	cmp	r3, #1
 8004c90:	d90f      	bls.n	8004cb2 <HAL_DAC_ConfigChannel+0xca>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	da0a      	bge.n	8004cb2 <HAL_DAC_ConfigChannel+0xca>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	691b      	ldr	r3, [r3, #16]
 8004ca0:	f043 0208 	orr.w	r2, r3, #8
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2203      	movs	r2, #3
 8004cac:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004cae:	2303      	movs	r3, #3
 8004cb0:	e0d6      	b.n	8004e60 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	dbe3      	blt.n	8004c84 <HAL_DAC_ConfigChannel+0x9c>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	68ba      	ldr	r2, [r7, #8]
 8004cc2:	6992      	ldr	r2, [r2, #24]
 8004cc4:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	f003 0310 	and.w	r3, r3, #16
 8004cd2:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8004cd6:	fa01 f303 	lsl.w	r3, r1, r3
 8004cda:	43db      	mvns	r3, r3
 8004cdc:	ea02 0103 	and.w	r1, r2, r3
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	69da      	ldr	r2, [r3, #28]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	f003 0310 	and.w	r3, r3, #16
 8004cea:	409a      	lsls	r2, r3
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	430a      	orrs	r2, r1
 8004cf2:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	f003 0310 	and.w	r3, r3, #16
 8004d00:	21ff      	movs	r1, #255	; 0xff
 8004d02:	fa01 f303 	lsl.w	r3, r1, r3
 8004d06:	43db      	mvns	r3, r3
 8004d08:	ea02 0103 	and.w	r1, r2, r3
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	6a1a      	ldr	r2, [r3, #32]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	f003 0310 	and.w	r3, r3, #16
 8004d16:	409a      	lsls	r2, r3
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	430a      	orrs	r2, r1
 8004d1e:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	691b      	ldr	r3, [r3, #16]
 8004d24:	2b01      	cmp	r3, #1
 8004d26:	d11d      	bne.n	8004d64 <HAL_DAC_ConfigChannel+0x17c>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d2e:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	f003 0310 	and.w	r3, r3, #16
 8004d36:	221f      	movs	r2, #31
 8004d38:	fa02 f303 	lsl.w	r3, r2, r3
 8004d3c:	43db      	mvns	r3, r3
 8004d3e:	69ba      	ldr	r2, [r7, #24]
 8004d40:	4013      	ands	r3, r2
 8004d42:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	695b      	ldr	r3, [r3, #20]
 8004d48:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	f003 0310 	and.w	r3, r3, #16
 8004d50:	697a      	ldr	r2, [r7, #20]
 8004d52:	fa02 f303 	lsl.w	r3, r2, r3
 8004d56:	69ba      	ldr	r2, [r7, #24]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	69ba      	ldr	r2, [r7, #24]
 8004d62:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d6a:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	f003 0310 	and.w	r3, r3, #16
 8004d72:	2207      	movs	r2, #7
 8004d74:	fa02 f303 	lsl.w	r3, r2, r3
 8004d78:	43db      	mvns	r3, r3
 8004d7a:	69ba      	ldr	r2, [r7, #24]
 8004d7c:	4013      	ands	r3, r2
 8004d7e:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	68db      	ldr	r3, [r3, #12]
 8004d84:	2b01      	cmp	r3, #1
 8004d86:	d102      	bne.n	8004d8e <HAL_DAC_ConfigChannel+0x1a6>
  {
    connectOnChip = 0x00000000UL;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	627b      	str	r3, [r7, #36]	; 0x24
 8004d8c:	e00f      	b.n	8004dae <HAL_DAC_ConfigChannel+0x1c6>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	68db      	ldr	r3, [r3, #12]
 8004d92:	2b02      	cmp	r3, #2
 8004d94:	d102      	bne.n	8004d9c <HAL_DAC_ConfigChannel+0x1b4>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8004d96:	2301      	movs	r3, #1
 8004d98:	627b      	str	r3, [r7, #36]	; 0x24
 8004d9a:	e008      	b.n	8004dae <HAL_DAC_ConfigChannel+0x1c6>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d102      	bne.n	8004daa <HAL_DAC_ConfigChannel+0x1c2>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8004da4:	2301      	movs	r3, #1
 8004da6:	627b      	str	r3, [r7, #36]	; 0x24
 8004da8:	e001      	b.n	8004dae <HAL_DAC_ConfigChannel+0x1c6>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8004daa:	2300      	movs	r3, #0
 8004dac:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	681a      	ldr	r2, [r3, #0]
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	4313      	orrs	r3, r2
 8004db8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	f003 0310 	and.w	r3, r3, #16
 8004dc4:	697a      	ldr	r2, [r7, #20]
 8004dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004dca:	69ba      	ldr	r2, [r7, #24]
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	69ba      	ldr	r2, [r7, #24]
 8004dd6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	6819      	ldr	r1, [r3, #0]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	f003 0310 	and.w	r3, r3, #16
 8004de4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004de8:	fa02 f303 	lsl.w	r3, r2, r3
 8004dec:	43da      	mvns	r2, r3
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	400a      	ands	r2, r1
 8004df4:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	f003 0310 	and.w	r3, r3, #16
 8004e04:	f640 72fe 	movw	r2, #4094	; 0xffe
 8004e08:	fa02 f303 	lsl.w	r3, r2, r3
 8004e0c:	43db      	mvns	r3, r3
 8004e0e:	69ba      	ldr	r2, [r7, #24]
 8004e10:	4013      	ands	r3, r2
 8004e12:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	f003 0310 	and.w	r3, r3, #16
 8004e20:	697a      	ldr	r2, [r7, #20]
 8004e22:	fa02 f303 	lsl.w	r3, r2, r3
 8004e26:	69ba      	ldr	r2, [r7, #24]
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	69ba      	ldr	r2, [r7, #24]
 8004e32:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	6819      	ldr	r1, [r3, #0]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	f003 0310 	and.w	r3, r3, #16
 8004e40:	22c0      	movs	r2, #192	; 0xc0
 8004e42:	fa02 f303 	lsl.w	r3, r2, r3
 8004e46:	43da      	mvns	r2, r3
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	400a      	ands	r2, r1
 8004e4e:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2201      	movs	r2, #1
 8004e54:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8004e5c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3728      	adds	r7, #40	; 0x28
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}
 8004e68:	20008000 	.word	0x20008000

08004e6c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b084      	sub	sp, #16
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e78:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8004e7a:	68f8      	ldr	r0, [r7, #12]
 8004e7c:	f7ff fe8b 	bl	8004b96 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2201      	movs	r2, #1
 8004e84:	711a      	strb	r2, [r3, #4]
}
 8004e86:	bf00      	nop
 8004e88:	3710      	adds	r7, #16
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}

08004e8e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8004e8e:	b580      	push	{r7, lr}
 8004e90:	b084      	sub	sp, #16
 8004e92:	af00      	add	r7, sp, #0
 8004e94:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e9a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8004e9c:	68f8      	ldr	r0, [r7, #12]
 8004e9e:	f7ff fe84 	bl	8004baa <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8004ea2:	bf00      	nop
 8004ea4:	3710      	adds	r7, #16
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}

08004eaa <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8004eaa:	b580      	push	{r7, lr}
 8004eac:	b084      	sub	sp, #16
 8004eae:	af00      	add	r7, sp, #0
 8004eb0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eb6:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	691b      	ldr	r3, [r3, #16]
 8004ebc:	f043 0204 	orr.w	r2, r3, #4
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8004ec4:	68f8      	ldr	r0, [r7, #12]
 8004ec6:	f7ff fe7a 	bl	8004bbe <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2201      	movs	r2, #1
 8004ece:	711a      	strb	r2, [r3, #4]
}
 8004ed0:	bf00      	nop
 8004ed2:	3710      	adds	r7, #16
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}

08004ed8 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b083      	sub	sp, #12
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8004ee0:	bf00      	nop
 8004ee2:	370c      	adds	r7, #12
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr

08004eec <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b083      	sub	sp, #12
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8004ef4:	bf00      	nop
 8004ef6:	370c      	adds	r7, #12
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efe:	4770      	bx	lr

08004f00 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b083      	sub	sp, #12
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8004f08:	bf00      	nop
 8004f0a:	370c      	adds	r7, #12
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f12:	4770      	bx	lr

08004f14 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b083      	sub	sp, #12
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8004f1c:	bf00      	nop
 8004f1e:	370c      	adds	r7, #12
 8004f20:	46bd      	mov	sp, r7
 8004f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f26:	4770      	bx	lr

08004f28 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b084      	sub	sp, #16
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f34:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8004f36:	68f8      	ldr	r0, [r7, #12]
 8004f38:	f7ff ffce 	bl	8004ed8 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	711a      	strb	r2, [r3, #4]
}
 8004f42:	bf00      	nop
 8004f44:	3710      	adds	r7, #16
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}

08004f4a <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8004f4a:	b580      	push	{r7, lr}
 8004f4c:	b084      	sub	sp, #16
 8004f4e:	af00      	add	r7, sp, #0
 8004f50:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f56:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8004f58:	68f8      	ldr	r0, [r7, #12]
 8004f5a:	f7ff ffc7 	bl	8004eec <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8004f5e:	bf00      	nop
 8004f60:	3710      	adds	r7, #16
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}

08004f66 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8004f66:	b580      	push	{r7, lr}
 8004f68:	b084      	sub	sp, #16
 8004f6a:	af00      	add	r7, sp, #0
 8004f6c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f72:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	691b      	ldr	r3, [r3, #16]
 8004f78:	f043 0204 	orr.w	r2, r3, #4
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8004f80:	68f8      	ldr	r0, [r7, #12]
 8004f82:	f7ff ffbd 	bl	8004f00 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2201      	movs	r2, #1
 8004f8a:	711a      	strb	r2, [r3, #4]
}
 8004f8c:	bf00      	nop
 8004f8e:	3710      	adds	r7, #16
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd80      	pop	{r7, pc}

08004f94 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b086      	sub	sp, #24
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004f9c:	f7fd fed2 	bl	8002d44 <HAL_GetTick>
 8004fa0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d101      	bne.n	8004fac <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004fa8:	2301      	movs	r3, #1
 8004faa:	e316      	b.n	80055da <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a66      	ldr	r2, [pc, #408]	; (800514c <HAL_DMA_Init+0x1b8>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d04a      	beq.n	800504c <HAL_DMA_Init+0xb8>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a65      	ldr	r2, [pc, #404]	; (8005150 <HAL_DMA_Init+0x1bc>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d045      	beq.n	800504c <HAL_DMA_Init+0xb8>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a63      	ldr	r2, [pc, #396]	; (8005154 <HAL_DMA_Init+0x1c0>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d040      	beq.n	800504c <HAL_DMA_Init+0xb8>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4a62      	ldr	r2, [pc, #392]	; (8005158 <HAL_DMA_Init+0x1c4>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d03b      	beq.n	800504c <HAL_DMA_Init+0xb8>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a60      	ldr	r2, [pc, #384]	; (800515c <HAL_DMA_Init+0x1c8>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d036      	beq.n	800504c <HAL_DMA_Init+0xb8>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a5f      	ldr	r2, [pc, #380]	; (8005160 <HAL_DMA_Init+0x1cc>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d031      	beq.n	800504c <HAL_DMA_Init+0xb8>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a5d      	ldr	r2, [pc, #372]	; (8005164 <HAL_DMA_Init+0x1d0>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d02c      	beq.n	800504c <HAL_DMA_Init+0xb8>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a5c      	ldr	r2, [pc, #368]	; (8005168 <HAL_DMA_Init+0x1d4>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d027      	beq.n	800504c <HAL_DMA_Init+0xb8>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a5a      	ldr	r2, [pc, #360]	; (800516c <HAL_DMA_Init+0x1d8>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d022      	beq.n	800504c <HAL_DMA_Init+0xb8>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a59      	ldr	r2, [pc, #356]	; (8005170 <HAL_DMA_Init+0x1dc>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d01d      	beq.n	800504c <HAL_DMA_Init+0xb8>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a57      	ldr	r2, [pc, #348]	; (8005174 <HAL_DMA_Init+0x1e0>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d018      	beq.n	800504c <HAL_DMA_Init+0xb8>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a56      	ldr	r2, [pc, #344]	; (8005178 <HAL_DMA_Init+0x1e4>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d013      	beq.n	800504c <HAL_DMA_Init+0xb8>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a54      	ldr	r2, [pc, #336]	; (800517c <HAL_DMA_Init+0x1e8>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d00e      	beq.n	800504c <HAL_DMA_Init+0xb8>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a53      	ldr	r2, [pc, #332]	; (8005180 <HAL_DMA_Init+0x1ec>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d009      	beq.n	800504c <HAL_DMA_Init+0xb8>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a51      	ldr	r2, [pc, #324]	; (8005184 <HAL_DMA_Init+0x1f0>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d004      	beq.n	800504c <HAL_DMA_Init+0xb8>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a50      	ldr	r2, [pc, #320]	; (8005188 <HAL_DMA_Init+0x1f4>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d101      	bne.n	8005050 <HAL_DMA_Init+0xbc>
 800504c:	2301      	movs	r3, #1
 800504e:	e000      	b.n	8005052 <HAL_DMA_Init+0xbe>
 8005050:	2300      	movs	r3, #0
 8005052:	2b00      	cmp	r3, #0
 8005054:	f000 813b 	beq.w	80052ce <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2202      	movs	r2, #2
 800505c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2200      	movs	r2, #0
 8005064:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a37      	ldr	r2, [pc, #220]	; (800514c <HAL_DMA_Init+0x1b8>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d04a      	beq.n	8005108 <HAL_DMA_Init+0x174>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a36      	ldr	r2, [pc, #216]	; (8005150 <HAL_DMA_Init+0x1bc>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d045      	beq.n	8005108 <HAL_DMA_Init+0x174>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a34      	ldr	r2, [pc, #208]	; (8005154 <HAL_DMA_Init+0x1c0>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d040      	beq.n	8005108 <HAL_DMA_Init+0x174>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a33      	ldr	r2, [pc, #204]	; (8005158 <HAL_DMA_Init+0x1c4>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d03b      	beq.n	8005108 <HAL_DMA_Init+0x174>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a31      	ldr	r2, [pc, #196]	; (800515c <HAL_DMA_Init+0x1c8>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d036      	beq.n	8005108 <HAL_DMA_Init+0x174>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a30      	ldr	r2, [pc, #192]	; (8005160 <HAL_DMA_Init+0x1cc>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d031      	beq.n	8005108 <HAL_DMA_Init+0x174>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a2e      	ldr	r2, [pc, #184]	; (8005164 <HAL_DMA_Init+0x1d0>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d02c      	beq.n	8005108 <HAL_DMA_Init+0x174>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a2d      	ldr	r2, [pc, #180]	; (8005168 <HAL_DMA_Init+0x1d4>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d027      	beq.n	8005108 <HAL_DMA_Init+0x174>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a2b      	ldr	r2, [pc, #172]	; (800516c <HAL_DMA_Init+0x1d8>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d022      	beq.n	8005108 <HAL_DMA_Init+0x174>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a2a      	ldr	r2, [pc, #168]	; (8005170 <HAL_DMA_Init+0x1dc>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d01d      	beq.n	8005108 <HAL_DMA_Init+0x174>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a28      	ldr	r2, [pc, #160]	; (8005174 <HAL_DMA_Init+0x1e0>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d018      	beq.n	8005108 <HAL_DMA_Init+0x174>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a27      	ldr	r2, [pc, #156]	; (8005178 <HAL_DMA_Init+0x1e4>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d013      	beq.n	8005108 <HAL_DMA_Init+0x174>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a25      	ldr	r2, [pc, #148]	; (800517c <HAL_DMA_Init+0x1e8>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d00e      	beq.n	8005108 <HAL_DMA_Init+0x174>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a24      	ldr	r2, [pc, #144]	; (8005180 <HAL_DMA_Init+0x1ec>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d009      	beq.n	8005108 <HAL_DMA_Init+0x174>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a22      	ldr	r2, [pc, #136]	; (8005184 <HAL_DMA_Init+0x1f0>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d004      	beq.n	8005108 <HAL_DMA_Init+0x174>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a21      	ldr	r2, [pc, #132]	; (8005188 <HAL_DMA_Init+0x1f4>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d108      	bne.n	800511a <HAL_DMA_Init+0x186>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f022 0201 	bic.w	r2, r2, #1
 8005116:	601a      	str	r2, [r3, #0]
 8005118:	e007      	b.n	800512a <HAL_DMA_Init+0x196>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	681a      	ldr	r2, [r3, #0]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f022 0201 	bic.w	r2, r2, #1
 8005128:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800512a:	e02f      	b.n	800518c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800512c:	f7fd fe0a 	bl	8002d44 <HAL_GetTick>
 8005130:	4602      	mov	r2, r0
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	1ad3      	subs	r3, r2, r3
 8005136:	2b05      	cmp	r3, #5
 8005138:	d928      	bls.n	800518c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2220      	movs	r2, #32
 800513e:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2203      	movs	r2, #3
 8005144:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8005148:	2301      	movs	r3, #1
 800514a:	e246      	b.n	80055da <HAL_DMA_Init+0x646>
 800514c:	40020010 	.word	0x40020010
 8005150:	40020028 	.word	0x40020028
 8005154:	40020040 	.word	0x40020040
 8005158:	40020058 	.word	0x40020058
 800515c:	40020070 	.word	0x40020070
 8005160:	40020088 	.word	0x40020088
 8005164:	400200a0 	.word	0x400200a0
 8005168:	400200b8 	.word	0x400200b8
 800516c:	40020410 	.word	0x40020410
 8005170:	40020428 	.word	0x40020428
 8005174:	40020440 	.word	0x40020440
 8005178:	40020458 	.word	0x40020458
 800517c:	40020470 	.word	0x40020470
 8005180:	40020488 	.word	0x40020488
 8005184:	400204a0 	.word	0x400204a0
 8005188:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f003 0301 	and.w	r3, r3, #1
 8005196:	2b00      	cmp	r3, #0
 8005198:	d1c8      	bne.n	800512c <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80051a2:	697a      	ldr	r2, [r7, #20]
 80051a4:	4b83      	ldr	r3, [pc, #524]	; (80053b4 <HAL_DMA_Init+0x420>)
 80051a6:	4013      	ands	r3, r2
 80051a8:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80051b2:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	691b      	ldr	r3, [r3, #16]
 80051b8:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80051be:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	699b      	ldr	r3, [r3, #24]
 80051c4:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80051ca:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6a1b      	ldr	r3, [r3, #32]
 80051d0:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80051d2:	697a      	ldr	r2, [r7, #20]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051dc:	2b04      	cmp	r3, #4
 80051de:	d107      	bne.n	80051f0 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051e8:	4313      	orrs	r3, r2
 80051ea:	697a      	ldr	r2, [r7, #20]
 80051ec:	4313      	orrs	r3, r2
 80051ee:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80051f0:	4b71      	ldr	r3, [pc, #452]	; (80053b8 <HAL_DMA_Init+0x424>)
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	4b71      	ldr	r3, [pc, #452]	; (80053bc <HAL_DMA_Init+0x428>)
 80051f6:	4013      	ands	r3, r2
 80051f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80051fc:	d328      	bcc.n	8005250 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	2b28      	cmp	r3, #40	; 0x28
 8005204:	d903      	bls.n	800520e <HAL_DMA_Init+0x27a>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	2b2e      	cmp	r3, #46	; 0x2e
 800520c:	d917      	bls.n	800523e <HAL_DMA_Init+0x2aa>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	2b3e      	cmp	r3, #62	; 0x3e
 8005214:	d903      	bls.n	800521e <HAL_DMA_Init+0x28a>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	2b42      	cmp	r3, #66	; 0x42
 800521c:	d90f      	bls.n	800523e <HAL_DMA_Init+0x2aa>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	2b46      	cmp	r3, #70	; 0x46
 8005224:	d903      	bls.n	800522e <HAL_DMA_Init+0x29a>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	2b48      	cmp	r3, #72	; 0x48
 800522c:	d907      	bls.n	800523e <HAL_DMA_Init+0x2aa>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	2b4e      	cmp	r3, #78	; 0x4e
 8005234:	d905      	bls.n	8005242 <HAL_DMA_Init+0x2ae>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	2b52      	cmp	r3, #82	; 0x52
 800523c:	d801      	bhi.n	8005242 <HAL_DMA_Init+0x2ae>
 800523e:	2301      	movs	r3, #1
 8005240:	e000      	b.n	8005244 <HAL_DMA_Init+0x2b0>
 8005242:	2300      	movs	r3, #0
 8005244:	2b00      	cmp	r3, #0
 8005246:	d003      	beq.n	8005250 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800524e:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	697a      	ldr	r2, [r7, #20]
 8005256:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	695b      	ldr	r3, [r3, #20]
 800525e:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	f023 0307 	bic.w	r3, r3, #7
 8005266:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800526c:	697a      	ldr	r2, [r7, #20]
 800526e:	4313      	orrs	r3, r2
 8005270:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005276:	2b04      	cmp	r3, #4
 8005278:	d117      	bne.n	80052aa <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800527e:	697a      	ldr	r2, [r7, #20]
 8005280:	4313      	orrs	r3, r2
 8005282:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005288:	2b00      	cmp	r3, #0
 800528a:	d00e      	beq.n	80052aa <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800528c:	6878      	ldr	r0, [r7, #4]
 800528e:	f002 fb33 	bl	80078f8 <DMA_CheckFifoParam>
 8005292:	4603      	mov	r3, r0
 8005294:	2b00      	cmp	r3, #0
 8005296:	d008      	beq.n	80052aa <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2240      	movs	r2, #64	; 0x40
 800529c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2201      	movs	r2, #1
 80052a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e197      	b.n	80055da <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	697a      	ldr	r2, [r7, #20]
 80052b0:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80052b2:	6878      	ldr	r0, [r7, #4]
 80052b4:	f002 fa6e 	bl	8007794 <DMA_CalcBaseAndBitshift>
 80052b8:	4603      	mov	r3, r0
 80052ba:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052c0:	f003 031f 	and.w	r3, r3, #31
 80052c4:	223f      	movs	r2, #63	; 0x3f
 80052c6:	409a      	lsls	r2, r3
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	609a      	str	r2, [r3, #8]
 80052cc:	e0cd      	b.n	800546a <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a3b      	ldr	r2, [pc, #236]	; (80053c0 <HAL_DMA_Init+0x42c>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d022      	beq.n	800531e <HAL_DMA_Init+0x38a>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a39      	ldr	r2, [pc, #228]	; (80053c4 <HAL_DMA_Init+0x430>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d01d      	beq.n	800531e <HAL_DMA_Init+0x38a>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a38      	ldr	r2, [pc, #224]	; (80053c8 <HAL_DMA_Init+0x434>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d018      	beq.n	800531e <HAL_DMA_Init+0x38a>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a36      	ldr	r2, [pc, #216]	; (80053cc <HAL_DMA_Init+0x438>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d013      	beq.n	800531e <HAL_DMA_Init+0x38a>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a35      	ldr	r2, [pc, #212]	; (80053d0 <HAL_DMA_Init+0x43c>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d00e      	beq.n	800531e <HAL_DMA_Init+0x38a>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a33      	ldr	r2, [pc, #204]	; (80053d4 <HAL_DMA_Init+0x440>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d009      	beq.n	800531e <HAL_DMA_Init+0x38a>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a32      	ldr	r2, [pc, #200]	; (80053d8 <HAL_DMA_Init+0x444>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d004      	beq.n	800531e <HAL_DMA_Init+0x38a>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a30      	ldr	r2, [pc, #192]	; (80053dc <HAL_DMA_Init+0x448>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d101      	bne.n	8005322 <HAL_DMA_Init+0x38e>
 800531e:	2301      	movs	r3, #1
 8005320:	e000      	b.n	8005324 <HAL_DMA_Init+0x390>
 8005322:	2300      	movs	r3, #0
 8005324:	2b00      	cmp	r3, #0
 8005326:	f000 8097 	beq.w	8005458 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	4a24      	ldr	r2, [pc, #144]	; (80053c0 <HAL_DMA_Init+0x42c>)
 8005330:	4293      	cmp	r3, r2
 8005332:	d021      	beq.n	8005378 <HAL_DMA_Init+0x3e4>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a22      	ldr	r2, [pc, #136]	; (80053c4 <HAL_DMA_Init+0x430>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d01c      	beq.n	8005378 <HAL_DMA_Init+0x3e4>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4a21      	ldr	r2, [pc, #132]	; (80053c8 <HAL_DMA_Init+0x434>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d017      	beq.n	8005378 <HAL_DMA_Init+0x3e4>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a1f      	ldr	r2, [pc, #124]	; (80053cc <HAL_DMA_Init+0x438>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d012      	beq.n	8005378 <HAL_DMA_Init+0x3e4>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4a1e      	ldr	r2, [pc, #120]	; (80053d0 <HAL_DMA_Init+0x43c>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d00d      	beq.n	8005378 <HAL_DMA_Init+0x3e4>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a1c      	ldr	r2, [pc, #112]	; (80053d4 <HAL_DMA_Init+0x440>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d008      	beq.n	8005378 <HAL_DMA_Init+0x3e4>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a1b      	ldr	r2, [pc, #108]	; (80053d8 <HAL_DMA_Init+0x444>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d003      	beq.n	8005378 <HAL_DMA_Init+0x3e4>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a19      	ldr	r2, [pc, #100]	; (80053dc <HAL_DMA_Init+0x448>)
 8005376:	4293      	cmp	r3, r2
 8005378:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2202      	movs	r2, #2
 800537e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8005392:	697a      	ldr	r2, [r7, #20]
 8005394:	4b12      	ldr	r3, [pc, #72]	; (80053e0 <HAL_DMA_Init+0x44c>)
 8005396:	4013      	ands	r3, r2
 8005398:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	2b40      	cmp	r3, #64	; 0x40
 80053a0:	d020      	beq.n	80053e4 <HAL_DMA_Init+0x450>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	2b80      	cmp	r3, #128	; 0x80
 80053a8:	d102      	bne.n	80053b0 <HAL_DMA_Init+0x41c>
 80053aa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80053ae:	e01a      	b.n	80053e6 <HAL_DMA_Init+0x452>
 80053b0:	2300      	movs	r3, #0
 80053b2:	e018      	b.n	80053e6 <HAL_DMA_Init+0x452>
 80053b4:	fe10803f 	.word	0xfe10803f
 80053b8:	5c001000 	.word	0x5c001000
 80053bc:	ffff0000 	.word	0xffff0000
 80053c0:	58025408 	.word	0x58025408
 80053c4:	5802541c 	.word	0x5802541c
 80053c8:	58025430 	.word	0x58025430
 80053cc:	58025444 	.word	0x58025444
 80053d0:	58025458 	.word	0x58025458
 80053d4:	5802546c 	.word	0x5802546c
 80053d8:	58025480 	.word	0x58025480
 80053dc:	58025494 	.word	0x58025494
 80053e0:	fffe000f 	.word	0xfffe000f
 80053e4:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80053e6:	687a      	ldr	r2, [r7, #4]
 80053e8:	68d2      	ldr	r2, [r2, #12]
 80053ea:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80053ec:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	691b      	ldr	r3, [r3, #16]
 80053f2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80053f4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	695b      	ldr	r3, [r3, #20]
 80053fa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80053fc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	699b      	ldr	r3, [r3, #24]
 8005402:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005404:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	69db      	ldr	r3, [r3, #28]
 800540a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800540c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6a1b      	ldr	r3, [r3, #32]
 8005412:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005414:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005416:	697a      	ldr	r2, [r7, #20]
 8005418:	4313      	orrs	r3, r2
 800541a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	697a      	ldr	r2, [r7, #20]
 8005422:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	461a      	mov	r2, r3
 800542a:	4b6e      	ldr	r3, [pc, #440]	; (80055e4 <HAL_DMA_Init+0x650>)
 800542c:	4413      	add	r3, r2
 800542e:	4a6e      	ldr	r2, [pc, #440]	; (80055e8 <HAL_DMA_Init+0x654>)
 8005430:	fba2 2303 	umull	r2, r3, r2, r3
 8005434:	091b      	lsrs	r3, r3, #4
 8005436:	009a      	lsls	r2, r3, #2
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f002 f9a9 	bl	8007794 <DMA_CalcBaseAndBitshift>
 8005442:	4603      	mov	r3, r0
 8005444:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800544a:	f003 031f 	and.w	r3, r3, #31
 800544e:	2201      	movs	r2, #1
 8005450:	409a      	lsls	r2, r3
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	605a      	str	r2, [r3, #4]
 8005456:	e008      	b.n	800546a <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2240      	movs	r2, #64	; 0x40
 800545c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2203      	movs	r2, #3
 8005462:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	e0b7      	b.n	80055da <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4a5f      	ldr	r2, [pc, #380]	; (80055ec <HAL_DMA_Init+0x658>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d072      	beq.n	800555a <HAL_DMA_Init+0x5c6>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4a5d      	ldr	r2, [pc, #372]	; (80055f0 <HAL_DMA_Init+0x65c>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d06d      	beq.n	800555a <HAL_DMA_Init+0x5c6>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4a5c      	ldr	r2, [pc, #368]	; (80055f4 <HAL_DMA_Init+0x660>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d068      	beq.n	800555a <HAL_DMA_Init+0x5c6>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a5a      	ldr	r2, [pc, #360]	; (80055f8 <HAL_DMA_Init+0x664>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d063      	beq.n	800555a <HAL_DMA_Init+0x5c6>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a59      	ldr	r2, [pc, #356]	; (80055fc <HAL_DMA_Init+0x668>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d05e      	beq.n	800555a <HAL_DMA_Init+0x5c6>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a57      	ldr	r2, [pc, #348]	; (8005600 <HAL_DMA_Init+0x66c>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d059      	beq.n	800555a <HAL_DMA_Init+0x5c6>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4a56      	ldr	r2, [pc, #344]	; (8005604 <HAL_DMA_Init+0x670>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d054      	beq.n	800555a <HAL_DMA_Init+0x5c6>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a54      	ldr	r2, [pc, #336]	; (8005608 <HAL_DMA_Init+0x674>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d04f      	beq.n	800555a <HAL_DMA_Init+0x5c6>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4a53      	ldr	r2, [pc, #332]	; (800560c <HAL_DMA_Init+0x678>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d04a      	beq.n	800555a <HAL_DMA_Init+0x5c6>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a51      	ldr	r2, [pc, #324]	; (8005610 <HAL_DMA_Init+0x67c>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d045      	beq.n	800555a <HAL_DMA_Init+0x5c6>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4a50      	ldr	r2, [pc, #320]	; (8005614 <HAL_DMA_Init+0x680>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d040      	beq.n	800555a <HAL_DMA_Init+0x5c6>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a4e      	ldr	r2, [pc, #312]	; (8005618 <HAL_DMA_Init+0x684>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d03b      	beq.n	800555a <HAL_DMA_Init+0x5c6>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a4d      	ldr	r2, [pc, #308]	; (800561c <HAL_DMA_Init+0x688>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d036      	beq.n	800555a <HAL_DMA_Init+0x5c6>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a4b      	ldr	r2, [pc, #300]	; (8005620 <HAL_DMA_Init+0x68c>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d031      	beq.n	800555a <HAL_DMA_Init+0x5c6>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a4a      	ldr	r2, [pc, #296]	; (8005624 <HAL_DMA_Init+0x690>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d02c      	beq.n	800555a <HAL_DMA_Init+0x5c6>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a48      	ldr	r2, [pc, #288]	; (8005628 <HAL_DMA_Init+0x694>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d027      	beq.n	800555a <HAL_DMA_Init+0x5c6>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a47      	ldr	r2, [pc, #284]	; (800562c <HAL_DMA_Init+0x698>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d022      	beq.n	800555a <HAL_DMA_Init+0x5c6>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a45      	ldr	r2, [pc, #276]	; (8005630 <HAL_DMA_Init+0x69c>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d01d      	beq.n	800555a <HAL_DMA_Init+0x5c6>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4a44      	ldr	r2, [pc, #272]	; (8005634 <HAL_DMA_Init+0x6a0>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d018      	beq.n	800555a <HAL_DMA_Init+0x5c6>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4a42      	ldr	r2, [pc, #264]	; (8005638 <HAL_DMA_Init+0x6a4>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d013      	beq.n	800555a <HAL_DMA_Init+0x5c6>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4a41      	ldr	r2, [pc, #260]	; (800563c <HAL_DMA_Init+0x6a8>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d00e      	beq.n	800555a <HAL_DMA_Init+0x5c6>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a3f      	ldr	r2, [pc, #252]	; (8005640 <HAL_DMA_Init+0x6ac>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d009      	beq.n	800555a <HAL_DMA_Init+0x5c6>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4a3e      	ldr	r2, [pc, #248]	; (8005644 <HAL_DMA_Init+0x6b0>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d004      	beq.n	800555a <HAL_DMA_Init+0x5c6>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a3c      	ldr	r2, [pc, #240]	; (8005648 <HAL_DMA_Init+0x6b4>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d101      	bne.n	800555e <HAL_DMA_Init+0x5ca>
 800555a:	2301      	movs	r3, #1
 800555c:	e000      	b.n	8005560 <HAL_DMA_Init+0x5cc>
 800555e:	2300      	movs	r3, #0
 8005560:	2b00      	cmp	r3, #0
 8005562:	d032      	beq.n	80055ca <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005564:	6878      	ldr	r0, [r7, #4]
 8005566:	f002 fa43 	bl	80079f0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	2b80      	cmp	r3, #128	; 0x80
 8005570:	d102      	bne.n	8005578 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2200      	movs	r2, #0
 8005576:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	685a      	ldr	r2, [r3, #4]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005580:	b2d2      	uxtb	r2, r2
 8005582:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005588:	687a      	ldr	r2, [r7, #4]
 800558a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800558c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d010      	beq.n	80055b8 <HAL_DMA_Init+0x624>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	2b08      	cmp	r3, #8
 800559c:	d80c      	bhi.n	80055b8 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f002 fac0 	bl	8007b24 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80055a8:	2200      	movs	r2, #0
 80055aa:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055b0:	687a      	ldr	r2, [r7, #4]
 80055b2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80055b4:	605a      	str	r2, [r3, #4]
 80055b6:	e008      	b.n	80055ca <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2200      	movs	r2, #0
 80055bc:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2200      	movs	r2, #0
 80055c2:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2200      	movs	r2, #0
 80055c8:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2200      	movs	r2, #0
 80055ce:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2201      	movs	r2, #1
 80055d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80055d8:	2300      	movs	r3, #0
}
 80055da:	4618      	mov	r0, r3
 80055dc:	3718      	adds	r7, #24
 80055de:	46bd      	mov	sp, r7
 80055e0:	bd80      	pop	{r7, pc}
 80055e2:	bf00      	nop
 80055e4:	a7fdabf8 	.word	0xa7fdabf8
 80055e8:	cccccccd 	.word	0xcccccccd
 80055ec:	40020010 	.word	0x40020010
 80055f0:	40020028 	.word	0x40020028
 80055f4:	40020040 	.word	0x40020040
 80055f8:	40020058 	.word	0x40020058
 80055fc:	40020070 	.word	0x40020070
 8005600:	40020088 	.word	0x40020088
 8005604:	400200a0 	.word	0x400200a0
 8005608:	400200b8 	.word	0x400200b8
 800560c:	40020410 	.word	0x40020410
 8005610:	40020428 	.word	0x40020428
 8005614:	40020440 	.word	0x40020440
 8005618:	40020458 	.word	0x40020458
 800561c:	40020470 	.word	0x40020470
 8005620:	40020488 	.word	0x40020488
 8005624:	400204a0 	.word	0x400204a0
 8005628:	400204b8 	.word	0x400204b8
 800562c:	58025408 	.word	0x58025408
 8005630:	5802541c 	.word	0x5802541c
 8005634:	58025430 	.word	0x58025430
 8005638:	58025444 	.word	0x58025444
 800563c:	58025458 	.word	0x58025458
 8005640:	5802546c 	.word	0x5802546c
 8005644:	58025480 	.word	0x58025480
 8005648:	58025494 	.word	0x58025494

0800564c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b086      	sub	sp, #24
 8005650:	af00      	add	r7, sp, #0
 8005652:	60f8      	str	r0, [r7, #12]
 8005654:	60b9      	str	r1, [r7, #8]
 8005656:	607a      	str	r2, [r7, #4]
 8005658:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800565a:	2300      	movs	r3, #0
 800565c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d101      	bne.n	8005668 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8005664:	2301      	movs	r3, #1
 8005666:	e226      	b.n	8005ab6 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800566e:	2b01      	cmp	r3, #1
 8005670:	d101      	bne.n	8005676 <HAL_DMA_Start_IT+0x2a>
 8005672:	2302      	movs	r3, #2
 8005674:	e21f      	b.n	8005ab6 <HAL_DMA_Start_IT+0x46a>
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2201      	movs	r2, #1
 800567a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005684:	b2db      	uxtb	r3, r3
 8005686:	2b01      	cmp	r3, #1
 8005688:	f040 820a 	bne.w	8005aa0 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2202      	movs	r2, #2
 8005690:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2200      	movs	r2, #0
 8005698:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	4a68      	ldr	r2, [pc, #416]	; (8005840 <HAL_DMA_Start_IT+0x1f4>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d04a      	beq.n	800573a <HAL_DMA_Start_IT+0xee>
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a66      	ldr	r2, [pc, #408]	; (8005844 <HAL_DMA_Start_IT+0x1f8>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d045      	beq.n	800573a <HAL_DMA_Start_IT+0xee>
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4a65      	ldr	r2, [pc, #404]	; (8005848 <HAL_DMA_Start_IT+0x1fc>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d040      	beq.n	800573a <HAL_DMA_Start_IT+0xee>
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a63      	ldr	r2, [pc, #396]	; (800584c <HAL_DMA_Start_IT+0x200>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d03b      	beq.n	800573a <HAL_DMA_Start_IT+0xee>
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4a62      	ldr	r2, [pc, #392]	; (8005850 <HAL_DMA_Start_IT+0x204>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d036      	beq.n	800573a <HAL_DMA_Start_IT+0xee>
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a60      	ldr	r2, [pc, #384]	; (8005854 <HAL_DMA_Start_IT+0x208>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d031      	beq.n	800573a <HAL_DMA_Start_IT+0xee>
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a5f      	ldr	r2, [pc, #380]	; (8005858 <HAL_DMA_Start_IT+0x20c>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d02c      	beq.n	800573a <HAL_DMA_Start_IT+0xee>
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a5d      	ldr	r2, [pc, #372]	; (800585c <HAL_DMA_Start_IT+0x210>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d027      	beq.n	800573a <HAL_DMA_Start_IT+0xee>
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4a5c      	ldr	r2, [pc, #368]	; (8005860 <HAL_DMA_Start_IT+0x214>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d022      	beq.n	800573a <HAL_DMA_Start_IT+0xee>
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a5a      	ldr	r2, [pc, #360]	; (8005864 <HAL_DMA_Start_IT+0x218>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d01d      	beq.n	800573a <HAL_DMA_Start_IT+0xee>
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a59      	ldr	r2, [pc, #356]	; (8005868 <HAL_DMA_Start_IT+0x21c>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d018      	beq.n	800573a <HAL_DMA_Start_IT+0xee>
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a57      	ldr	r2, [pc, #348]	; (800586c <HAL_DMA_Start_IT+0x220>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d013      	beq.n	800573a <HAL_DMA_Start_IT+0xee>
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a56      	ldr	r2, [pc, #344]	; (8005870 <HAL_DMA_Start_IT+0x224>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d00e      	beq.n	800573a <HAL_DMA_Start_IT+0xee>
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a54      	ldr	r2, [pc, #336]	; (8005874 <HAL_DMA_Start_IT+0x228>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d009      	beq.n	800573a <HAL_DMA_Start_IT+0xee>
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a53      	ldr	r2, [pc, #332]	; (8005878 <HAL_DMA_Start_IT+0x22c>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d004      	beq.n	800573a <HAL_DMA_Start_IT+0xee>
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a51      	ldr	r2, [pc, #324]	; (800587c <HAL_DMA_Start_IT+0x230>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d108      	bne.n	800574c <HAL_DMA_Start_IT+0x100>
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	681a      	ldr	r2, [r3, #0]
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f022 0201 	bic.w	r2, r2, #1
 8005748:	601a      	str	r2, [r3, #0]
 800574a:	e007      	b.n	800575c <HAL_DMA_Start_IT+0x110>
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	681a      	ldr	r2, [r3, #0]
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f022 0201 	bic.w	r2, r2, #1
 800575a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	687a      	ldr	r2, [r7, #4]
 8005760:	68b9      	ldr	r1, [r7, #8]
 8005762:	68f8      	ldr	r0, [r7, #12]
 8005764:	f001 fe6a 	bl	800743c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a34      	ldr	r2, [pc, #208]	; (8005840 <HAL_DMA_Start_IT+0x1f4>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d04a      	beq.n	8005808 <HAL_DMA_Start_IT+0x1bc>
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a33      	ldr	r2, [pc, #204]	; (8005844 <HAL_DMA_Start_IT+0x1f8>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d045      	beq.n	8005808 <HAL_DMA_Start_IT+0x1bc>
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a31      	ldr	r2, [pc, #196]	; (8005848 <HAL_DMA_Start_IT+0x1fc>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d040      	beq.n	8005808 <HAL_DMA_Start_IT+0x1bc>
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a30      	ldr	r2, [pc, #192]	; (800584c <HAL_DMA_Start_IT+0x200>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d03b      	beq.n	8005808 <HAL_DMA_Start_IT+0x1bc>
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a2e      	ldr	r2, [pc, #184]	; (8005850 <HAL_DMA_Start_IT+0x204>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d036      	beq.n	8005808 <HAL_DMA_Start_IT+0x1bc>
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4a2d      	ldr	r2, [pc, #180]	; (8005854 <HAL_DMA_Start_IT+0x208>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d031      	beq.n	8005808 <HAL_DMA_Start_IT+0x1bc>
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a2b      	ldr	r2, [pc, #172]	; (8005858 <HAL_DMA_Start_IT+0x20c>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d02c      	beq.n	8005808 <HAL_DMA_Start_IT+0x1bc>
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a2a      	ldr	r2, [pc, #168]	; (800585c <HAL_DMA_Start_IT+0x210>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d027      	beq.n	8005808 <HAL_DMA_Start_IT+0x1bc>
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a28      	ldr	r2, [pc, #160]	; (8005860 <HAL_DMA_Start_IT+0x214>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d022      	beq.n	8005808 <HAL_DMA_Start_IT+0x1bc>
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	4a27      	ldr	r2, [pc, #156]	; (8005864 <HAL_DMA_Start_IT+0x218>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d01d      	beq.n	8005808 <HAL_DMA_Start_IT+0x1bc>
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a25      	ldr	r2, [pc, #148]	; (8005868 <HAL_DMA_Start_IT+0x21c>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d018      	beq.n	8005808 <HAL_DMA_Start_IT+0x1bc>
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a24      	ldr	r2, [pc, #144]	; (800586c <HAL_DMA_Start_IT+0x220>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d013      	beq.n	8005808 <HAL_DMA_Start_IT+0x1bc>
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a22      	ldr	r2, [pc, #136]	; (8005870 <HAL_DMA_Start_IT+0x224>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d00e      	beq.n	8005808 <HAL_DMA_Start_IT+0x1bc>
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a21      	ldr	r2, [pc, #132]	; (8005874 <HAL_DMA_Start_IT+0x228>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d009      	beq.n	8005808 <HAL_DMA_Start_IT+0x1bc>
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a1f      	ldr	r2, [pc, #124]	; (8005878 <HAL_DMA_Start_IT+0x22c>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d004      	beq.n	8005808 <HAL_DMA_Start_IT+0x1bc>
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a1e      	ldr	r2, [pc, #120]	; (800587c <HAL_DMA_Start_IT+0x230>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d101      	bne.n	800580c <HAL_DMA_Start_IT+0x1c0>
 8005808:	2301      	movs	r3, #1
 800580a:	e000      	b.n	800580e <HAL_DMA_Start_IT+0x1c2>
 800580c:	2300      	movs	r3, #0
 800580e:	2b00      	cmp	r3, #0
 8005810:	d036      	beq.n	8005880 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f023 021e 	bic.w	r2, r3, #30
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f042 0216 	orr.w	r2, r2, #22
 8005824:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800582a:	2b00      	cmp	r3, #0
 800582c:	d03e      	beq.n	80058ac <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	681a      	ldr	r2, [r3, #0]
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f042 0208 	orr.w	r2, r2, #8
 800583c:	601a      	str	r2, [r3, #0]
 800583e:	e035      	b.n	80058ac <HAL_DMA_Start_IT+0x260>
 8005840:	40020010 	.word	0x40020010
 8005844:	40020028 	.word	0x40020028
 8005848:	40020040 	.word	0x40020040
 800584c:	40020058 	.word	0x40020058
 8005850:	40020070 	.word	0x40020070
 8005854:	40020088 	.word	0x40020088
 8005858:	400200a0 	.word	0x400200a0
 800585c:	400200b8 	.word	0x400200b8
 8005860:	40020410 	.word	0x40020410
 8005864:	40020428 	.word	0x40020428
 8005868:	40020440 	.word	0x40020440
 800586c:	40020458 	.word	0x40020458
 8005870:	40020470 	.word	0x40020470
 8005874:	40020488 	.word	0x40020488
 8005878:	400204a0 	.word	0x400204a0
 800587c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f023 020e 	bic.w	r2, r3, #14
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f042 020a 	orr.w	r2, r2, #10
 8005892:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005898:	2b00      	cmp	r3, #0
 800589a:	d007      	beq.n	80058ac <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	681a      	ldr	r2, [r3, #0]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f042 0204 	orr.w	r2, r2, #4
 80058aa:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	4a83      	ldr	r2, [pc, #524]	; (8005ac0 <HAL_DMA_Start_IT+0x474>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d072      	beq.n	800599c <HAL_DMA_Start_IT+0x350>
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4a82      	ldr	r2, [pc, #520]	; (8005ac4 <HAL_DMA_Start_IT+0x478>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d06d      	beq.n	800599c <HAL_DMA_Start_IT+0x350>
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a80      	ldr	r2, [pc, #512]	; (8005ac8 <HAL_DMA_Start_IT+0x47c>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d068      	beq.n	800599c <HAL_DMA_Start_IT+0x350>
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a7f      	ldr	r2, [pc, #508]	; (8005acc <HAL_DMA_Start_IT+0x480>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d063      	beq.n	800599c <HAL_DMA_Start_IT+0x350>
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a7d      	ldr	r2, [pc, #500]	; (8005ad0 <HAL_DMA_Start_IT+0x484>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d05e      	beq.n	800599c <HAL_DMA_Start_IT+0x350>
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a7c      	ldr	r2, [pc, #496]	; (8005ad4 <HAL_DMA_Start_IT+0x488>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d059      	beq.n	800599c <HAL_DMA_Start_IT+0x350>
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a7a      	ldr	r2, [pc, #488]	; (8005ad8 <HAL_DMA_Start_IT+0x48c>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d054      	beq.n	800599c <HAL_DMA_Start_IT+0x350>
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a79      	ldr	r2, [pc, #484]	; (8005adc <HAL_DMA_Start_IT+0x490>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d04f      	beq.n	800599c <HAL_DMA_Start_IT+0x350>
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a77      	ldr	r2, [pc, #476]	; (8005ae0 <HAL_DMA_Start_IT+0x494>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d04a      	beq.n	800599c <HAL_DMA_Start_IT+0x350>
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a76      	ldr	r2, [pc, #472]	; (8005ae4 <HAL_DMA_Start_IT+0x498>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d045      	beq.n	800599c <HAL_DMA_Start_IT+0x350>
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a74      	ldr	r2, [pc, #464]	; (8005ae8 <HAL_DMA_Start_IT+0x49c>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d040      	beq.n	800599c <HAL_DMA_Start_IT+0x350>
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a73      	ldr	r2, [pc, #460]	; (8005aec <HAL_DMA_Start_IT+0x4a0>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d03b      	beq.n	800599c <HAL_DMA_Start_IT+0x350>
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a71      	ldr	r2, [pc, #452]	; (8005af0 <HAL_DMA_Start_IT+0x4a4>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d036      	beq.n	800599c <HAL_DMA_Start_IT+0x350>
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a70      	ldr	r2, [pc, #448]	; (8005af4 <HAL_DMA_Start_IT+0x4a8>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d031      	beq.n	800599c <HAL_DMA_Start_IT+0x350>
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a6e      	ldr	r2, [pc, #440]	; (8005af8 <HAL_DMA_Start_IT+0x4ac>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d02c      	beq.n	800599c <HAL_DMA_Start_IT+0x350>
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a6d      	ldr	r2, [pc, #436]	; (8005afc <HAL_DMA_Start_IT+0x4b0>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d027      	beq.n	800599c <HAL_DMA_Start_IT+0x350>
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a6b      	ldr	r2, [pc, #428]	; (8005b00 <HAL_DMA_Start_IT+0x4b4>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d022      	beq.n	800599c <HAL_DMA_Start_IT+0x350>
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a6a      	ldr	r2, [pc, #424]	; (8005b04 <HAL_DMA_Start_IT+0x4b8>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d01d      	beq.n	800599c <HAL_DMA_Start_IT+0x350>
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a68      	ldr	r2, [pc, #416]	; (8005b08 <HAL_DMA_Start_IT+0x4bc>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d018      	beq.n	800599c <HAL_DMA_Start_IT+0x350>
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a67      	ldr	r2, [pc, #412]	; (8005b0c <HAL_DMA_Start_IT+0x4c0>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d013      	beq.n	800599c <HAL_DMA_Start_IT+0x350>
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a65      	ldr	r2, [pc, #404]	; (8005b10 <HAL_DMA_Start_IT+0x4c4>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d00e      	beq.n	800599c <HAL_DMA_Start_IT+0x350>
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	4a64      	ldr	r2, [pc, #400]	; (8005b14 <HAL_DMA_Start_IT+0x4c8>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d009      	beq.n	800599c <HAL_DMA_Start_IT+0x350>
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a62      	ldr	r2, [pc, #392]	; (8005b18 <HAL_DMA_Start_IT+0x4cc>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d004      	beq.n	800599c <HAL_DMA_Start_IT+0x350>
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a61      	ldr	r2, [pc, #388]	; (8005b1c <HAL_DMA_Start_IT+0x4d0>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d101      	bne.n	80059a0 <HAL_DMA_Start_IT+0x354>
 800599c:	2301      	movs	r3, #1
 800599e:	e000      	b.n	80059a2 <HAL_DMA_Start_IT+0x356>
 80059a0:	2300      	movs	r3, #0
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d01a      	beq.n	80059dc <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d007      	beq.n	80059c4 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059b8:	681a      	ldr	r2, [r3, #0]
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80059c2:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d007      	beq.n	80059dc <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80059d0:	681a      	ldr	r2, [r3, #0]
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80059d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80059da:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a37      	ldr	r2, [pc, #220]	; (8005ac0 <HAL_DMA_Start_IT+0x474>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d04a      	beq.n	8005a7c <HAL_DMA_Start_IT+0x430>
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	4a36      	ldr	r2, [pc, #216]	; (8005ac4 <HAL_DMA_Start_IT+0x478>)
 80059ec:	4293      	cmp	r3, r2
 80059ee:	d045      	beq.n	8005a7c <HAL_DMA_Start_IT+0x430>
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4a34      	ldr	r2, [pc, #208]	; (8005ac8 <HAL_DMA_Start_IT+0x47c>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d040      	beq.n	8005a7c <HAL_DMA_Start_IT+0x430>
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	4a33      	ldr	r2, [pc, #204]	; (8005acc <HAL_DMA_Start_IT+0x480>)
 8005a00:	4293      	cmp	r3, r2
 8005a02:	d03b      	beq.n	8005a7c <HAL_DMA_Start_IT+0x430>
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a31      	ldr	r2, [pc, #196]	; (8005ad0 <HAL_DMA_Start_IT+0x484>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d036      	beq.n	8005a7c <HAL_DMA_Start_IT+0x430>
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4a30      	ldr	r2, [pc, #192]	; (8005ad4 <HAL_DMA_Start_IT+0x488>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d031      	beq.n	8005a7c <HAL_DMA_Start_IT+0x430>
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a2e      	ldr	r2, [pc, #184]	; (8005ad8 <HAL_DMA_Start_IT+0x48c>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d02c      	beq.n	8005a7c <HAL_DMA_Start_IT+0x430>
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a2d      	ldr	r2, [pc, #180]	; (8005adc <HAL_DMA_Start_IT+0x490>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d027      	beq.n	8005a7c <HAL_DMA_Start_IT+0x430>
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a2b      	ldr	r2, [pc, #172]	; (8005ae0 <HAL_DMA_Start_IT+0x494>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d022      	beq.n	8005a7c <HAL_DMA_Start_IT+0x430>
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4a2a      	ldr	r2, [pc, #168]	; (8005ae4 <HAL_DMA_Start_IT+0x498>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d01d      	beq.n	8005a7c <HAL_DMA_Start_IT+0x430>
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a28      	ldr	r2, [pc, #160]	; (8005ae8 <HAL_DMA_Start_IT+0x49c>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d018      	beq.n	8005a7c <HAL_DMA_Start_IT+0x430>
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4a27      	ldr	r2, [pc, #156]	; (8005aec <HAL_DMA_Start_IT+0x4a0>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d013      	beq.n	8005a7c <HAL_DMA_Start_IT+0x430>
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a25      	ldr	r2, [pc, #148]	; (8005af0 <HAL_DMA_Start_IT+0x4a4>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d00e      	beq.n	8005a7c <HAL_DMA_Start_IT+0x430>
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4a24      	ldr	r2, [pc, #144]	; (8005af4 <HAL_DMA_Start_IT+0x4a8>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d009      	beq.n	8005a7c <HAL_DMA_Start_IT+0x430>
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a22      	ldr	r2, [pc, #136]	; (8005af8 <HAL_DMA_Start_IT+0x4ac>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d004      	beq.n	8005a7c <HAL_DMA_Start_IT+0x430>
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4a21      	ldr	r2, [pc, #132]	; (8005afc <HAL_DMA_Start_IT+0x4b0>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d108      	bne.n	8005a8e <HAL_DMA_Start_IT+0x442>
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	681a      	ldr	r2, [r3, #0]
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f042 0201 	orr.w	r2, r2, #1
 8005a8a:	601a      	str	r2, [r3, #0]
 8005a8c:	e012      	b.n	8005ab4 <HAL_DMA_Start_IT+0x468>
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	681a      	ldr	r2, [r3, #0]
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f042 0201 	orr.w	r2, r2, #1
 8005a9c:	601a      	str	r2, [r3, #0]
 8005a9e:	e009      	b.n	8005ab4 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005aa6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005ab4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3718      	adds	r7, #24
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}
 8005abe:	bf00      	nop
 8005ac0:	40020010 	.word	0x40020010
 8005ac4:	40020028 	.word	0x40020028
 8005ac8:	40020040 	.word	0x40020040
 8005acc:	40020058 	.word	0x40020058
 8005ad0:	40020070 	.word	0x40020070
 8005ad4:	40020088 	.word	0x40020088
 8005ad8:	400200a0 	.word	0x400200a0
 8005adc:	400200b8 	.word	0x400200b8
 8005ae0:	40020410 	.word	0x40020410
 8005ae4:	40020428 	.word	0x40020428
 8005ae8:	40020440 	.word	0x40020440
 8005aec:	40020458 	.word	0x40020458
 8005af0:	40020470 	.word	0x40020470
 8005af4:	40020488 	.word	0x40020488
 8005af8:	400204a0 	.word	0x400204a0
 8005afc:	400204b8 	.word	0x400204b8
 8005b00:	58025408 	.word	0x58025408
 8005b04:	5802541c 	.word	0x5802541c
 8005b08:	58025430 	.word	0x58025430
 8005b0c:	58025444 	.word	0x58025444
 8005b10:	58025458 	.word	0x58025458
 8005b14:	5802546c 	.word	0x5802546c
 8005b18:	58025480 	.word	0x58025480
 8005b1c:	58025494 	.word	0x58025494

08005b20 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b086      	sub	sp, #24
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8005b28:	f7fd f90c 	bl	8002d44 <HAL_GetTick>
 8005b2c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d101      	bne.n	8005b38 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8005b34:	2301      	movs	r3, #1
 8005b36:	e2dc      	b.n	80060f2 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005b3e:	b2db      	uxtb	r3, r3
 8005b40:	2b02      	cmp	r3, #2
 8005b42:	d008      	beq.n	8005b56 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2280      	movs	r2, #128	; 0x80
 8005b48:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8005b52:	2301      	movs	r3, #1
 8005b54:	e2cd      	b.n	80060f2 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	4a76      	ldr	r2, [pc, #472]	; (8005d34 <HAL_DMA_Abort+0x214>)
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d04a      	beq.n	8005bf6 <HAL_DMA_Abort+0xd6>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a74      	ldr	r2, [pc, #464]	; (8005d38 <HAL_DMA_Abort+0x218>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d045      	beq.n	8005bf6 <HAL_DMA_Abort+0xd6>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	4a73      	ldr	r2, [pc, #460]	; (8005d3c <HAL_DMA_Abort+0x21c>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d040      	beq.n	8005bf6 <HAL_DMA_Abort+0xd6>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	4a71      	ldr	r2, [pc, #452]	; (8005d40 <HAL_DMA_Abort+0x220>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d03b      	beq.n	8005bf6 <HAL_DMA_Abort+0xd6>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4a70      	ldr	r2, [pc, #448]	; (8005d44 <HAL_DMA_Abort+0x224>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d036      	beq.n	8005bf6 <HAL_DMA_Abort+0xd6>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a6e      	ldr	r2, [pc, #440]	; (8005d48 <HAL_DMA_Abort+0x228>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d031      	beq.n	8005bf6 <HAL_DMA_Abort+0xd6>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4a6d      	ldr	r2, [pc, #436]	; (8005d4c <HAL_DMA_Abort+0x22c>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d02c      	beq.n	8005bf6 <HAL_DMA_Abort+0xd6>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a6b      	ldr	r2, [pc, #428]	; (8005d50 <HAL_DMA_Abort+0x230>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d027      	beq.n	8005bf6 <HAL_DMA_Abort+0xd6>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	4a6a      	ldr	r2, [pc, #424]	; (8005d54 <HAL_DMA_Abort+0x234>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d022      	beq.n	8005bf6 <HAL_DMA_Abort+0xd6>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a68      	ldr	r2, [pc, #416]	; (8005d58 <HAL_DMA_Abort+0x238>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d01d      	beq.n	8005bf6 <HAL_DMA_Abort+0xd6>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4a67      	ldr	r2, [pc, #412]	; (8005d5c <HAL_DMA_Abort+0x23c>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d018      	beq.n	8005bf6 <HAL_DMA_Abort+0xd6>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a65      	ldr	r2, [pc, #404]	; (8005d60 <HAL_DMA_Abort+0x240>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d013      	beq.n	8005bf6 <HAL_DMA_Abort+0xd6>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a64      	ldr	r2, [pc, #400]	; (8005d64 <HAL_DMA_Abort+0x244>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d00e      	beq.n	8005bf6 <HAL_DMA_Abort+0xd6>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a62      	ldr	r2, [pc, #392]	; (8005d68 <HAL_DMA_Abort+0x248>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d009      	beq.n	8005bf6 <HAL_DMA_Abort+0xd6>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a61      	ldr	r2, [pc, #388]	; (8005d6c <HAL_DMA_Abort+0x24c>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d004      	beq.n	8005bf6 <HAL_DMA_Abort+0xd6>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a5f      	ldr	r2, [pc, #380]	; (8005d70 <HAL_DMA_Abort+0x250>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d101      	bne.n	8005bfa <HAL_DMA_Abort+0xda>
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	e000      	b.n	8005bfc <HAL_DMA_Abort+0xdc>
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d013      	beq.n	8005c28 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f022 021e 	bic.w	r2, r2, #30
 8005c0e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	695a      	ldr	r2, [r3, #20]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005c1e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	617b      	str	r3, [r7, #20]
 8005c26:	e00a      	b.n	8005c3e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f022 020e 	bic.w	r2, r2, #14
 8005c36:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4a3c      	ldr	r2, [pc, #240]	; (8005d34 <HAL_DMA_Abort+0x214>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d072      	beq.n	8005d2e <HAL_DMA_Abort+0x20e>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4a3a      	ldr	r2, [pc, #232]	; (8005d38 <HAL_DMA_Abort+0x218>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d06d      	beq.n	8005d2e <HAL_DMA_Abort+0x20e>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a39      	ldr	r2, [pc, #228]	; (8005d3c <HAL_DMA_Abort+0x21c>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d068      	beq.n	8005d2e <HAL_DMA_Abort+0x20e>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a37      	ldr	r2, [pc, #220]	; (8005d40 <HAL_DMA_Abort+0x220>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d063      	beq.n	8005d2e <HAL_DMA_Abort+0x20e>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a36      	ldr	r2, [pc, #216]	; (8005d44 <HAL_DMA_Abort+0x224>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d05e      	beq.n	8005d2e <HAL_DMA_Abort+0x20e>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a34      	ldr	r2, [pc, #208]	; (8005d48 <HAL_DMA_Abort+0x228>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d059      	beq.n	8005d2e <HAL_DMA_Abort+0x20e>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a33      	ldr	r2, [pc, #204]	; (8005d4c <HAL_DMA_Abort+0x22c>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d054      	beq.n	8005d2e <HAL_DMA_Abort+0x20e>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a31      	ldr	r2, [pc, #196]	; (8005d50 <HAL_DMA_Abort+0x230>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d04f      	beq.n	8005d2e <HAL_DMA_Abort+0x20e>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4a30      	ldr	r2, [pc, #192]	; (8005d54 <HAL_DMA_Abort+0x234>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d04a      	beq.n	8005d2e <HAL_DMA_Abort+0x20e>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a2e      	ldr	r2, [pc, #184]	; (8005d58 <HAL_DMA_Abort+0x238>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d045      	beq.n	8005d2e <HAL_DMA_Abort+0x20e>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4a2d      	ldr	r2, [pc, #180]	; (8005d5c <HAL_DMA_Abort+0x23c>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d040      	beq.n	8005d2e <HAL_DMA_Abort+0x20e>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a2b      	ldr	r2, [pc, #172]	; (8005d60 <HAL_DMA_Abort+0x240>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d03b      	beq.n	8005d2e <HAL_DMA_Abort+0x20e>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a2a      	ldr	r2, [pc, #168]	; (8005d64 <HAL_DMA_Abort+0x244>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d036      	beq.n	8005d2e <HAL_DMA_Abort+0x20e>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4a28      	ldr	r2, [pc, #160]	; (8005d68 <HAL_DMA_Abort+0x248>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d031      	beq.n	8005d2e <HAL_DMA_Abort+0x20e>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4a27      	ldr	r2, [pc, #156]	; (8005d6c <HAL_DMA_Abort+0x24c>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d02c      	beq.n	8005d2e <HAL_DMA_Abort+0x20e>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4a25      	ldr	r2, [pc, #148]	; (8005d70 <HAL_DMA_Abort+0x250>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d027      	beq.n	8005d2e <HAL_DMA_Abort+0x20e>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4a24      	ldr	r2, [pc, #144]	; (8005d74 <HAL_DMA_Abort+0x254>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d022      	beq.n	8005d2e <HAL_DMA_Abort+0x20e>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a22      	ldr	r2, [pc, #136]	; (8005d78 <HAL_DMA_Abort+0x258>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d01d      	beq.n	8005d2e <HAL_DMA_Abort+0x20e>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	4a21      	ldr	r2, [pc, #132]	; (8005d7c <HAL_DMA_Abort+0x25c>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d018      	beq.n	8005d2e <HAL_DMA_Abort+0x20e>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	4a1f      	ldr	r2, [pc, #124]	; (8005d80 <HAL_DMA_Abort+0x260>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d013      	beq.n	8005d2e <HAL_DMA_Abort+0x20e>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a1e      	ldr	r2, [pc, #120]	; (8005d84 <HAL_DMA_Abort+0x264>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d00e      	beq.n	8005d2e <HAL_DMA_Abort+0x20e>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4a1c      	ldr	r2, [pc, #112]	; (8005d88 <HAL_DMA_Abort+0x268>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d009      	beq.n	8005d2e <HAL_DMA_Abort+0x20e>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4a1b      	ldr	r2, [pc, #108]	; (8005d8c <HAL_DMA_Abort+0x26c>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d004      	beq.n	8005d2e <HAL_DMA_Abort+0x20e>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4a19      	ldr	r2, [pc, #100]	; (8005d90 <HAL_DMA_Abort+0x270>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d132      	bne.n	8005d94 <HAL_DMA_Abort+0x274>
 8005d2e:	2301      	movs	r3, #1
 8005d30:	e031      	b.n	8005d96 <HAL_DMA_Abort+0x276>
 8005d32:	bf00      	nop
 8005d34:	40020010 	.word	0x40020010
 8005d38:	40020028 	.word	0x40020028
 8005d3c:	40020040 	.word	0x40020040
 8005d40:	40020058 	.word	0x40020058
 8005d44:	40020070 	.word	0x40020070
 8005d48:	40020088 	.word	0x40020088
 8005d4c:	400200a0 	.word	0x400200a0
 8005d50:	400200b8 	.word	0x400200b8
 8005d54:	40020410 	.word	0x40020410
 8005d58:	40020428 	.word	0x40020428
 8005d5c:	40020440 	.word	0x40020440
 8005d60:	40020458 	.word	0x40020458
 8005d64:	40020470 	.word	0x40020470
 8005d68:	40020488 	.word	0x40020488
 8005d6c:	400204a0 	.word	0x400204a0
 8005d70:	400204b8 	.word	0x400204b8
 8005d74:	58025408 	.word	0x58025408
 8005d78:	5802541c 	.word	0x5802541c
 8005d7c:	58025430 	.word	0x58025430
 8005d80:	58025444 	.word	0x58025444
 8005d84:	58025458 	.word	0x58025458
 8005d88:	5802546c 	.word	0x5802546c
 8005d8c:	58025480 	.word	0x58025480
 8005d90:	58025494 	.word	0x58025494
 8005d94:	2300      	movs	r3, #0
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d007      	beq.n	8005daa <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d9e:	681a      	ldr	r2, [r3, #0]
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005da4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005da8:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a6d      	ldr	r2, [pc, #436]	; (8005f64 <HAL_DMA_Abort+0x444>)
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d04a      	beq.n	8005e4a <HAL_DMA_Abort+0x32a>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a6b      	ldr	r2, [pc, #428]	; (8005f68 <HAL_DMA_Abort+0x448>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d045      	beq.n	8005e4a <HAL_DMA_Abort+0x32a>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a6a      	ldr	r2, [pc, #424]	; (8005f6c <HAL_DMA_Abort+0x44c>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d040      	beq.n	8005e4a <HAL_DMA_Abort+0x32a>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a68      	ldr	r2, [pc, #416]	; (8005f70 <HAL_DMA_Abort+0x450>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d03b      	beq.n	8005e4a <HAL_DMA_Abort+0x32a>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a67      	ldr	r2, [pc, #412]	; (8005f74 <HAL_DMA_Abort+0x454>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d036      	beq.n	8005e4a <HAL_DMA_Abort+0x32a>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a65      	ldr	r2, [pc, #404]	; (8005f78 <HAL_DMA_Abort+0x458>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d031      	beq.n	8005e4a <HAL_DMA_Abort+0x32a>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a64      	ldr	r2, [pc, #400]	; (8005f7c <HAL_DMA_Abort+0x45c>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d02c      	beq.n	8005e4a <HAL_DMA_Abort+0x32a>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a62      	ldr	r2, [pc, #392]	; (8005f80 <HAL_DMA_Abort+0x460>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d027      	beq.n	8005e4a <HAL_DMA_Abort+0x32a>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a61      	ldr	r2, [pc, #388]	; (8005f84 <HAL_DMA_Abort+0x464>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d022      	beq.n	8005e4a <HAL_DMA_Abort+0x32a>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a5f      	ldr	r2, [pc, #380]	; (8005f88 <HAL_DMA_Abort+0x468>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d01d      	beq.n	8005e4a <HAL_DMA_Abort+0x32a>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a5e      	ldr	r2, [pc, #376]	; (8005f8c <HAL_DMA_Abort+0x46c>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d018      	beq.n	8005e4a <HAL_DMA_Abort+0x32a>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a5c      	ldr	r2, [pc, #368]	; (8005f90 <HAL_DMA_Abort+0x470>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d013      	beq.n	8005e4a <HAL_DMA_Abort+0x32a>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a5b      	ldr	r2, [pc, #364]	; (8005f94 <HAL_DMA_Abort+0x474>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d00e      	beq.n	8005e4a <HAL_DMA_Abort+0x32a>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a59      	ldr	r2, [pc, #356]	; (8005f98 <HAL_DMA_Abort+0x478>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d009      	beq.n	8005e4a <HAL_DMA_Abort+0x32a>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a58      	ldr	r2, [pc, #352]	; (8005f9c <HAL_DMA_Abort+0x47c>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d004      	beq.n	8005e4a <HAL_DMA_Abort+0x32a>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a56      	ldr	r2, [pc, #344]	; (8005fa0 <HAL_DMA_Abort+0x480>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d108      	bne.n	8005e5c <HAL_DMA_Abort+0x33c>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	681a      	ldr	r2, [r3, #0]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f022 0201 	bic.w	r2, r2, #1
 8005e58:	601a      	str	r2, [r3, #0]
 8005e5a:	e007      	b.n	8005e6c <HAL_DMA_Abort+0x34c>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	681a      	ldr	r2, [r3, #0]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f022 0201 	bic.w	r2, r2, #1
 8005e6a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005e6c:	e013      	b.n	8005e96 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005e6e:	f7fc ff69 	bl	8002d44 <HAL_GetTick>
 8005e72:	4602      	mov	r2, r0
 8005e74:	693b      	ldr	r3, [r7, #16]
 8005e76:	1ad3      	subs	r3, r2, r3
 8005e78:	2b05      	cmp	r3, #5
 8005e7a:	d90c      	bls.n	8005e96 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2220      	movs	r2, #32
 8005e80:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2203      	movs	r2, #3
 8005e86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8005e92:	2301      	movs	r3, #1
 8005e94:	e12d      	b.n	80060f2 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f003 0301 	and.w	r3, r3, #1
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d1e5      	bne.n	8005e6e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a2f      	ldr	r2, [pc, #188]	; (8005f64 <HAL_DMA_Abort+0x444>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d04a      	beq.n	8005f42 <HAL_DMA_Abort+0x422>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a2d      	ldr	r2, [pc, #180]	; (8005f68 <HAL_DMA_Abort+0x448>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d045      	beq.n	8005f42 <HAL_DMA_Abort+0x422>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a2c      	ldr	r2, [pc, #176]	; (8005f6c <HAL_DMA_Abort+0x44c>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d040      	beq.n	8005f42 <HAL_DMA_Abort+0x422>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a2a      	ldr	r2, [pc, #168]	; (8005f70 <HAL_DMA_Abort+0x450>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d03b      	beq.n	8005f42 <HAL_DMA_Abort+0x422>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a29      	ldr	r2, [pc, #164]	; (8005f74 <HAL_DMA_Abort+0x454>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d036      	beq.n	8005f42 <HAL_DMA_Abort+0x422>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a27      	ldr	r2, [pc, #156]	; (8005f78 <HAL_DMA_Abort+0x458>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d031      	beq.n	8005f42 <HAL_DMA_Abort+0x422>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4a26      	ldr	r2, [pc, #152]	; (8005f7c <HAL_DMA_Abort+0x45c>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d02c      	beq.n	8005f42 <HAL_DMA_Abort+0x422>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a24      	ldr	r2, [pc, #144]	; (8005f80 <HAL_DMA_Abort+0x460>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d027      	beq.n	8005f42 <HAL_DMA_Abort+0x422>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a23      	ldr	r2, [pc, #140]	; (8005f84 <HAL_DMA_Abort+0x464>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d022      	beq.n	8005f42 <HAL_DMA_Abort+0x422>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4a21      	ldr	r2, [pc, #132]	; (8005f88 <HAL_DMA_Abort+0x468>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d01d      	beq.n	8005f42 <HAL_DMA_Abort+0x422>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a20      	ldr	r2, [pc, #128]	; (8005f8c <HAL_DMA_Abort+0x46c>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d018      	beq.n	8005f42 <HAL_DMA_Abort+0x422>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a1e      	ldr	r2, [pc, #120]	; (8005f90 <HAL_DMA_Abort+0x470>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d013      	beq.n	8005f42 <HAL_DMA_Abort+0x422>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a1d      	ldr	r2, [pc, #116]	; (8005f94 <HAL_DMA_Abort+0x474>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d00e      	beq.n	8005f42 <HAL_DMA_Abort+0x422>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a1b      	ldr	r2, [pc, #108]	; (8005f98 <HAL_DMA_Abort+0x478>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d009      	beq.n	8005f42 <HAL_DMA_Abort+0x422>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a1a      	ldr	r2, [pc, #104]	; (8005f9c <HAL_DMA_Abort+0x47c>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d004      	beq.n	8005f42 <HAL_DMA_Abort+0x422>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a18      	ldr	r2, [pc, #96]	; (8005fa0 <HAL_DMA_Abort+0x480>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d101      	bne.n	8005f46 <HAL_DMA_Abort+0x426>
 8005f42:	2301      	movs	r3, #1
 8005f44:	e000      	b.n	8005f48 <HAL_DMA_Abort+0x428>
 8005f46:	2300      	movs	r3, #0
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d02b      	beq.n	8005fa4 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f50:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f56:	f003 031f 	and.w	r3, r3, #31
 8005f5a:	223f      	movs	r2, #63	; 0x3f
 8005f5c:	409a      	lsls	r2, r3
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	609a      	str	r2, [r3, #8]
 8005f62:	e02a      	b.n	8005fba <HAL_DMA_Abort+0x49a>
 8005f64:	40020010 	.word	0x40020010
 8005f68:	40020028 	.word	0x40020028
 8005f6c:	40020040 	.word	0x40020040
 8005f70:	40020058 	.word	0x40020058
 8005f74:	40020070 	.word	0x40020070
 8005f78:	40020088 	.word	0x40020088
 8005f7c:	400200a0 	.word	0x400200a0
 8005f80:	400200b8 	.word	0x400200b8
 8005f84:	40020410 	.word	0x40020410
 8005f88:	40020428 	.word	0x40020428
 8005f8c:	40020440 	.word	0x40020440
 8005f90:	40020458 	.word	0x40020458
 8005f94:	40020470 	.word	0x40020470
 8005f98:	40020488 	.word	0x40020488
 8005f9c:	400204a0 	.word	0x400204a0
 8005fa0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fa8:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fae:	f003 031f 	and.w	r3, r3, #31
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	409a      	lsls	r2, r3
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a4f      	ldr	r2, [pc, #316]	; (80060fc <HAL_DMA_Abort+0x5dc>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d072      	beq.n	80060aa <HAL_DMA_Abort+0x58a>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4a4d      	ldr	r2, [pc, #308]	; (8006100 <HAL_DMA_Abort+0x5e0>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d06d      	beq.n	80060aa <HAL_DMA_Abort+0x58a>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a4c      	ldr	r2, [pc, #304]	; (8006104 <HAL_DMA_Abort+0x5e4>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d068      	beq.n	80060aa <HAL_DMA_Abort+0x58a>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a4a      	ldr	r2, [pc, #296]	; (8006108 <HAL_DMA_Abort+0x5e8>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d063      	beq.n	80060aa <HAL_DMA_Abort+0x58a>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a49      	ldr	r2, [pc, #292]	; (800610c <HAL_DMA_Abort+0x5ec>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d05e      	beq.n	80060aa <HAL_DMA_Abort+0x58a>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a47      	ldr	r2, [pc, #284]	; (8006110 <HAL_DMA_Abort+0x5f0>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d059      	beq.n	80060aa <HAL_DMA_Abort+0x58a>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4a46      	ldr	r2, [pc, #280]	; (8006114 <HAL_DMA_Abort+0x5f4>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d054      	beq.n	80060aa <HAL_DMA_Abort+0x58a>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a44      	ldr	r2, [pc, #272]	; (8006118 <HAL_DMA_Abort+0x5f8>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d04f      	beq.n	80060aa <HAL_DMA_Abort+0x58a>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a43      	ldr	r2, [pc, #268]	; (800611c <HAL_DMA_Abort+0x5fc>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d04a      	beq.n	80060aa <HAL_DMA_Abort+0x58a>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a41      	ldr	r2, [pc, #260]	; (8006120 <HAL_DMA_Abort+0x600>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d045      	beq.n	80060aa <HAL_DMA_Abort+0x58a>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4a40      	ldr	r2, [pc, #256]	; (8006124 <HAL_DMA_Abort+0x604>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d040      	beq.n	80060aa <HAL_DMA_Abort+0x58a>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a3e      	ldr	r2, [pc, #248]	; (8006128 <HAL_DMA_Abort+0x608>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d03b      	beq.n	80060aa <HAL_DMA_Abort+0x58a>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a3d      	ldr	r2, [pc, #244]	; (800612c <HAL_DMA_Abort+0x60c>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d036      	beq.n	80060aa <HAL_DMA_Abort+0x58a>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a3b      	ldr	r2, [pc, #236]	; (8006130 <HAL_DMA_Abort+0x610>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d031      	beq.n	80060aa <HAL_DMA_Abort+0x58a>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a3a      	ldr	r2, [pc, #232]	; (8006134 <HAL_DMA_Abort+0x614>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d02c      	beq.n	80060aa <HAL_DMA_Abort+0x58a>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a38      	ldr	r2, [pc, #224]	; (8006138 <HAL_DMA_Abort+0x618>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d027      	beq.n	80060aa <HAL_DMA_Abort+0x58a>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a37      	ldr	r2, [pc, #220]	; (800613c <HAL_DMA_Abort+0x61c>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d022      	beq.n	80060aa <HAL_DMA_Abort+0x58a>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a35      	ldr	r2, [pc, #212]	; (8006140 <HAL_DMA_Abort+0x620>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d01d      	beq.n	80060aa <HAL_DMA_Abort+0x58a>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	4a34      	ldr	r2, [pc, #208]	; (8006144 <HAL_DMA_Abort+0x624>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d018      	beq.n	80060aa <HAL_DMA_Abort+0x58a>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a32      	ldr	r2, [pc, #200]	; (8006148 <HAL_DMA_Abort+0x628>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d013      	beq.n	80060aa <HAL_DMA_Abort+0x58a>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a31      	ldr	r2, [pc, #196]	; (800614c <HAL_DMA_Abort+0x62c>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d00e      	beq.n	80060aa <HAL_DMA_Abort+0x58a>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a2f      	ldr	r2, [pc, #188]	; (8006150 <HAL_DMA_Abort+0x630>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d009      	beq.n	80060aa <HAL_DMA_Abort+0x58a>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a2e      	ldr	r2, [pc, #184]	; (8006154 <HAL_DMA_Abort+0x634>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d004      	beq.n	80060aa <HAL_DMA_Abort+0x58a>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a2c      	ldr	r2, [pc, #176]	; (8006158 <HAL_DMA_Abort+0x638>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d101      	bne.n	80060ae <HAL_DMA_Abort+0x58e>
 80060aa:	2301      	movs	r3, #1
 80060ac:	e000      	b.n	80060b0 <HAL_DMA_Abort+0x590>
 80060ae:	2300      	movs	r3, #0
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d015      	beq.n	80060e0 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80060b8:	687a      	ldr	r2, [r7, #4]
 80060ba:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80060bc:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d00c      	beq.n	80060e0 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80060ca:	681a      	ldr	r2, [r3, #0]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80060d0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80060d4:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060da:	687a      	ldr	r2, [r7, #4]
 80060dc:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80060de:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2201      	movs	r2, #1
 80060e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2200      	movs	r2, #0
 80060ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 80060f0:	2300      	movs	r3, #0
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	3718      	adds	r7, #24
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}
 80060fa:	bf00      	nop
 80060fc:	40020010 	.word	0x40020010
 8006100:	40020028 	.word	0x40020028
 8006104:	40020040 	.word	0x40020040
 8006108:	40020058 	.word	0x40020058
 800610c:	40020070 	.word	0x40020070
 8006110:	40020088 	.word	0x40020088
 8006114:	400200a0 	.word	0x400200a0
 8006118:	400200b8 	.word	0x400200b8
 800611c:	40020410 	.word	0x40020410
 8006120:	40020428 	.word	0x40020428
 8006124:	40020440 	.word	0x40020440
 8006128:	40020458 	.word	0x40020458
 800612c:	40020470 	.word	0x40020470
 8006130:	40020488 	.word	0x40020488
 8006134:	400204a0 	.word	0x400204a0
 8006138:	400204b8 	.word	0x400204b8
 800613c:	58025408 	.word	0x58025408
 8006140:	5802541c 	.word	0x5802541c
 8006144:	58025430 	.word	0x58025430
 8006148:	58025444 	.word	0x58025444
 800614c:	58025458 	.word	0x58025458
 8006150:	5802546c 	.word	0x5802546c
 8006154:	58025480 	.word	0x58025480
 8006158:	58025494 	.word	0x58025494

0800615c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b084      	sub	sp, #16
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d101      	bne.n	800616e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800616a:	2301      	movs	r3, #1
 800616c:	e237      	b.n	80065de <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006174:	b2db      	uxtb	r3, r3
 8006176:	2b02      	cmp	r3, #2
 8006178:	d004      	beq.n	8006184 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2280      	movs	r2, #128	; 0x80
 800617e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006180:	2301      	movs	r3, #1
 8006182:	e22c      	b.n	80065de <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a5c      	ldr	r2, [pc, #368]	; (80062fc <HAL_DMA_Abort_IT+0x1a0>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d04a      	beq.n	8006224 <HAL_DMA_Abort_IT+0xc8>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a5b      	ldr	r2, [pc, #364]	; (8006300 <HAL_DMA_Abort_IT+0x1a4>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d045      	beq.n	8006224 <HAL_DMA_Abort_IT+0xc8>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4a59      	ldr	r2, [pc, #356]	; (8006304 <HAL_DMA_Abort_IT+0x1a8>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d040      	beq.n	8006224 <HAL_DMA_Abort_IT+0xc8>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a58      	ldr	r2, [pc, #352]	; (8006308 <HAL_DMA_Abort_IT+0x1ac>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d03b      	beq.n	8006224 <HAL_DMA_Abort_IT+0xc8>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a56      	ldr	r2, [pc, #344]	; (800630c <HAL_DMA_Abort_IT+0x1b0>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d036      	beq.n	8006224 <HAL_DMA_Abort_IT+0xc8>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	4a55      	ldr	r2, [pc, #340]	; (8006310 <HAL_DMA_Abort_IT+0x1b4>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d031      	beq.n	8006224 <HAL_DMA_Abort_IT+0xc8>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a53      	ldr	r2, [pc, #332]	; (8006314 <HAL_DMA_Abort_IT+0x1b8>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d02c      	beq.n	8006224 <HAL_DMA_Abort_IT+0xc8>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4a52      	ldr	r2, [pc, #328]	; (8006318 <HAL_DMA_Abort_IT+0x1bc>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d027      	beq.n	8006224 <HAL_DMA_Abort_IT+0xc8>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4a50      	ldr	r2, [pc, #320]	; (800631c <HAL_DMA_Abort_IT+0x1c0>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d022      	beq.n	8006224 <HAL_DMA_Abort_IT+0xc8>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4a4f      	ldr	r2, [pc, #316]	; (8006320 <HAL_DMA_Abort_IT+0x1c4>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d01d      	beq.n	8006224 <HAL_DMA_Abort_IT+0xc8>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a4d      	ldr	r2, [pc, #308]	; (8006324 <HAL_DMA_Abort_IT+0x1c8>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d018      	beq.n	8006224 <HAL_DMA_Abort_IT+0xc8>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a4c      	ldr	r2, [pc, #304]	; (8006328 <HAL_DMA_Abort_IT+0x1cc>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d013      	beq.n	8006224 <HAL_DMA_Abort_IT+0xc8>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a4a      	ldr	r2, [pc, #296]	; (800632c <HAL_DMA_Abort_IT+0x1d0>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d00e      	beq.n	8006224 <HAL_DMA_Abort_IT+0xc8>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a49      	ldr	r2, [pc, #292]	; (8006330 <HAL_DMA_Abort_IT+0x1d4>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d009      	beq.n	8006224 <HAL_DMA_Abort_IT+0xc8>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a47      	ldr	r2, [pc, #284]	; (8006334 <HAL_DMA_Abort_IT+0x1d8>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d004      	beq.n	8006224 <HAL_DMA_Abort_IT+0xc8>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4a46      	ldr	r2, [pc, #280]	; (8006338 <HAL_DMA_Abort_IT+0x1dc>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d101      	bne.n	8006228 <HAL_DMA_Abort_IT+0xcc>
 8006224:	2301      	movs	r3, #1
 8006226:	e000      	b.n	800622a <HAL_DMA_Abort_IT+0xce>
 8006228:	2300      	movs	r3, #0
 800622a:	2b00      	cmp	r3, #0
 800622c:	f000 8086 	beq.w	800633c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2204      	movs	r2, #4
 8006234:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a2f      	ldr	r2, [pc, #188]	; (80062fc <HAL_DMA_Abort_IT+0x1a0>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d04a      	beq.n	80062d8 <HAL_DMA_Abort_IT+0x17c>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4a2e      	ldr	r2, [pc, #184]	; (8006300 <HAL_DMA_Abort_IT+0x1a4>)
 8006248:	4293      	cmp	r3, r2
 800624a:	d045      	beq.n	80062d8 <HAL_DMA_Abort_IT+0x17c>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a2c      	ldr	r2, [pc, #176]	; (8006304 <HAL_DMA_Abort_IT+0x1a8>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d040      	beq.n	80062d8 <HAL_DMA_Abort_IT+0x17c>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a2b      	ldr	r2, [pc, #172]	; (8006308 <HAL_DMA_Abort_IT+0x1ac>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d03b      	beq.n	80062d8 <HAL_DMA_Abort_IT+0x17c>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a29      	ldr	r2, [pc, #164]	; (800630c <HAL_DMA_Abort_IT+0x1b0>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d036      	beq.n	80062d8 <HAL_DMA_Abort_IT+0x17c>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a28      	ldr	r2, [pc, #160]	; (8006310 <HAL_DMA_Abort_IT+0x1b4>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d031      	beq.n	80062d8 <HAL_DMA_Abort_IT+0x17c>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a26      	ldr	r2, [pc, #152]	; (8006314 <HAL_DMA_Abort_IT+0x1b8>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d02c      	beq.n	80062d8 <HAL_DMA_Abort_IT+0x17c>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a25      	ldr	r2, [pc, #148]	; (8006318 <HAL_DMA_Abort_IT+0x1bc>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d027      	beq.n	80062d8 <HAL_DMA_Abort_IT+0x17c>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a23      	ldr	r2, [pc, #140]	; (800631c <HAL_DMA_Abort_IT+0x1c0>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d022      	beq.n	80062d8 <HAL_DMA_Abort_IT+0x17c>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a22      	ldr	r2, [pc, #136]	; (8006320 <HAL_DMA_Abort_IT+0x1c4>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d01d      	beq.n	80062d8 <HAL_DMA_Abort_IT+0x17c>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4a20      	ldr	r2, [pc, #128]	; (8006324 <HAL_DMA_Abort_IT+0x1c8>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d018      	beq.n	80062d8 <HAL_DMA_Abort_IT+0x17c>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4a1f      	ldr	r2, [pc, #124]	; (8006328 <HAL_DMA_Abort_IT+0x1cc>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d013      	beq.n	80062d8 <HAL_DMA_Abort_IT+0x17c>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a1d      	ldr	r2, [pc, #116]	; (800632c <HAL_DMA_Abort_IT+0x1d0>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d00e      	beq.n	80062d8 <HAL_DMA_Abort_IT+0x17c>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a1c      	ldr	r2, [pc, #112]	; (8006330 <HAL_DMA_Abort_IT+0x1d4>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d009      	beq.n	80062d8 <HAL_DMA_Abort_IT+0x17c>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4a1a      	ldr	r2, [pc, #104]	; (8006334 <HAL_DMA_Abort_IT+0x1d8>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d004      	beq.n	80062d8 <HAL_DMA_Abort_IT+0x17c>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a19      	ldr	r2, [pc, #100]	; (8006338 <HAL_DMA_Abort_IT+0x1dc>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d108      	bne.n	80062ea <HAL_DMA_Abort_IT+0x18e>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	681a      	ldr	r2, [r3, #0]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f022 0201 	bic.w	r2, r2, #1
 80062e6:	601a      	str	r2, [r3, #0]
 80062e8:	e178      	b.n	80065dc <HAL_DMA_Abort_IT+0x480>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	681a      	ldr	r2, [r3, #0]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f022 0201 	bic.w	r2, r2, #1
 80062f8:	601a      	str	r2, [r3, #0]
 80062fa:	e16f      	b.n	80065dc <HAL_DMA_Abort_IT+0x480>
 80062fc:	40020010 	.word	0x40020010
 8006300:	40020028 	.word	0x40020028
 8006304:	40020040 	.word	0x40020040
 8006308:	40020058 	.word	0x40020058
 800630c:	40020070 	.word	0x40020070
 8006310:	40020088 	.word	0x40020088
 8006314:	400200a0 	.word	0x400200a0
 8006318:	400200b8 	.word	0x400200b8
 800631c:	40020410 	.word	0x40020410
 8006320:	40020428 	.word	0x40020428
 8006324:	40020440 	.word	0x40020440
 8006328:	40020458 	.word	0x40020458
 800632c:	40020470 	.word	0x40020470
 8006330:	40020488 	.word	0x40020488
 8006334:	400204a0 	.word	0x400204a0
 8006338:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	681a      	ldr	r2, [r3, #0]
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f022 020e 	bic.w	r2, r2, #14
 800634a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	4a6c      	ldr	r2, [pc, #432]	; (8006504 <HAL_DMA_Abort_IT+0x3a8>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d04a      	beq.n	80063ec <HAL_DMA_Abort_IT+0x290>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	4a6b      	ldr	r2, [pc, #428]	; (8006508 <HAL_DMA_Abort_IT+0x3ac>)
 800635c:	4293      	cmp	r3, r2
 800635e:	d045      	beq.n	80063ec <HAL_DMA_Abort_IT+0x290>
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	4a69      	ldr	r2, [pc, #420]	; (800650c <HAL_DMA_Abort_IT+0x3b0>)
 8006366:	4293      	cmp	r3, r2
 8006368:	d040      	beq.n	80063ec <HAL_DMA_Abort_IT+0x290>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4a68      	ldr	r2, [pc, #416]	; (8006510 <HAL_DMA_Abort_IT+0x3b4>)
 8006370:	4293      	cmp	r3, r2
 8006372:	d03b      	beq.n	80063ec <HAL_DMA_Abort_IT+0x290>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	4a66      	ldr	r2, [pc, #408]	; (8006514 <HAL_DMA_Abort_IT+0x3b8>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d036      	beq.n	80063ec <HAL_DMA_Abort_IT+0x290>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4a65      	ldr	r2, [pc, #404]	; (8006518 <HAL_DMA_Abort_IT+0x3bc>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d031      	beq.n	80063ec <HAL_DMA_Abort_IT+0x290>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a63      	ldr	r2, [pc, #396]	; (800651c <HAL_DMA_Abort_IT+0x3c0>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d02c      	beq.n	80063ec <HAL_DMA_Abort_IT+0x290>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a62      	ldr	r2, [pc, #392]	; (8006520 <HAL_DMA_Abort_IT+0x3c4>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d027      	beq.n	80063ec <HAL_DMA_Abort_IT+0x290>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	4a60      	ldr	r2, [pc, #384]	; (8006524 <HAL_DMA_Abort_IT+0x3c8>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d022      	beq.n	80063ec <HAL_DMA_Abort_IT+0x290>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4a5f      	ldr	r2, [pc, #380]	; (8006528 <HAL_DMA_Abort_IT+0x3cc>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d01d      	beq.n	80063ec <HAL_DMA_Abort_IT+0x290>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4a5d      	ldr	r2, [pc, #372]	; (800652c <HAL_DMA_Abort_IT+0x3d0>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d018      	beq.n	80063ec <HAL_DMA_Abort_IT+0x290>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	4a5c      	ldr	r2, [pc, #368]	; (8006530 <HAL_DMA_Abort_IT+0x3d4>)
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d013      	beq.n	80063ec <HAL_DMA_Abort_IT+0x290>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4a5a      	ldr	r2, [pc, #360]	; (8006534 <HAL_DMA_Abort_IT+0x3d8>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d00e      	beq.n	80063ec <HAL_DMA_Abort_IT+0x290>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	4a59      	ldr	r2, [pc, #356]	; (8006538 <HAL_DMA_Abort_IT+0x3dc>)
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d009      	beq.n	80063ec <HAL_DMA_Abort_IT+0x290>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a57      	ldr	r2, [pc, #348]	; (800653c <HAL_DMA_Abort_IT+0x3e0>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d004      	beq.n	80063ec <HAL_DMA_Abort_IT+0x290>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a56      	ldr	r2, [pc, #344]	; (8006540 <HAL_DMA_Abort_IT+0x3e4>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d108      	bne.n	80063fe <HAL_DMA_Abort_IT+0x2a2>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	681a      	ldr	r2, [r3, #0]
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f022 0201 	bic.w	r2, r2, #1
 80063fa:	601a      	str	r2, [r3, #0]
 80063fc:	e007      	b.n	800640e <HAL_DMA_Abort_IT+0x2b2>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	681a      	ldr	r2, [r3, #0]
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f022 0201 	bic.w	r2, r2, #1
 800640c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4a3c      	ldr	r2, [pc, #240]	; (8006504 <HAL_DMA_Abort_IT+0x3a8>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d072      	beq.n	80064fe <HAL_DMA_Abort_IT+0x3a2>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4a3a      	ldr	r2, [pc, #232]	; (8006508 <HAL_DMA_Abort_IT+0x3ac>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d06d      	beq.n	80064fe <HAL_DMA_Abort_IT+0x3a2>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4a39      	ldr	r2, [pc, #228]	; (800650c <HAL_DMA_Abort_IT+0x3b0>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d068      	beq.n	80064fe <HAL_DMA_Abort_IT+0x3a2>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a37      	ldr	r2, [pc, #220]	; (8006510 <HAL_DMA_Abort_IT+0x3b4>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d063      	beq.n	80064fe <HAL_DMA_Abort_IT+0x3a2>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a36      	ldr	r2, [pc, #216]	; (8006514 <HAL_DMA_Abort_IT+0x3b8>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d05e      	beq.n	80064fe <HAL_DMA_Abort_IT+0x3a2>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4a34      	ldr	r2, [pc, #208]	; (8006518 <HAL_DMA_Abort_IT+0x3bc>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d059      	beq.n	80064fe <HAL_DMA_Abort_IT+0x3a2>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4a33      	ldr	r2, [pc, #204]	; (800651c <HAL_DMA_Abort_IT+0x3c0>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d054      	beq.n	80064fe <HAL_DMA_Abort_IT+0x3a2>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a31      	ldr	r2, [pc, #196]	; (8006520 <HAL_DMA_Abort_IT+0x3c4>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d04f      	beq.n	80064fe <HAL_DMA_Abort_IT+0x3a2>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a30      	ldr	r2, [pc, #192]	; (8006524 <HAL_DMA_Abort_IT+0x3c8>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d04a      	beq.n	80064fe <HAL_DMA_Abort_IT+0x3a2>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4a2e      	ldr	r2, [pc, #184]	; (8006528 <HAL_DMA_Abort_IT+0x3cc>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d045      	beq.n	80064fe <HAL_DMA_Abort_IT+0x3a2>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a2d      	ldr	r2, [pc, #180]	; (800652c <HAL_DMA_Abort_IT+0x3d0>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d040      	beq.n	80064fe <HAL_DMA_Abort_IT+0x3a2>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4a2b      	ldr	r2, [pc, #172]	; (8006530 <HAL_DMA_Abort_IT+0x3d4>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d03b      	beq.n	80064fe <HAL_DMA_Abort_IT+0x3a2>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	4a2a      	ldr	r2, [pc, #168]	; (8006534 <HAL_DMA_Abort_IT+0x3d8>)
 800648c:	4293      	cmp	r3, r2
 800648e:	d036      	beq.n	80064fe <HAL_DMA_Abort_IT+0x3a2>
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a28      	ldr	r2, [pc, #160]	; (8006538 <HAL_DMA_Abort_IT+0x3dc>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d031      	beq.n	80064fe <HAL_DMA_Abort_IT+0x3a2>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a27      	ldr	r2, [pc, #156]	; (800653c <HAL_DMA_Abort_IT+0x3e0>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d02c      	beq.n	80064fe <HAL_DMA_Abort_IT+0x3a2>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a25      	ldr	r2, [pc, #148]	; (8006540 <HAL_DMA_Abort_IT+0x3e4>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d027      	beq.n	80064fe <HAL_DMA_Abort_IT+0x3a2>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4a24      	ldr	r2, [pc, #144]	; (8006544 <HAL_DMA_Abort_IT+0x3e8>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d022      	beq.n	80064fe <HAL_DMA_Abort_IT+0x3a2>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a22      	ldr	r2, [pc, #136]	; (8006548 <HAL_DMA_Abort_IT+0x3ec>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d01d      	beq.n	80064fe <HAL_DMA_Abort_IT+0x3a2>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4a21      	ldr	r2, [pc, #132]	; (800654c <HAL_DMA_Abort_IT+0x3f0>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d018      	beq.n	80064fe <HAL_DMA_Abort_IT+0x3a2>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	4a1f      	ldr	r2, [pc, #124]	; (8006550 <HAL_DMA_Abort_IT+0x3f4>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d013      	beq.n	80064fe <HAL_DMA_Abort_IT+0x3a2>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4a1e      	ldr	r2, [pc, #120]	; (8006554 <HAL_DMA_Abort_IT+0x3f8>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d00e      	beq.n	80064fe <HAL_DMA_Abort_IT+0x3a2>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	4a1c      	ldr	r2, [pc, #112]	; (8006558 <HAL_DMA_Abort_IT+0x3fc>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d009      	beq.n	80064fe <HAL_DMA_Abort_IT+0x3a2>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	4a1b      	ldr	r2, [pc, #108]	; (800655c <HAL_DMA_Abort_IT+0x400>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d004      	beq.n	80064fe <HAL_DMA_Abort_IT+0x3a2>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a19      	ldr	r2, [pc, #100]	; (8006560 <HAL_DMA_Abort_IT+0x404>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d132      	bne.n	8006564 <HAL_DMA_Abort_IT+0x408>
 80064fe:	2301      	movs	r3, #1
 8006500:	e031      	b.n	8006566 <HAL_DMA_Abort_IT+0x40a>
 8006502:	bf00      	nop
 8006504:	40020010 	.word	0x40020010
 8006508:	40020028 	.word	0x40020028
 800650c:	40020040 	.word	0x40020040
 8006510:	40020058 	.word	0x40020058
 8006514:	40020070 	.word	0x40020070
 8006518:	40020088 	.word	0x40020088
 800651c:	400200a0 	.word	0x400200a0
 8006520:	400200b8 	.word	0x400200b8
 8006524:	40020410 	.word	0x40020410
 8006528:	40020428 	.word	0x40020428
 800652c:	40020440 	.word	0x40020440
 8006530:	40020458 	.word	0x40020458
 8006534:	40020470 	.word	0x40020470
 8006538:	40020488 	.word	0x40020488
 800653c:	400204a0 	.word	0x400204a0
 8006540:	400204b8 	.word	0x400204b8
 8006544:	58025408 	.word	0x58025408
 8006548:	5802541c 	.word	0x5802541c
 800654c:	58025430 	.word	0x58025430
 8006550:	58025444 	.word	0x58025444
 8006554:	58025458 	.word	0x58025458
 8006558:	5802546c 	.word	0x5802546c
 800655c:	58025480 	.word	0x58025480
 8006560:	58025494 	.word	0x58025494
 8006564:	2300      	movs	r3, #0
 8006566:	2b00      	cmp	r3, #0
 8006568:	d028      	beq.n	80065bc <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800656e:	681a      	ldr	r2, [r3, #0]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006574:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006578:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800657e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006584:	f003 031f 	and.w	r3, r3, #31
 8006588:	2201      	movs	r2, #1
 800658a:	409a      	lsls	r2, r3
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006594:	687a      	ldr	r2, [r7, #4]
 8006596:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006598:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d00c      	beq.n	80065bc <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80065a6:	681a      	ldr	r2, [r3, #0]
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80065ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80065b0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065b6:	687a      	ldr	r2, [r7, #4]
 80065b8:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80065ba:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2201      	movs	r2, #1
 80065c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2200      	movs	r2, #0
 80065c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d003      	beq.n	80065dc <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80065dc:	2300      	movs	r3, #0
}
 80065de:	4618      	mov	r0, r3
 80065e0:	3710      	adds	r7, #16
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}
 80065e6:	bf00      	nop

080065e8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b08a      	sub	sp, #40	; 0x28
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80065f0:	2300      	movs	r3, #0
 80065f2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80065f4:	4b67      	ldr	r3, [pc, #412]	; (8006794 <HAL_DMA_IRQHandler+0x1ac>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	4a67      	ldr	r2, [pc, #412]	; (8006798 <HAL_DMA_IRQHandler+0x1b0>)
 80065fa:	fba2 2303 	umull	r2, r3, r2, r3
 80065fe:	0a9b      	lsrs	r3, r3, #10
 8006600:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006606:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800660c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800660e:	6a3b      	ldr	r3, [r7, #32]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8006614:	69fb      	ldr	r3, [r7, #28]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a5f      	ldr	r2, [pc, #380]	; (800679c <HAL_DMA_IRQHandler+0x1b4>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d04a      	beq.n	80066ba <HAL_DMA_IRQHandler+0xd2>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4a5d      	ldr	r2, [pc, #372]	; (80067a0 <HAL_DMA_IRQHandler+0x1b8>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d045      	beq.n	80066ba <HAL_DMA_IRQHandler+0xd2>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4a5c      	ldr	r2, [pc, #368]	; (80067a4 <HAL_DMA_IRQHandler+0x1bc>)
 8006634:	4293      	cmp	r3, r2
 8006636:	d040      	beq.n	80066ba <HAL_DMA_IRQHandler+0xd2>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4a5a      	ldr	r2, [pc, #360]	; (80067a8 <HAL_DMA_IRQHandler+0x1c0>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d03b      	beq.n	80066ba <HAL_DMA_IRQHandler+0xd2>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4a59      	ldr	r2, [pc, #356]	; (80067ac <HAL_DMA_IRQHandler+0x1c4>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d036      	beq.n	80066ba <HAL_DMA_IRQHandler+0xd2>
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	4a57      	ldr	r2, [pc, #348]	; (80067b0 <HAL_DMA_IRQHandler+0x1c8>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d031      	beq.n	80066ba <HAL_DMA_IRQHandler+0xd2>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a56      	ldr	r2, [pc, #344]	; (80067b4 <HAL_DMA_IRQHandler+0x1cc>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d02c      	beq.n	80066ba <HAL_DMA_IRQHandler+0xd2>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a54      	ldr	r2, [pc, #336]	; (80067b8 <HAL_DMA_IRQHandler+0x1d0>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d027      	beq.n	80066ba <HAL_DMA_IRQHandler+0xd2>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a53      	ldr	r2, [pc, #332]	; (80067bc <HAL_DMA_IRQHandler+0x1d4>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d022      	beq.n	80066ba <HAL_DMA_IRQHandler+0xd2>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	4a51      	ldr	r2, [pc, #324]	; (80067c0 <HAL_DMA_IRQHandler+0x1d8>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d01d      	beq.n	80066ba <HAL_DMA_IRQHandler+0xd2>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	4a50      	ldr	r2, [pc, #320]	; (80067c4 <HAL_DMA_IRQHandler+0x1dc>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d018      	beq.n	80066ba <HAL_DMA_IRQHandler+0xd2>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4a4e      	ldr	r2, [pc, #312]	; (80067c8 <HAL_DMA_IRQHandler+0x1e0>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d013      	beq.n	80066ba <HAL_DMA_IRQHandler+0xd2>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4a4d      	ldr	r2, [pc, #308]	; (80067cc <HAL_DMA_IRQHandler+0x1e4>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d00e      	beq.n	80066ba <HAL_DMA_IRQHandler+0xd2>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	4a4b      	ldr	r2, [pc, #300]	; (80067d0 <HAL_DMA_IRQHandler+0x1e8>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d009      	beq.n	80066ba <HAL_DMA_IRQHandler+0xd2>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	4a4a      	ldr	r2, [pc, #296]	; (80067d4 <HAL_DMA_IRQHandler+0x1ec>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d004      	beq.n	80066ba <HAL_DMA_IRQHandler+0xd2>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	4a48      	ldr	r2, [pc, #288]	; (80067d8 <HAL_DMA_IRQHandler+0x1f0>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d101      	bne.n	80066be <HAL_DMA_IRQHandler+0xd6>
 80066ba:	2301      	movs	r3, #1
 80066bc:	e000      	b.n	80066c0 <HAL_DMA_IRQHandler+0xd8>
 80066be:	2300      	movs	r3, #0
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	f000 842b 	beq.w	8006f1c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066ca:	f003 031f 	and.w	r3, r3, #31
 80066ce:	2208      	movs	r2, #8
 80066d0:	409a      	lsls	r2, r3
 80066d2:	69bb      	ldr	r3, [r7, #24]
 80066d4:	4013      	ands	r3, r2
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	f000 80a2 	beq.w	8006820 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a2e      	ldr	r2, [pc, #184]	; (800679c <HAL_DMA_IRQHandler+0x1b4>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d04a      	beq.n	800677c <HAL_DMA_IRQHandler+0x194>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4a2d      	ldr	r2, [pc, #180]	; (80067a0 <HAL_DMA_IRQHandler+0x1b8>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d045      	beq.n	800677c <HAL_DMA_IRQHandler+0x194>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a2b      	ldr	r2, [pc, #172]	; (80067a4 <HAL_DMA_IRQHandler+0x1bc>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d040      	beq.n	800677c <HAL_DMA_IRQHandler+0x194>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4a2a      	ldr	r2, [pc, #168]	; (80067a8 <HAL_DMA_IRQHandler+0x1c0>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d03b      	beq.n	800677c <HAL_DMA_IRQHandler+0x194>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4a28      	ldr	r2, [pc, #160]	; (80067ac <HAL_DMA_IRQHandler+0x1c4>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d036      	beq.n	800677c <HAL_DMA_IRQHandler+0x194>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4a27      	ldr	r2, [pc, #156]	; (80067b0 <HAL_DMA_IRQHandler+0x1c8>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d031      	beq.n	800677c <HAL_DMA_IRQHandler+0x194>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4a25      	ldr	r2, [pc, #148]	; (80067b4 <HAL_DMA_IRQHandler+0x1cc>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d02c      	beq.n	800677c <HAL_DMA_IRQHandler+0x194>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	4a24      	ldr	r2, [pc, #144]	; (80067b8 <HAL_DMA_IRQHandler+0x1d0>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d027      	beq.n	800677c <HAL_DMA_IRQHandler+0x194>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4a22      	ldr	r2, [pc, #136]	; (80067bc <HAL_DMA_IRQHandler+0x1d4>)
 8006732:	4293      	cmp	r3, r2
 8006734:	d022      	beq.n	800677c <HAL_DMA_IRQHandler+0x194>
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	4a21      	ldr	r2, [pc, #132]	; (80067c0 <HAL_DMA_IRQHandler+0x1d8>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d01d      	beq.n	800677c <HAL_DMA_IRQHandler+0x194>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4a1f      	ldr	r2, [pc, #124]	; (80067c4 <HAL_DMA_IRQHandler+0x1dc>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d018      	beq.n	800677c <HAL_DMA_IRQHandler+0x194>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	4a1e      	ldr	r2, [pc, #120]	; (80067c8 <HAL_DMA_IRQHandler+0x1e0>)
 8006750:	4293      	cmp	r3, r2
 8006752:	d013      	beq.n	800677c <HAL_DMA_IRQHandler+0x194>
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	4a1c      	ldr	r2, [pc, #112]	; (80067cc <HAL_DMA_IRQHandler+0x1e4>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d00e      	beq.n	800677c <HAL_DMA_IRQHandler+0x194>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4a1b      	ldr	r2, [pc, #108]	; (80067d0 <HAL_DMA_IRQHandler+0x1e8>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d009      	beq.n	800677c <HAL_DMA_IRQHandler+0x194>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4a19      	ldr	r2, [pc, #100]	; (80067d4 <HAL_DMA_IRQHandler+0x1ec>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d004      	beq.n	800677c <HAL_DMA_IRQHandler+0x194>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4a18      	ldr	r2, [pc, #96]	; (80067d8 <HAL_DMA_IRQHandler+0x1f0>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d12f      	bne.n	80067dc <HAL_DMA_IRQHandler+0x1f4>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f003 0304 	and.w	r3, r3, #4
 8006786:	2b00      	cmp	r3, #0
 8006788:	bf14      	ite	ne
 800678a:	2301      	movne	r3, #1
 800678c:	2300      	moveq	r3, #0
 800678e:	b2db      	uxtb	r3, r3
 8006790:	e02e      	b.n	80067f0 <HAL_DMA_IRQHandler+0x208>
 8006792:	bf00      	nop
 8006794:	24000088 	.word	0x24000088
 8006798:	1b4e81b5 	.word	0x1b4e81b5
 800679c:	40020010 	.word	0x40020010
 80067a0:	40020028 	.word	0x40020028
 80067a4:	40020040 	.word	0x40020040
 80067a8:	40020058 	.word	0x40020058
 80067ac:	40020070 	.word	0x40020070
 80067b0:	40020088 	.word	0x40020088
 80067b4:	400200a0 	.word	0x400200a0
 80067b8:	400200b8 	.word	0x400200b8
 80067bc:	40020410 	.word	0x40020410
 80067c0:	40020428 	.word	0x40020428
 80067c4:	40020440 	.word	0x40020440
 80067c8:	40020458 	.word	0x40020458
 80067cc:	40020470 	.word	0x40020470
 80067d0:	40020488 	.word	0x40020488
 80067d4:	400204a0 	.word	0x400204a0
 80067d8:	400204b8 	.word	0x400204b8
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f003 0308 	and.w	r3, r3, #8
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	bf14      	ite	ne
 80067ea:	2301      	movne	r3, #1
 80067ec:	2300      	moveq	r3, #0
 80067ee:	b2db      	uxtb	r3, r3
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d015      	beq.n	8006820 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	681a      	ldr	r2, [r3, #0]
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f022 0204 	bic.w	r2, r2, #4
 8006802:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006808:	f003 031f 	and.w	r3, r3, #31
 800680c:	2208      	movs	r2, #8
 800680e:	409a      	lsls	r2, r3
 8006810:	6a3b      	ldr	r3, [r7, #32]
 8006812:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006818:	f043 0201 	orr.w	r2, r3, #1
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006824:	f003 031f 	and.w	r3, r3, #31
 8006828:	69ba      	ldr	r2, [r7, #24]
 800682a:	fa22 f303 	lsr.w	r3, r2, r3
 800682e:	f003 0301 	and.w	r3, r3, #1
 8006832:	2b00      	cmp	r3, #0
 8006834:	d06e      	beq.n	8006914 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4a69      	ldr	r2, [pc, #420]	; (80069e0 <HAL_DMA_IRQHandler+0x3f8>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d04a      	beq.n	80068d6 <HAL_DMA_IRQHandler+0x2ee>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	4a67      	ldr	r2, [pc, #412]	; (80069e4 <HAL_DMA_IRQHandler+0x3fc>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d045      	beq.n	80068d6 <HAL_DMA_IRQHandler+0x2ee>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	4a66      	ldr	r2, [pc, #408]	; (80069e8 <HAL_DMA_IRQHandler+0x400>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d040      	beq.n	80068d6 <HAL_DMA_IRQHandler+0x2ee>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4a64      	ldr	r2, [pc, #400]	; (80069ec <HAL_DMA_IRQHandler+0x404>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d03b      	beq.n	80068d6 <HAL_DMA_IRQHandler+0x2ee>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4a63      	ldr	r2, [pc, #396]	; (80069f0 <HAL_DMA_IRQHandler+0x408>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d036      	beq.n	80068d6 <HAL_DMA_IRQHandler+0x2ee>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a61      	ldr	r2, [pc, #388]	; (80069f4 <HAL_DMA_IRQHandler+0x40c>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d031      	beq.n	80068d6 <HAL_DMA_IRQHandler+0x2ee>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a60      	ldr	r2, [pc, #384]	; (80069f8 <HAL_DMA_IRQHandler+0x410>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d02c      	beq.n	80068d6 <HAL_DMA_IRQHandler+0x2ee>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a5e      	ldr	r2, [pc, #376]	; (80069fc <HAL_DMA_IRQHandler+0x414>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d027      	beq.n	80068d6 <HAL_DMA_IRQHandler+0x2ee>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a5d      	ldr	r2, [pc, #372]	; (8006a00 <HAL_DMA_IRQHandler+0x418>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d022      	beq.n	80068d6 <HAL_DMA_IRQHandler+0x2ee>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a5b      	ldr	r2, [pc, #364]	; (8006a04 <HAL_DMA_IRQHandler+0x41c>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d01d      	beq.n	80068d6 <HAL_DMA_IRQHandler+0x2ee>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a5a      	ldr	r2, [pc, #360]	; (8006a08 <HAL_DMA_IRQHandler+0x420>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d018      	beq.n	80068d6 <HAL_DMA_IRQHandler+0x2ee>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a58      	ldr	r2, [pc, #352]	; (8006a0c <HAL_DMA_IRQHandler+0x424>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d013      	beq.n	80068d6 <HAL_DMA_IRQHandler+0x2ee>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4a57      	ldr	r2, [pc, #348]	; (8006a10 <HAL_DMA_IRQHandler+0x428>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d00e      	beq.n	80068d6 <HAL_DMA_IRQHandler+0x2ee>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a55      	ldr	r2, [pc, #340]	; (8006a14 <HAL_DMA_IRQHandler+0x42c>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d009      	beq.n	80068d6 <HAL_DMA_IRQHandler+0x2ee>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a54      	ldr	r2, [pc, #336]	; (8006a18 <HAL_DMA_IRQHandler+0x430>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d004      	beq.n	80068d6 <HAL_DMA_IRQHandler+0x2ee>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a52      	ldr	r2, [pc, #328]	; (8006a1c <HAL_DMA_IRQHandler+0x434>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d10a      	bne.n	80068ec <HAL_DMA_IRQHandler+0x304>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	695b      	ldr	r3, [r3, #20]
 80068dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	bf14      	ite	ne
 80068e4:	2301      	movne	r3, #1
 80068e6:	2300      	moveq	r3, #0
 80068e8:	b2db      	uxtb	r3, r3
 80068ea:	e003      	b.n	80068f4 <HAL_DMA_IRQHandler+0x30c>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	2300      	movs	r3, #0
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d00d      	beq.n	8006914 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068fc:	f003 031f 	and.w	r3, r3, #31
 8006900:	2201      	movs	r2, #1
 8006902:	409a      	lsls	r2, r3
 8006904:	6a3b      	ldr	r3, [r7, #32]
 8006906:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800690c:	f043 0202 	orr.w	r2, r3, #2
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006918:	f003 031f 	and.w	r3, r3, #31
 800691c:	2204      	movs	r2, #4
 800691e:	409a      	lsls	r2, r3
 8006920:	69bb      	ldr	r3, [r7, #24]
 8006922:	4013      	ands	r3, r2
 8006924:	2b00      	cmp	r3, #0
 8006926:	f000 808f 	beq.w	8006a48 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4a2c      	ldr	r2, [pc, #176]	; (80069e0 <HAL_DMA_IRQHandler+0x3f8>)
 8006930:	4293      	cmp	r3, r2
 8006932:	d04a      	beq.n	80069ca <HAL_DMA_IRQHandler+0x3e2>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	4a2a      	ldr	r2, [pc, #168]	; (80069e4 <HAL_DMA_IRQHandler+0x3fc>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d045      	beq.n	80069ca <HAL_DMA_IRQHandler+0x3e2>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	4a29      	ldr	r2, [pc, #164]	; (80069e8 <HAL_DMA_IRQHandler+0x400>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d040      	beq.n	80069ca <HAL_DMA_IRQHandler+0x3e2>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a27      	ldr	r2, [pc, #156]	; (80069ec <HAL_DMA_IRQHandler+0x404>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d03b      	beq.n	80069ca <HAL_DMA_IRQHandler+0x3e2>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4a26      	ldr	r2, [pc, #152]	; (80069f0 <HAL_DMA_IRQHandler+0x408>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d036      	beq.n	80069ca <HAL_DMA_IRQHandler+0x3e2>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4a24      	ldr	r2, [pc, #144]	; (80069f4 <HAL_DMA_IRQHandler+0x40c>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d031      	beq.n	80069ca <HAL_DMA_IRQHandler+0x3e2>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	4a23      	ldr	r2, [pc, #140]	; (80069f8 <HAL_DMA_IRQHandler+0x410>)
 800696c:	4293      	cmp	r3, r2
 800696e:	d02c      	beq.n	80069ca <HAL_DMA_IRQHandler+0x3e2>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4a21      	ldr	r2, [pc, #132]	; (80069fc <HAL_DMA_IRQHandler+0x414>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d027      	beq.n	80069ca <HAL_DMA_IRQHandler+0x3e2>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4a20      	ldr	r2, [pc, #128]	; (8006a00 <HAL_DMA_IRQHandler+0x418>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d022      	beq.n	80069ca <HAL_DMA_IRQHandler+0x3e2>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4a1e      	ldr	r2, [pc, #120]	; (8006a04 <HAL_DMA_IRQHandler+0x41c>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d01d      	beq.n	80069ca <HAL_DMA_IRQHandler+0x3e2>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4a1d      	ldr	r2, [pc, #116]	; (8006a08 <HAL_DMA_IRQHandler+0x420>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d018      	beq.n	80069ca <HAL_DMA_IRQHandler+0x3e2>
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	4a1b      	ldr	r2, [pc, #108]	; (8006a0c <HAL_DMA_IRQHandler+0x424>)
 800699e:	4293      	cmp	r3, r2
 80069a0:	d013      	beq.n	80069ca <HAL_DMA_IRQHandler+0x3e2>
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4a1a      	ldr	r2, [pc, #104]	; (8006a10 <HAL_DMA_IRQHandler+0x428>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d00e      	beq.n	80069ca <HAL_DMA_IRQHandler+0x3e2>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a18      	ldr	r2, [pc, #96]	; (8006a14 <HAL_DMA_IRQHandler+0x42c>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d009      	beq.n	80069ca <HAL_DMA_IRQHandler+0x3e2>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	4a17      	ldr	r2, [pc, #92]	; (8006a18 <HAL_DMA_IRQHandler+0x430>)
 80069bc:	4293      	cmp	r3, r2
 80069be:	d004      	beq.n	80069ca <HAL_DMA_IRQHandler+0x3e2>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	4a15      	ldr	r2, [pc, #84]	; (8006a1c <HAL_DMA_IRQHandler+0x434>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d12a      	bne.n	8006a20 <HAL_DMA_IRQHandler+0x438>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f003 0302 	and.w	r3, r3, #2
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	bf14      	ite	ne
 80069d8:	2301      	movne	r3, #1
 80069da:	2300      	moveq	r3, #0
 80069dc:	b2db      	uxtb	r3, r3
 80069de:	e023      	b.n	8006a28 <HAL_DMA_IRQHandler+0x440>
 80069e0:	40020010 	.word	0x40020010
 80069e4:	40020028 	.word	0x40020028
 80069e8:	40020040 	.word	0x40020040
 80069ec:	40020058 	.word	0x40020058
 80069f0:	40020070 	.word	0x40020070
 80069f4:	40020088 	.word	0x40020088
 80069f8:	400200a0 	.word	0x400200a0
 80069fc:	400200b8 	.word	0x400200b8
 8006a00:	40020410 	.word	0x40020410
 8006a04:	40020428 	.word	0x40020428
 8006a08:	40020440 	.word	0x40020440
 8006a0c:	40020458 	.word	0x40020458
 8006a10:	40020470 	.word	0x40020470
 8006a14:	40020488 	.word	0x40020488
 8006a18:	400204a0 	.word	0x400204a0
 8006a1c:	400204b8 	.word	0x400204b8
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	2300      	movs	r3, #0
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d00d      	beq.n	8006a48 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a30:	f003 031f 	and.w	r3, r3, #31
 8006a34:	2204      	movs	r2, #4
 8006a36:	409a      	lsls	r2, r3
 8006a38:	6a3b      	ldr	r3, [r7, #32]
 8006a3a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a40:	f043 0204 	orr.w	r2, r3, #4
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a4c:	f003 031f 	and.w	r3, r3, #31
 8006a50:	2210      	movs	r2, #16
 8006a52:	409a      	lsls	r2, r3
 8006a54:	69bb      	ldr	r3, [r7, #24]
 8006a56:	4013      	ands	r3, r2
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	f000 80a6 	beq.w	8006baa <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4a85      	ldr	r2, [pc, #532]	; (8006c78 <HAL_DMA_IRQHandler+0x690>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d04a      	beq.n	8006afe <HAL_DMA_IRQHandler+0x516>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4a83      	ldr	r2, [pc, #524]	; (8006c7c <HAL_DMA_IRQHandler+0x694>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d045      	beq.n	8006afe <HAL_DMA_IRQHandler+0x516>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	4a82      	ldr	r2, [pc, #520]	; (8006c80 <HAL_DMA_IRQHandler+0x698>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d040      	beq.n	8006afe <HAL_DMA_IRQHandler+0x516>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4a80      	ldr	r2, [pc, #512]	; (8006c84 <HAL_DMA_IRQHandler+0x69c>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d03b      	beq.n	8006afe <HAL_DMA_IRQHandler+0x516>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	4a7f      	ldr	r2, [pc, #508]	; (8006c88 <HAL_DMA_IRQHandler+0x6a0>)
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	d036      	beq.n	8006afe <HAL_DMA_IRQHandler+0x516>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4a7d      	ldr	r2, [pc, #500]	; (8006c8c <HAL_DMA_IRQHandler+0x6a4>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d031      	beq.n	8006afe <HAL_DMA_IRQHandler+0x516>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a7c      	ldr	r2, [pc, #496]	; (8006c90 <HAL_DMA_IRQHandler+0x6a8>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d02c      	beq.n	8006afe <HAL_DMA_IRQHandler+0x516>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a7a      	ldr	r2, [pc, #488]	; (8006c94 <HAL_DMA_IRQHandler+0x6ac>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d027      	beq.n	8006afe <HAL_DMA_IRQHandler+0x516>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4a79      	ldr	r2, [pc, #484]	; (8006c98 <HAL_DMA_IRQHandler+0x6b0>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d022      	beq.n	8006afe <HAL_DMA_IRQHandler+0x516>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4a77      	ldr	r2, [pc, #476]	; (8006c9c <HAL_DMA_IRQHandler+0x6b4>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d01d      	beq.n	8006afe <HAL_DMA_IRQHandler+0x516>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4a76      	ldr	r2, [pc, #472]	; (8006ca0 <HAL_DMA_IRQHandler+0x6b8>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d018      	beq.n	8006afe <HAL_DMA_IRQHandler+0x516>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a74      	ldr	r2, [pc, #464]	; (8006ca4 <HAL_DMA_IRQHandler+0x6bc>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d013      	beq.n	8006afe <HAL_DMA_IRQHandler+0x516>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a73      	ldr	r2, [pc, #460]	; (8006ca8 <HAL_DMA_IRQHandler+0x6c0>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d00e      	beq.n	8006afe <HAL_DMA_IRQHandler+0x516>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4a71      	ldr	r2, [pc, #452]	; (8006cac <HAL_DMA_IRQHandler+0x6c4>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d009      	beq.n	8006afe <HAL_DMA_IRQHandler+0x516>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a70      	ldr	r2, [pc, #448]	; (8006cb0 <HAL_DMA_IRQHandler+0x6c8>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d004      	beq.n	8006afe <HAL_DMA_IRQHandler+0x516>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4a6e      	ldr	r2, [pc, #440]	; (8006cb4 <HAL_DMA_IRQHandler+0x6cc>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d10a      	bne.n	8006b14 <HAL_DMA_IRQHandler+0x52c>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f003 0308 	and.w	r3, r3, #8
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	bf14      	ite	ne
 8006b0c:	2301      	movne	r3, #1
 8006b0e:	2300      	moveq	r3, #0
 8006b10:	b2db      	uxtb	r3, r3
 8006b12:	e009      	b.n	8006b28 <HAL_DMA_IRQHandler+0x540>
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f003 0304 	and.w	r3, r3, #4
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	bf14      	ite	ne
 8006b22:	2301      	movne	r3, #1
 8006b24:	2300      	moveq	r3, #0
 8006b26:	b2db      	uxtb	r3, r3
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d03e      	beq.n	8006baa <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b30:	f003 031f 	and.w	r3, r3, #31
 8006b34:	2210      	movs	r2, #16
 8006b36:	409a      	lsls	r2, r3
 8006b38:	6a3b      	ldr	r3, [r7, #32]
 8006b3a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d018      	beq.n	8006b7c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d108      	bne.n	8006b6a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d024      	beq.n	8006baa <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b64:	6878      	ldr	r0, [r7, #4]
 8006b66:	4798      	blx	r3
 8006b68:	e01f      	b.n	8006baa <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d01b      	beq.n	8006baa <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	4798      	blx	r3
 8006b7a:	e016      	b.n	8006baa <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d107      	bne.n	8006b9a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	681a      	ldr	r2, [r3, #0]
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f022 0208 	bic.w	r2, r2, #8
 8006b98:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d003      	beq.n	8006baa <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ba6:	6878      	ldr	r0, [r7, #4]
 8006ba8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006bae:	f003 031f 	and.w	r3, r3, #31
 8006bb2:	2220      	movs	r2, #32
 8006bb4:	409a      	lsls	r2, r3
 8006bb6:	69bb      	ldr	r3, [r7, #24]
 8006bb8:	4013      	ands	r3, r2
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	f000 8110 	beq.w	8006de0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a2c      	ldr	r2, [pc, #176]	; (8006c78 <HAL_DMA_IRQHandler+0x690>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d04a      	beq.n	8006c60 <HAL_DMA_IRQHandler+0x678>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a2b      	ldr	r2, [pc, #172]	; (8006c7c <HAL_DMA_IRQHandler+0x694>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d045      	beq.n	8006c60 <HAL_DMA_IRQHandler+0x678>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	4a29      	ldr	r2, [pc, #164]	; (8006c80 <HAL_DMA_IRQHandler+0x698>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d040      	beq.n	8006c60 <HAL_DMA_IRQHandler+0x678>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	4a28      	ldr	r2, [pc, #160]	; (8006c84 <HAL_DMA_IRQHandler+0x69c>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d03b      	beq.n	8006c60 <HAL_DMA_IRQHandler+0x678>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4a26      	ldr	r2, [pc, #152]	; (8006c88 <HAL_DMA_IRQHandler+0x6a0>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d036      	beq.n	8006c60 <HAL_DMA_IRQHandler+0x678>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4a25      	ldr	r2, [pc, #148]	; (8006c8c <HAL_DMA_IRQHandler+0x6a4>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d031      	beq.n	8006c60 <HAL_DMA_IRQHandler+0x678>
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4a23      	ldr	r2, [pc, #140]	; (8006c90 <HAL_DMA_IRQHandler+0x6a8>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d02c      	beq.n	8006c60 <HAL_DMA_IRQHandler+0x678>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4a22      	ldr	r2, [pc, #136]	; (8006c94 <HAL_DMA_IRQHandler+0x6ac>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d027      	beq.n	8006c60 <HAL_DMA_IRQHandler+0x678>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4a20      	ldr	r2, [pc, #128]	; (8006c98 <HAL_DMA_IRQHandler+0x6b0>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d022      	beq.n	8006c60 <HAL_DMA_IRQHandler+0x678>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	4a1f      	ldr	r2, [pc, #124]	; (8006c9c <HAL_DMA_IRQHandler+0x6b4>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d01d      	beq.n	8006c60 <HAL_DMA_IRQHandler+0x678>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4a1d      	ldr	r2, [pc, #116]	; (8006ca0 <HAL_DMA_IRQHandler+0x6b8>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d018      	beq.n	8006c60 <HAL_DMA_IRQHandler+0x678>
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	4a1c      	ldr	r2, [pc, #112]	; (8006ca4 <HAL_DMA_IRQHandler+0x6bc>)
 8006c34:	4293      	cmp	r3, r2
 8006c36:	d013      	beq.n	8006c60 <HAL_DMA_IRQHandler+0x678>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	4a1a      	ldr	r2, [pc, #104]	; (8006ca8 <HAL_DMA_IRQHandler+0x6c0>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d00e      	beq.n	8006c60 <HAL_DMA_IRQHandler+0x678>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4a19      	ldr	r2, [pc, #100]	; (8006cac <HAL_DMA_IRQHandler+0x6c4>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d009      	beq.n	8006c60 <HAL_DMA_IRQHandler+0x678>
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	4a17      	ldr	r2, [pc, #92]	; (8006cb0 <HAL_DMA_IRQHandler+0x6c8>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d004      	beq.n	8006c60 <HAL_DMA_IRQHandler+0x678>
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	4a16      	ldr	r2, [pc, #88]	; (8006cb4 <HAL_DMA_IRQHandler+0x6cc>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d12b      	bne.n	8006cb8 <HAL_DMA_IRQHandler+0x6d0>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f003 0310 	and.w	r3, r3, #16
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	bf14      	ite	ne
 8006c6e:	2301      	movne	r3, #1
 8006c70:	2300      	moveq	r3, #0
 8006c72:	b2db      	uxtb	r3, r3
 8006c74:	e02a      	b.n	8006ccc <HAL_DMA_IRQHandler+0x6e4>
 8006c76:	bf00      	nop
 8006c78:	40020010 	.word	0x40020010
 8006c7c:	40020028 	.word	0x40020028
 8006c80:	40020040 	.word	0x40020040
 8006c84:	40020058 	.word	0x40020058
 8006c88:	40020070 	.word	0x40020070
 8006c8c:	40020088 	.word	0x40020088
 8006c90:	400200a0 	.word	0x400200a0
 8006c94:	400200b8 	.word	0x400200b8
 8006c98:	40020410 	.word	0x40020410
 8006c9c:	40020428 	.word	0x40020428
 8006ca0:	40020440 	.word	0x40020440
 8006ca4:	40020458 	.word	0x40020458
 8006ca8:	40020470 	.word	0x40020470
 8006cac:	40020488 	.word	0x40020488
 8006cb0:	400204a0 	.word	0x400204a0
 8006cb4:	400204b8 	.word	0x400204b8
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f003 0302 	and.w	r3, r3, #2
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	bf14      	ite	ne
 8006cc6:	2301      	movne	r3, #1
 8006cc8:	2300      	moveq	r3, #0
 8006cca:	b2db      	uxtb	r3, r3
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	f000 8087 	beq.w	8006de0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006cd6:	f003 031f 	and.w	r3, r3, #31
 8006cda:	2220      	movs	r2, #32
 8006cdc:	409a      	lsls	r2, r3
 8006cde:	6a3b      	ldr	r3, [r7, #32]
 8006ce0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006ce8:	b2db      	uxtb	r3, r3
 8006cea:	2b04      	cmp	r3, #4
 8006cec:	d139      	bne.n	8006d62 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	681a      	ldr	r2, [r3, #0]
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f022 0216 	bic.w	r2, r2, #22
 8006cfc:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	695a      	ldr	r2, [r3, #20]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006d0c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d103      	bne.n	8006d1e <HAL_DMA_IRQHandler+0x736>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d007      	beq.n	8006d2e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	681a      	ldr	r2, [r3, #0]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f022 0208 	bic.w	r2, r2, #8
 8006d2c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d32:	f003 031f 	and.w	r3, r3, #31
 8006d36:	223f      	movs	r2, #63	; 0x3f
 8006d38:	409a      	lsls	r2, r3
 8006d3a:	6a3b      	ldr	r3, [r7, #32]
 8006d3c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2201      	movs	r2, #1
 8006d42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	f000 834a 	beq.w	80073ec <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d5c:	6878      	ldr	r0, [r7, #4]
 8006d5e:	4798      	blx	r3
          }
          return;
 8006d60:	e344      	b.n	80073ec <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d018      	beq.n	8006da2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d108      	bne.n	8006d90 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d02c      	beq.n	8006de0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	4798      	blx	r3
 8006d8e:	e027      	b.n	8006de0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d023      	beq.n	8006de0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d9c:	6878      	ldr	r0, [r7, #4]
 8006d9e:	4798      	blx	r3
 8006da0:	e01e      	b.n	8006de0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d10f      	bne.n	8006dd0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	681a      	ldr	r2, [r3, #0]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f022 0210 	bic.w	r2, r2, #16
 8006dbe:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d003      	beq.n	8006de0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ddc:	6878      	ldr	r0, [r7, #4]
 8006dde:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	f000 8306 	beq.w	80073f6 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dee:	f003 0301 	and.w	r3, r3, #1
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	f000 8088 	beq.w	8006f08 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2204      	movs	r2, #4
 8006dfc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4a7a      	ldr	r2, [pc, #488]	; (8006ff0 <HAL_DMA_IRQHandler+0xa08>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d04a      	beq.n	8006ea0 <HAL_DMA_IRQHandler+0x8b8>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	4a79      	ldr	r2, [pc, #484]	; (8006ff4 <HAL_DMA_IRQHandler+0xa0c>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d045      	beq.n	8006ea0 <HAL_DMA_IRQHandler+0x8b8>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a77      	ldr	r2, [pc, #476]	; (8006ff8 <HAL_DMA_IRQHandler+0xa10>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d040      	beq.n	8006ea0 <HAL_DMA_IRQHandler+0x8b8>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4a76      	ldr	r2, [pc, #472]	; (8006ffc <HAL_DMA_IRQHandler+0xa14>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d03b      	beq.n	8006ea0 <HAL_DMA_IRQHandler+0x8b8>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a74      	ldr	r2, [pc, #464]	; (8007000 <HAL_DMA_IRQHandler+0xa18>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d036      	beq.n	8006ea0 <HAL_DMA_IRQHandler+0x8b8>
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	4a73      	ldr	r2, [pc, #460]	; (8007004 <HAL_DMA_IRQHandler+0xa1c>)
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d031      	beq.n	8006ea0 <HAL_DMA_IRQHandler+0x8b8>
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	4a71      	ldr	r2, [pc, #452]	; (8007008 <HAL_DMA_IRQHandler+0xa20>)
 8006e42:	4293      	cmp	r3, r2
 8006e44:	d02c      	beq.n	8006ea0 <HAL_DMA_IRQHandler+0x8b8>
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	4a70      	ldr	r2, [pc, #448]	; (800700c <HAL_DMA_IRQHandler+0xa24>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d027      	beq.n	8006ea0 <HAL_DMA_IRQHandler+0x8b8>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	4a6e      	ldr	r2, [pc, #440]	; (8007010 <HAL_DMA_IRQHandler+0xa28>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d022      	beq.n	8006ea0 <HAL_DMA_IRQHandler+0x8b8>
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	4a6d      	ldr	r2, [pc, #436]	; (8007014 <HAL_DMA_IRQHandler+0xa2c>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d01d      	beq.n	8006ea0 <HAL_DMA_IRQHandler+0x8b8>
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4a6b      	ldr	r2, [pc, #428]	; (8007018 <HAL_DMA_IRQHandler+0xa30>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d018      	beq.n	8006ea0 <HAL_DMA_IRQHandler+0x8b8>
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4a6a      	ldr	r2, [pc, #424]	; (800701c <HAL_DMA_IRQHandler+0xa34>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d013      	beq.n	8006ea0 <HAL_DMA_IRQHandler+0x8b8>
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	4a68      	ldr	r2, [pc, #416]	; (8007020 <HAL_DMA_IRQHandler+0xa38>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d00e      	beq.n	8006ea0 <HAL_DMA_IRQHandler+0x8b8>
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	4a67      	ldr	r2, [pc, #412]	; (8007024 <HAL_DMA_IRQHandler+0xa3c>)
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d009      	beq.n	8006ea0 <HAL_DMA_IRQHandler+0x8b8>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	4a65      	ldr	r2, [pc, #404]	; (8007028 <HAL_DMA_IRQHandler+0xa40>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d004      	beq.n	8006ea0 <HAL_DMA_IRQHandler+0x8b8>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4a64      	ldr	r2, [pc, #400]	; (800702c <HAL_DMA_IRQHandler+0xa44>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	d108      	bne.n	8006eb2 <HAL_DMA_IRQHandler+0x8ca>
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	681a      	ldr	r2, [r3, #0]
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f022 0201 	bic.w	r2, r2, #1
 8006eae:	601a      	str	r2, [r3, #0]
 8006eb0:	e007      	b.n	8006ec2 <HAL_DMA_IRQHandler+0x8da>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	681a      	ldr	r2, [r3, #0]
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f022 0201 	bic.w	r2, r2, #1
 8006ec0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	3301      	adds	r3, #1
 8006ec6:	60fb      	str	r3, [r7, #12]
 8006ec8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006eca:	429a      	cmp	r2, r3
 8006ecc:	d307      	bcc.n	8006ede <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f003 0301 	and.w	r3, r3, #1
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d1f2      	bne.n	8006ec2 <HAL_DMA_IRQHandler+0x8da>
 8006edc:	e000      	b.n	8006ee0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8006ede:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f003 0301 	and.w	r3, r3, #1
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d004      	beq.n	8006ef8 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2203      	movs	r2, #3
 8006ef2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8006ef6:	e003      	b.n	8006f00 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2201      	movs	r2, #1
 8006efc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2200      	movs	r2, #0
 8006f04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	f000 8272 	beq.w	80073f6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f16:	6878      	ldr	r0, [r7, #4]
 8006f18:	4798      	blx	r3
 8006f1a:	e26c      	b.n	80073f6 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	4a43      	ldr	r2, [pc, #268]	; (8007030 <HAL_DMA_IRQHandler+0xa48>)
 8006f22:	4293      	cmp	r3, r2
 8006f24:	d022      	beq.n	8006f6c <HAL_DMA_IRQHandler+0x984>
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	4a42      	ldr	r2, [pc, #264]	; (8007034 <HAL_DMA_IRQHandler+0xa4c>)
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	d01d      	beq.n	8006f6c <HAL_DMA_IRQHandler+0x984>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4a40      	ldr	r2, [pc, #256]	; (8007038 <HAL_DMA_IRQHandler+0xa50>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d018      	beq.n	8006f6c <HAL_DMA_IRQHandler+0x984>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	4a3f      	ldr	r2, [pc, #252]	; (800703c <HAL_DMA_IRQHandler+0xa54>)
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d013      	beq.n	8006f6c <HAL_DMA_IRQHandler+0x984>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	4a3d      	ldr	r2, [pc, #244]	; (8007040 <HAL_DMA_IRQHandler+0xa58>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d00e      	beq.n	8006f6c <HAL_DMA_IRQHandler+0x984>
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	4a3c      	ldr	r2, [pc, #240]	; (8007044 <HAL_DMA_IRQHandler+0xa5c>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d009      	beq.n	8006f6c <HAL_DMA_IRQHandler+0x984>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4a3a      	ldr	r2, [pc, #232]	; (8007048 <HAL_DMA_IRQHandler+0xa60>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d004      	beq.n	8006f6c <HAL_DMA_IRQHandler+0x984>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	4a39      	ldr	r2, [pc, #228]	; (800704c <HAL_DMA_IRQHandler+0xa64>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d101      	bne.n	8006f70 <HAL_DMA_IRQHandler+0x988>
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	e000      	b.n	8006f72 <HAL_DMA_IRQHandler+0x98a>
 8006f70:	2300      	movs	r3, #0
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	f000 823f 	beq.w	80073f6 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f84:	f003 031f 	and.w	r3, r3, #31
 8006f88:	2204      	movs	r2, #4
 8006f8a:	409a      	lsls	r2, r3
 8006f8c:	697b      	ldr	r3, [r7, #20]
 8006f8e:	4013      	ands	r3, r2
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	f000 80cd 	beq.w	8007130 <HAL_DMA_IRQHandler+0xb48>
 8006f96:	693b      	ldr	r3, [r7, #16]
 8006f98:	f003 0304 	and.w	r3, r3, #4
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	f000 80c7 	beq.w	8007130 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fa6:	f003 031f 	and.w	r3, r3, #31
 8006faa:	2204      	movs	r2, #4
 8006fac:	409a      	lsls	r2, r3
 8006fae:	69fb      	ldr	r3, [r7, #28]
 8006fb0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006fb2:	693b      	ldr	r3, [r7, #16]
 8006fb4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d049      	beq.n	8007050 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006fbc:	693b      	ldr	r3, [r7, #16]
 8006fbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d109      	bne.n	8006fda <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	f000 8210 	beq.w	80073f0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006fd4:	6878      	ldr	r0, [r7, #4]
 8006fd6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006fd8:	e20a      	b.n	80073f0 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	f000 8206 	beq.w	80073f0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fe8:	6878      	ldr	r0, [r7, #4]
 8006fea:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006fec:	e200      	b.n	80073f0 <HAL_DMA_IRQHandler+0xe08>
 8006fee:	bf00      	nop
 8006ff0:	40020010 	.word	0x40020010
 8006ff4:	40020028 	.word	0x40020028
 8006ff8:	40020040 	.word	0x40020040
 8006ffc:	40020058 	.word	0x40020058
 8007000:	40020070 	.word	0x40020070
 8007004:	40020088 	.word	0x40020088
 8007008:	400200a0 	.word	0x400200a0
 800700c:	400200b8 	.word	0x400200b8
 8007010:	40020410 	.word	0x40020410
 8007014:	40020428 	.word	0x40020428
 8007018:	40020440 	.word	0x40020440
 800701c:	40020458 	.word	0x40020458
 8007020:	40020470 	.word	0x40020470
 8007024:	40020488 	.word	0x40020488
 8007028:	400204a0 	.word	0x400204a0
 800702c:	400204b8 	.word	0x400204b8
 8007030:	58025408 	.word	0x58025408
 8007034:	5802541c 	.word	0x5802541c
 8007038:	58025430 	.word	0x58025430
 800703c:	58025444 	.word	0x58025444
 8007040:	58025458 	.word	0x58025458
 8007044:	5802546c 	.word	0x5802546c
 8007048:	58025480 	.word	0x58025480
 800704c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007050:	693b      	ldr	r3, [r7, #16]
 8007052:	f003 0320 	and.w	r3, r3, #32
 8007056:	2b00      	cmp	r3, #0
 8007058:	d160      	bne.n	800711c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4a7f      	ldr	r2, [pc, #508]	; (800725c <HAL_DMA_IRQHandler+0xc74>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d04a      	beq.n	80070fa <HAL_DMA_IRQHandler+0xb12>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4a7d      	ldr	r2, [pc, #500]	; (8007260 <HAL_DMA_IRQHandler+0xc78>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d045      	beq.n	80070fa <HAL_DMA_IRQHandler+0xb12>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	4a7c      	ldr	r2, [pc, #496]	; (8007264 <HAL_DMA_IRQHandler+0xc7c>)
 8007074:	4293      	cmp	r3, r2
 8007076:	d040      	beq.n	80070fa <HAL_DMA_IRQHandler+0xb12>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	4a7a      	ldr	r2, [pc, #488]	; (8007268 <HAL_DMA_IRQHandler+0xc80>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d03b      	beq.n	80070fa <HAL_DMA_IRQHandler+0xb12>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	4a79      	ldr	r2, [pc, #484]	; (800726c <HAL_DMA_IRQHandler+0xc84>)
 8007088:	4293      	cmp	r3, r2
 800708a:	d036      	beq.n	80070fa <HAL_DMA_IRQHandler+0xb12>
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	4a77      	ldr	r2, [pc, #476]	; (8007270 <HAL_DMA_IRQHandler+0xc88>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d031      	beq.n	80070fa <HAL_DMA_IRQHandler+0xb12>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	4a76      	ldr	r2, [pc, #472]	; (8007274 <HAL_DMA_IRQHandler+0xc8c>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d02c      	beq.n	80070fa <HAL_DMA_IRQHandler+0xb12>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	4a74      	ldr	r2, [pc, #464]	; (8007278 <HAL_DMA_IRQHandler+0xc90>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d027      	beq.n	80070fa <HAL_DMA_IRQHandler+0xb12>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	4a73      	ldr	r2, [pc, #460]	; (800727c <HAL_DMA_IRQHandler+0xc94>)
 80070b0:	4293      	cmp	r3, r2
 80070b2:	d022      	beq.n	80070fa <HAL_DMA_IRQHandler+0xb12>
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4a71      	ldr	r2, [pc, #452]	; (8007280 <HAL_DMA_IRQHandler+0xc98>)
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d01d      	beq.n	80070fa <HAL_DMA_IRQHandler+0xb12>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4a70      	ldr	r2, [pc, #448]	; (8007284 <HAL_DMA_IRQHandler+0xc9c>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d018      	beq.n	80070fa <HAL_DMA_IRQHandler+0xb12>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	4a6e      	ldr	r2, [pc, #440]	; (8007288 <HAL_DMA_IRQHandler+0xca0>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d013      	beq.n	80070fa <HAL_DMA_IRQHandler+0xb12>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	4a6d      	ldr	r2, [pc, #436]	; (800728c <HAL_DMA_IRQHandler+0xca4>)
 80070d8:	4293      	cmp	r3, r2
 80070da:	d00e      	beq.n	80070fa <HAL_DMA_IRQHandler+0xb12>
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	4a6b      	ldr	r2, [pc, #428]	; (8007290 <HAL_DMA_IRQHandler+0xca8>)
 80070e2:	4293      	cmp	r3, r2
 80070e4:	d009      	beq.n	80070fa <HAL_DMA_IRQHandler+0xb12>
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4a6a      	ldr	r2, [pc, #424]	; (8007294 <HAL_DMA_IRQHandler+0xcac>)
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d004      	beq.n	80070fa <HAL_DMA_IRQHandler+0xb12>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4a68      	ldr	r2, [pc, #416]	; (8007298 <HAL_DMA_IRQHandler+0xcb0>)
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d108      	bne.n	800710c <HAL_DMA_IRQHandler+0xb24>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	681a      	ldr	r2, [r3, #0]
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f022 0208 	bic.w	r2, r2, #8
 8007108:	601a      	str	r2, [r3, #0]
 800710a:	e007      	b.n	800711c <HAL_DMA_IRQHandler+0xb34>
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	681a      	ldr	r2, [r3, #0]
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f022 0204 	bic.w	r2, r2, #4
 800711a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007120:	2b00      	cmp	r3, #0
 8007122:	f000 8165 	beq.w	80073f0 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800712e:	e15f      	b.n	80073f0 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007134:	f003 031f 	and.w	r3, r3, #31
 8007138:	2202      	movs	r2, #2
 800713a:	409a      	lsls	r2, r3
 800713c:	697b      	ldr	r3, [r7, #20]
 800713e:	4013      	ands	r3, r2
 8007140:	2b00      	cmp	r3, #0
 8007142:	f000 80c5 	beq.w	80072d0 <HAL_DMA_IRQHandler+0xce8>
 8007146:	693b      	ldr	r3, [r7, #16]
 8007148:	f003 0302 	and.w	r3, r3, #2
 800714c:	2b00      	cmp	r3, #0
 800714e:	f000 80bf 	beq.w	80072d0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007156:	f003 031f 	and.w	r3, r3, #31
 800715a:	2202      	movs	r2, #2
 800715c:	409a      	lsls	r2, r3
 800715e:	69fb      	ldr	r3, [r7, #28]
 8007160:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007162:	693b      	ldr	r3, [r7, #16]
 8007164:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007168:	2b00      	cmp	r3, #0
 800716a:	d018      	beq.n	800719e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800716c:	693b      	ldr	r3, [r7, #16]
 800716e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007172:	2b00      	cmp	r3, #0
 8007174:	d109      	bne.n	800718a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800717a:	2b00      	cmp	r3, #0
 800717c:	f000 813a 	beq.w	80073f4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007188:	e134      	b.n	80073f4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800718e:	2b00      	cmp	r3, #0
 8007190:	f000 8130 	beq.w	80073f4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007198:	6878      	ldr	r0, [r7, #4]
 800719a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800719c:	e12a      	b.n	80073f4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800719e:	693b      	ldr	r3, [r7, #16]
 80071a0:	f003 0320 	and.w	r3, r3, #32
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	f040 8089 	bne.w	80072bc <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	4a2b      	ldr	r2, [pc, #172]	; (800725c <HAL_DMA_IRQHandler+0xc74>)
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d04a      	beq.n	800724a <HAL_DMA_IRQHandler+0xc62>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	4a29      	ldr	r2, [pc, #164]	; (8007260 <HAL_DMA_IRQHandler+0xc78>)
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d045      	beq.n	800724a <HAL_DMA_IRQHandler+0xc62>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	4a28      	ldr	r2, [pc, #160]	; (8007264 <HAL_DMA_IRQHandler+0xc7c>)
 80071c4:	4293      	cmp	r3, r2
 80071c6:	d040      	beq.n	800724a <HAL_DMA_IRQHandler+0xc62>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	4a26      	ldr	r2, [pc, #152]	; (8007268 <HAL_DMA_IRQHandler+0xc80>)
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d03b      	beq.n	800724a <HAL_DMA_IRQHandler+0xc62>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4a25      	ldr	r2, [pc, #148]	; (800726c <HAL_DMA_IRQHandler+0xc84>)
 80071d8:	4293      	cmp	r3, r2
 80071da:	d036      	beq.n	800724a <HAL_DMA_IRQHandler+0xc62>
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	4a23      	ldr	r2, [pc, #140]	; (8007270 <HAL_DMA_IRQHandler+0xc88>)
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d031      	beq.n	800724a <HAL_DMA_IRQHandler+0xc62>
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	4a22      	ldr	r2, [pc, #136]	; (8007274 <HAL_DMA_IRQHandler+0xc8c>)
 80071ec:	4293      	cmp	r3, r2
 80071ee:	d02c      	beq.n	800724a <HAL_DMA_IRQHandler+0xc62>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4a20      	ldr	r2, [pc, #128]	; (8007278 <HAL_DMA_IRQHandler+0xc90>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d027      	beq.n	800724a <HAL_DMA_IRQHandler+0xc62>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	4a1f      	ldr	r2, [pc, #124]	; (800727c <HAL_DMA_IRQHandler+0xc94>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d022      	beq.n	800724a <HAL_DMA_IRQHandler+0xc62>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4a1d      	ldr	r2, [pc, #116]	; (8007280 <HAL_DMA_IRQHandler+0xc98>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d01d      	beq.n	800724a <HAL_DMA_IRQHandler+0xc62>
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4a1c      	ldr	r2, [pc, #112]	; (8007284 <HAL_DMA_IRQHandler+0xc9c>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d018      	beq.n	800724a <HAL_DMA_IRQHandler+0xc62>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4a1a      	ldr	r2, [pc, #104]	; (8007288 <HAL_DMA_IRQHandler+0xca0>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d013      	beq.n	800724a <HAL_DMA_IRQHandler+0xc62>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	4a19      	ldr	r2, [pc, #100]	; (800728c <HAL_DMA_IRQHandler+0xca4>)
 8007228:	4293      	cmp	r3, r2
 800722a:	d00e      	beq.n	800724a <HAL_DMA_IRQHandler+0xc62>
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	4a17      	ldr	r2, [pc, #92]	; (8007290 <HAL_DMA_IRQHandler+0xca8>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d009      	beq.n	800724a <HAL_DMA_IRQHandler+0xc62>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4a16      	ldr	r2, [pc, #88]	; (8007294 <HAL_DMA_IRQHandler+0xcac>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d004      	beq.n	800724a <HAL_DMA_IRQHandler+0xc62>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4a14      	ldr	r2, [pc, #80]	; (8007298 <HAL_DMA_IRQHandler+0xcb0>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d128      	bne.n	800729c <HAL_DMA_IRQHandler+0xcb4>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	681a      	ldr	r2, [r3, #0]
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f022 0214 	bic.w	r2, r2, #20
 8007258:	601a      	str	r2, [r3, #0]
 800725a:	e027      	b.n	80072ac <HAL_DMA_IRQHandler+0xcc4>
 800725c:	40020010 	.word	0x40020010
 8007260:	40020028 	.word	0x40020028
 8007264:	40020040 	.word	0x40020040
 8007268:	40020058 	.word	0x40020058
 800726c:	40020070 	.word	0x40020070
 8007270:	40020088 	.word	0x40020088
 8007274:	400200a0 	.word	0x400200a0
 8007278:	400200b8 	.word	0x400200b8
 800727c:	40020410 	.word	0x40020410
 8007280:	40020428 	.word	0x40020428
 8007284:	40020440 	.word	0x40020440
 8007288:	40020458 	.word	0x40020458
 800728c:	40020470 	.word	0x40020470
 8007290:	40020488 	.word	0x40020488
 8007294:	400204a0 	.word	0x400204a0
 8007298:	400204b8 	.word	0x400204b8
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	681a      	ldr	r2, [r3, #0]
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f022 020a 	bic.w	r2, r2, #10
 80072aa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2201      	movs	r2, #1
 80072b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2200      	movs	r2, #0
 80072b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	f000 8097 	beq.w	80073f4 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80072ce:	e091      	b.n	80073f4 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80072d4:	f003 031f 	and.w	r3, r3, #31
 80072d8:	2208      	movs	r2, #8
 80072da:	409a      	lsls	r2, r3
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	4013      	ands	r3, r2
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	f000 8088 	beq.w	80073f6 <HAL_DMA_IRQHandler+0xe0e>
 80072e6:	693b      	ldr	r3, [r7, #16]
 80072e8:	f003 0308 	and.w	r3, r3, #8
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	f000 8082 	beq.w	80073f6 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	4a41      	ldr	r2, [pc, #260]	; (80073fc <HAL_DMA_IRQHandler+0xe14>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d04a      	beq.n	8007392 <HAL_DMA_IRQHandler+0xdaa>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	4a3f      	ldr	r2, [pc, #252]	; (8007400 <HAL_DMA_IRQHandler+0xe18>)
 8007302:	4293      	cmp	r3, r2
 8007304:	d045      	beq.n	8007392 <HAL_DMA_IRQHandler+0xdaa>
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	4a3e      	ldr	r2, [pc, #248]	; (8007404 <HAL_DMA_IRQHandler+0xe1c>)
 800730c:	4293      	cmp	r3, r2
 800730e:	d040      	beq.n	8007392 <HAL_DMA_IRQHandler+0xdaa>
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	4a3c      	ldr	r2, [pc, #240]	; (8007408 <HAL_DMA_IRQHandler+0xe20>)
 8007316:	4293      	cmp	r3, r2
 8007318:	d03b      	beq.n	8007392 <HAL_DMA_IRQHandler+0xdaa>
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4a3b      	ldr	r2, [pc, #236]	; (800740c <HAL_DMA_IRQHandler+0xe24>)
 8007320:	4293      	cmp	r3, r2
 8007322:	d036      	beq.n	8007392 <HAL_DMA_IRQHandler+0xdaa>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	4a39      	ldr	r2, [pc, #228]	; (8007410 <HAL_DMA_IRQHandler+0xe28>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d031      	beq.n	8007392 <HAL_DMA_IRQHandler+0xdaa>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	4a38      	ldr	r2, [pc, #224]	; (8007414 <HAL_DMA_IRQHandler+0xe2c>)
 8007334:	4293      	cmp	r3, r2
 8007336:	d02c      	beq.n	8007392 <HAL_DMA_IRQHandler+0xdaa>
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	4a36      	ldr	r2, [pc, #216]	; (8007418 <HAL_DMA_IRQHandler+0xe30>)
 800733e:	4293      	cmp	r3, r2
 8007340:	d027      	beq.n	8007392 <HAL_DMA_IRQHandler+0xdaa>
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	4a35      	ldr	r2, [pc, #212]	; (800741c <HAL_DMA_IRQHandler+0xe34>)
 8007348:	4293      	cmp	r3, r2
 800734a:	d022      	beq.n	8007392 <HAL_DMA_IRQHandler+0xdaa>
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4a33      	ldr	r2, [pc, #204]	; (8007420 <HAL_DMA_IRQHandler+0xe38>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d01d      	beq.n	8007392 <HAL_DMA_IRQHandler+0xdaa>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4a32      	ldr	r2, [pc, #200]	; (8007424 <HAL_DMA_IRQHandler+0xe3c>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d018      	beq.n	8007392 <HAL_DMA_IRQHandler+0xdaa>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	4a30      	ldr	r2, [pc, #192]	; (8007428 <HAL_DMA_IRQHandler+0xe40>)
 8007366:	4293      	cmp	r3, r2
 8007368:	d013      	beq.n	8007392 <HAL_DMA_IRQHandler+0xdaa>
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	4a2f      	ldr	r2, [pc, #188]	; (800742c <HAL_DMA_IRQHandler+0xe44>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d00e      	beq.n	8007392 <HAL_DMA_IRQHandler+0xdaa>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4a2d      	ldr	r2, [pc, #180]	; (8007430 <HAL_DMA_IRQHandler+0xe48>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d009      	beq.n	8007392 <HAL_DMA_IRQHandler+0xdaa>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	4a2c      	ldr	r2, [pc, #176]	; (8007434 <HAL_DMA_IRQHandler+0xe4c>)
 8007384:	4293      	cmp	r3, r2
 8007386:	d004      	beq.n	8007392 <HAL_DMA_IRQHandler+0xdaa>
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4a2a      	ldr	r2, [pc, #168]	; (8007438 <HAL_DMA_IRQHandler+0xe50>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d108      	bne.n	80073a4 <HAL_DMA_IRQHandler+0xdbc>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	681a      	ldr	r2, [r3, #0]
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f022 021c 	bic.w	r2, r2, #28
 80073a0:	601a      	str	r2, [r3, #0]
 80073a2:	e007      	b.n	80073b4 <HAL_DMA_IRQHandler+0xdcc>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	681a      	ldr	r2, [r3, #0]
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f022 020e 	bic.w	r2, r2, #14
 80073b2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80073b8:	f003 031f 	and.w	r3, r3, #31
 80073bc:	2201      	movs	r2, #1
 80073be:	409a      	lsls	r2, r3
 80073c0:	69fb      	ldr	r3, [r7, #28]
 80073c2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2201      	movs	r2, #1
 80073c8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2201      	movs	r2, #1
 80073ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2200      	movs	r2, #0
 80073d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d009      	beq.n	80073f6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80073e6:	6878      	ldr	r0, [r7, #4]
 80073e8:	4798      	blx	r3
 80073ea:	e004      	b.n	80073f6 <HAL_DMA_IRQHandler+0xe0e>
          return;
 80073ec:	bf00      	nop
 80073ee:	e002      	b.n	80073f6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80073f0:	bf00      	nop
 80073f2:	e000      	b.n	80073f6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80073f4:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80073f6:	3728      	adds	r7, #40	; 0x28
 80073f8:	46bd      	mov	sp, r7
 80073fa:	bd80      	pop	{r7, pc}
 80073fc:	40020010 	.word	0x40020010
 8007400:	40020028 	.word	0x40020028
 8007404:	40020040 	.word	0x40020040
 8007408:	40020058 	.word	0x40020058
 800740c:	40020070 	.word	0x40020070
 8007410:	40020088 	.word	0x40020088
 8007414:	400200a0 	.word	0x400200a0
 8007418:	400200b8 	.word	0x400200b8
 800741c:	40020410 	.word	0x40020410
 8007420:	40020428 	.word	0x40020428
 8007424:	40020440 	.word	0x40020440
 8007428:	40020458 	.word	0x40020458
 800742c:	40020470 	.word	0x40020470
 8007430:	40020488 	.word	0x40020488
 8007434:	400204a0 	.word	0x400204a0
 8007438:	400204b8 	.word	0x400204b8

0800743c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800743c:	b480      	push	{r7}
 800743e:	b087      	sub	sp, #28
 8007440:	af00      	add	r7, sp, #0
 8007442:	60f8      	str	r0, [r7, #12]
 8007444:	60b9      	str	r1, [r7, #8]
 8007446:	607a      	str	r2, [r7, #4]
 8007448:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800744e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007454:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	4a7f      	ldr	r2, [pc, #508]	; (8007658 <DMA_SetConfig+0x21c>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d072      	beq.n	8007546 <DMA_SetConfig+0x10a>
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	4a7d      	ldr	r2, [pc, #500]	; (800765c <DMA_SetConfig+0x220>)
 8007466:	4293      	cmp	r3, r2
 8007468:	d06d      	beq.n	8007546 <DMA_SetConfig+0x10a>
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	4a7c      	ldr	r2, [pc, #496]	; (8007660 <DMA_SetConfig+0x224>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d068      	beq.n	8007546 <DMA_SetConfig+0x10a>
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	4a7a      	ldr	r2, [pc, #488]	; (8007664 <DMA_SetConfig+0x228>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d063      	beq.n	8007546 <DMA_SetConfig+0x10a>
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	4a79      	ldr	r2, [pc, #484]	; (8007668 <DMA_SetConfig+0x22c>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d05e      	beq.n	8007546 <DMA_SetConfig+0x10a>
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	4a77      	ldr	r2, [pc, #476]	; (800766c <DMA_SetConfig+0x230>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d059      	beq.n	8007546 <DMA_SetConfig+0x10a>
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4a76      	ldr	r2, [pc, #472]	; (8007670 <DMA_SetConfig+0x234>)
 8007498:	4293      	cmp	r3, r2
 800749a:	d054      	beq.n	8007546 <DMA_SetConfig+0x10a>
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	4a74      	ldr	r2, [pc, #464]	; (8007674 <DMA_SetConfig+0x238>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d04f      	beq.n	8007546 <DMA_SetConfig+0x10a>
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	4a73      	ldr	r2, [pc, #460]	; (8007678 <DMA_SetConfig+0x23c>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d04a      	beq.n	8007546 <DMA_SetConfig+0x10a>
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4a71      	ldr	r2, [pc, #452]	; (800767c <DMA_SetConfig+0x240>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d045      	beq.n	8007546 <DMA_SetConfig+0x10a>
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	4a70      	ldr	r2, [pc, #448]	; (8007680 <DMA_SetConfig+0x244>)
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d040      	beq.n	8007546 <DMA_SetConfig+0x10a>
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	4a6e      	ldr	r2, [pc, #440]	; (8007684 <DMA_SetConfig+0x248>)
 80074ca:	4293      	cmp	r3, r2
 80074cc:	d03b      	beq.n	8007546 <DMA_SetConfig+0x10a>
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	4a6d      	ldr	r2, [pc, #436]	; (8007688 <DMA_SetConfig+0x24c>)
 80074d4:	4293      	cmp	r3, r2
 80074d6:	d036      	beq.n	8007546 <DMA_SetConfig+0x10a>
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	4a6b      	ldr	r2, [pc, #428]	; (800768c <DMA_SetConfig+0x250>)
 80074de:	4293      	cmp	r3, r2
 80074e0:	d031      	beq.n	8007546 <DMA_SetConfig+0x10a>
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	4a6a      	ldr	r2, [pc, #424]	; (8007690 <DMA_SetConfig+0x254>)
 80074e8:	4293      	cmp	r3, r2
 80074ea:	d02c      	beq.n	8007546 <DMA_SetConfig+0x10a>
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4a68      	ldr	r2, [pc, #416]	; (8007694 <DMA_SetConfig+0x258>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d027      	beq.n	8007546 <DMA_SetConfig+0x10a>
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	4a67      	ldr	r2, [pc, #412]	; (8007698 <DMA_SetConfig+0x25c>)
 80074fc:	4293      	cmp	r3, r2
 80074fe:	d022      	beq.n	8007546 <DMA_SetConfig+0x10a>
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	4a65      	ldr	r2, [pc, #404]	; (800769c <DMA_SetConfig+0x260>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d01d      	beq.n	8007546 <DMA_SetConfig+0x10a>
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4a64      	ldr	r2, [pc, #400]	; (80076a0 <DMA_SetConfig+0x264>)
 8007510:	4293      	cmp	r3, r2
 8007512:	d018      	beq.n	8007546 <DMA_SetConfig+0x10a>
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	4a62      	ldr	r2, [pc, #392]	; (80076a4 <DMA_SetConfig+0x268>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d013      	beq.n	8007546 <DMA_SetConfig+0x10a>
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	4a61      	ldr	r2, [pc, #388]	; (80076a8 <DMA_SetConfig+0x26c>)
 8007524:	4293      	cmp	r3, r2
 8007526:	d00e      	beq.n	8007546 <DMA_SetConfig+0x10a>
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	4a5f      	ldr	r2, [pc, #380]	; (80076ac <DMA_SetConfig+0x270>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d009      	beq.n	8007546 <DMA_SetConfig+0x10a>
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	4a5e      	ldr	r2, [pc, #376]	; (80076b0 <DMA_SetConfig+0x274>)
 8007538:	4293      	cmp	r3, r2
 800753a:	d004      	beq.n	8007546 <DMA_SetConfig+0x10a>
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	4a5c      	ldr	r2, [pc, #368]	; (80076b4 <DMA_SetConfig+0x278>)
 8007542:	4293      	cmp	r3, r2
 8007544:	d101      	bne.n	800754a <DMA_SetConfig+0x10e>
 8007546:	2301      	movs	r3, #1
 8007548:	e000      	b.n	800754c <DMA_SetConfig+0x110>
 800754a:	2300      	movs	r3, #0
 800754c:	2b00      	cmp	r3, #0
 800754e:	d00d      	beq.n	800756c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007554:	68fa      	ldr	r2, [r7, #12]
 8007556:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8007558:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800755e:	2b00      	cmp	r3, #0
 8007560:	d004      	beq.n	800756c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007566:	68fa      	ldr	r2, [r7, #12]
 8007568:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800756a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	4a39      	ldr	r2, [pc, #228]	; (8007658 <DMA_SetConfig+0x21c>)
 8007572:	4293      	cmp	r3, r2
 8007574:	d04a      	beq.n	800760c <DMA_SetConfig+0x1d0>
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	4a38      	ldr	r2, [pc, #224]	; (800765c <DMA_SetConfig+0x220>)
 800757c:	4293      	cmp	r3, r2
 800757e:	d045      	beq.n	800760c <DMA_SetConfig+0x1d0>
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	4a36      	ldr	r2, [pc, #216]	; (8007660 <DMA_SetConfig+0x224>)
 8007586:	4293      	cmp	r3, r2
 8007588:	d040      	beq.n	800760c <DMA_SetConfig+0x1d0>
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	4a35      	ldr	r2, [pc, #212]	; (8007664 <DMA_SetConfig+0x228>)
 8007590:	4293      	cmp	r3, r2
 8007592:	d03b      	beq.n	800760c <DMA_SetConfig+0x1d0>
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	4a33      	ldr	r2, [pc, #204]	; (8007668 <DMA_SetConfig+0x22c>)
 800759a:	4293      	cmp	r3, r2
 800759c:	d036      	beq.n	800760c <DMA_SetConfig+0x1d0>
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	4a32      	ldr	r2, [pc, #200]	; (800766c <DMA_SetConfig+0x230>)
 80075a4:	4293      	cmp	r3, r2
 80075a6:	d031      	beq.n	800760c <DMA_SetConfig+0x1d0>
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	4a30      	ldr	r2, [pc, #192]	; (8007670 <DMA_SetConfig+0x234>)
 80075ae:	4293      	cmp	r3, r2
 80075b0:	d02c      	beq.n	800760c <DMA_SetConfig+0x1d0>
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	4a2f      	ldr	r2, [pc, #188]	; (8007674 <DMA_SetConfig+0x238>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d027      	beq.n	800760c <DMA_SetConfig+0x1d0>
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	4a2d      	ldr	r2, [pc, #180]	; (8007678 <DMA_SetConfig+0x23c>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d022      	beq.n	800760c <DMA_SetConfig+0x1d0>
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4a2c      	ldr	r2, [pc, #176]	; (800767c <DMA_SetConfig+0x240>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d01d      	beq.n	800760c <DMA_SetConfig+0x1d0>
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	4a2a      	ldr	r2, [pc, #168]	; (8007680 <DMA_SetConfig+0x244>)
 80075d6:	4293      	cmp	r3, r2
 80075d8:	d018      	beq.n	800760c <DMA_SetConfig+0x1d0>
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4a29      	ldr	r2, [pc, #164]	; (8007684 <DMA_SetConfig+0x248>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d013      	beq.n	800760c <DMA_SetConfig+0x1d0>
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a27      	ldr	r2, [pc, #156]	; (8007688 <DMA_SetConfig+0x24c>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d00e      	beq.n	800760c <DMA_SetConfig+0x1d0>
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4a26      	ldr	r2, [pc, #152]	; (800768c <DMA_SetConfig+0x250>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d009      	beq.n	800760c <DMA_SetConfig+0x1d0>
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4a24      	ldr	r2, [pc, #144]	; (8007690 <DMA_SetConfig+0x254>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d004      	beq.n	800760c <DMA_SetConfig+0x1d0>
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	4a23      	ldr	r2, [pc, #140]	; (8007694 <DMA_SetConfig+0x258>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d101      	bne.n	8007610 <DMA_SetConfig+0x1d4>
 800760c:	2301      	movs	r3, #1
 800760e:	e000      	b.n	8007612 <DMA_SetConfig+0x1d6>
 8007610:	2300      	movs	r3, #0
 8007612:	2b00      	cmp	r3, #0
 8007614:	d059      	beq.n	80076ca <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800761a:	f003 031f 	and.w	r3, r3, #31
 800761e:	223f      	movs	r2, #63	; 0x3f
 8007620:	409a      	lsls	r2, r3
 8007622:	697b      	ldr	r3, [r7, #20]
 8007624:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	681a      	ldr	r2, [r3, #0]
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007634:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	683a      	ldr	r2, [r7, #0]
 800763c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	689b      	ldr	r3, [r3, #8]
 8007642:	2b40      	cmp	r3, #64	; 0x40
 8007644:	d138      	bne.n	80076b8 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	687a      	ldr	r2, [r7, #4]
 800764c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	68ba      	ldr	r2, [r7, #8]
 8007654:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007656:	e086      	b.n	8007766 <DMA_SetConfig+0x32a>
 8007658:	40020010 	.word	0x40020010
 800765c:	40020028 	.word	0x40020028
 8007660:	40020040 	.word	0x40020040
 8007664:	40020058 	.word	0x40020058
 8007668:	40020070 	.word	0x40020070
 800766c:	40020088 	.word	0x40020088
 8007670:	400200a0 	.word	0x400200a0
 8007674:	400200b8 	.word	0x400200b8
 8007678:	40020410 	.word	0x40020410
 800767c:	40020428 	.word	0x40020428
 8007680:	40020440 	.word	0x40020440
 8007684:	40020458 	.word	0x40020458
 8007688:	40020470 	.word	0x40020470
 800768c:	40020488 	.word	0x40020488
 8007690:	400204a0 	.word	0x400204a0
 8007694:	400204b8 	.word	0x400204b8
 8007698:	58025408 	.word	0x58025408
 800769c:	5802541c 	.word	0x5802541c
 80076a0:	58025430 	.word	0x58025430
 80076a4:	58025444 	.word	0x58025444
 80076a8:	58025458 	.word	0x58025458
 80076ac:	5802546c 	.word	0x5802546c
 80076b0:	58025480 	.word	0x58025480
 80076b4:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	68ba      	ldr	r2, [r7, #8]
 80076be:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	687a      	ldr	r2, [r7, #4]
 80076c6:	60da      	str	r2, [r3, #12]
}
 80076c8:	e04d      	b.n	8007766 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	4a29      	ldr	r2, [pc, #164]	; (8007774 <DMA_SetConfig+0x338>)
 80076d0:	4293      	cmp	r3, r2
 80076d2:	d022      	beq.n	800771a <DMA_SetConfig+0x2de>
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	4a27      	ldr	r2, [pc, #156]	; (8007778 <DMA_SetConfig+0x33c>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d01d      	beq.n	800771a <DMA_SetConfig+0x2de>
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	4a26      	ldr	r2, [pc, #152]	; (800777c <DMA_SetConfig+0x340>)
 80076e4:	4293      	cmp	r3, r2
 80076e6:	d018      	beq.n	800771a <DMA_SetConfig+0x2de>
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	4a24      	ldr	r2, [pc, #144]	; (8007780 <DMA_SetConfig+0x344>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d013      	beq.n	800771a <DMA_SetConfig+0x2de>
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4a23      	ldr	r2, [pc, #140]	; (8007784 <DMA_SetConfig+0x348>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d00e      	beq.n	800771a <DMA_SetConfig+0x2de>
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4a21      	ldr	r2, [pc, #132]	; (8007788 <DMA_SetConfig+0x34c>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d009      	beq.n	800771a <DMA_SetConfig+0x2de>
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	4a20      	ldr	r2, [pc, #128]	; (800778c <DMA_SetConfig+0x350>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d004      	beq.n	800771a <DMA_SetConfig+0x2de>
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4a1e      	ldr	r2, [pc, #120]	; (8007790 <DMA_SetConfig+0x354>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d101      	bne.n	800771e <DMA_SetConfig+0x2e2>
 800771a:	2301      	movs	r3, #1
 800771c:	e000      	b.n	8007720 <DMA_SetConfig+0x2e4>
 800771e:	2300      	movs	r3, #0
 8007720:	2b00      	cmp	r3, #0
 8007722:	d020      	beq.n	8007766 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007728:	f003 031f 	and.w	r3, r3, #31
 800772c:	2201      	movs	r2, #1
 800772e:	409a      	lsls	r2, r3
 8007730:	693b      	ldr	r3, [r7, #16]
 8007732:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	683a      	ldr	r2, [r7, #0]
 800773a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	689b      	ldr	r3, [r3, #8]
 8007740:	2b40      	cmp	r3, #64	; 0x40
 8007742:	d108      	bne.n	8007756 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	687a      	ldr	r2, [r7, #4]
 800774a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	68ba      	ldr	r2, [r7, #8]
 8007752:	60da      	str	r2, [r3, #12]
}
 8007754:	e007      	b.n	8007766 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	68ba      	ldr	r2, [r7, #8]
 800775c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	687a      	ldr	r2, [r7, #4]
 8007764:	60da      	str	r2, [r3, #12]
}
 8007766:	bf00      	nop
 8007768:	371c      	adds	r7, #28
 800776a:	46bd      	mov	sp, r7
 800776c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007770:	4770      	bx	lr
 8007772:	bf00      	nop
 8007774:	58025408 	.word	0x58025408
 8007778:	5802541c 	.word	0x5802541c
 800777c:	58025430 	.word	0x58025430
 8007780:	58025444 	.word	0x58025444
 8007784:	58025458 	.word	0x58025458
 8007788:	5802546c 	.word	0x5802546c
 800778c:	58025480 	.word	0x58025480
 8007790:	58025494 	.word	0x58025494

08007794 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007794:	b480      	push	{r7}
 8007796:	b085      	sub	sp, #20
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	4a42      	ldr	r2, [pc, #264]	; (80078ac <DMA_CalcBaseAndBitshift+0x118>)
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d04a      	beq.n	800783c <DMA_CalcBaseAndBitshift+0xa8>
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	4a41      	ldr	r2, [pc, #260]	; (80078b0 <DMA_CalcBaseAndBitshift+0x11c>)
 80077ac:	4293      	cmp	r3, r2
 80077ae:	d045      	beq.n	800783c <DMA_CalcBaseAndBitshift+0xa8>
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	4a3f      	ldr	r2, [pc, #252]	; (80078b4 <DMA_CalcBaseAndBitshift+0x120>)
 80077b6:	4293      	cmp	r3, r2
 80077b8:	d040      	beq.n	800783c <DMA_CalcBaseAndBitshift+0xa8>
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	4a3e      	ldr	r2, [pc, #248]	; (80078b8 <DMA_CalcBaseAndBitshift+0x124>)
 80077c0:	4293      	cmp	r3, r2
 80077c2:	d03b      	beq.n	800783c <DMA_CalcBaseAndBitshift+0xa8>
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	4a3c      	ldr	r2, [pc, #240]	; (80078bc <DMA_CalcBaseAndBitshift+0x128>)
 80077ca:	4293      	cmp	r3, r2
 80077cc:	d036      	beq.n	800783c <DMA_CalcBaseAndBitshift+0xa8>
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	4a3b      	ldr	r2, [pc, #236]	; (80078c0 <DMA_CalcBaseAndBitshift+0x12c>)
 80077d4:	4293      	cmp	r3, r2
 80077d6:	d031      	beq.n	800783c <DMA_CalcBaseAndBitshift+0xa8>
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	4a39      	ldr	r2, [pc, #228]	; (80078c4 <DMA_CalcBaseAndBitshift+0x130>)
 80077de:	4293      	cmp	r3, r2
 80077e0:	d02c      	beq.n	800783c <DMA_CalcBaseAndBitshift+0xa8>
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	4a38      	ldr	r2, [pc, #224]	; (80078c8 <DMA_CalcBaseAndBitshift+0x134>)
 80077e8:	4293      	cmp	r3, r2
 80077ea:	d027      	beq.n	800783c <DMA_CalcBaseAndBitshift+0xa8>
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	4a36      	ldr	r2, [pc, #216]	; (80078cc <DMA_CalcBaseAndBitshift+0x138>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d022      	beq.n	800783c <DMA_CalcBaseAndBitshift+0xa8>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4a35      	ldr	r2, [pc, #212]	; (80078d0 <DMA_CalcBaseAndBitshift+0x13c>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d01d      	beq.n	800783c <DMA_CalcBaseAndBitshift+0xa8>
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	4a33      	ldr	r2, [pc, #204]	; (80078d4 <DMA_CalcBaseAndBitshift+0x140>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d018      	beq.n	800783c <DMA_CalcBaseAndBitshift+0xa8>
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	4a32      	ldr	r2, [pc, #200]	; (80078d8 <DMA_CalcBaseAndBitshift+0x144>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d013      	beq.n	800783c <DMA_CalcBaseAndBitshift+0xa8>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	4a30      	ldr	r2, [pc, #192]	; (80078dc <DMA_CalcBaseAndBitshift+0x148>)
 800781a:	4293      	cmp	r3, r2
 800781c:	d00e      	beq.n	800783c <DMA_CalcBaseAndBitshift+0xa8>
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	4a2f      	ldr	r2, [pc, #188]	; (80078e0 <DMA_CalcBaseAndBitshift+0x14c>)
 8007824:	4293      	cmp	r3, r2
 8007826:	d009      	beq.n	800783c <DMA_CalcBaseAndBitshift+0xa8>
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4a2d      	ldr	r2, [pc, #180]	; (80078e4 <DMA_CalcBaseAndBitshift+0x150>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d004      	beq.n	800783c <DMA_CalcBaseAndBitshift+0xa8>
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	4a2c      	ldr	r2, [pc, #176]	; (80078e8 <DMA_CalcBaseAndBitshift+0x154>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d101      	bne.n	8007840 <DMA_CalcBaseAndBitshift+0xac>
 800783c:	2301      	movs	r3, #1
 800783e:	e000      	b.n	8007842 <DMA_CalcBaseAndBitshift+0xae>
 8007840:	2300      	movs	r3, #0
 8007842:	2b00      	cmp	r3, #0
 8007844:	d024      	beq.n	8007890 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	b2db      	uxtb	r3, r3
 800784c:	3b10      	subs	r3, #16
 800784e:	4a27      	ldr	r2, [pc, #156]	; (80078ec <DMA_CalcBaseAndBitshift+0x158>)
 8007850:	fba2 2303 	umull	r2, r3, r2, r3
 8007854:	091b      	lsrs	r3, r3, #4
 8007856:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	f003 0307 	and.w	r3, r3, #7
 800785e:	4a24      	ldr	r2, [pc, #144]	; (80078f0 <DMA_CalcBaseAndBitshift+0x15c>)
 8007860:	5cd3      	ldrb	r3, [r2, r3]
 8007862:	461a      	mov	r2, r3
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	2b03      	cmp	r3, #3
 800786c:	d908      	bls.n	8007880 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	461a      	mov	r2, r3
 8007874:	4b1f      	ldr	r3, [pc, #124]	; (80078f4 <DMA_CalcBaseAndBitshift+0x160>)
 8007876:	4013      	ands	r3, r2
 8007878:	1d1a      	adds	r2, r3, #4
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	659a      	str	r2, [r3, #88]	; 0x58
 800787e:	e00d      	b.n	800789c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	461a      	mov	r2, r3
 8007886:	4b1b      	ldr	r3, [pc, #108]	; (80078f4 <DMA_CalcBaseAndBitshift+0x160>)
 8007888:	4013      	ands	r3, r2
 800788a:	687a      	ldr	r2, [r7, #4]
 800788c:	6593      	str	r3, [r2, #88]	; 0x58
 800788e:	e005      	b.n	800789c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80078a0:	4618      	mov	r0, r3
 80078a2:	3714      	adds	r7, #20
 80078a4:	46bd      	mov	sp, r7
 80078a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078aa:	4770      	bx	lr
 80078ac:	40020010 	.word	0x40020010
 80078b0:	40020028 	.word	0x40020028
 80078b4:	40020040 	.word	0x40020040
 80078b8:	40020058 	.word	0x40020058
 80078bc:	40020070 	.word	0x40020070
 80078c0:	40020088 	.word	0x40020088
 80078c4:	400200a0 	.word	0x400200a0
 80078c8:	400200b8 	.word	0x400200b8
 80078cc:	40020410 	.word	0x40020410
 80078d0:	40020428 	.word	0x40020428
 80078d4:	40020440 	.word	0x40020440
 80078d8:	40020458 	.word	0x40020458
 80078dc:	40020470 	.word	0x40020470
 80078e0:	40020488 	.word	0x40020488
 80078e4:	400204a0 	.word	0x400204a0
 80078e8:	400204b8 	.word	0x400204b8
 80078ec:	aaaaaaab 	.word	0xaaaaaaab
 80078f0:	08014c34 	.word	0x08014c34
 80078f4:	fffffc00 	.word	0xfffffc00

080078f8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b085      	sub	sp, #20
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007900:	2300      	movs	r3, #0
 8007902:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	699b      	ldr	r3, [r3, #24]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d120      	bne.n	800794e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007910:	2b03      	cmp	r3, #3
 8007912:	d858      	bhi.n	80079c6 <DMA_CheckFifoParam+0xce>
 8007914:	a201      	add	r2, pc, #4	; (adr r2, 800791c <DMA_CheckFifoParam+0x24>)
 8007916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800791a:	bf00      	nop
 800791c:	0800792d 	.word	0x0800792d
 8007920:	0800793f 	.word	0x0800793f
 8007924:	0800792d 	.word	0x0800792d
 8007928:	080079c7 	.word	0x080079c7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007930:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007934:	2b00      	cmp	r3, #0
 8007936:	d048      	beq.n	80079ca <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8007938:	2301      	movs	r3, #1
 800793a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800793c:	e045      	b.n	80079ca <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007942:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007946:	d142      	bne.n	80079ce <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8007948:	2301      	movs	r3, #1
 800794a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800794c:	e03f      	b.n	80079ce <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	699b      	ldr	r3, [r3, #24]
 8007952:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007956:	d123      	bne.n	80079a0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800795c:	2b03      	cmp	r3, #3
 800795e:	d838      	bhi.n	80079d2 <DMA_CheckFifoParam+0xda>
 8007960:	a201      	add	r2, pc, #4	; (adr r2, 8007968 <DMA_CheckFifoParam+0x70>)
 8007962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007966:	bf00      	nop
 8007968:	08007979 	.word	0x08007979
 800796c:	0800797f 	.word	0x0800797f
 8007970:	08007979 	.word	0x08007979
 8007974:	08007991 	.word	0x08007991
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8007978:	2301      	movs	r3, #1
 800797a:	73fb      	strb	r3, [r7, #15]
        break;
 800797c:	e030      	b.n	80079e0 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007982:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007986:	2b00      	cmp	r3, #0
 8007988:	d025      	beq.n	80079d6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800798a:	2301      	movs	r3, #1
 800798c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800798e:	e022      	b.n	80079d6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007994:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007998:	d11f      	bne.n	80079da <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800799a:	2301      	movs	r3, #1
 800799c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800799e:	e01c      	b.n	80079da <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079a4:	2b02      	cmp	r3, #2
 80079a6:	d902      	bls.n	80079ae <DMA_CheckFifoParam+0xb6>
 80079a8:	2b03      	cmp	r3, #3
 80079aa:	d003      	beq.n	80079b4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80079ac:	e018      	b.n	80079e0 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80079ae:	2301      	movs	r3, #1
 80079b0:	73fb      	strb	r3, [r7, #15]
        break;
 80079b2:	e015      	b.n	80079e0 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d00e      	beq.n	80079de <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80079c0:	2301      	movs	r3, #1
 80079c2:	73fb      	strb	r3, [r7, #15]
    break;
 80079c4:	e00b      	b.n	80079de <DMA_CheckFifoParam+0xe6>
        break;
 80079c6:	bf00      	nop
 80079c8:	e00a      	b.n	80079e0 <DMA_CheckFifoParam+0xe8>
        break;
 80079ca:	bf00      	nop
 80079cc:	e008      	b.n	80079e0 <DMA_CheckFifoParam+0xe8>
        break;
 80079ce:	bf00      	nop
 80079d0:	e006      	b.n	80079e0 <DMA_CheckFifoParam+0xe8>
        break;
 80079d2:	bf00      	nop
 80079d4:	e004      	b.n	80079e0 <DMA_CheckFifoParam+0xe8>
        break;
 80079d6:	bf00      	nop
 80079d8:	e002      	b.n	80079e0 <DMA_CheckFifoParam+0xe8>
        break;
 80079da:	bf00      	nop
 80079dc:	e000      	b.n	80079e0 <DMA_CheckFifoParam+0xe8>
    break;
 80079de:	bf00      	nop
    }
  }

  return status;
 80079e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80079e2:	4618      	mov	r0, r3
 80079e4:	3714      	adds	r7, #20
 80079e6:	46bd      	mov	sp, r7
 80079e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ec:	4770      	bx	lr
 80079ee:	bf00      	nop

080079f0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80079f0:	b480      	push	{r7}
 80079f2:	b085      	sub	sp, #20
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	4a38      	ldr	r2, [pc, #224]	; (8007ae4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8007a04:	4293      	cmp	r3, r2
 8007a06:	d022      	beq.n	8007a4e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	4a36      	ldr	r2, [pc, #216]	; (8007ae8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8007a0e:	4293      	cmp	r3, r2
 8007a10:	d01d      	beq.n	8007a4e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	4a35      	ldr	r2, [pc, #212]	; (8007aec <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8007a18:	4293      	cmp	r3, r2
 8007a1a:	d018      	beq.n	8007a4e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	4a33      	ldr	r2, [pc, #204]	; (8007af0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8007a22:	4293      	cmp	r3, r2
 8007a24:	d013      	beq.n	8007a4e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	4a32      	ldr	r2, [pc, #200]	; (8007af4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8007a2c:	4293      	cmp	r3, r2
 8007a2e:	d00e      	beq.n	8007a4e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	4a30      	ldr	r2, [pc, #192]	; (8007af8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d009      	beq.n	8007a4e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	4a2f      	ldr	r2, [pc, #188]	; (8007afc <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d004      	beq.n	8007a4e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	4a2d      	ldr	r2, [pc, #180]	; (8007b00 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d101      	bne.n	8007a52 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8007a4e:	2301      	movs	r3, #1
 8007a50:	e000      	b.n	8007a54 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8007a52:	2300      	movs	r3, #0
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d01a      	beq.n	8007a8e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	b2db      	uxtb	r3, r3
 8007a5e:	3b08      	subs	r3, #8
 8007a60:	4a28      	ldr	r2, [pc, #160]	; (8007b04 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8007a62:	fba2 2303 	umull	r2, r3, r2, r3
 8007a66:	091b      	lsrs	r3, r3, #4
 8007a68:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8007a6a:	68fa      	ldr	r2, [r7, #12]
 8007a6c:	4b26      	ldr	r3, [pc, #152]	; (8007b08 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8007a6e:	4413      	add	r3, r2
 8007a70:	009b      	lsls	r3, r3, #2
 8007a72:	461a      	mov	r2, r3
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	4a24      	ldr	r2, [pc, #144]	; (8007b0c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8007a7c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	f003 031f 	and.w	r3, r3, #31
 8007a84:	2201      	movs	r2, #1
 8007a86:	409a      	lsls	r2, r3
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8007a8c:	e024      	b.n	8007ad8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	b2db      	uxtb	r3, r3
 8007a94:	3b10      	subs	r3, #16
 8007a96:	4a1e      	ldr	r2, [pc, #120]	; (8007b10 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8007a98:	fba2 2303 	umull	r2, r3, r2, r3
 8007a9c:	091b      	lsrs	r3, r3, #4
 8007a9e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	4a1c      	ldr	r2, [pc, #112]	; (8007b14 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8007aa4:	4293      	cmp	r3, r2
 8007aa6:	d806      	bhi.n	8007ab6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	4a1b      	ldr	r2, [pc, #108]	; (8007b18 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8007aac:	4293      	cmp	r3, r2
 8007aae:	d902      	bls.n	8007ab6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	3308      	adds	r3, #8
 8007ab4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8007ab6:	68fa      	ldr	r2, [r7, #12]
 8007ab8:	4b18      	ldr	r3, [pc, #96]	; (8007b1c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8007aba:	4413      	add	r3, r2
 8007abc:	009b      	lsls	r3, r3, #2
 8007abe:	461a      	mov	r2, r3
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	4a16      	ldr	r2, [pc, #88]	; (8007b20 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8007ac8:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	f003 031f 	and.w	r3, r3, #31
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	409a      	lsls	r2, r3
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007ad8:	bf00      	nop
 8007ada:	3714      	adds	r7, #20
 8007adc:	46bd      	mov	sp, r7
 8007ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae2:	4770      	bx	lr
 8007ae4:	58025408 	.word	0x58025408
 8007ae8:	5802541c 	.word	0x5802541c
 8007aec:	58025430 	.word	0x58025430
 8007af0:	58025444 	.word	0x58025444
 8007af4:	58025458 	.word	0x58025458
 8007af8:	5802546c 	.word	0x5802546c
 8007afc:	58025480 	.word	0x58025480
 8007b00:	58025494 	.word	0x58025494
 8007b04:	cccccccd 	.word	0xcccccccd
 8007b08:	16009600 	.word	0x16009600
 8007b0c:	58025880 	.word	0x58025880
 8007b10:	aaaaaaab 	.word	0xaaaaaaab
 8007b14:	400204b8 	.word	0x400204b8
 8007b18:	4002040f 	.word	0x4002040f
 8007b1c:	10008200 	.word	0x10008200
 8007b20:	40020880 	.word	0x40020880

08007b24 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007b24:	b480      	push	{r7}
 8007b26:	b085      	sub	sp, #20
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	685b      	ldr	r3, [r3, #4]
 8007b30:	b2db      	uxtb	r3, r3
 8007b32:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d04a      	beq.n	8007bd0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	2b08      	cmp	r3, #8
 8007b3e:	d847      	bhi.n	8007bd0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	4a25      	ldr	r2, [pc, #148]	; (8007bdc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8007b46:	4293      	cmp	r3, r2
 8007b48:	d022      	beq.n	8007b90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	4a24      	ldr	r2, [pc, #144]	; (8007be0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8007b50:	4293      	cmp	r3, r2
 8007b52:	d01d      	beq.n	8007b90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	4a22      	ldr	r2, [pc, #136]	; (8007be4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d018      	beq.n	8007b90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	4a21      	ldr	r2, [pc, #132]	; (8007be8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8007b64:	4293      	cmp	r3, r2
 8007b66:	d013      	beq.n	8007b90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	4a1f      	ldr	r2, [pc, #124]	; (8007bec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8007b6e:	4293      	cmp	r3, r2
 8007b70:	d00e      	beq.n	8007b90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	4a1e      	ldr	r2, [pc, #120]	; (8007bf0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8007b78:	4293      	cmp	r3, r2
 8007b7a:	d009      	beq.n	8007b90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	4a1c      	ldr	r2, [pc, #112]	; (8007bf4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8007b82:	4293      	cmp	r3, r2
 8007b84:	d004      	beq.n	8007b90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	4a1b      	ldr	r2, [pc, #108]	; (8007bf8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	d101      	bne.n	8007b94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8007b90:	2301      	movs	r3, #1
 8007b92:	e000      	b.n	8007b96 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8007b94:	2300      	movs	r3, #0
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d00a      	beq.n	8007bb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8007b9a:	68fa      	ldr	r2, [r7, #12]
 8007b9c:	4b17      	ldr	r3, [pc, #92]	; (8007bfc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8007b9e:	4413      	add	r3, r2
 8007ba0:	009b      	lsls	r3, r3, #2
 8007ba2:	461a      	mov	r2, r3
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	4a15      	ldr	r2, [pc, #84]	; (8007c00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8007bac:	671a      	str	r2, [r3, #112]	; 0x70
 8007bae:	e009      	b.n	8007bc4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007bb0:	68fa      	ldr	r2, [r7, #12]
 8007bb2:	4b14      	ldr	r3, [pc, #80]	; (8007c04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8007bb4:	4413      	add	r3, r2
 8007bb6:	009b      	lsls	r3, r3, #2
 8007bb8:	461a      	mov	r2, r3
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	4a11      	ldr	r2, [pc, #68]	; (8007c08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8007bc2:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	3b01      	subs	r3, #1
 8007bc8:	2201      	movs	r2, #1
 8007bca:	409a      	lsls	r2, r3
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8007bd0:	bf00      	nop
 8007bd2:	3714      	adds	r7, #20
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bda:	4770      	bx	lr
 8007bdc:	58025408 	.word	0x58025408
 8007be0:	5802541c 	.word	0x5802541c
 8007be4:	58025430 	.word	0x58025430
 8007be8:	58025444 	.word	0x58025444
 8007bec:	58025458 	.word	0x58025458
 8007bf0:	5802546c 	.word	0x5802546c
 8007bf4:	58025480 	.word	0x58025480
 8007bf8:	58025494 	.word	0x58025494
 8007bfc:	1600963f 	.word	0x1600963f
 8007c00:	58025940 	.word	0x58025940
 8007c04:	1000823f 	.word	0x1000823f
 8007c08:	40020940 	.word	0x40020940

08007c0c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007c0c:	b480      	push	{r7}
 8007c0e:	b089      	sub	sp, #36	; 0x24
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
 8007c14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007c16:	2300      	movs	r3, #0
 8007c18:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8007c1a:	4b89      	ldr	r3, [pc, #548]	; (8007e40 <HAL_GPIO_Init+0x234>)
 8007c1c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007c1e:	e194      	b.n	8007f4a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	681a      	ldr	r2, [r3, #0]
 8007c24:	2101      	movs	r1, #1
 8007c26:	69fb      	ldr	r3, [r7, #28]
 8007c28:	fa01 f303 	lsl.w	r3, r1, r3
 8007c2c:	4013      	ands	r3, r2
 8007c2e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007c30:	693b      	ldr	r3, [r7, #16]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	f000 8186 	beq.w	8007f44 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	685b      	ldr	r3, [r3, #4]
 8007c3c:	f003 0303 	and.w	r3, r3, #3
 8007c40:	2b01      	cmp	r3, #1
 8007c42:	d005      	beq.n	8007c50 <HAL_GPIO_Init+0x44>
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	685b      	ldr	r3, [r3, #4]
 8007c48:	f003 0303 	and.w	r3, r3, #3
 8007c4c:	2b02      	cmp	r3, #2
 8007c4e:	d130      	bne.n	8007cb2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	689b      	ldr	r3, [r3, #8]
 8007c54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007c56:	69fb      	ldr	r3, [r7, #28]
 8007c58:	005b      	lsls	r3, r3, #1
 8007c5a:	2203      	movs	r2, #3
 8007c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8007c60:	43db      	mvns	r3, r3
 8007c62:	69ba      	ldr	r2, [r7, #24]
 8007c64:	4013      	ands	r3, r2
 8007c66:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	68da      	ldr	r2, [r3, #12]
 8007c6c:	69fb      	ldr	r3, [r7, #28]
 8007c6e:	005b      	lsls	r3, r3, #1
 8007c70:	fa02 f303 	lsl.w	r3, r2, r3
 8007c74:	69ba      	ldr	r2, [r7, #24]
 8007c76:	4313      	orrs	r3, r2
 8007c78:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	69ba      	ldr	r2, [r7, #24]
 8007c7e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	685b      	ldr	r3, [r3, #4]
 8007c84:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007c86:	2201      	movs	r2, #1
 8007c88:	69fb      	ldr	r3, [r7, #28]
 8007c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8007c8e:	43db      	mvns	r3, r3
 8007c90:	69ba      	ldr	r2, [r7, #24]
 8007c92:	4013      	ands	r3, r2
 8007c94:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	091b      	lsrs	r3, r3, #4
 8007c9c:	f003 0201 	and.w	r2, r3, #1
 8007ca0:	69fb      	ldr	r3, [r7, #28]
 8007ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8007ca6:	69ba      	ldr	r2, [r7, #24]
 8007ca8:	4313      	orrs	r3, r2
 8007caa:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	69ba      	ldr	r2, [r7, #24]
 8007cb0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	685b      	ldr	r3, [r3, #4]
 8007cb6:	f003 0303 	and.w	r3, r3, #3
 8007cba:	2b03      	cmp	r3, #3
 8007cbc:	d017      	beq.n	8007cee <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	68db      	ldr	r3, [r3, #12]
 8007cc2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007cc4:	69fb      	ldr	r3, [r7, #28]
 8007cc6:	005b      	lsls	r3, r3, #1
 8007cc8:	2203      	movs	r2, #3
 8007cca:	fa02 f303 	lsl.w	r3, r2, r3
 8007cce:	43db      	mvns	r3, r3
 8007cd0:	69ba      	ldr	r2, [r7, #24]
 8007cd2:	4013      	ands	r3, r2
 8007cd4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	689a      	ldr	r2, [r3, #8]
 8007cda:	69fb      	ldr	r3, [r7, #28]
 8007cdc:	005b      	lsls	r3, r3, #1
 8007cde:	fa02 f303 	lsl.w	r3, r2, r3
 8007ce2:	69ba      	ldr	r2, [r7, #24]
 8007ce4:	4313      	orrs	r3, r2
 8007ce6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	69ba      	ldr	r2, [r7, #24]
 8007cec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	685b      	ldr	r3, [r3, #4]
 8007cf2:	f003 0303 	and.w	r3, r3, #3
 8007cf6:	2b02      	cmp	r3, #2
 8007cf8:	d123      	bne.n	8007d42 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007cfa:	69fb      	ldr	r3, [r7, #28]
 8007cfc:	08da      	lsrs	r2, r3, #3
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	3208      	adds	r2, #8
 8007d02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d06:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007d08:	69fb      	ldr	r3, [r7, #28]
 8007d0a:	f003 0307 	and.w	r3, r3, #7
 8007d0e:	009b      	lsls	r3, r3, #2
 8007d10:	220f      	movs	r2, #15
 8007d12:	fa02 f303 	lsl.w	r3, r2, r3
 8007d16:	43db      	mvns	r3, r3
 8007d18:	69ba      	ldr	r2, [r7, #24]
 8007d1a:	4013      	ands	r3, r2
 8007d1c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007d1e:	683b      	ldr	r3, [r7, #0]
 8007d20:	691a      	ldr	r2, [r3, #16]
 8007d22:	69fb      	ldr	r3, [r7, #28]
 8007d24:	f003 0307 	and.w	r3, r3, #7
 8007d28:	009b      	lsls	r3, r3, #2
 8007d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8007d2e:	69ba      	ldr	r2, [r7, #24]
 8007d30:	4313      	orrs	r3, r2
 8007d32:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007d34:	69fb      	ldr	r3, [r7, #28]
 8007d36:	08da      	lsrs	r2, r3, #3
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	3208      	adds	r2, #8
 8007d3c:	69b9      	ldr	r1, [r7, #24]
 8007d3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007d48:	69fb      	ldr	r3, [r7, #28]
 8007d4a:	005b      	lsls	r3, r3, #1
 8007d4c:	2203      	movs	r2, #3
 8007d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8007d52:	43db      	mvns	r3, r3
 8007d54:	69ba      	ldr	r2, [r7, #24]
 8007d56:	4013      	ands	r3, r2
 8007d58:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	685b      	ldr	r3, [r3, #4]
 8007d5e:	f003 0203 	and.w	r2, r3, #3
 8007d62:	69fb      	ldr	r3, [r7, #28]
 8007d64:	005b      	lsls	r3, r3, #1
 8007d66:	fa02 f303 	lsl.w	r3, r2, r3
 8007d6a:	69ba      	ldr	r2, [r7, #24]
 8007d6c:	4313      	orrs	r3, r2
 8007d6e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	69ba      	ldr	r2, [r7, #24]
 8007d74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	685b      	ldr	r3, [r3, #4]
 8007d7a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	f000 80e0 	beq.w	8007f44 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007d84:	4b2f      	ldr	r3, [pc, #188]	; (8007e44 <HAL_GPIO_Init+0x238>)
 8007d86:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007d8a:	4a2e      	ldr	r2, [pc, #184]	; (8007e44 <HAL_GPIO_Init+0x238>)
 8007d8c:	f043 0302 	orr.w	r3, r3, #2
 8007d90:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8007d94:	4b2b      	ldr	r3, [pc, #172]	; (8007e44 <HAL_GPIO_Init+0x238>)
 8007d96:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007d9a:	f003 0302 	and.w	r3, r3, #2
 8007d9e:	60fb      	str	r3, [r7, #12]
 8007da0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007da2:	4a29      	ldr	r2, [pc, #164]	; (8007e48 <HAL_GPIO_Init+0x23c>)
 8007da4:	69fb      	ldr	r3, [r7, #28]
 8007da6:	089b      	lsrs	r3, r3, #2
 8007da8:	3302      	adds	r3, #2
 8007daa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007dae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007db0:	69fb      	ldr	r3, [r7, #28]
 8007db2:	f003 0303 	and.w	r3, r3, #3
 8007db6:	009b      	lsls	r3, r3, #2
 8007db8:	220f      	movs	r2, #15
 8007dba:	fa02 f303 	lsl.w	r3, r2, r3
 8007dbe:	43db      	mvns	r3, r3
 8007dc0:	69ba      	ldr	r2, [r7, #24]
 8007dc2:	4013      	ands	r3, r2
 8007dc4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	4a20      	ldr	r2, [pc, #128]	; (8007e4c <HAL_GPIO_Init+0x240>)
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	d052      	beq.n	8007e74 <HAL_GPIO_Init+0x268>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	4a1f      	ldr	r2, [pc, #124]	; (8007e50 <HAL_GPIO_Init+0x244>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d031      	beq.n	8007e3a <HAL_GPIO_Init+0x22e>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	4a1e      	ldr	r2, [pc, #120]	; (8007e54 <HAL_GPIO_Init+0x248>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d02b      	beq.n	8007e36 <HAL_GPIO_Init+0x22a>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	4a1d      	ldr	r2, [pc, #116]	; (8007e58 <HAL_GPIO_Init+0x24c>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d025      	beq.n	8007e32 <HAL_GPIO_Init+0x226>
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	4a1c      	ldr	r2, [pc, #112]	; (8007e5c <HAL_GPIO_Init+0x250>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d01f      	beq.n	8007e2e <HAL_GPIO_Init+0x222>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	4a1b      	ldr	r2, [pc, #108]	; (8007e60 <HAL_GPIO_Init+0x254>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d019      	beq.n	8007e2a <HAL_GPIO_Init+0x21e>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	4a1a      	ldr	r2, [pc, #104]	; (8007e64 <HAL_GPIO_Init+0x258>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d013      	beq.n	8007e26 <HAL_GPIO_Init+0x21a>
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	4a19      	ldr	r2, [pc, #100]	; (8007e68 <HAL_GPIO_Init+0x25c>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d00d      	beq.n	8007e22 <HAL_GPIO_Init+0x216>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	4a18      	ldr	r2, [pc, #96]	; (8007e6c <HAL_GPIO_Init+0x260>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d007      	beq.n	8007e1e <HAL_GPIO_Init+0x212>
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	4a17      	ldr	r2, [pc, #92]	; (8007e70 <HAL_GPIO_Init+0x264>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d101      	bne.n	8007e1a <HAL_GPIO_Init+0x20e>
 8007e16:	2309      	movs	r3, #9
 8007e18:	e02d      	b.n	8007e76 <HAL_GPIO_Init+0x26a>
 8007e1a:	230a      	movs	r3, #10
 8007e1c:	e02b      	b.n	8007e76 <HAL_GPIO_Init+0x26a>
 8007e1e:	2308      	movs	r3, #8
 8007e20:	e029      	b.n	8007e76 <HAL_GPIO_Init+0x26a>
 8007e22:	2307      	movs	r3, #7
 8007e24:	e027      	b.n	8007e76 <HAL_GPIO_Init+0x26a>
 8007e26:	2306      	movs	r3, #6
 8007e28:	e025      	b.n	8007e76 <HAL_GPIO_Init+0x26a>
 8007e2a:	2305      	movs	r3, #5
 8007e2c:	e023      	b.n	8007e76 <HAL_GPIO_Init+0x26a>
 8007e2e:	2304      	movs	r3, #4
 8007e30:	e021      	b.n	8007e76 <HAL_GPIO_Init+0x26a>
 8007e32:	2303      	movs	r3, #3
 8007e34:	e01f      	b.n	8007e76 <HAL_GPIO_Init+0x26a>
 8007e36:	2302      	movs	r3, #2
 8007e38:	e01d      	b.n	8007e76 <HAL_GPIO_Init+0x26a>
 8007e3a:	2301      	movs	r3, #1
 8007e3c:	e01b      	b.n	8007e76 <HAL_GPIO_Init+0x26a>
 8007e3e:	bf00      	nop
 8007e40:	58000080 	.word	0x58000080
 8007e44:	58024400 	.word	0x58024400
 8007e48:	58000400 	.word	0x58000400
 8007e4c:	58020000 	.word	0x58020000
 8007e50:	58020400 	.word	0x58020400
 8007e54:	58020800 	.word	0x58020800
 8007e58:	58020c00 	.word	0x58020c00
 8007e5c:	58021000 	.word	0x58021000
 8007e60:	58021400 	.word	0x58021400
 8007e64:	58021800 	.word	0x58021800
 8007e68:	58021c00 	.word	0x58021c00
 8007e6c:	58022000 	.word	0x58022000
 8007e70:	58022400 	.word	0x58022400
 8007e74:	2300      	movs	r3, #0
 8007e76:	69fa      	ldr	r2, [r7, #28]
 8007e78:	f002 0203 	and.w	r2, r2, #3
 8007e7c:	0092      	lsls	r2, r2, #2
 8007e7e:	4093      	lsls	r3, r2
 8007e80:	69ba      	ldr	r2, [r7, #24]
 8007e82:	4313      	orrs	r3, r2
 8007e84:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007e86:	4938      	ldr	r1, [pc, #224]	; (8007f68 <HAL_GPIO_Init+0x35c>)
 8007e88:	69fb      	ldr	r3, [r7, #28]
 8007e8a:	089b      	lsrs	r3, r3, #2
 8007e8c:	3302      	adds	r3, #2
 8007e8e:	69ba      	ldr	r2, [r7, #24]
 8007e90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007e94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007e9c:	693b      	ldr	r3, [r7, #16]
 8007e9e:	43db      	mvns	r3, r3
 8007ea0:	69ba      	ldr	r2, [r7, #24]
 8007ea2:	4013      	ands	r3, r2
 8007ea4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	685b      	ldr	r3, [r3, #4]
 8007eaa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d003      	beq.n	8007eba <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8007eb2:	69ba      	ldr	r2, [r7, #24]
 8007eb4:	693b      	ldr	r3, [r7, #16]
 8007eb6:	4313      	orrs	r3, r2
 8007eb8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8007eba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007ebe:	69bb      	ldr	r3, [r7, #24]
 8007ec0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007ec2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007eca:	693b      	ldr	r3, [r7, #16]
 8007ecc:	43db      	mvns	r3, r3
 8007ece:	69ba      	ldr	r2, [r7, #24]
 8007ed0:	4013      	ands	r3, r2
 8007ed2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	685b      	ldr	r3, [r3, #4]
 8007ed8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d003      	beq.n	8007ee8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007ee0:	69ba      	ldr	r2, [r7, #24]
 8007ee2:	693b      	ldr	r3, [r7, #16]
 8007ee4:	4313      	orrs	r3, r2
 8007ee6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007ee8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007eec:	69bb      	ldr	r3, [r7, #24]
 8007eee:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007ef0:	697b      	ldr	r3, [r7, #20]
 8007ef2:	685b      	ldr	r3, [r3, #4]
 8007ef4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007ef6:	693b      	ldr	r3, [r7, #16]
 8007ef8:	43db      	mvns	r3, r3
 8007efa:	69ba      	ldr	r2, [r7, #24]
 8007efc:	4013      	ands	r3, r2
 8007efe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007f00:	683b      	ldr	r3, [r7, #0]
 8007f02:	685b      	ldr	r3, [r3, #4]
 8007f04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d003      	beq.n	8007f14 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8007f0c:	69ba      	ldr	r2, [r7, #24]
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	4313      	orrs	r3, r2
 8007f12:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007f14:	697b      	ldr	r3, [r7, #20]
 8007f16:	69ba      	ldr	r2, [r7, #24]
 8007f18:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007f20:	693b      	ldr	r3, [r7, #16]
 8007f22:	43db      	mvns	r3, r3
 8007f24:	69ba      	ldr	r2, [r7, #24]
 8007f26:	4013      	ands	r3, r2
 8007f28:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	685b      	ldr	r3, [r3, #4]
 8007f2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d003      	beq.n	8007f3e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8007f36:	69ba      	ldr	r2, [r7, #24]
 8007f38:	693b      	ldr	r3, [r7, #16]
 8007f3a:	4313      	orrs	r3, r2
 8007f3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007f3e:	697b      	ldr	r3, [r7, #20]
 8007f40:	69ba      	ldr	r2, [r7, #24]
 8007f42:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8007f44:	69fb      	ldr	r3, [r7, #28]
 8007f46:	3301      	adds	r3, #1
 8007f48:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	681a      	ldr	r2, [r3, #0]
 8007f4e:	69fb      	ldr	r3, [r7, #28]
 8007f50:	fa22 f303 	lsr.w	r3, r2, r3
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	f47f ae63 	bne.w	8007c20 <HAL_GPIO_Init+0x14>
  }
}
 8007f5a:	bf00      	nop
 8007f5c:	bf00      	nop
 8007f5e:	3724      	adds	r7, #36	; 0x24
 8007f60:	46bd      	mov	sp, r7
 8007f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f66:	4770      	bx	lr
 8007f68:	58000400 	.word	0x58000400

08007f6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b083      	sub	sp, #12
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
 8007f74:	460b      	mov	r3, r1
 8007f76:	807b      	strh	r3, [r7, #2]
 8007f78:	4613      	mov	r3, r2
 8007f7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007f7c:	787b      	ldrb	r3, [r7, #1]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d003      	beq.n	8007f8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007f82:	887a      	ldrh	r2, [r7, #2]
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8007f88:	e003      	b.n	8007f92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007f8a:	887b      	ldrh	r3, [r7, #2]
 8007f8c:	041a      	lsls	r2, r3, #16
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	619a      	str	r2, [r3, #24]
}
 8007f92:	bf00      	nop
 8007f94:	370c      	adds	r7, #12
 8007f96:	46bd      	mov	sp, r7
 8007f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9c:	4770      	bx	lr
	...

08007fa0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b082      	sub	sp, #8
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d101      	bne.n	8007fb2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007fae:	2301      	movs	r3, #1
 8007fb0:	e08b      	b.n	80080ca <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007fb8:	b2db      	uxtb	r3, r3
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d106      	bne.n	8007fcc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007fc6:	6878      	ldr	r0, [r7, #4]
 8007fc8:	f7fa f982 	bl	80022d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2224      	movs	r2, #36	; 0x24
 8007fd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	681a      	ldr	r2, [r3, #0]
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f022 0201 	bic.w	r2, r2, #1
 8007fe2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	685a      	ldr	r2, [r3, #4]
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007ff0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	689a      	ldr	r2, [r3, #8]
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008000:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	68db      	ldr	r3, [r3, #12]
 8008006:	2b01      	cmp	r3, #1
 8008008:	d107      	bne.n	800801a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	689a      	ldr	r2, [r3, #8]
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008016:	609a      	str	r2, [r3, #8]
 8008018:	e006      	b.n	8008028 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	689a      	ldr	r2, [r3, #8]
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8008026:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	68db      	ldr	r3, [r3, #12]
 800802c:	2b02      	cmp	r3, #2
 800802e:	d108      	bne.n	8008042 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	685a      	ldr	r2, [r3, #4]
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800803e:	605a      	str	r2, [r3, #4]
 8008040:	e007      	b.n	8008052 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	685a      	ldr	r2, [r3, #4]
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008050:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	6859      	ldr	r1, [r3, #4]
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681a      	ldr	r2, [r3, #0]
 800805c:	4b1d      	ldr	r3, [pc, #116]	; (80080d4 <HAL_I2C_Init+0x134>)
 800805e:	430b      	orrs	r3, r1
 8008060:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	68da      	ldr	r2, [r3, #12]
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008070:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	691a      	ldr	r2, [r3, #16]
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	695b      	ldr	r3, [r3, #20]
 800807a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	699b      	ldr	r3, [r3, #24]
 8008082:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	430a      	orrs	r2, r1
 800808a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	69d9      	ldr	r1, [r3, #28]
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	6a1a      	ldr	r2, [r3, #32]
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	430a      	orrs	r2, r1
 800809a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	681a      	ldr	r2, [r3, #0]
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	f042 0201 	orr.w	r2, r2, #1
 80080aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2200      	movs	r2, #0
 80080b0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2220      	movs	r2, #32
 80080b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2200      	movs	r2, #0
 80080be:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2200      	movs	r2, #0
 80080c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80080c8:	2300      	movs	r3, #0
}
 80080ca:	4618      	mov	r0, r3
 80080cc:	3708      	adds	r7, #8
 80080ce:	46bd      	mov	sp, r7
 80080d0:	bd80      	pop	{r7, pc}
 80080d2:	bf00      	nop
 80080d4:	02008000 	.word	0x02008000

080080d8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80080d8:	b480      	push	{r7}
 80080da:	b083      	sub	sp, #12
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
 80080e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80080e8:	b2db      	uxtb	r3, r3
 80080ea:	2b20      	cmp	r3, #32
 80080ec:	d138      	bne.n	8008160 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80080f4:	2b01      	cmp	r3, #1
 80080f6:	d101      	bne.n	80080fc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80080f8:	2302      	movs	r3, #2
 80080fa:	e032      	b.n	8008162 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2201      	movs	r2, #1
 8008100:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2224      	movs	r2, #36	; 0x24
 8008108:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	681a      	ldr	r2, [r3, #0]
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	f022 0201 	bic.w	r2, r2, #1
 800811a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	681a      	ldr	r2, [r3, #0]
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800812a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	6819      	ldr	r1, [r3, #0]
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	683a      	ldr	r2, [r7, #0]
 8008138:	430a      	orrs	r2, r1
 800813a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	681a      	ldr	r2, [r3, #0]
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	f042 0201 	orr.w	r2, r2, #1
 800814a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2220      	movs	r2, #32
 8008150:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2200      	movs	r2, #0
 8008158:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800815c:	2300      	movs	r3, #0
 800815e:	e000      	b.n	8008162 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008160:	2302      	movs	r3, #2
  }
}
 8008162:	4618      	mov	r0, r3
 8008164:	370c      	adds	r7, #12
 8008166:	46bd      	mov	sp, r7
 8008168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816c:	4770      	bx	lr

0800816e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800816e:	b480      	push	{r7}
 8008170:	b085      	sub	sp, #20
 8008172:	af00      	add	r7, sp, #0
 8008174:	6078      	str	r0, [r7, #4]
 8008176:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800817e:	b2db      	uxtb	r3, r3
 8008180:	2b20      	cmp	r3, #32
 8008182:	d139      	bne.n	80081f8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800818a:	2b01      	cmp	r3, #1
 800818c:	d101      	bne.n	8008192 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800818e:	2302      	movs	r3, #2
 8008190:	e033      	b.n	80081fa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2201      	movs	r2, #1
 8008196:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2224      	movs	r2, #36	; 0x24
 800819e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	681a      	ldr	r2, [r3, #0]
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f022 0201 	bic.w	r2, r2, #1
 80081b0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80081c0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	021b      	lsls	r3, r3, #8
 80081c6:	68fa      	ldr	r2, [r7, #12]
 80081c8:	4313      	orrs	r3, r2
 80081ca:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	68fa      	ldr	r2, [r7, #12]
 80081d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	681a      	ldr	r2, [r3, #0]
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f042 0201 	orr.w	r2, r2, #1
 80081e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2220      	movs	r2, #32
 80081e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2200      	movs	r2, #0
 80081f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80081f4:	2300      	movs	r3, #0
 80081f6:	e000      	b.n	80081fa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80081f8:	2302      	movs	r3, #2
  }
}
 80081fa:	4618      	mov	r0, r3
 80081fc:	3714      	adds	r7, #20
 80081fe:	46bd      	mov	sp, r7
 8008200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008204:	4770      	bx	lr
	...

08008208 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b084      	sub	sp, #16
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8008210:	4b19      	ldr	r3, [pc, #100]	; (8008278 <HAL_PWREx_ConfigSupply+0x70>)
 8008212:	68db      	ldr	r3, [r3, #12]
 8008214:	f003 0304 	and.w	r3, r3, #4
 8008218:	2b04      	cmp	r3, #4
 800821a:	d00a      	beq.n	8008232 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800821c:	4b16      	ldr	r3, [pc, #88]	; (8008278 <HAL_PWREx_ConfigSupply+0x70>)
 800821e:	68db      	ldr	r3, [r3, #12]
 8008220:	f003 0307 	and.w	r3, r3, #7
 8008224:	687a      	ldr	r2, [r7, #4]
 8008226:	429a      	cmp	r2, r3
 8008228:	d001      	beq.n	800822e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800822a:	2301      	movs	r3, #1
 800822c:	e01f      	b.n	800826e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800822e:	2300      	movs	r3, #0
 8008230:	e01d      	b.n	800826e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8008232:	4b11      	ldr	r3, [pc, #68]	; (8008278 <HAL_PWREx_ConfigSupply+0x70>)
 8008234:	68db      	ldr	r3, [r3, #12]
 8008236:	f023 0207 	bic.w	r2, r3, #7
 800823a:	490f      	ldr	r1, [pc, #60]	; (8008278 <HAL_PWREx_ConfigSupply+0x70>)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	4313      	orrs	r3, r2
 8008240:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8008242:	f7fa fd7f 	bl	8002d44 <HAL_GetTick>
 8008246:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008248:	e009      	b.n	800825e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800824a:	f7fa fd7b 	bl	8002d44 <HAL_GetTick>
 800824e:	4602      	mov	r2, r0
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	1ad3      	subs	r3, r2, r3
 8008254:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008258:	d901      	bls.n	800825e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800825a:	2301      	movs	r3, #1
 800825c:	e007      	b.n	800826e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800825e:	4b06      	ldr	r3, [pc, #24]	; (8008278 <HAL_PWREx_ConfigSupply+0x70>)
 8008260:	685b      	ldr	r3, [r3, #4]
 8008262:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008266:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800826a:	d1ee      	bne.n	800824a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800826c:	2300      	movs	r3, #0
}
 800826e:	4618      	mov	r0, r3
 8008270:	3710      	adds	r7, #16
 8008272:	46bd      	mov	sp, r7
 8008274:	bd80      	pop	{r7, pc}
 8008276:	bf00      	nop
 8008278:	58024800 	.word	0x58024800

0800827c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b08c      	sub	sp, #48	; 0x30
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d102      	bne.n	8008290 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800828a:	2301      	movs	r3, #1
 800828c:	f000 bc48 	b.w	8008b20 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f003 0301 	and.w	r3, r3, #1
 8008298:	2b00      	cmp	r3, #0
 800829a:	f000 8088 	beq.w	80083ae <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800829e:	4b99      	ldr	r3, [pc, #612]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 80082a0:	691b      	ldr	r3, [r3, #16]
 80082a2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80082a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80082a8:	4b96      	ldr	r3, [pc, #600]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 80082aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082ac:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80082ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082b0:	2b10      	cmp	r3, #16
 80082b2:	d007      	beq.n	80082c4 <HAL_RCC_OscConfig+0x48>
 80082b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082b6:	2b18      	cmp	r3, #24
 80082b8:	d111      	bne.n	80082de <HAL_RCC_OscConfig+0x62>
 80082ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082bc:	f003 0303 	and.w	r3, r3, #3
 80082c0:	2b02      	cmp	r3, #2
 80082c2:	d10c      	bne.n	80082de <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80082c4:	4b8f      	ldr	r3, [pc, #572]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d06d      	beq.n	80083ac <HAL_RCC_OscConfig+0x130>
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	685b      	ldr	r3, [r3, #4]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d169      	bne.n	80083ac <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80082d8:	2301      	movs	r3, #1
 80082da:	f000 bc21 	b.w	8008b20 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	685b      	ldr	r3, [r3, #4]
 80082e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80082e6:	d106      	bne.n	80082f6 <HAL_RCC_OscConfig+0x7a>
 80082e8:	4b86      	ldr	r3, [pc, #536]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	4a85      	ldr	r2, [pc, #532]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 80082ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80082f2:	6013      	str	r3, [r2, #0]
 80082f4:	e02e      	b.n	8008354 <HAL_RCC_OscConfig+0xd8>
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	685b      	ldr	r3, [r3, #4]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d10c      	bne.n	8008318 <HAL_RCC_OscConfig+0x9c>
 80082fe:	4b81      	ldr	r3, [pc, #516]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	4a80      	ldr	r2, [pc, #512]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 8008304:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008308:	6013      	str	r3, [r2, #0]
 800830a:	4b7e      	ldr	r3, [pc, #504]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	4a7d      	ldr	r2, [pc, #500]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 8008310:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008314:	6013      	str	r3, [r2, #0]
 8008316:	e01d      	b.n	8008354 <HAL_RCC_OscConfig+0xd8>
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	685b      	ldr	r3, [r3, #4]
 800831c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008320:	d10c      	bne.n	800833c <HAL_RCC_OscConfig+0xc0>
 8008322:	4b78      	ldr	r3, [pc, #480]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	4a77      	ldr	r2, [pc, #476]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 8008328:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800832c:	6013      	str	r3, [r2, #0]
 800832e:	4b75      	ldr	r3, [pc, #468]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	4a74      	ldr	r2, [pc, #464]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 8008334:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008338:	6013      	str	r3, [r2, #0]
 800833a:	e00b      	b.n	8008354 <HAL_RCC_OscConfig+0xd8>
 800833c:	4b71      	ldr	r3, [pc, #452]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4a70      	ldr	r2, [pc, #448]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 8008342:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008346:	6013      	str	r3, [r2, #0]
 8008348:	4b6e      	ldr	r3, [pc, #440]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	4a6d      	ldr	r2, [pc, #436]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 800834e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008352:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	685b      	ldr	r3, [r3, #4]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d013      	beq.n	8008384 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800835c:	f7fa fcf2 	bl	8002d44 <HAL_GetTick>
 8008360:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008362:	e008      	b.n	8008376 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008364:	f7fa fcee 	bl	8002d44 <HAL_GetTick>
 8008368:	4602      	mov	r2, r0
 800836a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800836c:	1ad3      	subs	r3, r2, r3
 800836e:	2b64      	cmp	r3, #100	; 0x64
 8008370:	d901      	bls.n	8008376 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008372:	2303      	movs	r3, #3
 8008374:	e3d4      	b.n	8008b20 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008376:	4b63      	ldr	r3, [pc, #396]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800837e:	2b00      	cmp	r3, #0
 8008380:	d0f0      	beq.n	8008364 <HAL_RCC_OscConfig+0xe8>
 8008382:	e014      	b.n	80083ae <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008384:	f7fa fcde 	bl	8002d44 <HAL_GetTick>
 8008388:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800838a:	e008      	b.n	800839e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800838c:	f7fa fcda 	bl	8002d44 <HAL_GetTick>
 8008390:	4602      	mov	r2, r0
 8008392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008394:	1ad3      	subs	r3, r2, r3
 8008396:	2b64      	cmp	r3, #100	; 0x64
 8008398:	d901      	bls.n	800839e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800839a:	2303      	movs	r3, #3
 800839c:	e3c0      	b.n	8008b20 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800839e:	4b59      	ldr	r3, [pc, #356]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d1f0      	bne.n	800838c <HAL_RCC_OscConfig+0x110>
 80083aa:	e000      	b.n	80083ae <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80083ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f003 0302 	and.w	r3, r3, #2
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	f000 80ca 	beq.w	8008550 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80083bc:	4b51      	ldr	r3, [pc, #324]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 80083be:	691b      	ldr	r3, [r3, #16]
 80083c0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80083c4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80083c6:	4b4f      	ldr	r3, [pc, #316]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 80083c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083ca:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80083cc:	6a3b      	ldr	r3, [r7, #32]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d007      	beq.n	80083e2 <HAL_RCC_OscConfig+0x166>
 80083d2:	6a3b      	ldr	r3, [r7, #32]
 80083d4:	2b18      	cmp	r3, #24
 80083d6:	d156      	bne.n	8008486 <HAL_RCC_OscConfig+0x20a>
 80083d8:	69fb      	ldr	r3, [r7, #28]
 80083da:	f003 0303 	and.w	r3, r3, #3
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d151      	bne.n	8008486 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80083e2:	4b48      	ldr	r3, [pc, #288]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f003 0304 	and.w	r3, r3, #4
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d005      	beq.n	80083fa <HAL_RCC_OscConfig+0x17e>
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	68db      	ldr	r3, [r3, #12]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d101      	bne.n	80083fa <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80083f6:	2301      	movs	r3, #1
 80083f8:	e392      	b.n	8008b20 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80083fa:	4b42      	ldr	r3, [pc, #264]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f023 0219 	bic.w	r2, r3, #25
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	68db      	ldr	r3, [r3, #12]
 8008406:	493f      	ldr	r1, [pc, #252]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 8008408:	4313      	orrs	r3, r2
 800840a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800840c:	f7fa fc9a 	bl	8002d44 <HAL_GetTick>
 8008410:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008412:	e008      	b.n	8008426 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008414:	f7fa fc96 	bl	8002d44 <HAL_GetTick>
 8008418:	4602      	mov	r2, r0
 800841a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800841c:	1ad3      	subs	r3, r2, r3
 800841e:	2b02      	cmp	r3, #2
 8008420:	d901      	bls.n	8008426 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8008422:	2303      	movs	r3, #3
 8008424:	e37c      	b.n	8008b20 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008426:	4b37      	ldr	r3, [pc, #220]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f003 0304 	and.w	r3, r3, #4
 800842e:	2b00      	cmp	r3, #0
 8008430:	d0f0      	beq.n	8008414 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008432:	f7fa fc93 	bl	8002d5c <HAL_GetREVID>
 8008436:	4603      	mov	r3, r0
 8008438:	f241 0203 	movw	r2, #4099	; 0x1003
 800843c:	4293      	cmp	r3, r2
 800843e:	d817      	bhi.n	8008470 <HAL_RCC_OscConfig+0x1f4>
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	691b      	ldr	r3, [r3, #16]
 8008444:	2b40      	cmp	r3, #64	; 0x40
 8008446:	d108      	bne.n	800845a <HAL_RCC_OscConfig+0x1de>
 8008448:	4b2e      	ldr	r3, [pc, #184]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 800844a:	685b      	ldr	r3, [r3, #4]
 800844c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8008450:	4a2c      	ldr	r2, [pc, #176]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 8008452:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008456:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008458:	e07a      	b.n	8008550 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800845a:	4b2a      	ldr	r3, [pc, #168]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 800845c:	685b      	ldr	r3, [r3, #4]
 800845e:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	691b      	ldr	r3, [r3, #16]
 8008466:	031b      	lsls	r3, r3, #12
 8008468:	4926      	ldr	r1, [pc, #152]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 800846a:	4313      	orrs	r3, r2
 800846c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800846e:	e06f      	b.n	8008550 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008470:	4b24      	ldr	r3, [pc, #144]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 8008472:	685b      	ldr	r3, [r3, #4]
 8008474:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	691b      	ldr	r3, [r3, #16]
 800847c:	061b      	lsls	r3, r3, #24
 800847e:	4921      	ldr	r1, [pc, #132]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 8008480:	4313      	orrs	r3, r2
 8008482:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008484:	e064      	b.n	8008550 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	68db      	ldr	r3, [r3, #12]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d047      	beq.n	800851e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800848e:	4b1d      	ldr	r3, [pc, #116]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	f023 0219 	bic.w	r2, r3, #25
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	68db      	ldr	r3, [r3, #12]
 800849a:	491a      	ldr	r1, [pc, #104]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 800849c:	4313      	orrs	r3, r2
 800849e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084a0:	f7fa fc50 	bl	8002d44 <HAL_GetTick>
 80084a4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80084a6:	e008      	b.n	80084ba <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80084a8:	f7fa fc4c 	bl	8002d44 <HAL_GetTick>
 80084ac:	4602      	mov	r2, r0
 80084ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084b0:	1ad3      	subs	r3, r2, r3
 80084b2:	2b02      	cmp	r3, #2
 80084b4:	d901      	bls.n	80084ba <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80084b6:	2303      	movs	r3, #3
 80084b8:	e332      	b.n	8008b20 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80084ba:	4b12      	ldr	r3, [pc, #72]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f003 0304 	and.w	r3, r3, #4
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d0f0      	beq.n	80084a8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80084c6:	f7fa fc49 	bl	8002d5c <HAL_GetREVID>
 80084ca:	4603      	mov	r3, r0
 80084cc:	f241 0203 	movw	r2, #4099	; 0x1003
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d819      	bhi.n	8008508 <HAL_RCC_OscConfig+0x28c>
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	691b      	ldr	r3, [r3, #16]
 80084d8:	2b40      	cmp	r3, #64	; 0x40
 80084da:	d108      	bne.n	80084ee <HAL_RCC_OscConfig+0x272>
 80084dc:	4b09      	ldr	r3, [pc, #36]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 80084de:	685b      	ldr	r3, [r3, #4]
 80084e0:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80084e4:	4a07      	ldr	r2, [pc, #28]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 80084e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80084ea:	6053      	str	r3, [r2, #4]
 80084ec:	e030      	b.n	8008550 <HAL_RCC_OscConfig+0x2d4>
 80084ee:	4b05      	ldr	r3, [pc, #20]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 80084f0:	685b      	ldr	r3, [r3, #4]
 80084f2:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	691b      	ldr	r3, [r3, #16]
 80084fa:	031b      	lsls	r3, r3, #12
 80084fc:	4901      	ldr	r1, [pc, #4]	; (8008504 <HAL_RCC_OscConfig+0x288>)
 80084fe:	4313      	orrs	r3, r2
 8008500:	604b      	str	r3, [r1, #4]
 8008502:	e025      	b.n	8008550 <HAL_RCC_OscConfig+0x2d4>
 8008504:	58024400 	.word	0x58024400
 8008508:	4b9a      	ldr	r3, [pc, #616]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 800850a:	685b      	ldr	r3, [r3, #4]
 800850c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	691b      	ldr	r3, [r3, #16]
 8008514:	061b      	lsls	r3, r3, #24
 8008516:	4997      	ldr	r1, [pc, #604]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 8008518:	4313      	orrs	r3, r2
 800851a:	604b      	str	r3, [r1, #4]
 800851c:	e018      	b.n	8008550 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800851e:	4b95      	ldr	r3, [pc, #596]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	4a94      	ldr	r2, [pc, #592]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 8008524:	f023 0301 	bic.w	r3, r3, #1
 8008528:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800852a:	f7fa fc0b 	bl	8002d44 <HAL_GetTick>
 800852e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008530:	e008      	b.n	8008544 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008532:	f7fa fc07 	bl	8002d44 <HAL_GetTick>
 8008536:	4602      	mov	r2, r0
 8008538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800853a:	1ad3      	subs	r3, r2, r3
 800853c:	2b02      	cmp	r3, #2
 800853e:	d901      	bls.n	8008544 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8008540:	2303      	movs	r3, #3
 8008542:	e2ed      	b.n	8008b20 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008544:	4b8b      	ldr	r3, [pc, #556]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f003 0304 	and.w	r3, r3, #4
 800854c:	2b00      	cmp	r3, #0
 800854e:	d1f0      	bne.n	8008532 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	f003 0310 	and.w	r3, r3, #16
 8008558:	2b00      	cmp	r3, #0
 800855a:	f000 80a9 	beq.w	80086b0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800855e:	4b85      	ldr	r3, [pc, #532]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 8008560:	691b      	ldr	r3, [r3, #16]
 8008562:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008566:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008568:	4b82      	ldr	r3, [pc, #520]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 800856a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800856c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800856e:	69bb      	ldr	r3, [r7, #24]
 8008570:	2b08      	cmp	r3, #8
 8008572:	d007      	beq.n	8008584 <HAL_RCC_OscConfig+0x308>
 8008574:	69bb      	ldr	r3, [r7, #24]
 8008576:	2b18      	cmp	r3, #24
 8008578:	d13a      	bne.n	80085f0 <HAL_RCC_OscConfig+0x374>
 800857a:	697b      	ldr	r3, [r7, #20]
 800857c:	f003 0303 	and.w	r3, r3, #3
 8008580:	2b01      	cmp	r3, #1
 8008582:	d135      	bne.n	80085f0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008584:	4b7b      	ldr	r3, [pc, #492]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800858c:	2b00      	cmp	r3, #0
 800858e:	d005      	beq.n	800859c <HAL_RCC_OscConfig+0x320>
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	69db      	ldr	r3, [r3, #28]
 8008594:	2b80      	cmp	r3, #128	; 0x80
 8008596:	d001      	beq.n	800859c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8008598:	2301      	movs	r3, #1
 800859a:	e2c1      	b.n	8008b20 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800859c:	f7fa fbde 	bl	8002d5c <HAL_GetREVID>
 80085a0:	4603      	mov	r3, r0
 80085a2:	f241 0203 	movw	r2, #4099	; 0x1003
 80085a6:	4293      	cmp	r3, r2
 80085a8:	d817      	bhi.n	80085da <HAL_RCC_OscConfig+0x35e>
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	6a1b      	ldr	r3, [r3, #32]
 80085ae:	2b20      	cmp	r3, #32
 80085b0:	d108      	bne.n	80085c4 <HAL_RCC_OscConfig+0x348>
 80085b2:	4b70      	ldr	r3, [pc, #448]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 80085b4:	685b      	ldr	r3, [r3, #4]
 80085b6:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80085ba:	4a6e      	ldr	r2, [pc, #440]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 80085bc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80085c0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80085c2:	e075      	b.n	80086b0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80085c4:	4b6b      	ldr	r3, [pc, #428]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 80085c6:	685b      	ldr	r3, [r3, #4]
 80085c8:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	6a1b      	ldr	r3, [r3, #32]
 80085d0:	069b      	lsls	r3, r3, #26
 80085d2:	4968      	ldr	r1, [pc, #416]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 80085d4:	4313      	orrs	r3, r2
 80085d6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80085d8:	e06a      	b.n	80086b0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80085da:	4b66      	ldr	r3, [pc, #408]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 80085dc:	68db      	ldr	r3, [r3, #12]
 80085de:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	6a1b      	ldr	r3, [r3, #32]
 80085e6:	061b      	lsls	r3, r3, #24
 80085e8:	4962      	ldr	r1, [pc, #392]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 80085ea:	4313      	orrs	r3, r2
 80085ec:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80085ee:	e05f      	b.n	80086b0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	69db      	ldr	r3, [r3, #28]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d042      	beq.n	800867e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80085f8:	4b5e      	ldr	r3, [pc, #376]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	4a5d      	ldr	r2, [pc, #372]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 80085fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008602:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008604:	f7fa fb9e 	bl	8002d44 <HAL_GetTick>
 8008608:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800860a:	e008      	b.n	800861e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800860c:	f7fa fb9a 	bl	8002d44 <HAL_GetTick>
 8008610:	4602      	mov	r2, r0
 8008612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008614:	1ad3      	subs	r3, r2, r3
 8008616:	2b02      	cmp	r3, #2
 8008618:	d901      	bls.n	800861e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800861a:	2303      	movs	r3, #3
 800861c:	e280      	b.n	8008b20 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800861e:	4b55      	ldr	r3, [pc, #340]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008626:	2b00      	cmp	r3, #0
 8008628:	d0f0      	beq.n	800860c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800862a:	f7fa fb97 	bl	8002d5c <HAL_GetREVID>
 800862e:	4603      	mov	r3, r0
 8008630:	f241 0203 	movw	r2, #4099	; 0x1003
 8008634:	4293      	cmp	r3, r2
 8008636:	d817      	bhi.n	8008668 <HAL_RCC_OscConfig+0x3ec>
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	6a1b      	ldr	r3, [r3, #32]
 800863c:	2b20      	cmp	r3, #32
 800863e:	d108      	bne.n	8008652 <HAL_RCC_OscConfig+0x3d6>
 8008640:	4b4c      	ldr	r3, [pc, #304]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 8008642:	685b      	ldr	r3, [r3, #4]
 8008644:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8008648:	4a4a      	ldr	r2, [pc, #296]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 800864a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800864e:	6053      	str	r3, [r2, #4]
 8008650:	e02e      	b.n	80086b0 <HAL_RCC_OscConfig+0x434>
 8008652:	4b48      	ldr	r3, [pc, #288]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 8008654:	685b      	ldr	r3, [r3, #4]
 8008656:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	6a1b      	ldr	r3, [r3, #32]
 800865e:	069b      	lsls	r3, r3, #26
 8008660:	4944      	ldr	r1, [pc, #272]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 8008662:	4313      	orrs	r3, r2
 8008664:	604b      	str	r3, [r1, #4]
 8008666:	e023      	b.n	80086b0 <HAL_RCC_OscConfig+0x434>
 8008668:	4b42      	ldr	r3, [pc, #264]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 800866a:	68db      	ldr	r3, [r3, #12]
 800866c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	6a1b      	ldr	r3, [r3, #32]
 8008674:	061b      	lsls	r3, r3, #24
 8008676:	493f      	ldr	r1, [pc, #252]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 8008678:	4313      	orrs	r3, r2
 800867a:	60cb      	str	r3, [r1, #12]
 800867c:	e018      	b.n	80086b0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800867e:	4b3d      	ldr	r3, [pc, #244]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	4a3c      	ldr	r2, [pc, #240]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 8008684:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008688:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800868a:	f7fa fb5b 	bl	8002d44 <HAL_GetTick>
 800868e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008690:	e008      	b.n	80086a4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008692:	f7fa fb57 	bl	8002d44 <HAL_GetTick>
 8008696:	4602      	mov	r2, r0
 8008698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800869a:	1ad3      	subs	r3, r2, r3
 800869c:	2b02      	cmp	r3, #2
 800869e:	d901      	bls.n	80086a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80086a0:	2303      	movs	r3, #3
 80086a2:	e23d      	b.n	8008b20 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80086a4:	4b33      	ldr	r3, [pc, #204]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d1f0      	bne.n	8008692 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f003 0308 	and.w	r3, r3, #8
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d036      	beq.n	800872a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	695b      	ldr	r3, [r3, #20]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d019      	beq.n	80086f8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80086c4:	4b2b      	ldr	r3, [pc, #172]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 80086c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80086c8:	4a2a      	ldr	r2, [pc, #168]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 80086ca:	f043 0301 	orr.w	r3, r3, #1
 80086ce:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80086d0:	f7fa fb38 	bl	8002d44 <HAL_GetTick>
 80086d4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80086d6:	e008      	b.n	80086ea <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80086d8:	f7fa fb34 	bl	8002d44 <HAL_GetTick>
 80086dc:	4602      	mov	r2, r0
 80086de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086e0:	1ad3      	subs	r3, r2, r3
 80086e2:	2b02      	cmp	r3, #2
 80086e4:	d901      	bls.n	80086ea <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80086e6:	2303      	movs	r3, #3
 80086e8:	e21a      	b.n	8008b20 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80086ea:	4b22      	ldr	r3, [pc, #136]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 80086ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80086ee:	f003 0302 	and.w	r3, r3, #2
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d0f0      	beq.n	80086d8 <HAL_RCC_OscConfig+0x45c>
 80086f6:	e018      	b.n	800872a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80086f8:	4b1e      	ldr	r3, [pc, #120]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 80086fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80086fc:	4a1d      	ldr	r2, [pc, #116]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 80086fe:	f023 0301 	bic.w	r3, r3, #1
 8008702:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008704:	f7fa fb1e 	bl	8002d44 <HAL_GetTick>
 8008708:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800870a:	e008      	b.n	800871e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800870c:	f7fa fb1a 	bl	8002d44 <HAL_GetTick>
 8008710:	4602      	mov	r2, r0
 8008712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008714:	1ad3      	subs	r3, r2, r3
 8008716:	2b02      	cmp	r3, #2
 8008718:	d901      	bls.n	800871e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800871a:	2303      	movs	r3, #3
 800871c:	e200      	b.n	8008b20 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800871e:	4b15      	ldr	r3, [pc, #84]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 8008720:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008722:	f003 0302 	and.w	r3, r3, #2
 8008726:	2b00      	cmp	r3, #0
 8008728:	d1f0      	bne.n	800870c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f003 0320 	and.w	r3, r3, #32
 8008732:	2b00      	cmp	r3, #0
 8008734:	d039      	beq.n	80087aa <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	699b      	ldr	r3, [r3, #24]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d01c      	beq.n	8008778 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800873e:	4b0d      	ldr	r3, [pc, #52]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	4a0c      	ldr	r2, [pc, #48]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 8008744:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008748:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800874a:	f7fa fafb 	bl	8002d44 <HAL_GetTick>
 800874e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008750:	e008      	b.n	8008764 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008752:	f7fa faf7 	bl	8002d44 <HAL_GetTick>
 8008756:	4602      	mov	r2, r0
 8008758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800875a:	1ad3      	subs	r3, r2, r3
 800875c:	2b02      	cmp	r3, #2
 800875e:	d901      	bls.n	8008764 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8008760:	2303      	movs	r3, #3
 8008762:	e1dd      	b.n	8008b20 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008764:	4b03      	ldr	r3, [pc, #12]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800876c:	2b00      	cmp	r3, #0
 800876e:	d0f0      	beq.n	8008752 <HAL_RCC_OscConfig+0x4d6>
 8008770:	e01b      	b.n	80087aa <HAL_RCC_OscConfig+0x52e>
 8008772:	bf00      	nop
 8008774:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008778:	4b9b      	ldr	r3, [pc, #620]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	4a9a      	ldr	r2, [pc, #616]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 800877e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008782:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008784:	f7fa fade 	bl	8002d44 <HAL_GetTick>
 8008788:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800878a:	e008      	b.n	800879e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800878c:	f7fa fada 	bl	8002d44 <HAL_GetTick>
 8008790:	4602      	mov	r2, r0
 8008792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008794:	1ad3      	subs	r3, r2, r3
 8008796:	2b02      	cmp	r3, #2
 8008798:	d901      	bls.n	800879e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800879a:	2303      	movs	r3, #3
 800879c:	e1c0      	b.n	8008b20 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800879e:	4b92      	ldr	r3, [pc, #584]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d1f0      	bne.n	800878c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	f003 0304 	and.w	r3, r3, #4
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	f000 8081 	beq.w	80088ba <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80087b8:	4b8c      	ldr	r3, [pc, #560]	; (80089ec <HAL_RCC_OscConfig+0x770>)
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	4a8b      	ldr	r2, [pc, #556]	; (80089ec <HAL_RCC_OscConfig+0x770>)
 80087be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80087c2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80087c4:	f7fa fabe 	bl	8002d44 <HAL_GetTick>
 80087c8:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80087ca:	e008      	b.n	80087de <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80087cc:	f7fa faba 	bl	8002d44 <HAL_GetTick>
 80087d0:	4602      	mov	r2, r0
 80087d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087d4:	1ad3      	subs	r3, r2, r3
 80087d6:	2b64      	cmp	r3, #100	; 0x64
 80087d8:	d901      	bls.n	80087de <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80087da:	2303      	movs	r3, #3
 80087dc:	e1a0      	b.n	8008b20 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80087de:	4b83      	ldr	r3, [pc, #524]	; (80089ec <HAL_RCC_OscConfig+0x770>)
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d0f0      	beq.n	80087cc <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	689b      	ldr	r3, [r3, #8]
 80087ee:	2b01      	cmp	r3, #1
 80087f0:	d106      	bne.n	8008800 <HAL_RCC_OscConfig+0x584>
 80087f2:	4b7d      	ldr	r3, [pc, #500]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 80087f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087f6:	4a7c      	ldr	r2, [pc, #496]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 80087f8:	f043 0301 	orr.w	r3, r3, #1
 80087fc:	6713      	str	r3, [r2, #112]	; 0x70
 80087fe:	e02d      	b.n	800885c <HAL_RCC_OscConfig+0x5e0>
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	689b      	ldr	r3, [r3, #8]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d10c      	bne.n	8008822 <HAL_RCC_OscConfig+0x5a6>
 8008808:	4b77      	ldr	r3, [pc, #476]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 800880a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800880c:	4a76      	ldr	r2, [pc, #472]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 800880e:	f023 0301 	bic.w	r3, r3, #1
 8008812:	6713      	str	r3, [r2, #112]	; 0x70
 8008814:	4b74      	ldr	r3, [pc, #464]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 8008816:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008818:	4a73      	ldr	r2, [pc, #460]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 800881a:	f023 0304 	bic.w	r3, r3, #4
 800881e:	6713      	str	r3, [r2, #112]	; 0x70
 8008820:	e01c      	b.n	800885c <HAL_RCC_OscConfig+0x5e0>
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	689b      	ldr	r3, [r3, #8]
 8008826:	2b05      	cmp	r3, #5
 8008828:	d10c      	bne.n	8008844 <HAL_RCC_OscConfig+0x5c8>
 800882a:	4b6f      	ldr	r3, [pc, #444]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 800882c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800882e:	4a6e      	ldr	r2, [pc, #440]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 8008830:	f043 0304 	orr.w	r3, r3, #4
 8008834:	6713      	str	r3, [r2, #112]	; 0x70
 8008836:	4b6c      	ldr	r3, [pc, #432]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 8008838:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800883a:	4a6b      	ldr	r2, [pc, #428]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 800883c:	f043 0301 	orr.w	r3, r3, #1
 8008840:	6713      	str	r3, [r2, #112]	; 0x70
 8008842:	e00b      	b.n	800885c <HAL_RCC_OscConfig+0x5e0>
 8008844:	4b68      	ldr	r3, [pc, #416]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 8008846:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008848:	4a67      	ldr	r2, [pc, #412]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 800884a:	f023 0301 	bic.w	r3, r3, #1
 800884e:	6713      	str	r3, [r2, #112]	; 0x70
 8008850:	4b65      	ldr	r3, [pc, #404]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 8008852:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008854:	4a64      	ldr	r2, [pc, #400]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 8008856:	f023 0304 	bic.w	r3, r3, #4
 800885a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	689b      	ldr	r3, [r3, #8]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d015      	beq.n	8008890 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008864:	f7fa fa6e 	bl	8002d44 <HAL_GetTick>
 8008868:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800886a:	e00a      	b.n	8008882 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800886c:	f7fa fa6a 	bl	8002d44 <HAL_GetTick>
 8008870:	4602      	mov	r2, r0
 8008872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008874:	1ad3      	subs	r3, r2, r3
 8008876:	f241 3288 	movw	r2, #5000	; 0x1388
 800887a:	4293      	cmp	r3, r2
 800887c:	d901      	bls.n	8008882 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800887e:	2303      	movs	r3, #3
 8008880:	e14e      	b.n	8008b20 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008882:	4b59      	ldr	r3, [pc, #356]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 8008884:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008886:	f003 0302 	and.w	r3, r3, #2
 800888a:	2b00      	cmp	r3, #0
 800888c:	d0ee      	beq.n	800886c <HAL_RCC_OscConfig+0x5f0>
 800888e:	e014      	b.n	80088ba <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008890:	f7fa fa58 	bl	8002d44 <HAL_GetTick>
 8008894:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008896:	e00a      	b.n	80088ae <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008898:	f7fa fa54 	bl	8002d44 <HAL_GetTick>
 800889c:	4602      	mov	r2, r0
 800889e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088a0:	1ad3      	subs	r3, r2, r3
 80088a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80088a6:	4293      	cmp	r3, r2
 80088a8:	d901      	bls.n	80088ae <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80088aa:	2303      	movs	r3, #3
 80088ac:	e138      	b.n	8008b20 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80088ae:	4b4e      	ldr	r3, [pc, #312]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 80088b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80088b2:	f003 0302 	and.w	r3, r3, #2
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d1ee      	bne.n	8008898 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088be:	2b00      	cmp	r3, #0
 80088c0:	f000 812d 	beq.w	8008b1e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80088c4:	4b48      	ldr	r3, [pc, #288]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 80088c6:	691b      	ldr	r3, [r3, #16]
 80088c8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80088cc:	2b18      	cmp	r3, #24
 80088ce:	f000 80bd 	beq.w	8008a4c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088d6:	2b02      	cmp	r3, #2
 80088d8:	f040 809e 	bne.w	8008a18 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80088dc:	4b42      	ldr	r3, [pc, #264]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	4a41      	ldr	r2, [pc, #260]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 80088e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80088e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088e8:	f7fa fa2c 	bl	8002d44 <HAL_GetTick>
 80088ec:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80088ee:	e008      	b.n	8008902 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80088f0:	f7fa fa28 	bl	8002d44 <HAL_GetTick>
 80088f4:	4602      	mov	r2, r0
 80088f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088f8:	1ad3      	subs	r3, r2, r3
 80088fa:	2b02      	cmp	r3, #2
 80088fc:	d901      	bls.n	8008902 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80088fe:	2303      	movs	r3, #3
 8008900:	e10e      	b.n	8008b20 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008902:	4b39      	ldr	r3, [pc, #228]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800890a:	2b00      	cmp	r3, #0
 800890c:	d1f0      	bne.n	80088f0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800890e:	4b36      	ldr	r3, [pc, #216]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 8008910:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008912:	4b37      	ldr	r3, [pc, #220]	; (80089f0 <HAL_RCC_OscConfig+0x774>)
 8008914:	4013      	ands	r3, r2
 8008916:	687a      	ldr	r2, [r7, #4]
 8008918:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800891a:	687a      	ldr	r2, [r7, #4]
 800891c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800891e:	0112      	lsls	r2, r2, #4
 8008920:	430a      	orrs	r2, r1
 8008922:	4931      	ldr	r1, [pc, #196]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 8008924:	4313      	orrs	r3, r2
 8008926:	628b      	str	r3, [r1, #40]	; 0x28
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800892c:	3b01      	subs	r3, #1
 800892e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008936:	3b01      	subs	r3, #1
 8008938:	025b      	lsls	r3, r3, #9
 800893a:	b29b      	uxth	r3, r3
 800893c:	431a      	orrs	r2, r3
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008942:	3b01      	subs	r3, #1
 8008944:	041b      	lsls	r3, r3, #16
 8008946:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800894a:	431a      	orrs	r2, r3
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008950:	3b01      	subs	r3, #1
 8008952:	061b      	lsls	r3, r3, #24
 8008954:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008958:	4923      	ldr	r1, [pc, #140]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 800895a:	4313      	orrs	r3, r2
 800895c:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800895e:	4b22      	ldr	r3, [pc, #136]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 8008960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008962:	4a21      	ldr	r2, [pc, #132]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 8008964:	f023 0301 	bic.w	r3, r3, #1
 8008968:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800896a:	4b1f      	ldr	r3, [pc, #124]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 800896c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800896e:	4b21      	ldr	r3, [pc, #132]	; (80089f4 <HAL_RCC_OscConfig+0x778>)
 8008970:	4013      	ands	r3, r2
 8008972:	687a      	ldr	r2, [r7, #4]
 8008974:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8008976:	00d2      	lsls	r2, r2, #3
 8008978:	491b      	ldr	r1, [pc, #108]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 800897a:	4313      	orrs	r3, r2
 800897c:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800897e:	4b1a      	ldr	r3, [pc, #104]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 8008980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008982:	f023 020c 	bic.w	r2, r3, #12
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800898a:	4917      	ldr	r1, [pc, #92]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 800898c:	4313      	orrs	r3, r2
 800898e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8008990:	4b15      	ldr	r3, [pc, #84]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 8008992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008994:	f023 0202 	bic.w	r2, r3, #2
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800899c:	4912      	ldr	r1, [pc, #72]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 800899e:	4313      	orrs	r3, r2
 80089a0:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80089a2:	4b11      	ldr	r3, [pc, #68]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 80089a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089a6:	4a10      	ldr	r2, [pc, #64]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 80089a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80089ac:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80089ae:	4b0e      	ldr	r3, [pc, #56]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 80089b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089b2:	4a0d      	ldr	r2, [pc, #52]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 80089b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80089b8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80089ba:	4b0b      	ldr	r3, [pc, #44]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 80089bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089be:	4a0a      	ldr	r2, [pc, #40]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 80089c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80089c4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80089c6:	4b08      	ldr	r3, [pc, #32]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 80089c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089ca:	4a07      	ldr	r2, [pc, #28]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 80089cc:	f043 0301 	orr.w	r3, r3, #1
 80089d0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80089d2:	4b05      	ldr	r3, [pc, #20]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	4a04      	ldr	r2, [pc, #16]	; (80089e8 <HAL_RCC_OscConfig+0x76c>)
 80089d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80089dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089de:	f7fa f9b1 	bl	8002d44 <HAL_GetTick>
 80089e2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80089e4:	e011      	b.n	8008a0a <HAL_RCC_OscConfig+0x78e>
 80089e6:	bf00      	nop
 80089e8:	58024400 	.word	0x58024400
 80089ec:	58024800 	.word	0x58024800
 80089f0:	fffffc0c 	.word	0xfffffc0c
 80089f4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80089f8:	f7fa f9a4 	bl	8002d44 <HAL_GetTick>
 80089fc:	4602      	mov	r2, r0
 80089fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a00:	1ad3      	subs	r3, r2, r3
 8008a02:	2b02      	cmp	r3, #2
 8008a04:	d901      	bls.n	8008a0a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8008a06:	2303      	movs	r3, #3
 8008a08:	e08a      	b.n	8008b20 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008a0a:	4b47      	ldr	r3, [pc, #284]	; (8008b28 <HAL_RCC_OscConfig+0x8ac>)
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d0f0      	beq.n	80089f8 <HAL_RCC_OscConfig+0x77c>
 8008a16:	e082      	b.n	8008b1e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008a18:	4b43      	ldr	r3, [pc, #268]	; (8008b28 <HAL_RCC_OscConfig+0x8ac>)
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	4a42      	ldr	r2, [pc, #264]	; (8008b28 <HAL_RCC_OscConfig+0x8ac>)
 8008a1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008a22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a24:	f7fa f98e 	bl	8002d44 <HAL_GetTick>
 8008a28:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008a2a:	e008      	b.n	8008a3e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008a2c:	f7fa f98a 	bl	8002d44 <HAL_GetTick>
 8008a30:	4602      	mov	r2, r0
 8008a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a34:	1ad3      	subs	r3, r2, r3
 8008a36:	2b02      	cmp	r3, #2
 8008a38:	d901      	bls.n	8008a3e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8008a3a:	2303      	movs	r3, #3
 8008a3c:	e070      	b.n	8008b20 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008a3e:	4b3a      	ldr	r3, [pc, #232]	; (8008b28 <HAL_RCC_OscConfig+0x8ac>)
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d1f0      	bne.n	8008a2c <HAL_RCC_OscConfig+0x7b0>
 8008a4a:	e068      	b.n	8008b1e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008a4c:	4b36      	ldr	r3, [pc, #216]	; (8008b28 <HAL_RCC_OscConfig+0x8ac>)
 8008a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a50:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008a52:	4b35      	ldr	r3, [pc, #212]	; (8008b28 <HAL_RCC_OscConfig+0x8ac>)
 8008a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a56:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a5c:	2b01      	cmp	r3, #1
 8008a5e:	d031      	beq.n	8008ac4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008a60:	693b      	ldr	r3, [r7, #16]
 8008a62:	f003 0203 	and.w	r2, r3, #3
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008a6a:	429a      	cmp	r2, r3
 8008a6c:	d12a      	bne.n	8008ac4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008a6e:	693b      	ldr	r3, [r7, #16]
 8008a70:	091b      	lsrs	r3, r3, #4
 8008a72:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008a7a:	429a      	cmp	r2, r3
 8008a7c:	d122      	bne.n	8008ac4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a88:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008a8a:	429a      	cmp	r2, r3
 8008a8c:	d11a      	bne.n	8008ac4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	0a5b      	lsrs	r3, r3, #9
 8008a92:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a9a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008a9c:	429a      	cmp	r2, r3
 8008a9e:	d111      	bne.n	8008ac4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	0c1b      	lsrs	r3, r3, #16
 8008aa4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008aac:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008aae:	429a      	cmp	r2, r3
 8008ab0:	d108      	bne.n	8008ac4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	0e1b      	lsrs	r3, r3, #24
 8008ab6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008abe:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008ac0:	429a      	cmp	r2, r3
 8008ac2:	d001      	beq.n	8008ac8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8008ac4:	2301      	movs	r3, #1
 8008ac6:	e02b      	b.n	8008b20 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8008ac8:	4b17      	ldr	r3, [pc, #92]	; (8008b28 <HAL_RCC_OscConfig+0x8ac>)
 8008aca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008acc:	08db      	lsrs	r3, r3, #3
 8008ace:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008ad2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008ad8:	693a      	ldr	r2, [r7, #16]
 8008ada:	429a      	cmp	r2, r3
 8008adc:	d01f      	beq.n	8008b1e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8008ade:	4b12      	ldr	r3, [pc, #72]	; (8008b28 <HAL_RCC_OscConfig+0x8ac>)
 8008ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ae2:	4a11      	ldr	r2, [pc, #68]	; (8008b28 <HAL_RCC_OscConfig+0x8ac>)
 8008ae4:	f023 0301 	bic.w	r3, r3, #1
 8008ae8:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008aea:	f7fa f92b 	bl	8002d44 <HAL_GetTick>
 8008aee:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8008af0:	bf00      	nop
 8008af2:	f7fa f927 	bl	8002d44 <HAL_GetTick>
 8008af6:	4602      	mov	r2, r0
 8008af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008afa:	4293      	cmp	r3, r2
 8008afc:	d0f9      	beq.n	8008af2 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008afe:	4b0a      	ldr	r3, [pc, #40]	; (8008b28 <HAL_RCC_OscConfig+0x8ac>)
 8008b00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008b02:	4b0a      	ldr	r3, [pc, #40]	; (8008b2c <HAL_RCC_OscConfig+0x8b0>)
 8008b04:	4013      	ands	r3, r2
 8008b06:	687a      	ldr	r2, [r7, #4]
 8008b08:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8008b0a:	00d2      	lsls	r2, r2, #3
 8008b0c:	4906      	ldr	r1, [pc, #24]	; (8008b28 <HAL_RCC_OscConfig+0x8ac>)
 8008b0e:	4313      	orrs	r3, r2
 8008b10:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8008b12:	4b05      	ldr	r3, [pc, #20]	; (8008b28 <HAL_RCC_OscConfig+0x8ac>)
 8008b14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b16:	4a04      	ldr	r2, [pc, #16]	; (8008b28 <HAL_RCC_OscConfig+0x8ac>)
 8008b18:	f043 0301 	orr.w	r3, r3, #1
 8008b1c:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8008b1e:	2300      	movs	r3, #0
}
 8008b20:	4618      	mov	r0, r3
 8008b22:	3730      	adds	r7, #48	; 0x30
 8008b24:	46bd      	mov	sp, r7
 8008b26:	bd80      	pop	{r7, pc}
 8008b28:	58024400 	.word	0x58024400
 8008b2c:	ffff0007 	.word	0xffff0007

08008b30 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b086      	sub	sp, #24
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
 8008b38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d101      	bne.n	8008b44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008b40:	2301      	movs	r3, #1
 8008b42:	e19c      	b.n	8008e7e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008b44:	4b8a      	ldr	r3, [pc, #552]	; (8008d70 <HAL_RCC_ClockConfig+0x240>)
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f003 030f 	and.w	r3, r3, #15
 8008b4c:	683a      	ldr	r2, [r7, #0]
 8008b4e:	429a      	cmp	r2, r3
 8008b50:	d910      	bls.n	8008b74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008b52:	4b87      	ldr	r3, [pc, #540]	; (8008d70 <HAL_RCC_ClockConfig+0x240>)
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	f023 020f 	bic.w	r2, r3, #15
 8008b5a:	4985      	ldr	r1, [pc, #532]	; (8008d70 <HAL_RCC_ClockConfig+0x240>)
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	4313      	orrs	r3, r2
 8008b60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008b62:	4b83      	ldr	r3, [pc, #524]	; (8008d70 <HAL_RCC_ClockConfig+0x240>)
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	f003 030f 	and.w	r3, r3, #15
 8008b6a:	683a      	ldr	r2, [r7, #0]
 8008b6c:	429a      	cmp	r2, r3
 8008b6e:	d001      	beq.n	8008b74 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008b70:	2301      	movs	r3, #1
 8008b72:	e184      	b.n	8008e7e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	f003 0304 	and.w	r3, r3, #4
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d010      	beq.n	8008ba2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	691a      	ldr	r2, [r3, #16]
 8008b84:	4b7b      	ldr	r3, [pc, #492]	; (8008d74 <HAL_RCC_ClockConfig+0x244>)
 8008b86:	699b      	ldr	r3, [r3, #24]
 8008b88:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008b8c:	429a      	cmp	r2, r3
 8008b8e:	d908      	bls.n	8008ba2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008b90:	4b78      	ldr	r3, [pc, #480]	; (8008d74 <HAL_RCC_ClockConfig+0x244>)
 8008b92:	699b      	ldr	r3, [r3, #24]
 8008b94:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	691b      	ldr	r3, [r3, #16]
 8008b9c:	4975      	ldr	r1, [pc, #468]	; (8008d74 <HAL_RCC_ClockConfig+0x244>)
 8008b9e:	4313      	orrs	r3, r2
 8008ba0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f003 0308 	and.w	r3, r3, #8
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d010      	beq.n	8008bd0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	695a      	ldr	r2, [r3, #20]
 8008bb2:	4b70      	ldr	r3, [pc, #448]	; (8008d74 <HAL_RCC_ClockConfig+0x244>)
 8008bb4:	69db      	ldr	r3, [r3, #28]
 8008bb6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008bba:	429a      	cmp	r2, r3
 8008bbc:	d908      	bls.n	8008bd0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008bbe:	4b6d      	ldr	r3, [pc, #436]	; (8008d74 <HAL_RCC_ClockConfig+0x244>)
 8008bc0:	69db      	ldr	r3, [r3, #28]
 8008bc2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	695b      	ldr	r3, [r3, #20]
 8008bca:	496a      	ldr	r1, [pc, #424]	; (8008d74 <HAL_RCC_ClockConfig+0x244>)
 8008bcc:	4313      	orrs	r3, r2
 8008bce:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f003 0310 	and.w	r3, r3, #16
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d010      	beq.n	8008bfe <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	699a      	ldr	r2, [r3, #24]
 8008be0:	4b64      	ldr	r3, [pc, #400]	; (8008d74 <HAL_RCC_ClockConfig+0x244>)
 8008be2:	69db      	ldr	r3, [r3, #28]
 8008be4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008be8:	429a      	cmp	r2, r3
 8008bea:	d908      	bls.n	8008bfe <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008bec:	4b61      	ldr	r3, [pc, #388]	; (8008d74 <HAL_RCC_ClockConfig+0x244>)
 8008bee:	69db      	ldr	r3, [r3, #28]
 8008bf0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	699b      	ldr	r3, [r3, #24]
 8008bf8:	495e      	ldr	r1, [pc, #376]	; (8008d74 <HAL_RCC_ClockConfig+0x244>)
 8008bfa:	4313      	orrs	r3, r2
 8008bfc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	f003 0320 	and.w	r3, r3, #32
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d010      	beq.n	8008c2c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	69da      	ldr	r2, [r3, #28]
 8008c0e:	4b59      	ldr	r3, [pc, #356]	; (8008d74 <HAL_RCC_ClockConfig+0x244>)
 8008c10:	6a1b      	ldr	r3, [r3, #32]
 8008c12:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008c16:	429a      	cmp	r2, r3
 8008c18:	d908      	bls.n	8008c2c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008c1a:	4b56      	ldr	r3, [pc, #344]	; (8008d74 <HAL_RCC_ClockConfig+0x244>)
 8008c1c:	6a1b      	ldr	r3, [r3, #32]
 8008c1e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	69db      	ldr	r3, [r3, #28]
 8008c26:	4953      	ldr	r1, [pc, #332]	; (8008d74 <HAL_RCC_ClockConfig+0x244>)
 8008c28:	4313      	orrs	r3, r2
 8008c2a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f003 0302 	and.w	r3, r3, #2
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d010      	beq.n	8008c5a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	68da      	ldr	r2, [r3, #12]
 8008c3c:	4b4d      	ldr	r3, [pc, #308]	; (8008d74 <HAL_RCC_ClockConfig+0x244>)
 8008c3e:	699b      	ldr	r3, [r3, #24]
 8008c40:	f003 030f 	and.w	r3, r3, #15
 8008c44:	429a      	cmp	r2, r3
 8008c46:	d908      	bls.n	8008c5a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008c48:	4b4a      	ldr	r3, [pc, #296]	; (8008d74 <HAL_RCC_ClockConfig+0x244>)
 8008c4a:	699b      	ldr	r3, [r3, #24]
 8008c4c:	f023 020f 	bic.w	r2, r3, #15
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	68db      	ldr	r3, [r3, #12]
 8008c54:	4947      	ldr	r1, [pc, #284]	; (8008d74 <HAL_RCC_ClockConfig+0x244>)
 8008c56:	4313      	orrs	r3, r2
 8008c58:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	f003 0301 	and.w	r3, r3, #1
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d055      	beq.n	8008d12 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8008c66:	4b43      	ldr	r3, [pc, #268]	; (8008d74 <HAL_RCC_ClockConfig+0x244>)
 8008c68:	699b      	ldr	r3, [r3, #24]
 8008c6a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	689b      	ldr	r3, [r3, #8]
 8008c72:	4940      	ldr	r1, [pc, #256]	; (8008d74 <HAL_RCC_ClockConfig+0x244>)
 8008c74:	4313      	orrs	r3, r2
 8008c76:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	685b      	ldr	r3, [r3, #4]
 8008c7c:	2b02      	cmp	r3, #2
 8008c7e:	d107      	bne.n	8008c90 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008c80:	4b3c      	ldr	r3, [pc, #240]	; (8008d74 <HAL_RCC_ClockConfig+0x244>)
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d121      	bne.n	8008cd0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	e0f6      	b.n	8008e7e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	685b      	ldr	r3, [r3, #4]
 8008c94:	2b03      	cmp	r3, #3
 8008c96:	d107      	bne.n	8008ca8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008c98:	4b36      	ldr	r3, [pc, #216]	; (8008d74 <HAL_RCC_ClockConfig+0x244>)
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d115      	bne.n	8008cd0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008ca4:	2301      	movs	r3, #1
 8008ca6:	e0ea      	b.n	8008e7e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	685b      	ldr	r3, [r3, #4]
 8008cac:	2b01      	cmp	r3, #1
 8008cae:	d107      	bne.n	8008cc0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008cb0:	4b30      	ldr	r3, [pc, #192]	; (8008d74 <HAL_RCC_ClockConfig+0x244>)
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d109      	bne.n	8008cd0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008cbc:	2301      	movs	r3, #1
 8008cbe:	e0de      	b.n	8008e7e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008cc0:	4b2c      	ldr	r3, [pc, #176]	; (8008d74 <HAL_RCC_ClockConfig+0x244>)
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	f003 0304 	and.w	r3, r3, #4
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d101      	bne.n	8008cd0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008ccc:	2301      	movs	r3, #1
 8008cce:	e0d6      	b.n	8008e7e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008cd0:	4b28      	ldr	r3, [pc, #160]	; (8008d74 <HAL_RCC_ClockConfig+0x244>)
 8008cd2:	691b      	ldr	r3, [r3, #16]
 8008cd4:	f023 0207 	bic.w	r2, r3, #7
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	685b      	ldr	r3, [r3, #4]
 8008cdc:	4925      	ldr	r1, [pc, #148]	; (8008d74 <HAL_RCC_ClockConfig+0x244>)
 8008cde:	4313      	orrs	r3, r2
 8008ce0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008ce2:	f7fa f82f 	bl	8002d44 <HAL_GetTick>
 8008ce6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008ce8:	e00a      	b.n	8008d00 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008cea:	f7fa f82b 	bl	8002d44 <HAL_GetTick>
 8008cee:	4602      	mov	r2, r0
 8008cf0:	697b      	ldr	r3, [r7, #20]
 8008cf2:	1ad3      	subs	r3, r2, r3
 8008cf4:	f241 3288 	movw	r2, #5000	; 0x1388
 8008cf8:	4293      	cmp	r3, r2
 8008cfa:	d901      	bls.n	8008d00 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8008cfc:	2303      	movs	r3, #3
 8008cfe:	e0be      	b.n	8008e7e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008d00:	4b1c      	ldr	r3, [pc, #112]	; (8008d74 <HAL_RCC_ClockConfig+0x244>)
 8008d02:	691b      	ldr	r3, [r3, #16]
 8008d04:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	685b      	ldr	r3, [r3, #4]
 8008d0c:	00db      	lsls	r3, r3, #3
 8008d0e:	429a      	cmp	r2, r3
 8008d10:	d1eb      	bne.n	8008cea <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	f003 0302 	and.w	r3, r3, #2
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d010      	beq.n	8008d40 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	68da      	ldr	r2, [r3, #12]
 8008d22:	4b14      	ldr	r3, [pc, #80]	; (8008d74 <HAL_RCC_ClockConfig+0x244>)
 8008d24:	699b      	ldr	r3, [r3, #24]
 8008d26:	f003 030f 	and.w	r3, r3, #15
 8008d2a:	429a      	cmp	r2, r3
 8008d2c:	d208      	bcs.n	8008d40 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008d2e:	4b11      	ldr	r3, [pc, #68]	; (8008d74 <HAL_RCC_ClockConfig+0x244>)
 8008d30:	699b      	ldr	r3, [r3, #24]
 8008d32:	f023 020f 	bic.w	r2, r3, #15
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	68db      	ldr	r3, [r3, #12]
 8008d3a:	490e      	ldr	r1, [pc, #56]	; (8008d74 <HAL_RCC_ClockConfig+0x244>)
 8008d3c:	4313      	orrs	r3, r2
 8008d3e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008d40:	4b0b      	ldr	r3, [pc, #44]	; (8008d70 <HAL_RCC_ClockConfig+0x240>)
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	f003 030f 	and.w	r3, r3, #15
 8008d48:	683a      	ldr	r2, [r7, #0]
 8008d4a:	429a      	cmp	r2, r3
 8008d4c:	d214      	bcs.n	8008d78 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008d4e:	4b08      	ldr	r3, [pc, #32]	; (8008d70 <HAL_RCC_ClockConfig+0x240>)
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	f023 020f 	bic.w	r2, r3, #15
 8008d56:	4906      	ldr	r1, [pc, #24]	; (8008d70 <HAL_RCC_ClockConfig+0x240>)
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	4313      	orrs	r3, r2
 8008d5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008d5e:	4b04      	ldr	r3, [pc, #16]	; (8008d70 <HAL_RCC_ClockConfig+0x240>)
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	f003 030f 	and.w	r3, r3, #15
 8008d66:	683a      	ldr	r2, [r7, #0]
 8008d68:	429a      	cmp	r2, r3
 8008d6a:	d005      	beq.n	8008d78 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8008d6c:	2301      	movs	r3, #1
 8008d6e:	e086      	b.n	8008e7e <HAL_RCC_ClockConfig+0x34e>
 8008d70:	52002000 	.word	0x52002000
 8008d74:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f003 0304 	and.w	r3, r3, #4
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d010      	beq.n	8008da6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	691a      	ldr	r2, [r3, #16]
 8008d88:	4b3f      	ldr	r3, [pc, #252]	; (8008e88 <HAL_RCC_ClockConfig+0x358>)
 8008d8a:	699b      	ldr	r3, [r3, #24]
 8008d8c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008d90:	429a      	cmp	r2, r3
 8008d92:	d208      	bcs.n	8008da6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008d94:	4b3c      	ldr	r3, [pc, #240]	; (8008e88 <HAL_RCC_ClockConfig+0x358>)
 8008d96:	699b      	ldr	r3, [r3, #24]
 8008d98:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	691b      	ldr	r3, [r3, #16]
 8008da0:	4939      	ldr	r1, [pc, #228]	; (8008e88 <HAL_RCC_ClockConfig+0x358>)
 8008da2:	4313      	orrs	r3, r2
 8008da4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	f003 0308 	and.w	r3, r3, #8
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d010      	beq.n	8008dd4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	695a      	ldr	r2, [r3, #20]
 8008db6:	4b34      	ldr	r3, [pc, #208]	; (8008e88 <HAL_RCC_ClockConfig+0x358>)
 8008db8:	69db      	ldr	r3, [r3, #28]
 8008dba:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008dbe:	429a      	cmp	r2, r3
 8008dc0:	d208      	bcs.n	8008dd4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008dc2:	4b31      	ldr	r3, [pc, #196]	; (8008e88 <HAL_RCC_ClockConfig+0x358>)
 8008dc4:	69db      	ldr	r3, [r3, #28]
 8008dc6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	695b      	ldr	r3, [r3, #20]
 8008dce:	492e      	ldr	r1, [pc, #184]	; (8008e88 <HAL_RCC_ClockConfig+0x358>)
 8008dd0:	4313      	orrs	r3, r2
 8008dd2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f003 0310 	and.w	r3, r3, #16
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d010      	beq.n	8008e02 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	699a      	ldr	r2, [r3, #24]
 8008de4:	4b28      	ldr	r3, [pc, #160]	; (8008e88 <HAL_RCC_ClockConfig+0x358>)
 8008de6:	69db      	ldr	r3, [r3, #28]
 8008de8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008dec:	429a      	cmp	r2, r3
 8008dee:	d208      	bcs.n	8008e02 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008df0:	4b25      	ldr	r3, [pc, #148]	; (8008e88 <HAL_RCC_ClockConfig+0x358>)
 8008df2:	69db      	ldr	r3, [r3, #28]
 8008df4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	699b      	ldr	r3, [r3, #24]
 8008dfc:	4922      	ldr	r1, [pc, #136]	; (8008e88 <HAL_RCC_ClockConfig+0x358>)
 8008dfe:	4313      	orrs	r3, r2
 8008e00:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	f003 0320 	and.w	r3, r3, #32
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d010      	beq.n	8008e30 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	69da      	ldr	r2, [r3, #28]
 8008e12:	4b1d      	ldr	r3, [pc, #116]	; (8008e88 <HAL_RCC_ClockConfig+0x358>)
 8008e14:	6a1b      	ldr	r3, [r3, #32]
 8008e16:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008e1a:	429a      	cmp	r2, r3
 8008e1c:	d208      	bcs.n	8008e30 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008e1e:	4b1a      	ldr	r3, [pc, #104]	; (8008e88 <HAL_RCC_ClockConfig+0x358>)
 8008e20:	6a1b      	ldr	r3, [r3, #32]
 8008e22:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	69db      	ldr	r3, [r3, #28]
 8008e2a:	4917      	ldr	r1, [pc, #92]	; (8008e88 <HAL_RCC_ClockConfig+0x358>)
 8008e2c:	4313      	orrs	r3, r2
 8008e2e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008e30:	f000 f834 	bl	8008e9c <HAL_RCC_GetSysClockFreq>
 8008e34:	4602      	mov	r2, r0
 8008e36:	4b14      	ldr	r3, [pc, #80]	; (8008e88 <HAL_RCC_ClockConfig+0x358>)
 8008e38:	699b      	ldr	r3, [r3, #24]
 8008e3a:	0a1b      	lsrs	r3, r3, #8
 8008e3c:	f003 030f 	and.w	r3, r3, #15
 8008e40:	4912      	ldr	r1, [pc, #72]	; (8008e8c <HAL_RCC_ClockConfig+0x35c>)
 8008e42:	5ccb      	ldrb	r3, [r1, r3]
 8008e44:	f003 031f 	and.w	r3, r3, #31
 8008e48:	fa22 f303 	lsr.w	r3, r2, r3
 8008e4c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008e4e:	4b0e      	ldr	r3, [pc, #56]	; (8008e88 <HAL_RCC_ClockConfig+0x358>)
 8008e50:	699b      	ldr	r3, [r3, #24]
 8008e52:	f003 030f 	and.w	r3, r3, #15
 8008e56:	4a0d      	ldr	r2, [pc, #52]	; (8008e8c <HAL_RCC_ClockConfig+0x35c>)
 8008e58:	5cd3      	ldrb	r3, [r2, r3]
 8008e5a:	f003 031f 	and.w	r3, r3, #31
 8008e5e:	693a      	ldr	r2, [r7, #16]
 8008e60:	fa22 f303 	lsr.w	r3, r2, r3
 8008e64:	4a0a      	ldr	r2, [pc, #40]	; (8008e90 <HAL_RCC_ClockConfig+0x360>)
 8008e66:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008e68:	4a0a      	ldr	r2, [pc, #40]	; (8008e94 <HAL_RCC_ClockConfig+0x364>)
 8008e6a:	693b      	ldr	r3, [r7, #16]
 8008e6c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8008e6e:	4b0a      	ldr	r3, [pc, #40]	; (8008e98 <HAL_RCC_ClockConfig+0x368>)
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	4618      	mov	r0, r3
 8008e74:	f7f9 fc9e 	bl	80027b4 <HAL_InitTick>
 8008e78:	4603      	mov	r3, r0
 8008e7a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8008e7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e7e:	4618      	mov	r0, r3
 8008e80:	3718      	adds	r7, #24
 8008e82:	46bd      	mov	sp, r7
 8008e84:	bd80      	pop	{r7, pc}
 8008e86:	bf00      	nop
 8008e88:	58024400 	.word	0x58024400
 8008e8c:	08014c24 	.word	0x08014c24
 8008e90:	2400008c 	.word	0x2400008c
 8008e94:	24000088 	.word	0x24000088
 8008e98:	24000090 	.word	0x24000090

08008e9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008e9c:	b480      	push	{r7}
 8008e9e:	b089      	sub	sp, #36	; 0x24
 8008ea0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008ea2:	4bb3      	ldr	r3, [pc, #716]	; (8009170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008ea4:	691b      	ldr	r3, [r3, #16]
 8008ea6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008eaa:	2b18      	cmp	r3, #24
 8008eac:	f200 8155 	bhi.w	800915a <HAL_RCC_GetSysClockFreq+0x2be>
 8008eb0:	a201      	add	r2, pc, #4	; (adr r2, 8008eb8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8008eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008eb6:	bf00      	nop
 8008eb8:	08008f1d 	.word	0x08008f1d
 8008ebc:	0800915b 	.word	0x0800915b
 8008ec0:	0800915b 	.word	0x0800915b
 8008ec4:	0800915b 	.word	0x0800915b
 8008ec8:	0800915b 	.word	0x0800915b
 8008ecc:	0800915b 	.word	0x0800915b
 8008ed0:	0800915b 	.word	0x0800915b
 8008ed4:	0800915b 	.word	0x0800915b
 8008ed8:	08008f43 	.word	0x08008f43
 8008edc:	0800915b 	.word	0x0800915b
 8008ee0:	0800915b 	.word	0x0800915b
 8008ee4:	0800915b 	.word	0x0800915b
 8008ee8:	0800915b 	.word	0x0800915b
 8008eec:	0800915b 	.word	0x0800915b
 8008ef0:	0800915b 	.word	0x0800915b
 8008ef4:	0800915b 	.word	0x0800915b
 8008ef8:	08008f49 	.word	0x08008f49
 8008efc:	0800915b 	.word	0x0800915b
 8008f00:	0800915b 	.word	0x0800915b
 8008f04:	0800915b 	.word	0x0800915b
 8008f08:	0800915b 	.word	0x0800915b
 8008f0c:	0800915b 	.word	0x0800915b
 8008f10:	0800915b 	.word	0x0800915b
 8008f14:	0800915b 	.word	0x0800915b
 8008f18:	08008f4f 	.word	0x08008f4f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008f1c:	4b94      	ldr	r3, [pc, #592]	; (8009170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f003 0320 	and.w	r3, r3, #32
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d009      	beq.n	8008f3c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008f28:	4b91      	ldr	r3, [pc, #580]	; (8009170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	08db      	lsrs	r3, r3, #3
 8008f2e:	f003 0303 	and.w	r3, r3, #3
 8008f32:	4a90      	ldr	r2, [pc, #576]	; (8009174 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008f34:	fa22 f303 	lsr.w	r3, r2, r3
 8008f38:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8008f3a:	e111      	b.n	8009160 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008f3c:	4b8d      	ldr	r3, [pc, #564]	; (8009174 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008f3e:	61bb      	str	r3, [r7, #24]
      break;
 8008f40:	e10e      	b.n	8009160 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8008f42:	4b8d      	ldr	r3, [pc, #564]	; (8009178 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008f44:	61bb      	str	r3, [r7, #24]
      break;
 8008f46:	e10b      	b.n	8009160 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8008f48:	4b8c      	ldr	r3, [pc, #560]	; (800917c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8008f4a:	61bb      	str	r3, [r7, #24]
      break;
 8008f4c:	e108      	b.n	8009160 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008f4e:	4b88      	ldr	r3, [pc, #544]	; (8009170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008f50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f52:	f003 0303 	and.w	r3, r3, #3
 8008f56:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8008f58:	4b85      	ldr	r3, [pc, #532]	; (8009170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f5c:	091b      	lsrs	r3, r3, #4
 8008f5e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008f62:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008f64:	4b82      	ldr	r3, [pc, #520]	; (8009170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f68:	f003 0301 	and.w	r3, r3, #1
 8008f6c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008f6e:	4b80      	ldr	r3, [pc, #512]	; (8009170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008f70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f72:	08db      	lsrs	r3, r3, #3
 8008f74:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008f78:	68fa      	ldr	r2, [r7, #12]
 8008f7a:	fb02 f303 	mul.w	r3, r2, r3
 8008f7e:	ee07 3a90 	vmov	s15, r3
 8008f82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f86:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8008f8a:	693b      	ldr	r3, [r7, #16]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	f000 80e1 	beq.w	8009154 <HAL_RCC_GetSysClockFreq+0x2b8>
 8008f92:	697b      	ldr	r3, [r7, #20]
 8008f94:	2b02      	cmp	r3, #2
 8008f96:	f000 8083 	beq.w	80090a0 <HAL_RCC_GetSysClockFreq+0x204>
 8008f9a:	697b      	ldr	r3, [r7, #20]
 8008f9c:	2b02      	cmp	r3, #2
 8008f9e:	f200 80a1 	bhi.w	80090e4 <HAL_RCC_GetSysClockFreq+0x248>
 8008fa2:	697b      	ldr	r3, [r7, #20]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d003      	beq.n	8008fb0 <HAL_RCC_GetSysClockFreq+0x114>
 8008fa8:	697b      	ldr	r3, [r7, #20]
 8008faa:	2b01      	cmp	r3, #1
 8008fac:	d056      	beq.n	800905c <HAL_RCC_GetSysClockFreq+0x1c0>
 8008fae:	e099      	b.n	80090e4 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008fb0:	4b6f      	ldr	r3, [pc, #444]	; (8009170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	f003 0320 	and.w	r3, r3, #32
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d02d      	beq.n	8009018 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008fbc:	4b6c      	ldr	r3, [pc, #432]	; (8009170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	08db      	lsrs	r3, r3, #3
 8008fc2:	f003 0303 	and.w	r3, r3, #3
 8008fc6:	4a6b      	ldr	r2, [pc, #428]	; (8009174 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008fc8:	fa22 f303 	lsr.w	r3, r2, r3
 8008fcc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	ee07 3a90 	vmov	s15, r3
 8008fd4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008fd8:	693b      	ldr	r3, [r7, #16]
 8008fda:	ee07 3a90 	vmov	s15, r3
 8008fde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fe2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008fe6:	4b62      	ldr	r3, [pc, #392]	; (8009170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fee:	ee07 3a90 	vmov	s15, r3
 8008ff2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ff6:	ed97 6a02 	vldr	s12, [r7, #8]
 8008ffa:	eddf 5a61 	vldr	s11, [pc, #388]	; 8009180 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008ffe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009002:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009006:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800900a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800900e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009012:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8009016:	e087      	b.n	8009128 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009018:	693b      	ldr	r3, [r7, #16]
 800901a:	ee07 3a90 	vmov	s15, r3
 800901e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009022:	eddf 6a58 	vldr	s13, [pc, #352]	; 8009184 <HAL_RCC_GetSysClockFreq+0x2e8>
 8009026:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800902a:	4b51      	ldr	r3, [pc, #324]	; (8009170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800902c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800902e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009032:	ee07 3a90 	vmov	s15, r3
 8009036:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800903a:	ed97 6a02 	vldr	s12, [r7, #8]
 800903e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8009180 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009042:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009046:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800904a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800904e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009052:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009056:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800905a:	e065      	b.n	8009128 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800905c:	693b      	ldr	r3, [r7, #16]
 800905e:	ee07 3a90 	vmov	s15, r3
 8009062:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009066:	eddf 6a48 	vldr	s13, [pc, #288]	; 8009188 <HAL_RCC_GetSysClockFreq+0x2ec>
 800906a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800906e:	4b40      	ldr	r3, [pc, #256]	; (8009170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009072:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009076:	ee07 3a90 	vmov	s15, r3
 800907a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800907e:	ed97 6a02 	vldr	s12, [r7, #8]
 8009082:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8009180 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009086:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800908a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800908e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009092:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009096:	ee67 7a27 	vmul.f32	s15, s14, s15
 800909a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800909e:	e043      	b.n	8009128 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80090a0:	693b      	ldr	r3, [r7, #16]
 80090a2:	ee07 3a90 	vmov	s15, r3
 80090a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090aa:	eddf 6a38 	vldr	s13, [pc, #224]	; 800918c <HAL_RCC_GetSysClockFreq+0x2f0>
 80090ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80090b2:	4b2f      	ldr	r3, [pc, #188]	; (8009170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80090b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090ba:	ee07 3a90 	vmov	s15, r3
 80090be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80090c6:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8009180 <HAL_RCC_GetSysClockFreq+0x2e4>
 80090ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80090ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80090d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80090d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80090da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80090de:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80090e2:	e021      	b.n	8009128 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80090e4:	693b      	ldr	r3, [r7, #16]
 80090e6:	ee07 3a90 	vmov	s15, r3
 80090ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090ee:	eddf 6a26 	vldr	s13, [pc, #152]	; 8009188 <HAL_RCC_GetSysClockFreq+0x2ec>
 80090f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80090f6:	4b1e      	ldr	r3, [pc, #120]	; (8009170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80090f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090fe:	ee07 3a90 	vmov	s15, r3
 8009102:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009106:	ed97 6a02 	vldr	s12, [r7, #8]
 800910a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8009180 <HAL_RCC_GetSysClockFreq+0x2e4>
 800910e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009112:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009116:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800911a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800911e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009122:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009126:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8009128:	4b11      	ldr	r3, [pc, #68]	; (8009170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800912a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800912c:	0a5b      	lsrs	r3, r3, #9
 800912e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009132:	3301      	adds	r3, #1
 8009134:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8009136:	683b      	ldr	r3, [r7, #0]
 8009138:	ee07 3a90 	vmov	s15, r3
 800913c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009140:	edd7 6a07 	vldr	s13, [r7, #28]
 8009144:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009148:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800914c:	ee17 3a90 	vmov	r3, s15
 8009150:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8009152:	e005      	b.n	8009160 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8009154:	2300      	movs	r3, #0
 8009156:	61bb      	str	r3, [r7, #24]
      break;
 8009158:	e002      	b.n	8009160 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800915a:	4b07      	ldr	r3, [pc, #28]	; (8009178 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800915c:	61bb      	str	r3, [r7, #24]
      break;
 800915e:	bf00      	nop
  }

  return sysclockfreq;
 8009160:	69bb      	ldr	r3, [r7, #24]
}
 8009162:	4618      	mov	r0, r3
 8009164:	3724      	adds	r7, #36	; 0x24
 8009166:	46bd      	mov	sp, r7
 8009168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916c:	4770      	bx	lr
 800916e:	bf00      	nop
 8009170:	58024400 	.word	0x58024400
 8009174:	03d09000 	.word	0x03d09000
 8009178:	003d0900 	.word	0x003d0900
 800917c:	017d7840 	.word	0x017d7840
 8009180:	46000000 	.word	0x46000000
 8009184:	4c742400 	.word	0x4c742400
 8009188:	4a742400 	.word	0x4a742400
 800918c:	4bbebc20 	.word	0x4bbebc20

08009190 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009190:	b580      	push	{r7, lr}
 8009192:	b082      	sub	sp, #8
 8009194:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8009196:	f7ff fe81 	bl	8008e9c <HAL_RCC_GetSysClockFreq>
 800919a:	4602      	mov	r2, r0
 800919c:	4b10      	ldr	r3, [pc, #64]	; (80091e0 <HAL_RCC_GetHCLKFreq+0x50>)
 800919e:	699b      	ldr	r3, [r3, #24]
 80091a0:	0a1b      	lsrs	r3, r3, #8
 80091a2:	f003 030f 	and.w	r3, r3, #15
 80091a6:	490f      	ldr	r1, [pc, #60]	; (80091e4 <HAL_RCC_GetHCLKFreq+0x54>)
 80091a8:	5ccb      	ldrb	r3, [r1, r3]
 80091aa:	f003 031f 	and.w	r3, r3, #31
 80091ae:	fa22 f303 	lsr.w	r3, r2, r3
 80091b2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80091b4:	4b0a      	ldr	r3, [pc, #40]	; (80091e0 <HAL_RCC_GetHCLKFreq+0x50>)
 80091b6:	699b      	ldr	r3, [r3, #24]
 80091b8:	f003 030f 	and.w	r3, r3, #15
 80091bc:	4a09      	ldr	r2, [pc, #36]	; (80091e4 <HAL_RCC_GetHCLKFreq+0x54>)
 80091be:	5cd3      	ldrb	r3, [r2, r3]
 80091c0:	f003 031f 	and.w	r3, r3, #31
 80091c4:	687a      	ldr	r2, [r7, #4]
 80091c6:	fa22 f303 	lsr.w	r3, r2, r3
 80091ca:	4a07      	ldr	r2, [pc, #28]	; (80091e8 <HAL_RCC_GetHCLKFreq+0x58>)
 80091cc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80091ce:	4a07      	ldr	r2, [pc, #28]	; (80091ec <HAL_RCC_GetHCLKFreq+0x5c>)
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80091d4:	4b04      	ldr	r3, [pc, #16]	; (80091e8 <HAL_RCC_GetHCLKFreq+0x58>)
 80091d6:	681b      	ldr	r3, [r3, #0]
}
 80091d8:	4618      	mov	r0, r3
 80091da:	3708      	adds	r7, #8
 80091dc:	46bd      	mov	sp, r7
 80091de:	bd80      	pop	{r7, pc}
 80091e0:	58024400 	.word	0x58024400
 80091e4:	08014c24 	.word	0x08014c24
 80091e8:	2400008c 	.word	0x2400008c
 80091ec:	24000088 	.word	0x24000088

080091f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80091f4:	f7ff ffcc 	bl	8009190 <HAL_RCC_GetHCLKFreq>
 80091f8:	4602      	mov	r2, r0
 80091fa:	4b06      	ldr	r3, [pc, #24]	; (8009214 <HAL_RCC_GetPCLK1Freq+0x24>)
 80091fc:	69db      	ldr	r3, [r3, #28]
 80091fe:	091b      	lsrs	r3, r3, #4
 8009200:	f003 0307 	and.w	r3, r3, #7
 8009204:	4904      	ldr	r1, [pc, #16]	; (8009218 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009206:	5ccb      	ldrb	r3, [r1, r3]
 8009208:	f003 031f 	and.w	r3, r3, #31
 800920c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8009210:	4618      	mov	r0, r3
 8009212:	bd80      	pop	{r7, pc}
 8009214:	58024400 	.word	0x58024400
 8009218:	08014c24 	.word	0x08014c24

0800921c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800921c:	b580      	push	{r7, lr}
 800921e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8009220:	f7ff ffb6 	bl	8009190 <HAL_RCC_GetHCLKFreq>
 8009224:	4602      	mov	r2, r0
 8009226:	4b06      	ldr	r3, [pc, #24]	; (8009240 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009228:	69db      	ldr	r3, [r3, #28]
 800922a:	0a1b      	lsrs	r3, r3, #8
 800922c:	f003 0307 	and.w	r3, r3, #7
 8009230:	4904      	ldr	r1, [pc, #16]	; (8009244 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009232:	5ccb      	ldrb	r3, [r1, r3]
 8009234:	f003 031f 	and.w	r3, r3, #31
 8009238:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800923c:	4618      	mov	r0, r3
 800923e:	bd80      	pop	{r7, pc}
 8009240:	58024400 	.word	0x58024400
 8009244:	08014c24 	.word	0x08014c24

08009248 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8009248:	b480      	push	{r7}
 800924a:	b083      	sub	sp, #12
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
 8009250:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	223f      	movs	r2, #63	; 0x3f
 8009256:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8009258:	4b1a      	ldr	r3, [pc, #104]	; (80092c4 <HAL_RCC_GetClockConfig+0x7c>)
 800925a:	691b      	ldr	r3, [r3, #16]
 800925c:	f003 0207 	and.w	r2, r3, #7
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8009264:	4b17      	ldr	r3, [pc, #92]	; (80092c4 <HAL_RCC_GetClockConfig+0x7c>)
 8009266:	699b      	ldr	r3, [r3, #24]
 8009268:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8009270:	4b14      	ldr	r3, [pc, #80]	; (80092c4 <HAL_RCC_GetClockConfig+0x7c>)
 8009272:	699b      	ldr	r3, [r3, #24]
 8009274:	f003 020f 	and.w	r2, r3, #15
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800927c:	4b11      	ldr	r3, [pc, #68]	; (80092c4 <HAL_RCC_GetClockConfig+0x7c>)
 800927e:	699b      	ldr	r3, [r3, #24]
 8009280:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8009288:	4b0e      	ldr	r3, [pc, #56]	; (80092c4 <HAL_RCC_GetClockConfig+0x7c>)
 800928a:	69db      	ldr	r3, [r3, #28]
 800928c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8009294:	4b0b      	ldr	r3, [pc, #44]	; (80092c4 <HAL_RCC_GetClockConfig+0x7c>)
 8009296:	69db      	ldr	r3, [r3, #28]
 8009298:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 80092a0:	4b08      	ldr	r3, [pc, #32]	; (80092c4 <HAL_RCC_GetClockConfig+0x7c>)
 80092a2:	6a1b      	ldr	r3, [r3, #32]
 80092a4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80092ac:	4b06      	ldr	r3, [pc, #24]	; (80092c8 <HAL_RCC_GetClockConfig+0x80>)
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	f003 020f 	and.w	r2, r3, #15
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	601a      	str	r2, [r3, #0]
}
 80092b8:	bf00      	nop
 80092ba:	370c      	adds	r7, #12
 80092bc:	46bd      	mov	sp, r7
 80092be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c2:	4770      	bx	lr
 80092c4:	58024400 	.word	0x58024400
 80092c8:	52002000 	.word	0x52002000

080092cc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80092cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80092d0:	b0ca      	sub	sp, #296	; 0x128
 80092d2:	af00      	add	r7, sp, #0
 80092d4:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80092d8:	2300      	movs	r3, #0
 80092da:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80092de:	2300      	movs	r3, #0
 80092e0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80092e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80092e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092ec:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 80092f0:	2500      	movs	r5, #0
 80092f2:	ea54 0305 	orrs.w	r3, r4, r5
 80092f6:	d049      	beq.n	800938c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80092f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80092fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80092fe:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009302:	d02f      	beq.n	8009364 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8009304:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009308:	d828      	bhi.n	800935c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800930a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800930e:	d01a      	beq.n	8009346 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8009310:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009314:	d822      	bhi.n	800935c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8009316:	2b00      	cmp	r3, #0
 8009318:	d003      	beq.n	8009322 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800931a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800931e:	d007      	beq.n	8009330 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8009320:	e01c      	b.n	800935c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009322:	4bb8      	ldr	r3, [pc, #736]	; (8009604 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009326:	4ab7      	ldr	r2, [pc, #732]	; (8009604 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009328:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800932c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800932e:	e01a      	b.n	8009366 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009330:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009334:	3308      	adds	r3, #8
 8009336:	2102      	movs	r1, #2
 8009338:	4618      	mov	r0, r3
 800933a:	f002 fb61 	bl	800ba00 <RCCEx_PLL2_Config>
 800933e:	4603      	mov	r3, r0
 8009340:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009344:	e00f      	b.n	8009366 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009346:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800934a:	3328      	adds	r3, #40	; 0x28
 800934c:	2102      	movs	r1, #2
 800934e:	4618      	mov	r0, r3
 8009350:	f002 fc08 	bl	800bb64 <RCCEx_PLL3_Config>
 8009354:	4603      	mov	r3, r0
 8009356:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800935a:	e004      	b.n	8009366 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800935c:	2301      	movs	r3, #1
 800935e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009362:	e000      	b.n	8009366 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8009364:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009366:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800936a:	2b00      	cmp	r3, #0
 800936c:	d10a      	bne.n	8009384 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800936e:	4ba5      	ldr	r3, [pc, #660]	; (8009604 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009370:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009372:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8009376:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800937a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800937c:	4aa1      	ldr	r2, [pc, #644]	; (8009604 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800937e:	430b      	orrs	r3, r1
 8009380:	6513      	str	r3, [r2, #80]	; 0x50
 8009382:	e003      	b.n	800938c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009384:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009388:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800938c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009394:	f402 7880 	and.w	r8, r2, #256	; 0x100
 8009398:	f04f 0900 	mov.w	r9, #0
 800939c:	ea58 0309 	orrs.w	r3, r8, r9
 80093a0:	d047      	beq.n	8009432 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80093a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80093a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80093a8:	2b04      	cmp	r3, #4
 80093aa:	d82a      	bhi.n	8009402 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80093ac:	a201      	add	r2, pc, #4	; (adr r2, 80093b4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80093ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093b2:	bf00      	nop
 80093b4:	080093c9 	.word	0x080093c9
 80093b8:	080093d7 	.word	0x080093d7
 80093bc:	080093ed 	.word	0x080093ed
 80093c0:	0800940b 	.word	0x0800940b
 80093c4:	0800940b 	.word	0x0800940b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80093c8:	4b8e      	ldr	r3, [pc, #568]	; (8009604 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80093ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093cc:	4a8d      	ldr	r2, [pc, #564]	; (8009604 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80093ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80093d2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80093d4:	e01a      	b.n	800940c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80093d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80093da:	3308      	adds	r3, #8
 80093dc:	2100      	movs	r1, #0
 80093de:	4618      	mov	r0, r3
 80093e0:	f002 fb0e 	bl	800ba00 <RCCEx_PLL2_Config>
 80093e4:	4603      	mov	r3, r0
 80093e6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80093ea:	e00f      	b.n	800940c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80093ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80093f0:	3328      	adds	r3, #40	; 0x28
 80093f2:	2100      	movs	r1, #0
 80093f4:	4618      	mov	r0, r3
 80093f6:	f002 fbb5 	bl	800bb64 <RCCEx_PLL3_Config>
 80093fa:	4603      	mov	r3, r0
 80093fc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009400:	e004      	b.n	800940c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009402:	2301      	movs	r3, #1
 8009404:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009408:	e000      	b.n	800940c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800940a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800940c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009410:	2b00      	cmp	r3, #0
 8009412:	d10a      	bne.n	800942a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009414:	4b7b      	ldr	r3, [pc, #492]	; (8009604 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009416:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009418:	f023 0107 	bic.w	r1, r3, #7
 800941c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009420:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009422:	4a78      	ldr	r2, [pc, #480]	; (8009604 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009424:	430b      	orrs	r3, r1
 8009426:	6513      	str	r3, [r2, #80]	; 0x50
 8009428:	e003      	b.n	8009432 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800942a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800942e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8009432:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800943a:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 800943e:	f04f 0b00 	mov.w	fp, #0
 8009442:	ea5a 030b 	orrs.w	r3, sl, fp
 8009446:	d04c      	beq.n	80094e2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8009448:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800944c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800944e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009452:	d030      	beq.n	80094b6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8009454:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009458:	d829      	bhi.n	80094ae <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800945a:	2bc0      	cmp	r3, #192	; 0xc0
 800945c:	d02d      	beq.n	80094ba <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800945e:	2bc0      	cmp	r3, #192	; 0xc0
 8009460:	d825      	bhi.n	80094ae <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8009462:	2b80      	cmp	r3, #128	; 0x80
 8009464:	d018      	beq.n	8009498 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8009466:	2b80      	cmp	r3, #128	; 0x80
 8009468:	d821      	bhi.n	80094ae <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800946a:	2b00      	cmp	r3, #0
 800946c:	d002      	beq.n	8009474 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800946e:	2b40      	cmp	r3, #64	; 0x40
 8009470:	d007      	beq.n	8009482 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8009472:	e01c      	b.n	80094ae <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009474:	4b63      	ldr	r3, [pc, #396]	; (8009604 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009476:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009478:	4a62      	ldr	r2, [pc, #392]	; (8009604 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800947a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800947e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009480:	e01c      	b.n	80094bc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009482:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009486:	3308      	adds	r3, #8
 8009488:	2100      	movs	r1, #0
 800948a:	4618      	mov	r0, r3
 800948c:	f002 fab8 	bl	800ba00 <RCCEx_PLL2_Config>
 8009490:	4603      	mov	r3, r0
 8009492:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009496:	e011      	b.n	80094bc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009498:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800949c:	3328      	adds	r3, #40	; 0x28
 800949e:	2100      	movs	r1, #0
 80094a0:	4618      	mov	r0, r3
 80094a2:	f002 fb5f 	bl	800bb64 <RCCEx_PLL3_Config>
 80094a6:	4603      	mov	r3, r0
 80094a8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80094ac:	e006      	b.n	80094bc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80094ae:	2301      	movs	r3, #1
 80094b0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80094b4:	e002      	b.n	80094bc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80094b6:	bf00      	nop
 80094b8:	e000      	b.n	80094bc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80094ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80094bc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d10a      	bne.n	80094da <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80094c4:	4b4f      	ldr	r3, [pc, #316]	; (8009604 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80094c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80094c8:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 80094cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80094d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80094d2:	4a4c      	ldr	r2, [pc, #304]	; (8009604 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80094d4:	430b      	orrs	r3, r1
 80094d6:	6513      	str	r3, [r2, #80]	; 0x50
 80094d8:	e003      	b.n	80094e2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80094da:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80094de:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80094e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80094e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094ea:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 80094ee:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80094f2:	2300      	movs	r3, #0
 80094f4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80094f8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 80094fc:	460b      	mov	r3, r1
 80094fe:	4313      	orrs	r3, r2
 8009500:	d053      	beq.n	80095aa <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8009502:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009506:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800950a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800950e:	d035      	beq.n	800957c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8009510:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009514:	d82e      	bhi.n	8009574 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009516:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800951a:	d031      	beq.n	8009580 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800951c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8009520:	d828      	bhi.n	8009574 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009522:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009526:	d01a      	beq.n	800955e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8009528:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800952c:	d822      	bhi.n	8009574 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800952e:	2b00      	cmp	r3, #0
 8009530:	d003      	beq.n	800953a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8009532:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009536:	d007      	beq.n	8009548 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8009538:	e01c      	b.n	8009574 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800953a:	4b32      	ldr	r3, [pc, #200]	; (8009604 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800953c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800953e:	4a31      	ldr	r2, [pc, #196]	; (8009604 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009540:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009544:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009546:	e01c      	b.n	8009582 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009548:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800954c:	3308      	adds	r3, #8
 800954e:	2100      	movs	r1, #0
 8009550:	4618      	mov	r0, r3
 8009552:	f002 fa55 	bl	800ba00 <RCCEx_PLL2_Config>
 8009556:	4603      	mov	r3, r0
 8009558:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800955c:	e011      	b.n	8009582 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800955e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009562:	3328      	adds	r3, #40	; 0x28
 8009564:	2100      	movs	r1, #0
 8009566:	4618      	mov	r0, r3
 8009568:	f002 fafc 	bl	800bb64 <RCCEx_PLL3_Config>
 800956c:	4603      	mov	r3, r0
 800956e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009572:	e006      	b.n	8009582 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009574:	2301      	movs	r3, #1
 8009576:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800957a:	e002      	b.n	8009582 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800957c:	bf00      	nop
 800957e:	e000      	b.n	8009582 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8009580:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009582:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009586:	2b00      	cmp	r3, #0
 8009588:	d10b      	bne.n	80095a2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800958a:	4b1e      	ldr	r3, [pc, #120]	; (8009604 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800958c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800958e:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 8009592:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009596:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800959a:	4a1a      	ldr	r2, [pc, #104]	; (8009604 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800959c:	430b      	orrs	r3, r1
 800959e:	6593      	str	r3, [r2, #88]	; 0x58
 80095a0:	e003      	b.n	80095aa <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80095a2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80095a6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80095aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80095ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095b2:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 80095b6:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80095ba:	2300      	movs	r3, #0
 80095bc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80095c0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 80095c4:	460b      	mov	r3, r1
 80095c6:	4313      	orrs	r3, r2
 80095c8:	d056      	beq.n	8009678 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80095ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80095ce:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80095d2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80095d6:	d038      	beq.n	800964a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80095d8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80095dc:	d831      	bhi.n	8009642 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80095de:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80095e2:	d034      	beq.n	800964e <HAL_RCCEx_PeriphCLKConfig+0x382>
 80095e4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80095e8:	d82b      	bhi.n	8009642 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80095ea:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80095ee:	d01d      	beq.n	800962c <HAL_RCCEx_PeriphCLKConfig+0x360>
 80095f0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80095f4:	d825      	bhi.n	8009642 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d006      	beq.n	8009608 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80095fa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80095fe:	d00a      	beq.n	8009616 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8009600:	e01f      	b.n	8009642 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009602:	bf00      	nop
 8009604:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009608:	4ba2      	ldr	r3, [pc, #648]	; (8009894 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800960a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800960c:	4aa1      	ldr	r2, [pc, #644]	; (8009894 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800960e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009612:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009614:	e01c      	b.n	8009650 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009616:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800961a:	3308      	adds	r3, #8
 800961c:	2100      	movs	r1, #0
 800961e:	4618      	mov	r0, r3
 8009620:	f002 f9ee 	bl	800ba00 <RCCEx_PLL2_Config>
 8009624:	4603      	mov	r3, r0
 8009626:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800962a:	e011      	b.n	8009650 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800962c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009630:	3328      	adds	r3, #40	; 0x28
 8009632:	2100      	movs	r1, #0
 8009634:	4618      	mov	r0, r3
 8009636:	f002 fa95 	bl	800bb64 <RCCEx_PLL3_Config>
 800963a:	4603      	mov	r3, r0
 800963c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009640:	e006      	b.n	8009650 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009642:	2301      	movs	r3, #1
 8009644:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009648:	e002      	b.n	8009650 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800964a:	bf00      	nop
 800964c:	e000      	b.n	8009650 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800964e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009650:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009654:	2b00      	cmp	r3, #0
 8009656:	d10b      	bne.n	8009670 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8009658:	4b8e      	ldr	r3, [pc, #568]	; (8009894 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800965a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800965c:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 8009660:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009664:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8009668:	4a8a      	ldr	r2, [pc, #552]	; (8009894 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800966a:	430b      	orrs	r3, r1
 800966c:	6593      	str	r3, [r2, #88]	; 0x58
 800966e:	e003      	b.n	8009678 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009670:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009674:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009678:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800967c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009680:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8009684:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8009688:	2300      	movs	r3, #0
 800968a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800968e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8009692:	460b      	mov	r3, r1
 8009694:	4313      	orrs	r3, r2
 8009696:	d03a      	beq.n	800970e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8009698:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800969c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800969e:	2b30      	cmp	r3, #48	; 0x30
 80096a0:	d01f      	beq.n	80096e2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80096a2:	2b30      	cmp	r3, #48	; 0x30
 80096a4:	d819      	bhi.n	80096da <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80096a6:	2b20      	cmp	r3, #32
 80096a8:	d00c      	beq.n	80096c4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80096aa:	2b20      	cmp	r3, #32
 80096ac:	d815      	bhi.n	80096da <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d019      	beq.n	80096e6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80096b2:	2b10      	cmp	r3, #16
 80096b4:	d111      	bne.n	80096da <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80096b6:	4b77      	ldr	r3, [pc, #476]	; (8009894 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80096b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096ba:	4a76      	ldr	r2, [pc, #472]	; (8009894 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80096bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80096c0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80096c2:	e011      	b.n	80096e8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80096c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80096c8:	3308      	adds	r3, #8
 80096ca:	2102      	movs	r1, #2
 80096cc:	4618      	mov	r0, r3
 80096ce:	f002 f997 	bl	800ba00 <RCCEx_PLL2_Config>
 80096d2:	4603      	mov	r3, r0
 80096d4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80096d8:	e006      	b.n	80096e8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80096da:	2301      	movs	r3, #1
 80096dc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80096e0:	e002      	b.n	80096e8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80096e2:	bf00      	nop
 80096e4:	e000      	b.n	80096e8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80096e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80096e8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d10a      	bne.n	8009706 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80096f0:	4b68      	ldr	r3, [pc, #416]	; (8009894 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80096f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80096f4:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 80096f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80096fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80096fe:	4a65      	ldr	r2, [pc, #404]	; (8009894 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009700:	430b      	orrs	r3, r1
 8009702:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009704:	e003      	b.n	800970e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009706:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800970a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800970e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009716:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800971a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800971e:	2300      	movs	r3, #0
 8009720:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8009724:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 8009728:	460b      	mov	r3, r1
 800972a:	4313      	orrs	r3, r2
 800972c:	d051      	beq.n	80097d2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800972e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009732:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009734:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009738:	d035      	beq.n	80097a6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800973a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800973e:	d82e      	bhi.n	800979e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009740:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009744:	d031      	beq.n	80097aa <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8009746:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800974a:	d828      	bhi.n	800979e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800974c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009750:	d01a      	beq.n	8009788 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8009752:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009756:	d822      	bhi.n	800979e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009758:	2b00      	cmp	r3, #0
 800975a:	d003      	beq.n	8009764 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800975c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009760:	d007      	beq.n	8009772 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8009762:	e01c      	b.n	800979e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009764:	4b4b      	ldr	r3, [pc, #300]	; (8009894 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009768:	4a4a      	ldr	r2, [pc, #296]	; (8009894 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800976a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800976e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009770:	e01c      	b.n	80097ac <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009772:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009776:	3308      	adds	r3, #8
 8009778:	2100      	movs	r1, #0
 800977a:	4618      	mov	r0, r3
 800977c:	f002 f940 	bl	800ba00 <RCCEx_PLL2_Config>
 8009780:	4603      	mov	r3, r0
 8009782:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009786:	e011      	b.n	80097ac <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009788:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800978c:	3328      	adds	r3, #40	; 0x28
 800978e:	2100      	movs	r1, #0
 8009790:	4618      	mov	r0, r3
 8009792:	f002 f9e7 	bl	800bb64 <RCCEx_PLL3_Config>
 8009796:	4603      	mov	r3, r0
 8009798:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800979c:	e006      	b.n	80097ac <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800979e:	2301      	movs	r3, #1
 80097a0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80097a4:	e002      	b.n	80097ac <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80097a6:	bf00      	nop
 80097a8:	e000      	b.n	80097ac <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80097aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80097ac:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d10a      	bne.n	80097ca <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80097b4:	4b37      	ldr	r3, [pc, #220]	; (8009894 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80097b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80097b8:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 80097bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80097c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80097c2:	4a34      	ldr	r2, [pc, #208]	; (8009894 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80097c4:	430b      	orrs	r3, r1
 80097c6:	6513      	str	r3, [r2, #80]	; 0x50
 80097c8:	e003      	b.n	80097d2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80097ca:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80097ce:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80097d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80097d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097da:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 80097de:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80097e2:	2300      	movs	r3, #0
 80097e4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80097e8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 80097ec:	460b      	mov	r3, r1
 80097ee:	4313      	orrs	r3, r2
 80097f0:	d056      	beq.n	80098a0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80097f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80097f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80097f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80097fc:	d033      	beq.n	8009866 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80097fe:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009802:	d82c      	bhi.n	800985e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009804:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009808:	d02f      	beq.n	800986a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800980a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800980e:	d826      	bhi.n	800985e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009810:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8009814:	d02b      	beq.n	800986e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8009816:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800981a:	d820      	bhi.n	800985e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800981c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009820:	d012      	beq.n	8009848 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8009822:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009826:	d81a      	bhi.n	800985e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009828:	2b00      	cmp	r3, #0
 800982a:	d022      	beq.n	8009872 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800982c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009830:	d115      	bne.n	800985e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009832:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009836:	3308      	adds	r3, #8
 8009838:	2101      	movs	r1, #1
 800983a:	4618      	mov	r0, r3
 800983c:	f002 f8e0 	bl	800ba00 <RCCEx_PLL2_Config>
 8009840:	4603      	mov	r3, r0
 8009842:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009846:	e015      	b.n	8009874 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009848:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800984c:	3328      	adds	r3, #40	; 0x28
 800984e:	2101      	movs	r1, #1
 8009850:	4618      	mov	r0, r3
 8009852:	f002 f987 	bl	800bb64 <RCCEx_PLL3_Config>
 8009856:	4603      	mov	r3, r0
 8009858:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800985c:	e00a      	b.n	8009874 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800985e:	2301      	movs	r3, #1
 8009860:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009864:	e006      	b.n	8009874 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009866:	bf00      	nop
 8009868:	e004      	b.n	8009874 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800986a:	bf00      	nop
 800986c:	e002      	b.n	8009874 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800986e:	bf00      	nop
 8009870:	e000      	b.n	8009874 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009872:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009874:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009878:	2b00      	cmp	r3, #0
 800987a:	d10d      	bne.n	8009898 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800987c:	4b05      	ldr	r3, [pc, #20]	; (8009894 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800987e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009880:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8009884:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009888:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800988a:	4a02      	ldr	r2, [pc, #8]	; (8009894 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800988c:	430b      	orrs	r3, r1
 800988e:	6513      	str	r3, [r2, #80]	; 0x50
 8009890:	e006      	b.n	80098a0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8009892:	bf00      	nop
 8009894:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009898:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800989c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80098a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80098a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098a8:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 80098ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80098b0:	2300      	movs	r3, #0
 80098b2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80098b6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 80098ba:	460b      	mov	r3, r1
 80098bc:	4313      	orrs	r3, r2
 80098be:	d055      	beq.n	800996c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80098c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80098c4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80098c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80098cc:	d033      	beq.n	8009936 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80098ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80098d2:	d82c      	bhi.n	800992e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80098d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80098d8:	d02f      	beq.n	800993a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80098da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80098de:	d826      	bhi.n	800992e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80098e0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80098e4:	d02b      	beq.n	800993e <HAL_RCCEx_PeriphCLKConfig+0x672>
 80098e6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80098ea:	d820      	bhi.n	800992e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80098ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80098f0:	d012      	beq.n	8009918 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80098f2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80098f6:	d81a      	bhi.n	800992e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d022      	beq.n	8009942 <HAL_RCCEx_PeriphCLKConfig+0x676>
 80098fc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009900:	d115      	bne.n	800992e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009902:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009906:	3308      	adds	r3, #8
 8009908:	2101      	movs	r1, #1
 800990a:	4618      	mov	r0, r3
 800990c:	f002 f878 	bl	800ba00 <RCCEx_PLL2_Config>
 8009910:	4603      	mov	r3, r0
 8009912:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009916:	e015      	b.n	8009944 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009918:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800991c:	3328      	adds	r3, #40	; 0x28
 800991e:	2101      	movs	r1, #1
 8009920:	4618      	mov	r0, r3
 8009922:	f002 f91f 	bl	800bb64 <RCCEx_PLL3_Config>
 8009926:	4603      	mov	r3, r0
 8009928:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800992c:	e00a      	b.n	8009944 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800992e:	2301      	movs	r3, #1
 8009930:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009934:	e006      	b.n	8009944 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009936:	bf00      	nop
 8009938:	e004      	b.n	8009944 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800993a:	bf00      	nop
 800993c:	e002      	b.n	8009944 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800993e:	bf00      	nop
 8009940:	e000      	b.n	8009944 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009942:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009944:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009948:	2b00      	cmp	r3, #0
 800994a:	d10b      	bne.n	8009964 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800994c:	4ba3      	ldr	r3, [pc, #652]	; (8009bdc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800994e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009950:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8009954:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009958:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800995c:	4a9f      	ldr	r2, [pc, #636]	; (8009bdc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800995e:	430b      	orrs	r3, r1
 8009960:	6593      	str	r3, [r2, #88]	; 0x58
 8009962:	e003      	b.n	800996c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009964:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009968:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800996c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009974:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8009978:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800997c:	2300      	movs	r3, #0
 800997e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009982:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009986:	460b      	mov	r3, r1
 8009988:	4313      	orrs	r3, r2
 800998a:	d037      	beq.n	80099fc <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800998c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009990:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009992:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009996:	d00e      	beq.n	80099b6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8009998:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800999c:	d816      	bhi.n	80099cc <HAL_RCCEx_PeriphCLKConfig+0x700>
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d018      	beq.n	80099d4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80099a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80099a6:	d111      	bne.n	80099cc <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80099a8:	4b8c      	ldr	r3, [pc, #560]	; (8009bdc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80099aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099ac:	4a8b      	ldr	r2, [pc, #556]	; (8009bdc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80099ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80099b2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80099b4:	e00f      	b.n	80099d6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80099b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80099ba:	3308      	adds	r3, #8
 80099bc:	2101      	movs	r1, #1
 80099be:	4618      	mov	r0, r3
 80099c0:	f002 f81e 	bl	800ba00 <RCCEx_PLL2_Config>
 80099c4:	4603      	mov	r3, r0
 80099c6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80099ca:	e004      	b.n	80099d6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80099cc:	2301      	movs	r3, #1
 80099ce:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80099d2:	e000      	b.n	80099d6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80099d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80099d6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d10a      	bne.n	80099f4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80099de:	4b7f      	ldr	r3, [pc, #508]	; (8009bdc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80099e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80099e2:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 80099e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80099ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80099ec:	4a7b      	ldr	r2, [pc, #492]	; (8009bdc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80099ee:	430b      	orrs	r3, r1
 80099f0:	6513      	str	r3, [r2, #80]	; 0x50
 80099f2:	e003      	b.n	80099fc <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80099f4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80099f8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80099fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a04:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8009a08:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8009a12:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 8009a16:	460b      	mov	r3, r1
 8009a18:	4313      	orrs	r3, r2
 8009a1a:	d039      	beq.n	8009a90 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8009a1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009a20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009a22:	2b03      	cmp	r3, #3
 8009a24:	d81c      	bhi.n	8009a60 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8009a26:	a201      	add	r2, pc, #4	; (adr r2, 8009a2c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8009a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a2c:	08009a69 	.word	0x08009a69
 8009a30:	08009a3d 	.word	0x08009a3d
 8009a34:	08009a4b 	.word	0x08009a4b
 8009a38:	08009a69 	.word	0x08009a69
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009a3c:	4b67      	ldr	r3, [pc, #412]	; (8009bdc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a40:	4a66      	ldr	r2, [pc, #408]	; (8009bdc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009a42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009a46:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009a48:	e00f      	b.n	8009a6a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009a4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009a4e:	3308      	adds	r3, #8
 8009a50:	2102      	movs	r1, #2
 8009a52:	4618      	mov	r0, r3
 8009a54:	f001 ffd4 	bl	800ba00 <RCCEx_PLL2_Config>
 8009a58:	4603      	mov	r3, r0
 8009a5a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009a5e:	e004      	b.n	8009a6a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009a60:	2301      	movs	r3, #1
 8009a62:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009a66:	e000      	b.n	8009a6a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8009a68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009a6a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d10a      	bne.n	8009a88 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8009a72:	4b5a      	ldr	r3, [pc, #360]	; (8009bdc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009a74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009a76:	f023 0103 	bic.w	r1, r3, #3
 8009a7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009a7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009a80:	4a56      	ldr	r2, [pc, #344]	; (8009bdc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009a82:	430b      	orrs	r3, r1
 8009a84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009a86:	e003      	b.n	8009a90 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a88:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009a8c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009a90:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a98:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8009a9c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009aa6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8009aaa:	460b      	mov	r3, r1
 8009aac:	4313      	orrs	r3, r2
 8009aae:	f000 809f 	beq.w	8009bf0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009ab2:	4b4b      	ldr	r3, [pc, #300]	; (8009be0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	4a4a      	ldr	r2, [pc, #296]	; (8009be0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009ab8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009abc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009abe:	f7f9 f941 	bl	8002d44 <HAL_GetTick>
 8009ac2:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009ac6:	e00b      	b.n	8009ae0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009ac8:	f7f9 f93c 	bl	8002d44 <HAL_GetTick>
 8009acc:	4602      	mov	r2, r0
 8009ace:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8009ad2:	1ad3      	subs	r3, r2, r3
 8009ad4:	2b64      	cmp	r3, #100	; 0x64
 8009ad6:	d903      	bls.n	8009ae0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8009ad8:	2303      	movs	r3, #3
 8009ada:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009ade:	e005      	b.n	8009aec <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009ae0:	4b3f      	ldr	r3, [pc, #252]	; (8009be0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d0ed      	beq.n	8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8009aec:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d179      	bne.n	8009be8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8009af4:	4b39      	ldr	r3, [pc, #228]	; (8009bdc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009af6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009af8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009afc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8009b00:	4053      	eors	r3, r2
 8009b02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d015      	beq.n	8009b36 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009b0a:	4b34      	ldr	r3, [pc, #208]	; (8009bdc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b12:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009b16:	4b31      	ldr	r3, [pc, #196]	; (8009bdc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b1a:	4a30      	ldr	r2, [pc, #192]	; (8009bdc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009b20:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009b22:	4b2e      	ldr	r3, [pc, #184]	; (8009bdc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b26:	4a2d      	ldr	r2, [pc, #180]	; (8009bdc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009b2c:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8009b2e:	4a2b      	ldr	r2, [pc, #172]	; (8009bdc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b30:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8009b34:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009b36:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009b3a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8009b3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009b42:	d118      	bne.n	8009b76 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b44:	f7f9 f8fe 	bl	8002d44 <HAL_GetTick>
 8009b48:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009b4c:	e00d      	b.n	8009b6a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009b4e:	f7f9 f8f9 	bl	8002d44 <HAL_GetTick>
 8009b52:	4602      	mov	r2, r0
 8009b54:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8009b58:	1ad2      	subs	r2, r2, r3
 8009b5a:	f241 3388 	movw	r3, #5000	; 0x1388
 8009b5e:	429a      	cmp	r2, r3
 8009b60:	d903      	bls.n	8009b6a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8009b62:	2303      	movs	r3, #3
 8009b64:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 8009b68:	e005      	b.n	8009b76 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009b6a:	4b1c      	ldr	r3, [pc, #112]	; (8009bdc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b6e:	f003 0302 	and.w	r3, r3, #2
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d0eb      	beq.n	8009b4e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8009b76:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d129      	bne.n	8009bd2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009b7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009b82:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8009b86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009b8a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009b8e:	d10e      	bne.n	8009bae <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8009b90:	4b12      	ldr	r3, [pc, #72]	; (8009bdc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b92:	691b      	ldr	r3, [r3, #16]
 8009b94:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8009b98:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009b9c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8009ba0:	091a      	lsrs	r2, r3, #4
 8009ba2:	4b10      	ldr	r3, [pc, #64]	; (8009be4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8009ba4:	4013      	ands	r3, r2
 8009ba6:	4a0d      	ldr	r2, [pc, #52]	; (8009bdc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009ba8:	430b      	orrs	r3, r1
 8009baa:	6113      	str	r3, [r2, #16]
 8009bac:	e005      	b.n	8009bba <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8009bae:	4b0b      	ldr	r3, [pc, #44]	; (8009bdc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009bb0:	691b      	ldr	r3, [r3, #16]
 8009bb2:	4a0a      	ldr	r2, [pc, #40]	; (8009bdc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009bb4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8009bb8:	6113      	str	r3, [r2, #16]
 8009bba:	4b08      	ldr	r3, [pc, #32]	; (8009bdc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009bbc:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8009bbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009bc2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8009bc6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009bca:	4a04      	ldr	r2, [pc, #16]	; (8009bdc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009bcc:	430b      	orrs	r3, r1
 8009bce:	6713      	str	r3, [r2, #112]	; 0x70
 8009bd0:	e00e      	b.n	8009bf0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009bd2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009bd6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 8009bda:	e009      	b.n	8009bf0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8009bdc:	58024400 	.word	0x58024400
 8009be0:	58024800 	.word	0x58024800
 8009be4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009be8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009bec:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009bf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bf8:	f002 0301 	and.w	r3, r2, #1
 8009bfc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009c00:	2300      	movs	r3, #0
 8009c02:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009c06:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009c0a:	460b      	mov	r3, r1
 8009c0c:	4313      	orrs	r3, r2
 8009c0e:	f000 8089 	beq.w	8009d24 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8009c12:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009c16:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009c18:	2b28      	cmp	r3, #40	; 0x28
 8009c1a:	d86b      	bhi.n	8009cf4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8009c1c:	a201      	add	r2, pc, #4	; (adr r2, 8009c24 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009c1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c22:	bf00      	nop
 8009c24:	08009cfd 	.word	0x08009cfd
 8009c28:	08009cf5 	.word	0x08009cf5
 8009c2c:	08009cf5 	.word	0x08009cf5
 8009c30:	08009cf5 	.word	0x08009cf5
 8009c34:	08009cf5 	.word	0x08009cf5
 8009c38:	08009cf5 	.word	0x08009cf5
 8009c3c:	08009cf5 	.word	0x08009cf5
 8009c40:	08009cf5 	.word	0x08009cf5
 8009c44:	08009cc9 	.word	0x08009cc9
 8009c48:	08009cf5 	.word	0x08009cf5
 8009c4c:	08009cf5 	.word	0x08009cf5
 8009c50:	08009cf5 	.word	0x08009cf5
 8009c54:	08009cf5 	.word	0x08009cf5
 8009c58:	08009cf5 	.word	0x08009cf5
 8009c5c:	08009cf5 	.word	0x08009cf5
 8009c60:	08009cf5 	.word	0x08009cf5
 8009c64:	08009cdf 	.word	0x08009cdf
 8009c68:	08009cf5 	.word	0x08009cf5
 8009c6c:	08009cf5 	.word	0x08009cf5
 8009c70:	08009cf5 	.word	0x08009cf5
 8009c74:	08009cf5 	.word	0x08009cf5
 8009c78:	08009cf5 	.word	0x08009cf5
 8009c7c:	08009cf5 	.word	0x08009cf5
 8009c80:	08009cf5 	.word	0x08009cf5
 8009c84:	08009cfd 	.word	0x08009cfd
 8009c88:	08009cf5 	.word	0x08009cf5
 8009c8c:	08009cf5 	.word	0x08009cf5
 8009c90:	08009cf5 	.word	0x08009cf5
 8009c94:	08009cf5 	.word	0x08009cf5
 8009c98:	08009cf5 	.word	0x08009cf5
 8009c9c:	08009cf5 	.word	0x08009cf5
 8009ca0:	08009cf5 	.word	0x08009cf5
 8009ca4:	08009cfd 	.word	0x08009cfd
 8009ca8:	08009cf5 	.word	0x08009cf5
 8009cac:	08009cf5 	.word	0x08009cf5
 8009cb0:	08009cf5 	.word	0x08009cf5
 8009cb4:	08009cf5 	.word	0x08009cf5
 8009cb8:	08009cf5 	.word	0x08009cf5
 8009cbc:	08009cf5 	.word	0x08009cf5
 8009cc0:	08009cf5 	.word	0x08009cf5
 8009cc4:	08009cfd 	.word	0x08009cfd
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009cc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009ccc:	3308      	adds	r3, #8
 8009cce:	2101      	movs	r1, #1
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	f001 fe95 	bl	800ba00 <RCCEx_PLL2_Config>
 8009cd6:	4603      	mov	r3, r0
 8009cd8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009cdc:	e00f      	b.n	8009cfe <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009cde:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009ce2:	3328      	adds	r3, #40	; 0x28
 8009ce4:	2101      	movs	r1, #1
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	f001 ff3c 	bl	800bb64 <RCCEx_PLL3_Config>
 8009cec:	4603      	mov	r3, r0
 8009cee:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009cf2:	e004      	b.n	8009cfe <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009cf4:	2301      	movs	r3, #1
 8009cf6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009cfa:	e000      	b.n	8009cfe <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8009cfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009cfe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d10a      	bne.n	8009d1c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009d06:	4bbf      	ldr	r3, [pc, #764]	; (800a004 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009d08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d0a:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 8009d0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009d12:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009d14:	4abb      	ldr	r2, [pc, #748]	; (800a004 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009d16:	430b      	orrs	r3, r1
 8009d18:	6553      	str	r3, [r2, #84]	; 0x54
 8009d1a:	e003      	b.n	8009d24 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d1c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009d20:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009d24:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d2c:	f002 0302 	and.w	r3, r2, #2
 8009d30:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009d34:	2300      	movs	r3, #0
 8009d36:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8009d3a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 8009d3e:	460b      	mov	r3, r1
 8009d40:	4313      	orrs	r3, r2
 8009d42:	d041      	beq.n	8009dc8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8009d44:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009d48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009d4a:	2b05      	cmp	r3, #5
 8009d4c:	d824      	bhi.n	8009d98 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8009d4e:	a201      	add	r2, pc, #4	; (adr r2, 8009d54 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8009d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d54:	08009da1 	.word	0x08009da1
 8009d58:	08009d6d 	.word	0x08009d6d
 8009d5c:	08009d83 	.word	0x08009d83
 8009d60:	08009da1 	.word	0x08009da1
 8009d64:	08009da1 	.word	0x08009da1
 8009d68:	08009da1 	.word	0x08009da1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009d6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009d70:	3308      	adds	r3, #8
 8009d72:	2101      	movs	r1, #1
 8009d74:	4618      	mov	r0, r3
 8009d76:	f001 fe43 	bl	800ba00 <RCCEx_PLL2_Config>
 8009d7a:	4603      	mov	r3, r0
 8009d7c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009d80:	e00f      	b.n	8009da2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009d82:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009d86:	3328      	adds	r3, #40	; 0x28
 8009d88:	2101      	movs	r1, #1
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	f001 feea 	bl	800bb64 <RCCEx_PLL3_Config>
 8009d90:	4603      	mov	r3, r0
 8009d92:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009d96:	e004      	b.n	8009da2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009d98:	2301      	movs	r3, #1
 8009d9a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009d9e:	e000      	b.n	8009da2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8009da0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009da2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d10a      	bne.n	8009dc0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8009daa:	4b96      	ldr	r3, [pc, #600]	; (800a004 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009dac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009dae:	f023 0107 	bic.w	r1, r3, #7
 8009db2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009db6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009db8:	4a92      	ldr	r2, [pc, #584]	; (800a004 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009dba:	430b      	orrs	r3, r1
 8009dbc:	6553      	str	r3, [r2, #84]	; 0x54
 8009dbe:	e003      	b.n	8009dc8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009dc0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009dc4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009dc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dd0:	f002 0304 	and.w	r3, r2, #4
 8009dd4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009dd8:	2300      	movs	r3, #0
 8009dda:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009dde:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8009de2:	460b      	mov	r3, r1
 8009de4:	4313      	orrs	r3, r2
 8009de6:	d044      	beq.n	8009e72 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8009de8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009dec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009df0:	2b05      	cmp	r3, #5
 8009df2:	d825      	bhi.n	8009e40 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8009df4:	a201      	add	r2, pc, #4	; (adr r2, 8009dfc <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8009df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dfa:	bf00      	nop
 8009dfc:	08009e49 	.word	0x08009e49
 8009e00:	08009e15 	.word	0x08009e15
 8009e04:	08009e2b 	.word	0x08009e2b
 8009e08:	08009e49 	.word	0x08009e49
 8009e0c:	08009e49 	.word	0x08009e49
 8009e10:	08009e49 	.word	0x08009e49
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009e14:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009e18:	3308      	adds	r3, #8
 8009e1a:	2101      	movs	r1, #1
 8009e1c:	4618      	mov	r0, r3
 8009e1e:	f001 fdef 	bl	800ba00 <RCCEx_PLL2_Config>
 8009e22:	4603      	mov	r3, r0
 8009e24:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009e28:	e00f      	b.n	8009e4a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009e2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009e2e:	3328      	adds	r3, #40	; 0x28
 8009e30:	2101      	movs	r1, #1
 8009e32:	4618      	mov	r0, r3
 8009e34:	f001 fe96 	bl	800bb64 <RCCEx_PLL3_Config>
 8009e38:	4603      	mov	r3, r0
 8009e3a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009e3e:	e004      	b.n	8009e4a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009e40:	2301      	movs	r3, #1
 8009e42:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009e46:	e000      	b.n	8009e4a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8009e48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009e4a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d10b      	bne.n	8009e6a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009e52:	4b6c      	ldr	r3, [pc, #432]	; (800a004 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009e54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009e56:	f023 0107 	bic.w	r1, r3, #7
 8009e5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009e5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009e62:	4a68      	ldr	r2, [pc, #416]	; (800a004 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009e64:	430b      	orrs	r3, r1
 8009e66:	6593      	str	r3, [r2, #88]	; 0x58
 8009e68:	e003      	b.n	8009e72 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e6a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009e6e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009e72:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e7a:	f002 0320 	and.w	r3, r2, #32
 8009e7e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009e82:	2300      	movs	r3, #0
 8009e84:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009e88:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009e8c:	460b      	mov	r3, r1
 8009e8e:	4313      	orrs	r3, r2
 8009e90:	d055      	beq.n	8009f3e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8009e92:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009e96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009e9e:	d033      	beq.n	8009f08 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8009ea0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009ea4:	d82c      	bhi.n	8009f00 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009ea6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009eaa:	d02f      	beq.n	8009f0c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8009eac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009eb0:	d826      	bhi.n	8009f00 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009eb2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009eb6:	d02b      	beq.n	8009f10 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8009eb8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009ebc:	d820      	bhi.n	8009f00 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009ebe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009ec2:	d012      	beq.n	8009eea <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8009ec4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009ec8:	d81a      	bhi.n	8009f00 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d022      	beq.n	8009f14 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8009ece:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009ed2:	d115      	bne.n	8009f00 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009ed4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009ed8:	3308      	adds	r3, #8
 8009eda:	2100      	movs	r1, #0
 8009edc:	4618      	mov	r0, r3
 8009ede:	f001 fd8f 	bl	800ba00 <RCCEx_PLL2_Config>
 8009ee2:	4603      	mov	r3, r0
 8009ee4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009ee8:	e015      	b.n	8009f16 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009eea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009eee:	3328      	adds	r3, #40	; 0x28
 8009ef0:	2102      	movs	r1, #2
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	f001 fe36 	bl	800bb64 <RCCEx_PLL3_Config>
 8009ef8:	4603      	mov	r3, r0
 8009efa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009efe:	e00a      	b.n	8009f16 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009f00:	2301      	movs	r3, #1
 8009f02:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009f06:	e006      	b.n	8009f16 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009f08:	bf00      	nop
 8009f0a:	e004      	b.n	8009f16 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009f0c:	bf00      	nop
 8009f0e:	e002      	b.n	8009f16 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009f10:	bf00      	nop
 8009f12:	e000      	b.n	8009f16 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009f14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009f16:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d10b      	bne.n	8009f36 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009f1e:	4b39      	ldr	r3, [pc, #228]	; (800a004 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009f20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f22:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8009f26:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009f2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009f2e:	4a35      	ldr	r2, [pc, #212]	; (800a004 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009f30:	430b      	orrs	r3, r1
 8009f32:	6553      	str	r3, [r2, #84]	; 0x54
 8009f34:	e003      	b.n	8009f3e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f36:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009f3a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009f3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f46:	f002 0340 	and.w	r3, r2, #64	; 0x40
 8009f4a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009f4e:	2300      	movs	r3, #0
 8009f50:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8009f54:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8009f58:	460b      	mov	r3, r1
 8009f5a:	4313      	orrs	r3, r2
 8009f5c:	d058      	beq.n	800a010 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8009f5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009f62:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009f66:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8009f6a:	d033      	beq.n	8009fd4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8009f6c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8009f70:	d82c      	bhi.n	8009fcc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009f72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f76:	d02f      	beq.n	8009fd8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8009f78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f7c:	d826      	bhi.n	8009fcc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009f7e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009f82:	d02b      	beq.n	8009fdc <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8009f84:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009f88:	d820      	bhi.n	8009fcc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009f8a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009f8e:	d012      	beq.n	8009fb6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8009f90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009f94:	d81a      	bhi.n	8009fcc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d022      	beq.n	8009fe0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8009f9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009f9e:	d115      	bne.n	8009fcc <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009fa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009fa4:	3308      	adds	r3, #8
 8009fa6:	2100      	movs	r1, #0
 8009fa8:	4618      	mov	r0, r3
 8009faa:	f001 fd29 	bl	800ba00 <RCCEx_PLL2_Config>
 8009fae:	4603      	mov	r3, r0
 8009fb0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009fb4:	e015      	b.n	8009fe2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009fb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009fba:	3328      	adds	r3, #40	; 0x28
 8009fbc:	2102      	movs	r1, #2
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	f001 fdd0 	bl	800bb64 <RCCEx_PLL3_Config>
 8009fc4:	4603      	mov	r3, r0
 8009fc6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009fca:	e00a      	b.n	8009fe2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009fcc:	2301      	movs	r3, #1
 8009fce:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009fd2:	e006      	b.n	8009fe2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009fd4:	bf00      	nop
 8009fd6:	e004      	b.n	8009fe2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009fd8:	bf00      	nop
 8009fda:	e002      	b.n	8009fe2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009fdc:	bf00      	nop
 8009fde:	e000      	b.n	8009fe2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009fe0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009fe2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d10e      	bne.n	800a008 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009fea:	4b06      	ldr	r3, [pc, #24]	; (800a004 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009fec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009fee:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 8009ff2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009ff6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009ffa:	4a02      	ldr	r2, [pc, #8]	; (800a004 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009ffc:	430b      	orrs	r3, r1
 8009ffe:	6593      	str	r3, [r2, #88]	; 0x58
 800a000:	e006      	b.n	800a010 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800a002:	bf00      	nop
 800a004:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a008:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a00c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800a010:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a014:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a018:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800a01c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a020:	2300      	movs	r3, #0
 800a022:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a026:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800a02a:	460b      	mov	r3, r1
 800a02c:	4313      	orrs	r3, r2
 800a02e:	d055      	beq.n	800a0dc <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800a030:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a034:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800a038:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800a03c:	d033      	beq.n	800a0a6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800a03e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800a042:	d82c      	bhi.n	800a09e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a044:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a048:	d02f      	beq.n	800a0aa <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800a04a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a04e:	d826      	bhi.n	800a09e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a050:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800a054:	d02b      	beq.n	800a0ae <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800a056:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800a05a:	d820      	bhi.n	800a09e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a05c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a060:	d012      	beq.n	800a088 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800a062:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a066:	d81a      	bhi.n	800a09e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d022      	beq.n	800a0b2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800a06c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a070:	d115      	bne.n	800a09e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a072:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a076:	3308      	adds	r3, #8
 800a078:	2100      	movs	r1, #0
 800a07a:	4618      	mov	r0, r3
 800a07c:	f001 fcc0 	bl	800ba00 <RCCEx_PLL2_Config>
 800a080:	4603      	mov	r3, r0
 800a082:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a086:	e015      	b.n	800a0b4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a088:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a08c:	3328      	adds	r3, #40	; 0x28
 800a08e:	2102      	movs	r1, #2
 800a090:	4618      	mov	r0, r3
 800a092:	f001 fd67 	bl	800bb64 <RCCEx_PLL3_Config>
 800a096:	4603      	mov	r3, r0
 800a098:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a09c:	e00a      	b.n	800a0b4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a09e:	2301      	movs	r3, #1
 800a0a0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a0a4:	e006      	b.n	800a0b4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a0a6:	bf00      	nop
 800a0a8:	e004      	b.n	800a0b4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a0aa:	bf00      	nop
 800a0ac:	e002      	b.n	800a0b4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a0ae:	bf00      	nop
 800a0b0:	e000      	b.n	800a0b4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a0b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a0b4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d10b      	bne.n	800a0d4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800a0bc:	4ba1      	ldr	r3, [pc, #644]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a0be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a0c0:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800a0c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a0c8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800a0cc:	4a9d      	ldr	r2, [pc, #628]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a0ce:	430b      	orrs	r3, r1
 800a0d0:	6593      	str	r3, [r2, #88]	; 0x58
 800a0d2:	e003      	b.n	800a0dc <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a0d4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a0d8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800a0dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a0e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0e4:	f002 0308 	and.w	r3, r2, #8
 800a0e8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a0ec:	2300      	movs	r3, #0
 800a0ee:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800a0f2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800a0f6:	460b      	mov	r3, r1
 800a0f8:	4313      	orrs	r3, r2
 800a0fa:	d01e      	beq.n	800a13a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800a0fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a100:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a104:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a108:	d10c      	bne.n	800a124 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a10a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a10e:	3328      	adds	r3, #40	; 0x28
 800a110:	2102      	movs	r1, #2
 800a112:	4618      	mov	r0, r3
 800a114:	f001 fd26 	bl	800bb64 <RCCEx_PLL3_Config>
 800a118:	4603      	mov	r3, r0
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d002      	beq.n	800a124 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800a11e:	2301      	movs	r3, #1
 800a120:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800a124:	4b87      	ldr	r3, [pc, #540]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a126:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a128:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a12c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a130:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a134:	4a83      	ldr	r2, [pc, #524]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a136:	430b      	orrs	r3, r1
 800a138:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a13a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a13e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a142:	f002 0310 	and.w	r3, r2, #16
 800a146:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a14a:	2300      	movs	r3, #0
 800a14c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800a150:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800a154:	460b      	mov	r3, r1
 800a156:	4313      	orrs	r3, r2
 800a158:	d01e      	beq.n	800a198 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800a15a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a15e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a162:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a166:	d10c      	bne.n	800a182 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a168:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a16c:	3328      	adds	r3, #40	; 0x28
 800a16e:	2102      	movs	r1, #2
 800a170:	4618      	mov	r0, r3
 800a172:	f001 fcf7 	bl	800bb64 <RCCEx_PLL3_Config>
 800a176:	4603      	mov	r3, r0
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d002      	beq.n	800a182 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800a17c:	2301      	movs	r3, #1
 800a17e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a182:	4b70      	ldr	r3, [pc, #448]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a184:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a186:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a18a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a18e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a192:	4a6c      	ldr	r2, [pc, #432]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a194:	430b      	orrs	r3, r1
 800a196:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a198:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a19c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1a0:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800a1a4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a1ae:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800a1b2:	460b      	mov	r3, r1
 800a1b4:	4313      	orrs	r3, r2
 800a1b6:	d03e      	beq.n	800a236 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800a1b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a1bc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800a1c0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a1c4:	d022      	beq.n	800a20c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800a1c6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a1ca:	d81b      	bhi.n	800a204 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d003      	beq.n	800a1d8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800a1d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a1d4:	d00b      	beq.n	800a1ee <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800a1d6:	e015      	b.n	800a204 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a1d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a1dc:	3308      	adds	r3, #8
 800a1de:	2100      	movs	r1, #0
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	f001 fc0d 	bl	800ba00 <RCCEx_PLL2_Config>
 800a1e6:	4603      	mov	r3, r0
 800a1e8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a1ec:	e00f      	b.n	800a20e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a1ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a1f2:	3328      	adds	r3, #40	; 0x28
 800a1f4:	2102      	movs	r1, #2
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	f001 fcb4 	bl	800bb64 <RCCEx_PLL3_Config>
 800a1fc:	4603      	mov	r3, r0
 800a1fe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a202:	e004      	b.n	800a20e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a204:	2301      	movs	r3, #1
 800a206:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a20a:	e000      	b.n	800a20e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800a20c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a20e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a212:	2b00      	cmp	r3, #0
 800a214:	d10b      	bne.n	800a22e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a216:	4b4b      	ldr	r3, [pc, #300]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a218:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a21a:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800a21e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a222:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800a226:	4a47      	ldr	r2, [pc, #284]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a228:	430b      	orrs	r3, r1
 800a22a:	6593      	str	r3, [r2, #88]	; 0x58
 800a22c:	e003      	b.n	800a236 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a22e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a232:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a236:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a23a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a23e:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800a242:	67bb      	str	r3, [r7, #120]	; 0x78
 800a244:	2300      	movs	r3, #0
 800a246:	67fb      	str	r3, [r7, #124]	; 0x7c
 800a248:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800a24c:	460b      	mov	r3, r1
 800a24e:	4313      	orrs	r3, r2
 800a250:	d03b      	beq.n	800a2ca <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800a252:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a256:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a25a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a25e:	d01f      	beq.n	800a2a0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800a260:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a264:	d818      	bhi.n	800a298 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800a266:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a26a:	d003      	beq.n	800a274 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800a26c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a270:	d007      	beq.n	800a282 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800a272:	e011      	b.n	800a298 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a274:	4b33      	ldr	r3, [pc, #204]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a278:	4a32      	ldr	r2, [pc, #200]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a27a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a27e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800a280:	e00f      	b.n	800a2a2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a282:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a286:	3328      	adds	r3, #40	; 0x28
 800a288:	2101      	movs	r1, #1
 800a28a:	4618      	mov	r0, r3
 800a28c:	f001 fc6a 	bl	800bb64 <RCCEx_PLL3_Config>
 800a290:	4603      	mov	r3, r0
 800a292:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800a296:	e004      	b.n	800a2a2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a298:	2301      	movs	r3, #1
 800a29a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a29e:	e000      	b.n	800a2a2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800a2a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a2a2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d10b      	bne.n	800a2c2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a2aa:	4b26      	ldr	r3, [pc, #152]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a2ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2ae:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800a2b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a2b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a2ba:	4a22      	ldr	r2, [pc, #136]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a2bc:	430b      	orrs	r3, r1
 800a2be:	6553      	str	r3, [r2, #84]	; 0x54
 800a2c0:	e003      	b.n	800a2ca <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2c2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a2c6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800a2ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a2ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2d2:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800a2d6:	673b      	str	r3, [r7, #112]	; 0x70
 800a2d8:	2300      	movs	r3, #0
 800a2da:	677b      	str	r3, [r7, #116]	; 0x74
 800a2dc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800a2e0:	460b      	mov	r3, r1
 800a2e2:	4313      	orrs	r3, r2
 800a2e4:	d034      	beq.n	800a350 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800a2e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a2ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d003      	beq.n	800a2f8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800a2f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a2f4:	d007      	beq.n	800a306 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800a2f6:	e011      	b.n	800a31c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a2f8:	4b12      	ldr	r3, [pc, #72]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a2fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2fc:	4a11      	ldr	r2, [pc, #68]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a2fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a302:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a304:	e00e      	b.n	800a324 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a306:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a30a:	3308      	adds	r3, #8
 800a30c:	2102      	movs	r1, #2
 800a30e:	4618      	mov	r0, r3
 800a310:	f001 fb76 	bl	800ba00 <RCCEx_PLL2_Config>
 800a314:	4603      	mov	r3, r0
 800a316:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a31a:	e003      	b.n	800a324 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800a31c:	2301      	movs	r3, #1
 800a31e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a322:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a324:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d10d      	bne.n	800a348 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800a32c:	4b05      	ldr	r3, [pc, #20]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a32e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a330:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a334:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a338:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a33a:	4a02      	ldr	r2, [pc, #8]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a33c:	430b      	orrs	r3, r1
 800a33e:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a340:	e006      	b.n	800a350 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800a342:	bf00      	nop
 800a344:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a348:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a34c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a350:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a354:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a358:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800a35c:	66bb      	str	r3, [r7, #104]	; 0x68
 800a35e:	2300      	movs	r3, #0
 800a360:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a362:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800a366:	460b      	mov	r3, r1
 800a368:	4313      	orrs	r3, r2
 800a36a:	d00c      	beq.n	800a386 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a36c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a370:	3328      	adds	r3, #40	; 0x28
 800a372:	2102      	movs	r1, #2
 800a374:	4618      	mov	r0, r3
 800a376:	f001 fbf5 	bl	800bb64 <RCCEx_PLL3_Config>
 800a37a:	4603      	mov	r3, r0
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d002      	beq.n	800a386 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800a380:	2301      	movs	r3, #1
 800a382:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800a386:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a38a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a38e:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800a392:	663b      	str	r3, [r7, #96]	; 0x60
 800a394:	2300      	movs	r3, #0
 800a396:	667b      	str	r3, [r7, #100]	; 0x64
 800a398:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800a39c:	460b      	mov	r3, r1
 800a39e:	4313      	orrs	r3, r2
 800a3a0:	d038      	beq.n	800a414 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800a3a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a3a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a3aa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a3ae:	d018      	beq.n	800a3e2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800a3b0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a3b4:	d811      	bhi.n	800a3da <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800a3b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a3ba:	d014      	beq.n	800a3e6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800a3bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a3c0:	d80b      	bhi.n	800a3da <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d011      	beq.n	800a3ea <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800a3c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a3ca:	d106      	bne.n	800a3da <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a3cc:	4bc3      	ldr	r3, [pc, #780]	; (800a6dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a3ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3d0:	4ac2      	ldr	r2, [pc, #776]	; (800a6dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a3d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a3d6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800a3d8:	e008      	b.n	800a3ec <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a3da:	2301      	movs	r3, #1
 800a3dc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a3e0:	e004      	b.n	800a3ec <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a3e2:	bf00      	nop
 800a3e4:	e002      	b.n	800a3ec <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a3e6:	bf00      	nop
 800a3e8:	e000      	b.n	800a3ec <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a3ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a3ec:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d10b      	bne.n	800a40c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a3f4:	4bb9      	ldr	r3, [pc, #740]	; (800a6dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a3f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a3f8:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a3fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a400:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a404:	4ab5      	ldr	r2, [pc, #724]	; (800a6dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a406:	430b      	orrs	r3, r1
 800a408:	6553      	str	r3, [r2, #84]	; 0x54
 800a40a:	e003      	b.n	800a414 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a40c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a410:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a414:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a41c:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800a420:	65bb      	str	r3, [r7, #88]	; 0x58
 800a422:	2300      	movs	r3, #0
 800a424:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a426:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800a42a:	460b      	mov	r3, r1
 800a42c:	4313      	orrs	r3, r2
 800a42e:	d009      	beq.n	800a444 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a430:	4baa      	ldr	r3, [pc, #680]	; (800a6dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a432:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a434:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800a438:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a43c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a43e:	4aa7      	ldr	r2, [pc, #668]	; (800a6dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a440:	430b      	orrs	r3, r1
 800a442:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800a444:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a44c:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 800a450:	653b      	str	r3, [r7, #80]	; 0x50
 800a452:	2300      	movs	r3, #0
 800a454:	657b      	str	r3, [r7, #84]	; 0x54
 800a456:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800a45a:	460b      	mov	r3, r1
 800a45c:	4313      	orrs	r3, r2
 800a45e:	d00a      	beq.n	800a476 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800a460:	4b9e      	ldr	r3, [pc, #632]	; (800a6dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a462:	691b      	ldr	r3, [r3, #16]
 800a464:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 800a468:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a46c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800a470:	4a9a      	ldr	r2, [pc, #616]	; (800a6dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a472:	430b      	orrs	r3, r1
 800a474:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a476:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a47a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a47e:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800a482:	64bb      	str	r3, [r7, #72]	; 0x48
 800a484:	2300      	movs	r3, #0
 800a486:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a488:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800a48c:	460b      	mov	r3, r1
 800a48e:	4313      	orrs	r3, r2
 800a490:	d009      	beq.n	800a4a6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a492:	4b92      	ldr	r3, [pc, #584]	; (800a6dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a494:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a496:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800a49a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a49e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a4a0:	4a8e      	ldr	r2, [pc, #568]	; (800a6dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a4a2:	430b      	orrs	r3, r1
 800a4a4:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a4a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a4aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4ae:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800a4b2:	643b      	str	r3, [r7, #64]	; 0x40
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	647b      	str	r3, [r7, #68]	; 0x44
 800a4b8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800a4bc:	460b      	mov	r3, r1
 800a4be:	4313      	orrs	r3, r2
 800a4c0:	d00e      	beq.n	800a4e0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a4c2:	4b86      	ldr	r3, [pc, #536]	; (800a6dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a4c4:	691b      	ldr	r3, [r3, #16]
 800a4c6:	4a85      	ldr	r2, [pc, #532]	; (800a6dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a4c8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a4cc:	6113      	str	r3, [r2, #16]
 800a4ce:	4b83      	ldr	r3, [pc, #524]	; (800a6dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a4d0:	6919      	ldr	r1, [r3, #16]
 800a4d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a4d6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800a4da:	4a80      	ldr	r2, [pc, #512]	; (800a6dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a4dc:	430b      	orrs	r3, r1
 800a4de:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a4e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a4e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4e8:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 800a4ec:	63bb      	str	r3, [r7, #56]	; 0x38
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a4f2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800a4f6:	460b      	mov	r3, r1
 800a4f8:	4313      	orrs	r3, r2
 800a4fa:	d009      	beq.n	800a510 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a4fc:	4b77      	ldr	r3, [pc, #476]	; (800a6dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a4fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a500:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800a504:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a508:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a50a:	4a74      	ldr	r2, [pc, #464]	; (800a6dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a50c:	430b      	orrs	r3, r1
 800a50e:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a510:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a514:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a518:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800a51c:	633b      	str	r3, [r7, #48]	; 0x30
 800a51e:	2300      	movs	r3, #0
 800a520:	637b      	str	r3, [r7, #52]	; 0x34
 800a522:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800a526:	460b      	mov	r3, r1
 800a528:	4313      	orrs	r3, r2
 800a52a:	d00a      	beq.n	800a542 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a52c:	4b6b      	ldr	r3, [pc, #428]	; (800a6dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a52e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a530:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800a534:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a538:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a53c:	4a67      	ldr	r2, [pc, #412]	; (800a6dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a53e:	430b      	orrs	r3, r1
 800a540:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800a542:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a54a:	2100      	movs	r1, #0
 800a54c:	62b9      	str	r1, [r7, #40]	; 0x28
 800a54e:	f003 0301 	and.w	r3, r3, #1
 800a552:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a554:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800a558:	460b      	mov	r3, r1
 800a55a:	4313      	orrs	r3, r2
 800a55c:	d011      	beq.n	800a582 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a55e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a562:	3308      	adds	r3, #8
 800a564:	2100      	movs	r1, #0
 800a566:	4618      	mov	r0, r3
 800a568:	f001 fa4a 	bl	800ba00 <RCCEx_PLL2_Config>
 800a56c:	4603      	mov	r3, r0
 800a56e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800a572:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a576:	2b00      	cmp	r3, #0
 800a578:	d003      	beq.n	800a582 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a57a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a57e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800a582:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a58a:	2100      	movs	r1, #0
 800a58c:	6239      	str	r1, [r7, #32]
 800a58e:	f003 0302 	and.w	r3, r3, #2
 800a592:	627b      	str	r3, [r7, #36]	; 0x24
 800a594:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800a598:	460b      	mov	r3, r1
 800a59a:	4313      	orrs	r3, r2
 800a59c:	d011      	beq.n	800a5c2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a59e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a5a2:	3308      	adds	r3, #8
 800a5a4:	2101      	movs	r1, #1
 800a5a6:	4618      	mov	r0, r3
 800a5a8:	f001 fa2a 	bl	800ba00 <RCCEx_PLL2_Config>
 800a5ac:	4603      	mov	r3, r0
 800a5ae:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800a5b2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d003      	beq.n	800a5c2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a5ba:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a5be:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800a5c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a5c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ca:	2100      	movs	r1, #0
 800a5cc:	61b9      	str	r1, [r7, #24]
 800a5ce:	f003 0304 	and.w	r3, r3, #4
 800a5d2:	61fb      	str	r3, [r7, #28]
 800a5d4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800a5d8:	460b      	mov	r3, r1
 800a5da:	4313      	orrs	r3, r2
 800a5dc:	d011      	beq.n	800a602 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a5de:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a5e2:	3308      	adds	r3, #8
 800a5e4:	2102      	movs	r1, #2
 800a5e6:	4618      	mov	r0, r3
 800a5e8:	f001 fa0a 	bl	800ba00 <RCCEx_PLL2_Config>
 800a5ec:	4603      	mov	r3, r0
 800a5ee:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800a5f2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d003      	beq.n	800a602 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a5fa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a5fe:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800a602:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a60a:	2100      	movs	r1, #0
 800a60c:	6139      	str	r1, [r7, #16]
 800a60e:	f003 0308 	and.w	r3, r3, #8
 800a612:	617b      	str	r3, [r7, #20]
 800a614:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800a618:	460b      	mov	r3, r1
 800a61a:	4313      	orrs	r3, r2
 800a61c:	d011      	beq.n	800a642 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a61e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a622:	3328      	adds	r3, #40	; 0x28
 800a624:	2100      	movs	r1, #0
 800a626:	4618      	mov	r0, r3
 800a628:	f001 fa9c 	bl	800bb64 <RCCEx_PLL3_Config>
 800a62c:	4603      	mov	r3, r0
 800a62e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 800a632:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a636:	2b00      	cmp	r3, #0
 800a638:	d003      	beq.n	800a642 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a63a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a63e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800a642:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a64a:	2100      	movs	r1, #0
 800a64c:	60b9      	str	r1, [r7, #8]
 800a64e:	f003 0310 	and.w	r3, r3, #16
 800a652:	60fb      	str	r3, [r7, #12]
 800a654:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a658:	460b      	mov	r3, r1
 800a65a:	4313      	orrs	r3, r2
 800a65c:	d011      	beq.n	800a682 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a65e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a662:	3328      	adds	r3, #40	; 0x28
 800a664:	2101      	movs	r1, #1
 800a666:	4618      	mov	r0, r3
 800a668:	f001 fa7c 	bl	800bb64 <RCCEx_PLL3_Config>
 800a66c:	4603      	mov	r3, r0
 800a66e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800a672:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a676:	2b00      	cmp	r3, #0
 800a678:	d003      	beq.n	800a682 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a67a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a67e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800a682:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a68a:	2100      	movs	r1, #0
 800a68c:	6039      	str	r1, [r7, #0]
 800a68e:	f003 0320 	and.w	r3, r3, #32
 800a692:	607b      	str	r3, [r7, #4]
 800a694:	e9d7 1200 	ldrd	r1, r2, [r7]
 800a698:	460b      	mov	r3, r1
 800a69a:	4313      	orrs	r3, r2
 800a69c:	d011      	beq.n	800a6c2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a69e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a6a2:	3328      	adds	r3, #40	; 0x28
 800a6a4:	2102      	movs	r1, #2
 800a6a6:	4618      	mov	r0, r3
 800a6a8:	f001 fa5c 	bl	800bb64 <RCCEx_PLL3_Config>
 800a6ac:	4603      	mov	r3, r0
 800a6ae:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800a6b2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d003      	beq.n	800a6c2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a6ba:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a6be:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 800a6c2:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d101      	bne.n	800a6ce <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	e000      	b.n	800a6d0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800a6ce:	2301      	movs	r3, #1
}
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	f507 7794 	add.w	r7, r7, #296	; 0x128
 800a6d6:	46bd      	mov	sp, r7
 800a6d8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a6dc:	58024400 	.word	0x58024400

0800a6e0 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b090      	sub	sp, #64	; 0x40
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800a6ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a6ee:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800a6f2:	430b      	orrs	r3, r1
 800a6f4:	f040 8094 	bne.w	800a820 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800a6f8:	4b9e      	ldr	r3, [pc, #632]	; (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a6fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a6fc:	f003 0307 	and.w	r3, r3, #7
 800a700:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800a702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a704:	2b04      	cmp	r3, #4
 800a706:	f200 8087 	bhi.w	800a818 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800a70a:	a201      	add	r2, pc, #4	; (adr r2, 800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800a70c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a710:	0800a725 	.word	0x0800a725
 800a714:	0800a74d 	.word	0x0800a74d
 800a718:	0800a775 	.word	0x0800a775
 800a71c:	0800a811 	.word	0x0800a811
 800a720:	0800a79d 	.word	0x0800a79d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a724:	4b93      	ldr	r3, [pc, #588]	; (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a72c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a730:	d108      	bne.n	800a744 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a732:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a736:	4618      	mov	r0, r3
 800a738:	f001 f810 	bl	800b75c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a73c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a73e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a740:	f000 bd45 	b.w	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a744:	2300      	movs	r3, #0
 800a746:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a748:	f000 bd41 	b.w	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a74c:	4b89      	ldr	r3, [pc, #548]	; (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a754:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a758:	d108      	bne.n	800a76c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a75a:	f107 0318 	add.w	r3, r7, #24
 800a75e:	4618      	mov	r0, r3
 800a760:	f000 fd54 	bl	800b20c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a764:	69bb      	ldr	r3, [r7, #24]
 800a766:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a768:	f000 bd31 	b.w	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a76c:	2300      	movs	r3, #0
 800a76e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a770:	f000 bd2d 	b.w	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a774:	4b7f      	ldr	r3, [pc, #508]	; (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a77c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a780:	d108      	bne.n	800a794 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a782:	f107 030c 	add.w	r3, r7, #12
 800a786:	4618      	mov	r0, r3
 800a788:	f000 fe94 	bl	800b4b4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a790:	f000 bd1d 	b.w	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a794:	2300      	movs	r3, #0
 800a796:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a798:	f000 bd19 	b.w	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a79c:	4b75      	ldr	r3, [pc, #468]	; (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a79e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a7a0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a7a4:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a7a6:	4b73      	ldr	r3, [pc, #460]	; (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	f003 0304 	and.w	r3, r3, #4
 800a7ae:	2b04      	cmp	r3, #4
 800a7b0:	d10c      	bne.n	800a7cc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800a7b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d109      	bne.n	800a7cc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a7b8:	4b6e      	ldr	r3, [pc, #440]	; (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	08db      	lsrs	r3, r3, #3
 800a7be:	f003 0303 	and.w	r3, r3, #3
 800a7c2:	4a6d      	ldr	r2, [pc, #436]	; (800a978 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a7c4:	fa22 f303 	lsr.w	r3, r2, r3
 800a7c8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a7ca:	e01f      	b.n	800a80c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a7cc:	4b69      	ldr	r3, [pc, #420]	; (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a7d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a7d8:	d106      	bne.n	800a7e8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800a7da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a7dc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a7e0:	d102      	bne.n	800a7e8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a7e2:	4b66      	ldr	r3, [pc, #408]	; (800a97c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a7e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a7e6:	e011      	b.n	800a80c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a7e8:	4b62      	ldr	r3, [pc, #392]	; (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a7f0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a7f4:	d106      	bne.n	800a804 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800a7f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a7f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a7fc:	d102      	bne.n	800a804 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a7fe:	4b60      	ldr	r3, [pc, #384]	; (800a980 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a800:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a802:	e003      	b.n	800a80c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a804:	2300      	movs	r3, #0
 800a806:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800a808:	f000 bce1 	b.w	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a80c:	f000 bcdf 	b.w	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a810:	4b5c      	ldr	r3, [pc, #368]	; (800a984 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a812:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a814:	f000 bcdb 	b.w	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a818:	2300      	movs	r3, #0
 800a81a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a81c:	f000 bcd7 	b.w	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800a820:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a824:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 800a828:	430b      	orrs	r3, r1
 800a82a:	f040 80ad 	bne.w	800a988 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800a82e:	4b51      	ldr	r3, [pc, #324]	; (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a830:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a832:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 800a836:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800a838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a83a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a83e:	d056      	beq.n	800a8ee <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800a840:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a842:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a846:	f200 8090 	bhi.w	800a96a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a84a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a84c:	2bc0      	cmp	r3, #192	; 0xc0
 800a84e:	f000 8088 	beq.w	800a962 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800a852:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a854:	2bc0      	cmp	r3, #192	; 0xc0
 800a856:	f200 8088 	bhi.w	800a96a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a85a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a85c:	2b80      	cmp	r3, #128	; 0x80
 800a85e:	d032      	beq.n	800a8c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800a860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a862:	2b80      	cmp	r3, #128	; 0x80
 800a864:	f200 8081 	bhi.w	800a96a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a868:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d003      	beq.n	800a876 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800a86e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a870:	2b40      	cmp	r3, #64	; 0x40
 800a872:	d014      	beq.n	800a89e <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800a874:	e079      	b.n	800a96a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a876:	4b3f      	ldr	r3, [pc, #252]	; (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a87e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a882:	d108      	bne.n	800a896 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a884:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a888:	4618      	mov	r0, r3
 800a88a:	f000 ff67 	bl	800b75c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a88e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a890:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a892:	f000 bc9c 	b.w	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a896:	2300      	movs	r3, #0
 800a898:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a89a:	f000 bc98 	b.w	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a89e:	4b35      	ldr	r3, [pc, #212]	; (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a8a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a8aa:	d108      	bne.n	800a8be <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a8ac:	f107 0318 	add.w	r3, r7, #24
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	f000 fcab 	bl	800b20c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a8b6:	69bb      	ldr	r3, [r7, #24]
 800a8b8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a8ba:	f000 bc88 	b.w	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a8be:	2300      	movs	r3, #0
 800a8c0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a8c2:	f000 bc84 	b.w	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a8c6:	4b2b      	ldr	r3, [pc, #172]	; (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a8ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a8d2:	d108      	bne.n	800a8e6 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a8d4:	f107 030c 	add.w	r3, r7, #12
 800a8d8:	4618      	mov	r0, r3
 800a8da:	f000 fdeb 	bl	800b4b4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a8e2:	f000 bc74 	b.w	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a8ea:	f000 bc70 	b.w	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a8ee:	4b21      	ldr	r3, [pc, #132]	; (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a8f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a8f2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a8f6:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a8f8:	4b1e      	ldr	r3, [pc, #120]	; (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	f003 0304 	and.w	r3, r3, #4
 800a900:	2b04      	cmp	r3, #4
 800a902:	d10c      	bne.n	800a91e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800a904:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a906:	2b00      	cmp	r3, #0
 800a908:	d109      	bne.n	800a91e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a90a:	4b1a      	ldr	r3, [pc, #104]	; (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	08db      	lsrs	r3, r3, #3
 800a910:	f003 0303 	and.w	r3, r3, #3
 800a914:	4a18      	ldr	r2, [pc, #96]	; (800a978 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a916:	fa22 f303 	lsr.w	r3, r2, r3
 800a91a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a91c:	e01f      	b.n	800a95e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a91e:	4b15      	ldr	r3, [pc, #84]	; (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a926:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a92a:	d106      	bne.n	800a93a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800a92c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a92e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a932:	d102      	bne.n	800a93a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a934:	4b11      	ldr	r3, [pc, #68]	; (800a97c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a936:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a938:	e011      	b.n	800a95e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a93a:	4b0e      	ldr	r3, [pc, #56]	; (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a942:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a946:	d106      	bne.n	800a956 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800a948:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a94a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a94e:	d102      	bne.n	800a956 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a950:	4b0b      	ldr	r3, [pc, #44]	; (800a980 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a952:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a954:	e003      	b.n	800a95e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a956:	2300      	movs	r3, #0
 800a958:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800a95a:	f000 bc38 	b.w	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a95e:	f000 bc36 	b.w	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a962:	4b08      	ldr	r3, [pc, #32]	; (800a984 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a964:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a966:	f000 bc32 	b.w	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a96a:	2300      	movs	r3, #0
 800a96c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a96e:	f000 bc2e 	b.w	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a972:	bf00      	nop
 800a974:	58024400 	.word	0x58024400
 800a978:	03d09000 	.word	0x03d09000
 800a97c:	003d0900 	.word	0x003d0900
 800a980:	017d7840 	.word	0x017d7840
 800a984:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800a988:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a98c:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 800a990:	430b      	orrs	r3, r1
 800a992:	f040 809c 	bne.w	800aace <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800a996:	4b9e      	ldr	r3, [pc, #632]	; (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a998:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a99a:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800a99e:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800a9a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9a2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a9a6:	d054      	beq.n	800aa52 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800a9a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9aa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a9ae:	f200 808b 	bhi.w	800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a9b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9b4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800a9b8:	f000 8083 	beq.w	800aac2 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800a9bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9be:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800a9c2:	f200 8081 	bhi.w	800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a9c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9c8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a9cc:	d02f      	beq.n	800aa2e <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800a9ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a9d4:	d878      	bhi.n	800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a9d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d004      	beq.n	800a9e6 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800a9dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9de:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a9e2:	d012      	beq.n	800aa0a <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800a9e4:	e070      	b.n	800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a9e6:	4b8a      	ldr	r3, [pc, #552]	; (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a9ee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a9f2:	d107      	bne.n	800aa04 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a9f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a9f8:	4618      	mov	r0, r3
 800a9fa:	f000 feaf 	bl	800b75c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a9fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa00:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa02:	e3e4      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa04:	2300      	movs	r3, #0
 800aa06:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aa08:	e3e1      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aa0a:	4b81      	ldr	r3, [pc, #516]	; (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800aa12:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800aa16:	d107      	bne.n	800aa28 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aa18:	f107 0318 	add.w	r3, r7, #24
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	f000 fbf5 	bl	800b20c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800aa22:	69bb      	ldr	r3, [r7, #24]
 800aa24:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa26:	e3d2      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa28:	2300      	movs	r3, #0
 800aa2a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aa2c:	e3cf      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800aa2e:	4b78      	ldr	r3, [pc, #480]	; (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800aa36:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aa3a:	d107      	bne.n	800aa4c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa3c:	f107 030c 	add.w	r3, r7, #12
 800aa40:	4618      	mov	r0, r3
 800aa42:	f000 fd37 	bl	800b4b4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa4a:	e3c0      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aa50:	e3bd      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800aa52:	4b6f      	ldr	r3, [pc, #444]	; (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aa54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aa56:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800aa5a:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800aa5c:	4b6c      	ldr	r3, [pc, #432]	; (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	f003 0304 	and.w	r3, r3, #4
 800aa64:	2b04      	cmp	r3, #4
 800aa66:	d10c      	bne.n	800aa82 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800aa68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d109      	bne.n	800aa82 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aa6e:	4b68      	ldr	r3, [pc, #416]	; (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	08db      	lsrs	r3, r3, #3
 800aa74:	f003 0303 	and.w	r3, r3, #3
 800aa78:	4a66      	ldr	r2, [pc, #408]	; (800ac14 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800aa7a:	fa22 f303 	lsr.w	r3, r2, r3
 800aa7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800aa80:	e01e      	b.n	800aac0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800aa82:	4b63      	ldr	r3, [pc, #396]	; (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aa8e:	d106      	bne.n	800aa9e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800aa90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa92:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800aa96:	d102      	bne.n	800aa9e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800aa98:	4b5f      	ldr	r3, [pc, #380]	; (800ac18 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800aa9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800aa9c:	e010      	b.n	800aac0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800aa9e:	4b5c      	ldr	r3, [pc, #368]	; (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aaa6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800aaaa:	d106      	bne.n	800aaba <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800aaac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aaae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aab2:	d102      	bne.n	800aaba <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800aab4:	4b59      	ldr	r3, [pc, #356]	; (800ac1c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800aab6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800aab8:	e002      	b.n	800aac0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800aaba:	2300      	movs	r3, #0
 800aabc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800aabe:	e386      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800aac0:	e385      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800aac2:	4b57      	ldr	r3, [pc, #348]	; (800ac20 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800aac4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aac6:	e382      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800aac8:	2300      	movs	r3, #0
 800aaca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aacc:	e37f      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800aace:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aad2:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800aad6:	430b      	orrs	r3, r1
 800aad8:	f040 80a7 	bne.w	800ac2a <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800aadc:	4b4c      	ldr	r3, [pc, #304]	; (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aade:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aae0:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800aae4:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800aae6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aae8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800aaec:	d055      	beq.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800aaee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaf0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800aaf4:	f200 8096 	bhi.w	800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800aaf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aafa:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800aafe:	f000 8084 	beq.w	800ac0a <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800ab02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab04:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800ab08:	f200 808c 	bhi.w	800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800ab0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab0e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ab12:	d030      	beq.n	800ab76 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800ab14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab16:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ab1a:	f200 8083 	bhi.w	800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800ab1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d004      	beq.n	800ab2e <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800ab24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab26:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800ab2a:	d012      	beq.n	800ab52 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800ab2c:	e07a      	b.n	800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ab2e:	4b38      	ldr	r3, [pc, #224]	; (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ab36:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ab3a:	d107      	bne.n	800ab4c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ab3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ab40:	4618      	mov	r0, r3
 800ab42:	f000 fe0b 	bl	800b75c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ab46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab48:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab4a:	e340      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ab50:	e33d      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ab52:	4b2f      	ldr	r3, [pc, #188]	; (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ab5a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ab5e:	d107      	bne.n	800ab70 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ab60:	f107 0318 	add.w	r3, r7, #24
 800ab64:	4618      	mov	r0, r3
 800ab66:	f000 fb51 	bl	800b20c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ab6a:	69bb      	ldr	r3, [r7, #24]
 800ab6c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab6e:	e32e      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab70:	2300      	movs	r3, #0
 800ab72:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ab74:	e32b      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ab76:	4b26      	ldr	r3, [pc, #152]	; (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ab7e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ab82:	d107      	bne.n	800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ab84:	f107 030c 	add.w	r3, r7, #12
 800ab88:	4618      	mov	r0, r3
 800ab8a:	f000 fc93 	bl	800b4b4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab92:	e31c      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab94:	2300      	movs	r3, #0
 800ab96:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ab98:	e319      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ab9a:	4b1d      	ldr	r3, [pc, #116]	; (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ab9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab9e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800aba2:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800aba4:	4b1a      	ldr	r3, [pc, #104]	; (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	f003 0304 	and.w	r3, r3, #4
 800abac:	2b04      	cmp	r3, #4
 800abae:	d10c      	bne.n	800abca <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800abb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d109      	bne.n	800abca <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800abb6:	4b16      	ldr	r3, [pc, #88]	; (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	08db      	lsrs	r3, r3, #3
 800abbc:	f003 0303 	and.w	r3, r3, #3
 800abc0:	4a14      	ldr	r2, [pc, #80]	; (800ac14 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800abc2:	fa22 f303 	lsr.w	r3, r2, r3
 800abc6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800abc8:	e01e      	b.n	800ac08 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800abca:	4b11      	ldr	r3, [pc, #68]	; (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800abd2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800abd6:	d106      	bne.n	800abe6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800abd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800abda:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800abde:	d102      	bne.n	800abe6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800abe0:	4b0d      	ldr	r3, [pc, #52]	; (800ac18 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800abe2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800abe4:	e010      	b.n	800ac08 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800abe6:	4b0a      	ldr	r3, [pc, #40]	; (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800abee:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800abf2:	d106      	bne.n	800ac02 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800abf4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800abf6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800abfa:	d102      	bne.n	800ac02 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800abfc:	4b07      	ldr	r3, [pc, #28]	; (800ac1c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800abfe:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ac00:	e002      	b.n	800ac08 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ac02:	2300      	movs	r3, #0
 800ac04:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800ac06:	e2e2      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ac08:	e2e1      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ac0a:	4b05      	ldr	r3, [pc, #20]	; (800ac20 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800ac0c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ac0e:	e2de      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ac10:	58024400 	.word	0x58024400
 800ac14:	03d09000 	.word	0x03d09000
 800ac18:	003d0900 	.word	0x003d0900
 800ac1c:	017d7840 	.word	0x017d7840
 800ac20:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800ac24:	2300      	movs	r3, #0
 800ac26:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ac28:	e2d1      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800ac2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac2e:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800ac32:	430b      	orrs	r3, r1
 800ac34:	f040 809c 	bne.w	800ad70 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800ac38:	4b93      	ldr	r3, [pc, #588]	; (800ae88 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ac3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ac3c:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800ac40:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800ac42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac44:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ac48:	d054      	beq.n	800acf4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800ac4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac4c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ac50:	f200 808b 	bhi.w	800ad6a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800ac54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac56:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800ac5a:	f000 8083 	beq.w	800ad64 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800ac5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac60:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800ac64:	f200 8081 	bhi.w	800ad6a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800ac68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ac6e:	d02f      	beq.n	800acd0 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800ac70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ac76:	d878      	bhi.n	800ad6a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800ac78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d004      	beq.n	800ac88 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800ac7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac84:	d012      	beq.n	800acac <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800ac86:	e070      	b.n	800ad6a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ac88:	4b7f      	ldr	r3, [pc, #508]	; (800ae88 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ac90:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ac94:	d107      	bne.n	800aca6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ac96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ac9a:	4618      	mov	r0, r3
 800ac9c:	f000 fd5e 	bl	800b75c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800aca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aca2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aca4:	e293      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aca6:	2300      	movs	r3, #0
 800aca8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800acaa:	e290      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800acac:	4b76      	ldr	r3, [pc, #472]	; (800ae88 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800acb4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800acb8:	d107      	bne.n	800acca <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800acba:	f107 0318 	add.w	r3, r7, #24
 800acbe:	4618      	mov	r0, r3
 800acc0:	f000 faa4 	bl	800b20c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800acc4:	69bb      	ldr	r3, [r7, #24]
 800acc6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800acc8:	e281      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800acca:	2300      	movs	r3, #0
 800accc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800acce:	e27e      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800acd0:	4b6d      	ldr	r3, [pc, #436]	; (800ae88 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800acd8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800acdc:	d107      	bne.n	800acee <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800acde:	f107 030c 	add.w	r3, r7, #12
 800ace2:	4618      	mov	r0, r3
 800ace4:	f000 fbe6 	bl	800b4b4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800acec:	e26f      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800acee:	2300      	movs	r3, #0
 800acf0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800acf2:	e26c      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800acf4:	4b64      	ldr	r3, [pc, #400]	; (800ae88 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800acf6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800acf8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800acfc:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800acfe:	4b62      	ldr	r3, [pc, #392]	; (800ae88 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	f003 0304 	and.w	r3, r3, #4
 800ad06:	2b04      	cmp	r3, #4
 800ad08:	d10c      	bne.n	800ad24 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800ad0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d109      	bne.n	800ad24 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ad10:	4b5d      	ldr	r3, [pc, #372]	; (800ae88 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	08db      	lsrs	r3, r3, #3
 800ad16:	f003 0303 	and.w	r3, r3, #3
 800ad1a:	4a5c      	ldr	r2, [pc, #368]	; (800ae8c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800ad1c:	fa22 f303 	lsr.w	r3, r2, r3
 800ad20:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ad22:	e01e      	b.n	800ad62 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ad24:	4b58      	ldr	r3, [pc, #352]	; (800ae88 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad2c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ad30:	d106      	bne.n	800ad40 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800ad32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad34:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ad38:	d102      	bne.n	800ad40 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ad3a:	4b55      	ldr	r3, [pc, #340]	; (800ae90 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800ad3c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ad3e:	e010      	b.n	800ad62 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ad40:	4b51      	ldr	r3, [pc, #324]	; (800ae88 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ad48:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ad4c:	d106      	bne.n	800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800ad4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad50:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ad54:	d102      	bne.n	800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ad56:	4b4f      	ldr	r3, [pc, #316]	; (800ae94 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800ad58:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ad5a:	e002      	b.n	800ad62 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800ad60:	e235      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ad62:	e234      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ad64:	4b4c      	ldr	r3, [pc, #304]	; (800ae98 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800ad66:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ad68:	e231      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ad6e:	e22e      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800ad70:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ad74:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800ad78:	430b      	orrs	r3, r1
 800ad7a:	f040 808f 	bne.w	800ae9c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800ad7e:	4b42      	ldr	r3, [pc, #264]	; (800ae88 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ad80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ad82:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800ad86:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 800ad88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad8a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ad8e:	d06b      	beq.n	800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800ad90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad92:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ad96:	d874      	bhi.n	800ae82 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800ad98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad9a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800ad9e:	d056      	beq.n	800ae4e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800ada0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ada2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800ada6:	d86c      	bhi.n	800ae82 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800ada8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adaa:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800adae:	d03b      	beq.n	800ae28 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800adb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adb2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800adb6:	d864      	bhi.n	800ae82 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800adb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adba:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800adbe:	d021      	beq.n	800ae04 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800adc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adc2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800adc6:	d85c      	bhi.n	800ae82 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800adc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d004      	beq.n	800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800adce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800add0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800add4:	d004      	beq.n	800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800add6:	e054      	b.n	800ae82 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800add8:	f7fe fa0a 	bl	80091f0 <HAL_RCC_GetPCLK1Freq>
 800addc:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800adde:	e1f6      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ade0:	4b29      	ldr	r3, [pc, #164]	; (800ae88 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ade8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800adec:	d107      	bne.n	800adfe <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800adee:	f107 0318 	add.w	r3, r7, #24
 800adf2:	4618      	mov	r0, r3
 800adf4:	f000 fa0a 	bl	800b20c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800adf8:	69fb      	ldr	r3, [r7, #28]
 800adfa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800adfc:	e1e7      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800adfe:	2300      	movs	r3, #0
 800ae00:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ae02:	e1e4      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ae04:	4b20      	ldr	r3, [pc, #128]	; (800ae88 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ae0c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ae10:	d107      	bne.n	800ae22 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ae12:	f107 030c 	add.w	r3, r7, #12
 800ae16:	4618      	mov	r0, r3
 800ae18:	f000 fb4c 	bl	800b4b4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ae1c:	693b      	ldr	r3, [r7, #16]
 800ae1e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae20:	e1d5      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ae22:	2300      	movs	r3, #0
 800ae24:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ae26:	e1d2      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ae28:	4b17      	ldr	r3, [pc, #92]	; (800ae88 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	f003 0304 	and.w	r3, r3, #4
 800ae30:	2b04      	cmp	r3, #4
 800ae32:	d109      	bne.n	800ae48 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ae34:	4b14      	ldr	r3, [pc, #80]	; (800ae88 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	08db      	lsrs	r3, r3, #3
 800ae3a:	f003 0303 	and.w	r3, r3, #3
 800ae3e:	4a13      	ldr	r2, [pc, #76]	; (800ae8c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800ae40:	fa22 f303 	lsr.w	r3, r2, r3
 800ae44:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae46:	e1c2      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ae48:	2300      	movs	r3, #0
 800ae4a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ae4c:	e1bf      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800ae4e:	4b0e      	ldr	r3, [pc, #56]	; (800ae88 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ae56:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ae5a:	d102      	bne.n	800ae62 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800ae5c:	4b0c      	ldr	r3, [pc, #48]	; (800ae90 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800ae5e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae60:	e1b5      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ae62:	2300      	movs	r3, #0
 800ae64:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ae66:	e1b2      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ae68:	4b07      	ldr	r3, [pc, #28]	; (800ae88 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ae70:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ae74:	d102      	bne.n	800ae7c <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800ae76:	4b07      	ldr	r3, [pc, #28]	; (800ae94 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800ae78:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae7a:	e1a8      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ae80:	e1a5      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ae82:	2300      	movs	r3, #0
 800ae84:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ae86:	e1a2      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ae88:	58024400 	.word	0x58024400
 800ae8c:	03d09000 	.word	0x03d09000
 800ae90:	003d0900 	.word	0x003d0900
 800ae94:	017d7840 	.word	0x017d7840
 800ae98:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800ae9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aea0:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 800aea4:	430b      	orrs	r3, r1
 800aea6:	d173      	bne.n	800af90 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800aea8:	4b9c      	ldr	r3, [pc, #624]	; (800b11c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aeaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aeac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800aeb0:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800aeb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aeb4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800aeb8:	d02f      	beq.n	800af1a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800aeba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aebc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800aec0:	d863      	bhi.n	800af8a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800aec2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d004      	beq.n	800aed2 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800aec8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aeca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aece:	d012      	beq.n	800aef6 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800aed0:	e05b      	b.n	800af8a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aed2:	4b92      	ldr	r3, [pc, #584]	; (800b11c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800aeda:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800aede:	d107      	bne.n	800aef0 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aee0:	f107 0318 	add.w	r3, r7, #24
 800aee4:	4618      	mov	r0, r3
 800aee6:	f000 f991 	bl	800b20c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800aeea:	69bb      	ldr	r3, [r7, #24]
 800aeec:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aeee:	e16e      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aef0:	2300      	movs	r3, #0
 800aef2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aef4:	e16b      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800aef6:	4b89      	ldr	r3, [pc, #548]	; (800b11c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800aefe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800af02:	d107      	bne.n	800af14 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800af04:	f107 030c 	add.w	r3, r7, #12
 800af08:	4618      	mov	r0, r3
 800af0a:	f000 fad3 	bl	800b4b4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800af0e:	697b      	ldr	r3, [r7, #20]
 800af10:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800af12:	e15c      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800af14:	2300      	movs	r3, #0
 800af16:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800af18:	e159      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800af1a:	4b80      	ldr	r3, [pc, #512]	; (800b11c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800af1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800af1e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800af22:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800af24:	4b7d      	ldr	r3, [pc, #500]	; (800b11c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	f003 0304 	and.w	r3, r3, #4
 800af2c:	2b04      	cmp	r3, #4
 800af2e:	d10c      	bne.n	800af4a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800af30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af32:	2b00      	cmp	r3, #0
 800af34:	d109      	bne.n	800af4a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800af36:	4b79      	ldr	r3, [pc, #484]	; (800b11c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	08db      	lsrs	r3, r3, #3
 800af3c:	f003 0303 	and.w	r3, r3, #3
 800af40:	4a77      	ldr	r2, [pc, #476]	; (800b120 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800af42:	fa22 f303 	lsr.w	r3, r2, r3
 800af46:	63fb      	str	r3, [r7, #60]	; 0x3c
 800af48:	e01e      	b.n	800af88 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800af4a:	4b74      	ldr	r3, [pc, #464]	; (800b11c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800af56:	d106      	bne.n	800af66 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800af58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af5a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800af5e:	d102      	bne.n	800af66 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800af60:	4b70      	ldr	r3, [pc, #448]	; (800b124 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800af62:	63fb      	str	r3, [r7, #60]	; 0x3c
 800af64:	e010      	b.n	800af88 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800af66:	4b6d      	ldr	r3, [pc, #436]	; (800b11c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800af6e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800af72:	d106      	bne.n	800af82 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800af74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af76:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800af7a:	d102      	bne.n	800af82 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800af7c:	4b6a      	ldr	r3, [pc, #424]	; (800b128 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800af7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800af80:	e002      	b.n	800af88 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800af82:	2300      	movs	r3, #0
 800af84:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800af86:	e122      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800af88:	e121      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800af8a:	2300      	movs	r3, #0
 800af8c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800af8e:	e11e      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800af90:	e9d7 2300 	ldrd	r2, r3, [r7]
 800af94:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 800af98:	430b      	orrs	r3, r1
 800af9a:	d133      	bne.n	800b004 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800af9c:	4b5f      	ldr	r3, [pc, #380]	; (800b11c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800af9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800afa0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800afa4:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800afa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d004      	beq.n	800afb6 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800afac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800afb2:	d012      	beq.n	800afda <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800afb4:	e023      	b.n	800affe <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800afb6:	4b59      	ldr	r3, [pc, #356]	; (800b11c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800afbe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800afc2:	d107      	bne.n	800afd4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800afc4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800afc8:	4618      	mov	r0, r3
 800afca:	f000 fbc7 	bl	800b75c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800afce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afd0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800afd2:	e0fc      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800afd4:	2300      	movs	r3, #0
 800afd6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800afd8:	e0f9      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800afda:	4b50      	ldr	r3, [pc, #320]	; (800b11c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800afe2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800afe6:	d107      	bne.n	800aff8 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800afe8:	f107 0318 	add.w	r3, r7, #24
 800afec:	4618      	mov	r0, r3
 800afee:	f000 f90d 	bl	800b20c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800aff2:	6a3b      	ldr	r3, [r7, #32]
 800aff4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aff6:	e0ea      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aff8:	2300      	movs	r3, #0
 800affa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800affc:	e0e7      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800affe:	2300      	movs	r3, #0
 800b000:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b002:	e0e4      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800b004:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b008:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800b00c:	430b      	orrs	r3, r1
 800b00e:	f040 808d 	bne.w	800b12c <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800b012:	4b42      	ldr	r3, [pc, #264]	; (800b11c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b014:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b016:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800b01a:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800b01c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b01e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b022:	d06b      	beq.n	800b0fc <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800b024:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b026:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b02a:	d874      	bhi.n	800b116 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b02c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b02e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b032:	d056      	beq.n	800b0e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800b034:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b036:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b03a:	d86c      	bhi.n	800b116 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b03c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b03e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b042:	d03b      	beq.n	800b0bc <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800b044:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b046:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b04a:	d864      	bhi.n	800b116 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b04c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b04e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b052:	d021      	beq.n	800b098 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800b054:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b056:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b05a:	d85c      	bhi.n	800b116 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b05c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d004      	beq.n	800b06c <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800b062:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b064:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b068:	d004      	beq.n	800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800b06a:	e054      	b.n	800b116 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800b06c:	f000 f8b8 	bl	800b1e0 <HAL_RCCEx_GetD3PCLK1Freq>
 800b070:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800b072:	e0ac      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b074:	4b29      	ldr	r3, [pc, #164]	; (800b11c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b07c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b080:	d107      	bne.n	800b092 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b082:	f107 0318 	add.w	r3, r7, #24
 800b086:	4618      	mov	r0, r3
 800b088:	f000 f8c0 	bl	800b20c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b08c:	69fb      	ldr	r3, [r7, #28]
 800b08e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b090:	e09d      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b092:	2300      	movs	r3, #0
 800b094:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b096:	e09a      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b098:	4b20      	ldr	r3, [pc, #128]	; (800b11c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b0a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b0a4:	d107      	bne.n	800b0b6 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b0a6:	f107 030c 	add.w	r3, r7, #12
 800b0aa:	4618      	mov	r0, r3
 800b0ac:	f000 fa02 	bl	800b4b4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b0b0:	693b      	ldr	r3, [r7, #16]
 800b0b2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b0b4:	e08b      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b0b6:	2300      	movs	r3, #0
 800b0b8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b0ba:	e088      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b0bc:	4b17      	ldr	r3, [pc, #92]	; (800b11c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	f003 0304 	and.w	r3, r3, #4
 800b0c4:	2b04      	cmp	r3, #4
 800b0c6:	d109      	bne.n	800b0dc <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b0c8:	4b14      	ldr	r3, [pc, #80]	; (800b11c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	08db      	lsrs	r3, r3, #3
 800b0ce:	f003 0303 	and.w	r3, r3, #3
 800b0d2:	4a13      	ldr	r2, [pc, #76]	; (800b120 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800b0d4:	fa22 f303 	lsr.w	r3, r2, r3
 800b0d8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b0da:	e078      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b0dc:	2300      	movs	r3, #0
 800b0de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b0e0:	e075      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800b0e2:	4b0e      	ldr	r3, [pc, #56]	; (800b11c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b0ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b0ee:	d102      	bne.n	800b0f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800b0f0:	4b0c      	ldr	r3, [pc, #48]	; (800b124 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800b0f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b0f4:	e06b      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b0f6:	2300      	movs	r3, #0
 800b0f8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b0fa:	e068      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b0fc:	4b07      	ldr	r3, [pc, #28]	; (800b11c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b104:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b108:	d102      	bne.n	800b110 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800b10a:	4b07      	ldr	r3, [pc, #28]	; (800b128 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800b10c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b10e:	e05e      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b110:	2300      	movs	r3, #0
 800b112:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b114:	e05b      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800b116:	2300      	movs	r3, #0
 800b118:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b11a:	e058      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b11c:	58024400 	.word	0x58024400
 800b120:	03d09000 	.word	0x03d09000
 800b124:	003d0900 	.word	0x003d0900
 800b128:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800b12c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b130:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800b134:	430b      	orrs	r3, r1
 800b136:	d148      	bne.n	800b1ca <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800b138:	4b27      	ldr	r3, [pc, #156]	; (800b1d8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b13a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b13c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800b140:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800b142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b144:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b148:	d02a      	beq.n	800b1a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800b14a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b14c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b150:	d838      	bhi.n	800b1c4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800b152:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b154:	2b00      	cmp	r3, #0
 800b156:	d004      	beq.n	800b162 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800b158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b15a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b15e:	d00d      	beq.n	800b17c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800b160:	e030      	b.n	800b1c4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b162:	4b1d      	ldr	r3, [pc, #116]	; (800b1d8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b16a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b16e:	d102      	bne.n	800b176 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800b170:	4b1a      	ldr	r3, [pc, #104]	; (800b1dc <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800b172:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b174:	e02b      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b176:	2300      	movs	r3, #0
 800b178:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b17a:	e028      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b17c:	4b16      	ldr	r3, [pc, #88]	; (800b1d8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b184:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b188:	d107      	bne.n	800b19a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b18a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b18e:	4618      	mov	r0, r3
 800b190:	f000 fae4 	bl	800b75c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b196:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b198:	e019      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b19a:	2300      	movs	r3, #0
 800b19c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b19e:	e016      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b1a0:	4b0d      	ldr	r3, [pc, #52]	; (800b1d8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b1a8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b1ac:	d107      	bne.n	800b1be <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b1ae:	f107 0318 	add.w	r3, r7, #24
 800b1b2:	4618      	mov	r0, r3
 800b1b4:	f000 f82a 	bl	800b20c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b1b8:	69fb      	ldr	r3, [r7, #28]
 800b1ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b1bc:	e007      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b1be:	2300      	movs	r3, #0
 800b1c0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b1c2:	e004      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b1c8:	e001      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 800b1ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800b1d0:	4618      	mov	r0, r3
 800b1d2:	3740      	adds	r7, #64	; 0x40
 800b1d4:	46bd      	mov	sp, r7
 800b1d6:	bd80      	pop	{r7, pc}
 800b1d8:	58024400 	.word	0x58024400
 800b1dc:	017d7840 	.word	0x017d7840

0800b1e0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800b1e0:	b580      	push	{r7, lr}
 800b1e2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800b1e4:	f7fd ffd4 	bl	8009190 <HAL_RCC_GetHCLKFreq>
 800b1e8:	4602      	mov	r2, r0
 800b1ea:	4b06      	ldr	r3, [pc, #24]	; (800b204 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800b1ec:	6a1b      	ldr	r3, [r3, #32]
 800b1ee:	091b      	lsrs	r3, r3, #4
 800b1f0:	f003 0307 	and.w	r3, r3, #7
 800b1f4:	4904      	ldr	r1, [pc, #16]	; (800b208 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800b1f6:	5ccb      	ldrb	r3, [r1, r3]
 800b1f8:	f003 031f 	and.w	r3, r3, #31
 800b1fc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800b200:	4618      	mov	r0, r3
 800b202:	bd80      	pop	{r7, pc}
 800b204:	58024400 	.word	0x58024400
 800b208:	08014c24 	.word	0x08014c24

0800b20c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800b20c:	b480      	push	{r7}
 800b20e:	b089      	sub	sp, #36	; 0x24
 800b210:	af00      	add	r7, sp, #0
 800b212:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b214:	4ba1      	ldr	r3, [pc, #644]	; (800b49c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b216:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b218:	f003 0303 	and.w	r3, r3, #3
 800b21c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800b21e:	4b9f      	ldr	r3, [pc, #636]	; (800b49c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b220:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b222:	0b1b      	lsrs	r3, r3, #12
 800b224:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b228:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800b22a:	4b9c      	ldr	r3, [pc, #624]	; (800b49c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b22c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b22e:	091b      	lsrs	r3, r3, #4
 800b230:	f003 0301 	and.w	r3, r3, #1
 800b234:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800b236:	4b99      	ldr	r3, [pc, #612]	; (800b49c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b238:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b23a:	08db      	lsrs	r3, r3, #3
 800b23c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b240:	693a      	ldr	r2, [r7, #16]
 800b242:	fb02 f303 	mul.w	r3, r2, r3
 800b246:	ee07 3a90 	vmov	s15, r3
 800b24a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b24e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800b252:	697b      	ldr	r3, [r7, #20]
 800b254:	2b00      	cmp	r3, #0
 800b256:	f000 8111 	beq.w	800b47c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800b25a:	69bb      	ldr	r3, [r7, #24]
 800b25c:	2b02      	cmp	r3, #2
 800b25e:	f000 8083 	beq.w	800b368 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800b262:	69bb      	ldr	r3, [r7, #24]
 800b264:	2b02      	cmp	r3, #2
 800b266:	f200 80a1 	bhi.w	800b3ac <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800b26a:	69bb      	ldr	r3, [r7, #24]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d003      	beq.n	800b278 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800b270:	69bb      	ldr	r3, [r7, #24]
 800b272:	2b01      	cmp	r3, #1
 800b274:	d056      	beq.n	800b324 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800b276:	e099      	b.n	800b3ac <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b278:	4b88      	ldr	r3, [pc, #544]	; (800b49c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	f003 0320 	and.w	r3, r3, #32
 800b280:	2b00      	cmp	r3, #0
 800b282:	d02d      	beq.n	800b2e0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b284:	4b85      	ldr	r3, [pc, #532]	; (800b49c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	08db      	lsrs	r3, r3, #3
 800b28a:	f003 0303 	and.w	r3, r3, #3
 800b28e:	4a84      	ldr	r2, [pc, #528]	; (800b4a0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800b290:	fa22 f303 	lsr.w	r3, r2, r3
 800b294:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b296:	68bb      	ldr	r3, [r7, #8]
 800b298:	ee07 3a90 	vmov	s15, r3
 800b29c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b2a0:	697b      	ldr	r3, [r7, #20]
 800b2a2:	ee07 3a90 	vmov	s15, r3
 800b2a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b2ae:	4b7b      	ldr	r3, [pc, #492]	; (800b49c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b2b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b2b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2b6:	ee07 3a90 	vmov	s15, r3
 800b2ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b2be:	ed97 6a03 	vldr	s12, [r7, #12]
 800b2c2:	eddf 5a78 	vldr	s11, [pc, #480]	; 800b4a4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b2c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b2ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b2ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b2d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b2d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b2da:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b2de:	e087      	b.n	800b3f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b2e0:	697b      	ldr	r3, [r7, #20]
 800b2e2:	ee07 3a90 	vmov	s15, r3
 800b2e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2ea:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800b4a8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800b2ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b2f2:	4b6a      	ldr	r3, [pc, #424]	; (800b49c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b2f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b2f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2fa:	ee07 3a90 	vmov	s15, r3
 800b2fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b302:	ed97 6a03 	vldr	s12, [r7, #12]
 800b306:	eddf 5a67 	vldr	s11, [pc, #412]	; 800b4a4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b30a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b30e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b312:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b316:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b31a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b31e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b322:	e065      	b.n	800b3f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b324:	697b      	ldr	r3, [r7, #20]
 800b326:	ee07 3a90 	vmov	s15, r3
 800b32a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b32e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800b4ac <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b332:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b336:	4b59      	ldr	r3, [pc, #356]	; (800b49c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b33a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b33e:	ee07 3a90 	vmov	s15, r3
 800b342:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b346:	ed97 6a03 	vldr	s12, [r7, #12]
 800b34a:	eddf 5a56 	vldr	s11, [pc, #344]	; 800b4a4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b34e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b352:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b356:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b35a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b35e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b362:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b366:	e043      	b.n	800b3f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b368:	697b      	ldr	r3, [r7, #20]
 800b36a:	ee07 3a90 	vmov	s15, r3
 800b36e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b372:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800b4b0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800b376:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b37a:	4b48      	ldr	r3, [pc, #288]	; (800b49c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b37c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b37e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b382:	ee07 3a90 	vmov	s15, r3
 800b386:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b38a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b38e:	eddf 5a45 	vldr	s11, [pc, #276]	; 800b4a4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b392:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b396:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b39a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b39e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b3a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b3a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b3aa:	e021      	b.n	800b3f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b3ac:	697b      	ldr	r3, [r7, #20]
 800b3ae:	ee07 3a90 	vmov	s15, r3
 800b3b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3b6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800b4ac <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b3ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b3be:	4b37      	ldr	r3, [pc, #220]	; (800b49c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b3c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b3c6:	ee07 3a90 	vmov	s15, r3
 800b3ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b3ce:	ed97 6a03 	vldr	s12, [r7, #12]
 800b3d2:	eddf 5a34 	vldr	s11, [pc, #208]	; 800b4a4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b3d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b3da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b3de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b3e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b3e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b3ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b3ee:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800b3f0:	4b2a      	ldr	r3, [pc, #168]	; (800b49c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b3f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3f4:	0a5b      	lsrs	r3, r3, #9
 800b3f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b3fa:	ee07 3a90 	vmov	s15, r3
 800b3fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b402:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b406:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b40a:	edd7 6a07 	vldr	s13, [r7, #28]
 800b40e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b412:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b416:	ee17 2a90 	vmov	r2, s15
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800b41e:	4b1f      	ldr	r3, [pc, #124]	; (800b49c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b422:	0c1b      	lsrs	r3, r3, #16
 800b424:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b428:	ee07 3a90 	vmov	s15, r3
 800b42c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b430:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b434:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b438:	edd7 6a07 	vldr	s13, [r7, #28]
 800b43c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b440:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b444:	ee17 2a90 	vmov	r2, s15
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800b44c:	4b13      	ldr	r3, [pc, #76]	; (800b49c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b44e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b450:	0e1b      	lsrs	r3, r3, #24
 800b452:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b456:	ee07 3a90 	vmov	s15, r3
 800b45a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b45e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b462:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b466:	edd7 6a07 	vldr	s13, [r7, #28]
 800b46a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b46e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b472:	ee17 2a90 	vmov	r2, s15
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800b47a:	e008      	b.n	800b48e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	2200      	movs	r2, #0
 800b480:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	2200      	movs	r2, #0
 800b486:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	2200      	movs	r2, #0
 800b48c:	609a      	str	r2, [r3, #8]
}
 800b48e:	bf00      	nop
 800b490:	3724      	adds	r7, #36	; 0x24
 800b492:	46bd      	mov	sp, r7
 800b494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b498:	4770      	bx	lr
 800b49a:	bf00      	nop
 800b49c:	58024400 	.word	0x58024400
 800b4a0:	03d09000 	.word	0x03d09000
 800b4a4:	46000000 	.word	0x46000000
 800b4a8:	4c742400 	.word	0x4c742400
 800b4ac:	4a742400 	.word	0x4a742400
 800b4b0:	4bbebc20 	.word	0x4bbebc20

0800b4b4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800b4b4:	b480      	push	{r7}
 800b4b6:	b089      	sub	sp, #36	; 0x24
 800b4b8:	af00      	add	r7, sp, #0
 800b4ba:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b4bc:	4ba1      	ldr	r3, [pc, #644]	; (800b744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b4be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b4c0:	f003 0303 	and.w	r3, r3, #3
 800b4c4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800b4c6:	4b9f      	ldr	r3, [pc, #636]	; (800b744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b4c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b4ca:	0d1b      	lsrs	r3, r3, #20
 800b4cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b4d0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800b4d2:	4b9c      	ldr	r3, [pc, #624]	; (800b744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b4d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4d6:	0a1b      	lsrs	r3, r3, #8
 800b4d8:	f003 0301 	and.w	r3, r3, #1
 800b4dc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800b4de:	4b99      	ldr	r3, [pc, #612]	; (800b744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b4e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b4e2:	08db      	lsrs	r3, r3, #3
 800b4e4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b4e8:	693a      	ldr	r2, [r7, #16]
 800b4ea:	fb02 f303 	mul.w	r3, r2, r3
 800b4ee:	ee07 3a90 	vmov	s15, r3
 800b4f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4f6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800b4fa:	697b      	ldr	r3, [r7, #20]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	f000 8111 	beq.w	800b724 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800b502:	69bb      	ldr	r3, [r7, #24]
 800b504:	2b02      	cmp	r3, #2
 800b506:	f000 8083 	beq.w	800b610 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800b50a:	69bb      	ldr	r3, [r7, #24]
 800b50c:	2b02      	cmp	r3, #2
 800b50e:	f200 80a1 	bhi.w	800b654 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800b512:	69bb      	ldr	r3, [r7, #24]
 800b514:	2b00      	cmp	r3, #0
 800b516:	d003      	beq.n	800b520 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800b518:	69bb      	ldr	r3, [r7, #24]
 800b51a:	2b01      	cmp	r3, #1
 800b51c:	d056      	beq.n	800b5cc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800b51e:	e099      	b.n	800b654 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b520:	4b88      	ldr	r3, [pc, #544]	; (800b744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	f003 0320 	and.w	r3, r3, #32
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d02d      	beq.n	800b588 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b52c:	4b85      	ldr	r3, [pc, #532]	; (800b744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	08db      	lsrs	r3, r3, #3
 800b532:	f003 0303 	and.w	r3, r3, #3
 800b536:	4a84      	ldr	r2, [pc, #528]	; (800b748 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800b538:	fa22 f303 	lsr.w	r3, r2, r3
 800b53c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b53e:	68bb      	ldr	r3, [r7, #8]
 800b540:	ee07 3a90 	vmov	s15, r3
 800b544:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b548:	697b      	ldr	r3, [r7, #20]
 800b54a:	ee07 3a90 	vmov	s15, r3
 800b54e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b552:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b556:	4b7b      	ldr	r3, [pc, #492]	; (800b744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b55a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b55e:	ee07 3a90 	vmov	s15, r3
 800b562:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b566:	ed97 6a03 	vldr	s12, [r7, #12]
 800b56a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800b74c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b56e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b572:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b576:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b57a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b57e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b582:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b586:	e087      	b.n	800b698 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b588:	697b      	ldr	r3, [r7, #20]
 800b58a:	ee07 3a90 	vmov	s15, r3
 800b58e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b592:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800b750 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800b596:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b59a:	4b6a      	ldr	r3, [pc, #424]	; (800b744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b59c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b59e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5a2:	ee07 3a90 	vmov	s15, r3
 800b5a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b5aa:	ed97 6a03 	vldr	s12, [r7, #12]
 800b5ae:	eddf 5a67 	vldr	s11, [pc, #412]	; 800b74c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b5b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b5b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b5ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b5be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b5c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b5c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b5ca:	e065      	b.n	800b698 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b5cc:	697b      	ldr	r3, [r7, #20]
 800b5ce:	ee07 3a90 	vmov	s15, r3
 800b5d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5d6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800b754 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b5da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b5de:	4b59      	ldr	r3, [pc, #356]	; (800b744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b5e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5e6:	ee07 3a90 	vmov	s15, r3
 800b5ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b5ee:	ed97 6a03 	vldr	s12, [r7, #12]
 800b5f2:	eddf 5a56 	vldr	s11, [pc, #344]	; 800b74c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b5f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b5fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b5fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b602:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b606:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b60a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b60e:	e043      	b.n	800b698 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b610:	697b      	ldr	r3, [r7, #20]
 800b612:	ee07 3a90 	vmov	s15, r3
 800b616:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b61a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800b758 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800b61e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b622:	4b48      	ldr	r3, [pc, #288]	; (800b744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b626:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b62a:	ee07 3a90 	vmov	s15, r3
 800b62e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b632:	ed97 6a03 	vldr	s12, [r7, #12]
 800b636:	eddf 5a45 	vldr	s11, [pc, #276]	; 800b74c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b63a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b63e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b642:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b646:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b64a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b64e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b652:	e021      	b.n	800b698 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b654:	697b      	ldr	r3, [r7, #20]
 800b656:	ee07 3a90 	vmov	s15, r3
 800b65a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b65e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800b754 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b662:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b666:	4b37      	ldr	r3, [pc, #220]	; (800b744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b66a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b66e:	ee07 3a90 	vmov	s15, r3
 800b672:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b676:	ed97 6a03 	vldr	s12, [r7, #12]
 800b67a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800b74c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b67e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b682:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b686:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b68a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b68e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b692:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b696:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800b698:	4b2a      	ldr	r3, [pc, #168]	; (800b744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b69a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b69c:	0a5b      	lsrs	r3, r3, #9
 800b69e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b6a2:	ee07 3a90 	vmov	s15, r3
 800b6a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6aa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b6ae:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b6b2:	edd7 6a07 	vldr	s13, [r7, #28]
 800b6b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b6ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b6be:	ee17 2a90 	vmov	r2, s15
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800b6c6:	4b1f      	ldr	r3, [pc, #124]	; (800b744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b6c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b6ca:	0c1b      	lsrs	r3, r3, #16
 800b6cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b6d0:	ee07 3a90 	vmov	s15, r3
 800b6d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6d8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b6dc:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b6e0:	edd7 6a07 	vldr	s13, [r7, #28]
 800b6e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b6e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b6ec:	ee17 2a90 	vmov	r2, s15
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800b6f4:	4b13      	ldr	r3, [pc, #76]	; (800b744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b6f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b6f8:	0e1b      	lsrs	r3, r3, #24
 800b6fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b6fe:	ee07 3a90 	vmov	s15, r3
 800b702:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b706:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b70a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b70e:	edd7 6a07 	vldr	s13, [r7, #28]
 800b712:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b716:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b71a:	ee17 2a90 	vmov	r2, s15
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b722:	e008      	b.n	800b736 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	2200      	movs	r2, #0
 800b728:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	2200      	movs	r2, #0
 800b72e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	2200      	movs	r2, #0
 800b734:	609a      	str	r2, [r3, #8]
}
 800b736:	bf00      	nop
 800b738:	3724      	adds	r7, #36	; 0x24
 800b73a:	46bd      	mov	sp, r7
 800b73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b740:	4770      	bx	lr
 800b742:	bf00      	nop
 800b744:	58024400 	.word	0x58024400
 800b748:	03d09000 	.word	0x03d09000
 800b74c:	46000000 	.word	0x46000000
 800b750:	4c742400 	.word	0x4c742400
 800b754:	4a742400 	.word	0x4a742400
 800b758:	4bbebc20 	.word	0x4bbebc20

0800b75c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800b75c:	b480      	push	{r7}
 800b75e:	b089      	sub	sp, #36	; 0x24
 800b760:	af00      	add	r7, sp, #0
 800b762:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b764:	4ba0      	ldr	r3, [pc, #640]	; (800b9e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b768:	f003 0303 	and.w	r3, r3, #3
 800b76c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800b76e:	4b9e      	ldr	r3, [pc, #632]	; (800b9e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b772:	091b      	lsrs	r3, r3, #4
 800b774:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b778:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800b77a:	4b9b      	ldr	r3, [pc, #620]	; (800b9e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b77c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b77e:	f003 0301 	and.w	r3, r3, #1
 800b782:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b784:	4b98      	ldr	r3, [pc, #608]	; (800b9e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b786:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b788:	08db      	lsrs	r3, r3, #3
 800b78a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b78e:	693a      	ldr	r2, [r7, #16]
 800b790:	fb02 f303 	mul.w	r3, r2, r3
 800b794:	ee07 3a90 	vmov	s15, r3
 800b798:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b79c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800b7a0:	697b      	ldr	r3, [r7, #20]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	f000 8111 	beq.w	800b9ca <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800b7a8:	69bb      	ldr	r3, [r7, #24]
 800b7aa:	2b02      	cmp	r3, #2
 800b7ac:	f000 8083 	beq.w	800b8b6 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800b7b0:	69bb      	ldr	r3, [r7, #24]
 800b7b2:	2b02      	cmp	r3, #2
 800b7b4:	f200 80a1 	bhi.w	800b8fa <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800b7b8:	69bb      	ldr	r3, [r7, #24]
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d003      	beq.n	800b7c6 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800b7be:	69bb      	ldr	r3, [r7, #24]
 800b7c0:	2b01      	cmp	r3, #1
 800b7c2:	d056      	beq.n	800b872 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800b7c4:	e099      	b.n	800b8fa <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b7c6:	4b88      	ldr	r3, [pc, #544]	; (800b9e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	f003 0320 	and.w	r3, r3, #32
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d02d      	beq.n	800b82e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b7d2:	4b85      	ldr	r3, [pc, #532]	; (800b9e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	08db      	lsrs	r3, r3, #3
 800b7d8:	f003 0303 	and.w	r3, r3, #3
 800b7dc:	4a83      	ldr	r2, [pc, #524]	; (800b9ec <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800b7de:	fa22 f303 	lsr.w	r3, r2, r3
 800b7e2:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b7e4:	68bb      	ldr	r3, [r7, #8]
 800b7e6:	ee07 3a90 	vmov	s15, r3
 800b7ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b7ee:	697b      	ldr	r3, [r7, #20]
 800b7f0:	ee07 3a90 	vmov	s15, r3
 800b7f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b7f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b7fc:	4b7a      	ldr	r3, [pc, #488]	; (800b9e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b7fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b800:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b804:	ee07 3a90 	vmov	s15, r3
 800b808:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b80c:	ed97 6a03 	vldr	s12, [r7, #12]
 800b810:	eddf 5a77 	vldr	s11, [pc, #476]	; 800b9f0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b814:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b818:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b81c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b820:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b824:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b828:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b82c:	e087      	b.n	800b93e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b82e:	697b      	ldr	r3, [r7, #20]
 800b830:	ee07 3a90 	vmov	s15, r3
 800b834:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b838:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800b9f4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b83c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b840:	4b69      	ldr	r3, [pc, #420]	; (800b9e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b844:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b848:	ee07 3a90 	vmov	s15, r3
 800b84c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b850:	ed97 6a03 	vldr	s12, [r7, #12]
 800b854:	eddf 5a66 	vldr	s11, [pc, #408]	; 800b9f0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b858:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b85c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b860:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b864:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b868:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b86c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b870:	e065      	b.n	800b93e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b872:	697b      	ldr	r3, [r7, #20]
 800b874:	ee07 3a90 	vmov	s15, r3
 800b878:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b87c:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800b9f8 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800b880:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b884:	4b58      	ldr	r3, [pc, #352]	; (800b9e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b888:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b88c:	ee07 3a90 	vmov	s15, r3
 800b890:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b894:	ed97 6a03 	vldr	s12, [r7, #12]
 800b898:	eddf 5a55 	vldr	s11, [pc, #340]	; 800b9f0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b89c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b8a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b8a4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b8a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b8ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b8b0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b8b4:	e043      	b.n	800b93e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b8b6:	697b      	ldr	r3, [r7, #20]
 800b8b8:	ee07 3a90 	vmov	s15, r3
 800b8bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b8c0:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800b9fc <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800b8c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b8c8:	4b47      	ldr	r3, [pc, #284]	; (800b9e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b8ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b8cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b8d0:	ee07 3a90 	vmov	s15, r3
 800b8d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b8d8:	ed97 6a03 	vldr	s12, [r7, #12]
 800b8dc:	eddf 5a44 	vldr	s11, [pc, #272]	; 800b9f0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b8e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b8e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b8e8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b8ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b8f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b8f4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b8f8:	e021      	b.n	800b93e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b8fa:	697b      	ldr	r3, [r7, #20]
 800b8fc:	ee07 3a90 	vmov	s15, r3
 800b900:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b904:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800b9f4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b908:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b90c:	4b36      	ldr	r3, [pc, #216]	; (800b9e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b90e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b910:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b914:	ee07 3a90 	vmov	s15, r3
 800b918:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b91c:	ed97 6a03 	vldr	s12, [r7, #12]
 800b920:	eddf 5a33 	vldr	s11, [pc, #204]	; 800b9f0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b924:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b928:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b92c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b930:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b934:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b938:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b93c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800b93e:	4b2a      	ldr	r3, [pc, #168]	; (800b9e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b942:	0a5b      	lsrs	r3, r3, #9
 800b944:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b948:	ee07 3a90 	vmov	s15, r3
 800b94c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b950:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b954:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b958:	edd7 6a07 	vldr	s13, [r7, #28]
 800b95c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b960:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b964:	ee17 2a90 	vmov	r2, s15
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800b96c:	4b1e      	ldr	r3, [pc, #120]	; (800b9e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b96e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b970:	0c1b      	lsrs	r3, r3, #16
 800b972:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b976:	ee07 3a90 	vmov	s15, r3
 800b97a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b97e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b982:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b986:	edd7 6a07 	vldr	s13, [r7, #28]
 800b98a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b98e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b992:	ee17 2a90 	vmov	r2, s15
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800b99a:	4b13      	ldr	r3, [pc, #76]	; (800b9e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b99c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b99e:	0e1b      	lsrs	r3, r3, #24
 800b9a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b9a4:	ee07 3a90 	vmov	s15, r3
 800b9a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b9ac:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b9b0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b9b4:	edd7 6a07 	vldr	s13, [r7, #28]
 800b9b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b9bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b9c0:	ee17 2a90 	vmov	r2, s15
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800b9c8:	e008      	b.n	800b9dc <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	2200      	movs	r2, #0
 800b9ce:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	2200      	movs	r2, #0
 800b9d4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	2200      	movs	r2, #0
 800b9da:	609a      	str	r2, [r3, #8]
}
 800b9dc:	bf00      	nop
 800b9de:	3724      	adds	r7, #36	; 0x24
 800b9e0:	46bd      	mov	sp, r7
 800b9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e6:	4770      	bx	lr
 800b9e8:	58024400 	.word	0x58024400
 800b9ec:	03d09000 	.word	0x03d09000
 800b9f0:	46000000 	.word	0x46000000
 800b9f4:	4c742400 	.word	0x4c742400
 800b9f8:	4a742400 	.word	0x4a742400
 800b9fc:	4bbebc20 	.word	0x4bbebc20

0800ba00 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800ba00:	b580      	push	{r7, lr}
 800ba02:	b084      	sub	sp, #16
 800ba04:	af00      	add	r7, sp, #0
 800ba06:	6078      	str	r0, [r7, #4]
 800ba08:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800ba0e:	4b53      	ldr	r3, [pc, #332]	; (800bb5c <RCCEx_PLL2_Config+0x15c>)
 800ba10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba12:	f003 0303 	and.w	r3, r3, #3
 800ba16:	2b03      	cmp	r3, #3
 800ba18:	d101      	bne.n	800ba1e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800ba1a:	2301      	movs	r3, #1
 800ba1c:	e099      	b.n	800bb52 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800ba1e:	4b4f      	ldr	r3, [pc, #316]	; (800bb5c <RCCEx_PLL2_Config+0x15c>)
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	4a4e      	ldr	r2, [pc, #312]	; (800bb5c <RCCEx_PLL2_Config+0x15c>)
 800ba24:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800ba28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ba2a:	f7f7 f98b 	bl	8002d44 <HAL_GetTick>
 800ba2e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ba30:	e008      	b.n	800ba44 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ba32:	f7f7 f987 	bl	8002d44 <HAL_GetTick>
 800ba36:	4602      	mov	r2, r0
 800ba38:	68bb      	ldr	r3, [r7, #8]
 800ba3a:	1ad3      	subs	r3, r2, r3
 800ba3c:	2b02      	cmp	r3, #2
 800ba3e:	d901      	bls.n	800ba44 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800ba40:	2303      	movs	r3, #3
 800ba42:	e086      	b.n	800bb52 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ba44:	4b45      	ldr	r3, [pc, #276]	; (800bb5c <RCCEx_PLL2_Config+0x15c>)
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d1f0      	bne.n	800ba32 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800ba50:	4b42      	ldr	r3, [pc, #264]	; (800bb5c <RCCEx_PLL2_Config+0x15c>)
 800ba52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba54:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	031b      	lsls	r3, r3, #12
 800ba5e:	493f      	ldr	r1, [pc, #252]	; (800bb5c <RCCEx_PLL2_Config+0x15c>)
 800ba60:	4313      	orrs	r3, r2
 800ba62:	628b      	str	r3, [r1, #40]	; 0x28
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	685b      	ldr	r3, [r3, #4]
 800ba68:	3b01      	subs	r3, #1
 800ba6a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	689b      	ldr	r3, [r3, #8]
 800ba72:	3b01      	subs	r3, #1
 800ba74:	025b      	lsls	r3, r3, #9
 800ba76:	b29b      	uxth	r3, r3
 800ba78:	431a      	orrs	r2, r3
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	68db      	ldr	r3, [r3, #12]
 800ba7e:	3b01      	subs	r3, #1
 800ba80:	041b      	lsls	r3, r3, #16
 800ba82:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800ba86:	431a      	orrs	r2, r3
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	691b      	ldr	r3, [r3, #16]
 800ba8c:	3b01      	subs	r3, #1
 800ba8e:	061b      	lsls	r3, r3, #24
 800ba90:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800ba94:	4931      	ldr	r1, [pc, #196]	; (800bb5c <RCCEx_PLL2_Config+0x15c>)
 800ba96:	4313      	orrs	r3, r2
 800ba98:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800ba9a:	4b30      	ldr	r3, [pc, #192]	; (800bb5c <RCCEx_PLL2_Config+0x15c>)
 800ba9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba9e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	695b      	ldr	r3, [r3, #20]
 800baa6:	492d      	ldr	r1, [pc, #180]	; (800bb5c <RCCEx_PLL2_Config+0x15c>)
 800baa8:	4313      	orrs	r3, r2
 800baaa:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800baac:	4b2b      	ldr	r3, [pc, #172]	; (800bb5c <RCCEx_PLL2_Config+0x15c>)
 800baae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bab0:	f023 0220 	bic.w	r2, r3, #32
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	699b      	ldr	r3, [r3, #24]
 800bab8:	4928      	ldr	r1, [pc, #160]	; (800bb5c <RCCEx_PLL2_Config+0x15c>)
 800baba:	4313      	orrs	r3, r2
 800babc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800babe:	4b27      	ldr	r3, [pc, #156]	; (800bb5c <RCCEx_PLL2_Config+0x15c>)
 800bac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bac2:	4a26      	ldr	r2, [pc, #152]	; (800bb5c <RCCEx_PLL2_Config+0x15c>)
 800bac4:	f023 0310 	bic.w	r3, r3, #16
 800bac8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800baca:	4b24      	ldr	r3, [pc, #144]	; (800bb5c <RCCEx_PLL2_Config+0x15c>)
 800bacc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bace:	4b24      	ldr	r3, [pc, #144]	; (800bb60 <RCCEx_PLL2_Config+0x160>)
 800bad0:	4013      	ands	r3, r2
 800bad2:	687a      	ldr	r2, [r7, #4]
 800bad4:	69d2      	ldr	r2, [r2, #28]
 800bad6:	00d2      	lsls	r2, r2, #3
 800bad8:	4920      	ldr	r1, [pc, #128]	; (800bb5c <RCCEx_PLL2_Config+0x15c>)
 800bada:	4313      	orrs	r3, r2
 800badc:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800bade:	4b1f      	ldr	r3, [pc, #124]	; (800bb5c <RCCEx_PLL2_Config+0x15c>)
 800bae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bae2:	4a1e      	ldr	r2, [pc, #120]	; (800bb5c <RCCEx_PLL2_Config+0x15c>)
 800bae4:	f043 0310 	orr.w	r3, r3, #16
 800bae8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800baea:	683b      	ldr	r3, [r7, #0]
 800baec:	2b00      	cmp	r3, #0
 800baee:	d106      	bne.n	800bafe <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800baf0:	4b1a      	ldr	r3, [pc, #104]	; (800bb5c <RCCEx_PLL2_Config+0x15c>)
 800baf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800baf4:	4a19      	ldr	r2, [pc, #100]	; (800bb5c <RCCEx_PLL2_Config+0x15c>)
 800baf6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800bafa:	62d3      	str	r3, [r2, #44]	; 0x2c
 800bafc:	e00f      	b.n	800bb1e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800bafe:	683b      	ldr	r3, [r7, #0]
 800bb00:	2b01      	cmp	r3, #1
 800bb02:	d106      	bne.n	800bb12 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800bb04:	4b15      	ldr	r3, [pc, #84]	; (800bb5c <RCCEx_PLL2_Config+0x15c>)
 800bb06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb08:	4a14      	ldr	r2, [pc, #80]	; (800bb5c <RCCEx_PLL2_Config+0x15c>)
 800bb0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bb0e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800bb10:	e005      	b.n	800bb1e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800bb12:	4b12      	ldr	r3, [pc, #72]	; (800bb5c <RCCEx_PLL2_Config+0x15c>)
 800bb14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb16:	4a11      	ldr	r2, [pc, #68]	; (800bb5c <RCCEx_PLL2_Config+0x15c>)
 800bb18:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800bb1c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800bb1e:	4b0f      	ldr	r3, [pc, #60]	; (800bb5c <RCCEx_PLL2_Config+0x15c>)
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	4a0e      	ldr	r2, [pc, #56]	; (800bb5c <RCCEx_PLL2_Config+0x15c>)
 800bb24:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800bb28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bb2a:	f7f7 f90b 	bl	8002d44 <HAL_GetTick>
 800bb2e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bb30:	e008      	b.n	800bb44 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800bb32:	f7f7 f907 	bl	8002d44 <HAL_GetTick>
 800bb36:	4602      	mov	r2, r0
 800bb38:	68bb      	ldr	r3, [r7, #8]
 800bb3a:	1ad3      	subs	r3, r2, r3
 800bb3c:	2b02      	cmp	r3, #2
 800bb3e:	d901      	bls.n	800bb44 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800bb40:	2303      	movs	r3, #3
 800bb42:	e006      	b.n	800bb52 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bb44:	4b05      	ldr	r3, [pc, #20]	; (800bb5c <RCCEx_PLL2_Config+0x15c>)
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d0f0      	beq.n	800bb32 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800bb50:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb52:	4618      	mov	r0, r3
 800bb54:	3710      	adds	r7, #16
 800bb56:	46bd      	mov	sp, r7
 800bb58:	bd80      	pop	{r7, pc}
 800bb5a:	bf00      	nop
 800bb5c:	58024400 	.word	0x58024400
 800bb60:	ffff0007 	.word	0xffff0007

0800bb64 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800bb64:	b580      	push	{r7, lr}
 800bb66:	b084      	sub	sp, #16
 800bb68:	af00      	add	r7, sp, #0
 800bb6a:	6078      	str	r0, [r7, #4]
 800bb6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800bb6e:	2300      	movs	r3, #0
 800bb70:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800bb72:	4b53      	ldr	r3, [pc, #332]	; (800bcc0 <RCCEx_PLL3_Config+0x15c>)
 800bb74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb76:	f003 0303 	and.w	r3, r3, #3
 800bb7a:	2b03      	cmp	r3, #3
 800bb7c:	d101      	bne.n	800bb82 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800bb7e:	2301      	movs	r3, #1
 800bb80:	e099      	b.n	800bcb6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800bb82:	4b4f      	ldr	r3, [pc, #316]	; (800bcc0 <RCCEx_PLL3_Config+0x15c>)
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	4a4e      	ldr	r2, [pc, #312]	; (800bcc0 <RCCEx_PLL3_Config+0x15c>)
 800bb88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bb8c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bb8e:	f7f7 f8d9 	bl	8002d44 <HAL_GetTick>
 800bb92:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800bb94:	e008      	b.n	800bba8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800bb96:	f7f7 f8d5 	bl	8002d44 <HAL_GetTick>
 800bb9a:	4602      	mov	r2, r0
 800bb9c:	68bb      	ldr	r3, [r7, #8]
 800bb9e:	1ad3      	subs	r3, r2, r3
 800bba0:	2b02      	cmp	r3, #2
 800bba2:	d901      	bls.n	800bba8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800bba4:	2303      	movs	r3, #3
 800bba6:	e086      	b.n	800bcb6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800bba8:	4b45      	ldr	r3, [pc, #276]	; (800bcc0 <RCCEx_PLL3_Config+0x15c>)
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d1f0      	bne.n	800bb96 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800bbb4:	4b42      	ldr	r3, [pc, #264]	; (800bcc0 <RCCEx_PLL3_Config+0x15c>)
 800bbb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bbb8:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	051b      	lsls	r3, r3, #20
 800bbc2:	493f      	ldr	r1, [pc, #252]	; (800bcc0 <RCCEx_PLL3_Config+0x15c>)
 800bbc4:	4313      	orrs	r3, r2
 800bbc6:	628b      	str	r3, [r1, #40]	; 0x28
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	685b      	ldr	r3, [r3, #4]
 800bbcc:	3b01      	subs	r3, #1
 800bbce:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	689b      	ldr	r3, [r3, #8]
 800bbd6:	3b01      	subs	r3, #1
 800bbd8:	025b      	lsls	r3, r3, #9
 800bbda:	b29b      	uxth	r3, r3
 800bbdc:	431a      	orrs	r2, r3
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	68db      	ldr	r3, [r3, #12]
 800bbe2:	3b01      	subs	r3, #1
 800bbe4:	041b      	lsls	r3, r3, #16
 800bbe6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800bbea:	431a      	orrs	r2, r3
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	691b      	ldr	r3, [r3, #16]
 800bbf0:	3b01      	subs	r3, #1
 800bbf2:	061b      	lsls	r3, r3, #24
 800bbf4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800bbf8:	4931      	ldr	r1, [pc, #196]	; (800bcc0 <RCCEx_PLL3_Config+0x15c>)
 800bbfa:	4313      	orrs	r3, r2
 800bbfc:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800bbfe:	4b30      	ldr	r3, [pc, #192]	; (800bcc0 <RCCEx_PLL3_Config+0x15c>)
 800bc00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc02:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	695b      	ldr	r3, [r3, #20]
 800bc0a:	492d      	ldr	r1, [pc, #180]	; (800bcc0 <RCCEx_PLL3_Config+0x15c>)
 800bc0c:	4313      	orrs	r3, r2
 800bc0e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800bc10:	4b2b      	ldr	r3, [pc, #172]	; (800bcc0 <RCCEx_PLL3_Config+0x15c>)
 800bc12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc14:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	699b      	ldr	r3, [r3, #24]
 800bc1c:	4928      	ldr	r1, [pc, #160]	; (800bcc0 <RCCEx_PLL3_Config+0x15c>)
 800bc1e:	4313      	orrs	r3, r2
 800bc20:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800bc22:	4b27      	ldr	r3, [pc, #156]	; (800bcc0 <RCCEx_PLL3_Config+0x15c>)
 800bc24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc26:	4a26      	ldr	r2, [pc, #152]	; (800bcc0 <RCCEx_PLL3_Config+0x15c>)
 800bc28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bc2c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800bc2e:	4b24      	ldr	r3, [pc, #144]	; (800bcc0 <RCCEx_PLL3_Config+0x15c>)
 800bc30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bc32:	4b24      	ldr	r3, [pc, #144]	; (800bcc4 <RCCEx_PLL3_Config+0x160>)
 800bc34:	4013      	ands	r3, r2
 800bc36:	687a      	ldr	r2, [r7, #4]
 800bc38:	69d2      	ldr	r2, [r2, #28]
 800bc3a:	00d2      	lsls	r2, r2, #3
 800bc3c:	4920      	ldr	r1, [pc, #128]	; (800bcc0 <RCCEx_PLL3_Config+0x15c>)
 800bc3e:	4313      	orrs	r3, r2
 800bc40:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800bc42:	4b1f      	ldr	r3, [pc, #124]	; (800bcc0 <RCCEx_PLL3_Config+0x15c>)
 800bc44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc46:	4a1e      	ldr	r2, [pc, #120]	; (800bcc0 <RCCEx_PLL3_Config+0x15c>)
 800bc48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bc4c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800bc4e:	683b      	ldr	r3, [r7, #0]
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d106      	bne.n	800bc62 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800bc54:	4b1a      	ldr	r3, [pc, #104]	; (800bcc0 <RCCEx_PLL3_Config+0x15c>)
 800bc56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc58:	4a19      	ldr	r2, [pc, #100]	; (800bcc0 <RCCEx_PLL3_Config+0x15c>)
 800bc5a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800bc5e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800bc60:	e00f      	b.n	800bc82 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800bc62:	683b      	ldr	r3, [r7, #0]
 800bc64:	2b01      	cmp	r3, #1
 800bc66:	d106      	bne.n	800bc76 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800bc68:	4b15      	ldr	r3, [pc, #84]	; (800bcc0 <RCCEx_PLL3_Config+0x15c>)
 800bc6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc6c:	4a14      	ldr	r2, [pc, #80]	; (800bcc0 <RCCEx_PLL3_Config+0x15c>)
 800bc6e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800bc72:	62d3      	str	r3, [r2, #44]	; 0x2c
 800bc74:	e005      	b.n	800bc82 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800bc76:	4b12      	ldr	r3, [pc, #72]	; (800bcc0 <RCCEx_PLL3_Config+0x15c>)
 800bc78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc7a:	4a11      	ldr	r2, [pc, #68]	; (800bcc0 <RCCEx_PLL3_Config+0x15c>)
 800bc7c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800bc80:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800bc82:	4b0f      	ldr	r3, [pc, #60]	; (800bcc0 <RCCEx_PLL3_Config+0x15c>)
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	4a0e      	ldr	r2, [pc, #56]	; (800bcc0 <RCCEx_PLL3_Config+0x15c>)
 800bc88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bc8c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bc8e:	f7f7 f859 	bl	8002d44 <HAL_GetTick>
 800bc92:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800bc94:	e008      	b.n	800bca8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800bc96:	f7f7 f855 	bl	8002d44 <HAL_GetTick>
 800bc9a:	4602      	mov	r2, r0
 800bc9c:	68bb      	ldr	r3, [r7, #8]
 800bc9e:	1ad3      	subs	r3, r2, r3
 800bca0:	2b02      	cmp	r3, #2
 800bca2:	d901      	bls.n	800bca8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800bca4:	2303      	movs	r3, #3
 800bca6:	e006      	b.n	800bcb6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800bca8:	4b05      	ldr	r3, [pc, #20]	; (800bcc0 <RCCEx_PLL3_Config+0x15c>)
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d0f0      	beq.n	800bc96 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800bcb4:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcb6:	4618      	mov	r0, r3
 800bcb8:	3710      	adds	r7, #16
 800bcba:	46bd      	mov	sp, r7
 800bcbc:	bd80      	pop	{r7, pc}
 800bcbe:	bf00      	nop
 800bcc0:	58024400 	.word	0x58024400
 800bcc4:	ffff0007 	.word	0xffff0007

0800bcc8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bcc8:	b580      	push	{r7, lr}
 800bcca:	b084      	sub	sp, #16
 800bccc:	af00      	add	r7, sp, #0
 800bcce:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d101      	bne.n	800bcda <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bcd6:	2301      	movs	r3, #1
 800bcd8:	e10f      	b.n	800befa <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	2200      	movs	r2, #0
 800bcde:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	4a87      	ldr	r2, [pc, #540]	; (800bf04 <HAL_SPI_Init+0x23c>)
 800bce6:	4293      	cmp	r3, r2
 800bce8:	d00f      	beq.n	800bd0a <HAL_SPI_Init+0x42>
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	4a86      	ldr	r2, [pc, #536]	; (800bf08 <HAL_SPI_Init+0x240>)
 800bcf0:	4293      	cmp	r3, r2
 800bcf2:	d00a      	beq.n	800bd0a <HAL_SPI_Init+0x42>
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	4a84      	ldr	r2, [pc, #528]	; (800bf0c <HAL_SPI_Init+0x244>)
 800bcfa:	4293      	cmp	r3, r2
 800bcfc:	d005      	beq.n	800bd0a <HAL_SPI_Init+0x42>
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	68db      	ldr	r3, [r3, #12]
 800bd02:	2b0f      	cmp	r3, #15
 800bd04:	d901      	bls.n	800bd0a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800bd06:	2301      	movs	r3, #1
 800bd08:	e0f7      	b.n	800befa <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800bd0a:	6878      	ldr	r0, [r7, #4]
 800bd0c:	f000 f900 	bl	800bf10 <SPI_GetPacketSize>
 800bd10:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	4a7b      	ldr	r2, [pc, #492]	; (800bf04 <HAL_SPI_Init+0x23c>)
 800bd18:	4293      	cmp	r3, r2
 800bd1a:	d00c      	beq.n	800bd36 <HAL_SPI_Init+0x6e>
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	4a79      	ldr	r2, [pc, #484]	; (800bf08 <HAL_SPI_Init+0x240>)
 800bd22:	4293      	cmp	r3, r2
 800bd24:	d007      	beq.n	800bd36 <HAL_SPI_Init+0x6e>
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	4a78      	ldr	r2, [pc, #480]	; (800bf0c <HAL_SPI_Init+0x244>)
 800bd2c:	4293      	cmp	r3, r2
 800bd2e:	d002      	beq.n	800bd36 <HAL_SPI_Init+0x6e>
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	2b08      	cmp	r3, #8
 800bd34:	d811      	bhi.n	800bd5a <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800bd3a:	4a72      	ldr	r2, [pc, #456]	; (800bf04 <HAL_SPI_Init+0x23c>)
 800bd3c:	4293      	cmp	r3, r2
 800bd3e:	d009      	beq.n	800bd54 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	4a70      	ldr	r2, [pc, #448]	; (800bf08 <HAL_SPI_Init+0x240>)
 800bd46:	4293      	cmp	r3, r2
 800bd48:	d004      	beq.n	800bd54 <HAL_SPI_Init+0x8c>
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	4a6f      	ldr	r2, [pc, #444]	; (800bf0c <HAL_SPI_Init+0x244>)
 800bd50:	4293      	cmp	r3, r2
 800bd52:	d104      	bne.n	800bd5e <HAL_SPI_Init+0x96>
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	2b10      	cmp	r3, #16
 800bd58:	d901      	bls.n	800bd5e <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800bd5a:	2301      	movs	r3, #1
 800bd5c:	e0cd      	b.n	800befa <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800bd64:	b2db      	uxtb	r3, r3
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d106      	bne.n	800bd78 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	2200      	movs	r2, #0
 800bd6e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800bd72:	6878      	ldr	r0, [r7, #4]
 800bd74:	f7f6 fb16 	bl	80023a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	2202      	movs	r2, #2
 800bd7c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	681a      	ldr	r2, [r3, #0]
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	f022 0201 	bic.w	r2, r2, #1
 800bd8e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	689b      	ldr	r3, [r3, #8]
 800bd96:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800bd9a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	699b      	ldr	r3, [r3, #24]
 800bda0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bda4:	d119      	bne.n	800bdda <HAL_SPI_Init+0x112>
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	685b      	ldr	r3, [r3, #4]
 800bdaa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bdae:	d103      	bne.n	800bdb8 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d008      	beq.n	800bdca <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d10c      	bne.n	800bdda <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800bdc4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bdc8:	d107      	bne.n	800bdda <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	681a      	ldr	r2, [r3, #0]
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800bdd8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	685b      	ldr	r3, [r3, #4]
 800bdde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d00f      	beq.n	800be06 <HAL_SPI_Init+0x13e>
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	68db      	ldr	r3, [r3, #12]
 800bdea:	2b06      	cmp	r3, #6
 800bdec:	d90b      	bls.n	800be06 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	430a      	orrs	r2, r1
 800be02:	601a      	str	r2, [r3, #0]
 800be04:	e007      	b.n	800be16 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	681a      	ldr	r2, [r3, #0]
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800be14:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	69da      	ldr	r2, [r3, #28]
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be1e:	431a      	orrs	r2, r3
 800be20:	68bb      	ldr	r3, [r7, #8]
 800be22:	431a      	orrs	r2, r3
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be28:	ea42 0103 	orr.w	r1, r2, r3
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	68da      	ldr	r2, [r3, #12]
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	430a      	orrs	r2, r1
 800be36:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be40:	431a      	orrs	r2, r3
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be46:	431a      	orrs	r2, r3
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	699b      	ldr	r3, [r3, #24]
 800be4c:	431a      	orrs	r2, r3
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	691b      	ldr	r3, [r3, #16]
 800be52:	431a      	orrs	r2, r3
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	695b      	ldr	r3, [r3, #20]
 800be58:	431a      	orrs	r2, r3
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	6a1b      	ldr	r3, [r3, #32]
 800be5e:	431a      	orrs	r2, r3
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	685b      	ldr	r3, [r3, #4]
 800be64:	431a      	orrs	r2, r3
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800be6a:	431a      	orrs	r2, r3
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	689b      	ldr	r3, [r3, #8]
 800be70:	431a      	orrs	r2, r3
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800be76:	ea42 0103 	orr.w	r1, r2, r3
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	430a      	orrs	r2, r1
 800be84:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	685b      	ldr	r3, [r3, #4]
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d113      	bne.n	800beb6 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	689b      	ldr	r3, [r3, #8]
 800be94:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800bea0:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	689b      	ldr	r3, [r3, #8]
 800bea8:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800beb4:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	f022 0201 	bic.w	r2, r2, #1
 800bec4:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	685b      	ldr	r3, [r3, #4]
 800beca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bece:	2b00      	cmp	r3, #0
 800bed0:	d00a      	beq.n	800bee8 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	68db      	ldr	r3, [r3, #12]
 800bed8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	430a      	orrs	r2, r1
 800bee6:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	2200      	movs	r2, #0
 800beec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	2201      	movs	r2, #1
 800bef4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800bef8:	2300      	movs	r3, #0
}
 800befa:	4618      	mov	r0, r3
 800befc:	3710      	adds	r7, #16
 800befe:	46bd      	mov	sp, r7
 800bf00:	bd80      	pop	{r7, pc}
 800bf02:	bf00      	nop
 800bf04:	40013000 	.word	0x40013000
 800bf08:	40003800 	.word	0x40003800
 800bf0c:	40003c00 	.word	0x40003c00

0800bf10 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800bf10:	b480      	push	{r7}
 800bf12:	b085      	sub	sp, #20
 800bf14:	af00      	add	r7, sp, #0
 800bf16:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bf1c:	095b      	lsrs	r3, r3, #5
 800bf1e:	3301      	adds	r3, #1
 800bf20:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	68db      	ldr	r3, [r3, #12]
 800bf26:	3301      	adds	r3, #1
 800bf28:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800bf2a:	68bb      	ldr	r3, [r7, #8]
 800bf2c:	3307      	adds	r3, #7
 800bf2e:	08db      	lsrs	r3, r3, #3
 800bf30:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800bf32:	68bb      	ldr	r3, [r7, #8]
 800bf34:	68fa      	ldr	r2, [r7, #12]
 800bf36:	fb02 f303 	mul.w	r3, r2, r3
}
 800bf3a:	4618      	mov	r0, r3
 800bf3c:	3714      	adds	r7, #20
 800bf3e:	46bd      	mov	sp, r7
 800bf40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf44:	4770      	bx	lr

0800bf46 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bf46:	b580      	push	{r7, lr}
 800bf48:	b082      	sub	sp, #8
 800bf4a:	af00      	add	r7, sp, #0
 800bf4c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d101      	bne.n	800bf58 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bf54:	2301      	movs	r3, #1
 800bf56:	e049      	b.n	800bfec <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bf5e:	b2db      	uxtb	r3, r3
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d106      	bne.n	800bf72 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	2200      	movs	r2, #0
 800bf68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bf6c:	6878      	ldr	r0, [r7, #4]
 800bf6e:	f7f6 facf 	bl	8002510 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	2202      	movs	r2, #2
 800bf76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	681a      	ldr	r2, [r3, #0]
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	3304      	adds	r3, #4
 800bf82:	4619      	mov	r1, r3
 800bf84:	4610      	mov	r0, r2
 800bf86:	f000 ff41 	bl	800ce0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	2201      	movs	r2, #1
 800bf8e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	2201      	movs	r2, #1
 800bf96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	2201      	movs	r2, #1
 800bf9e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	2201      	movs	r2, #1
 800bfa6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	2201      	movs	r2, #1
 800bfae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	2201      	movs	r2, #1
 800bfb6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	2201      	movs	r2, #1
 800bfbe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	2201      	movs	r2, #1
 800bfc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	2201      	movs	r2, #1
 800bfce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	2201      	movs	r2, #1
 800bfd6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	2201      	movs	r2, #1
 800bfde:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	2201      	movs	r2, #1
 800bfe6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bfea:	2300      	movs	r3, #0
}
 800bfec:	4618      	mov	r0, r3
 800bfee:	3708      	adds	r7, #8
 800bff0:	46bd      	mov	sp, r7
 800bff2:	bd80      	pop	{r7, pc}

0800bff4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800bff4:	b480      	push	{r7}
 800bff6:	b085      	sub	sp, #20
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c002:	b2db      	uxtb	r3, r3
 800c004:	2b01      	cmp	r3, #1
 800c006:	d001      	beq.n	800c00c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800c008:	2301      	movs	r3, #1
 800c00a:	e04c      	b.n	800c0a6 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	2202      	movs	r2, #2
 800c010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	4a26      	ldr	r2, [pc, #152]	; (800c0b4 <HAL_TIM_Base_Start+0xc0>)
 800c01a:	4293      	cmp	r3, r2
 800c01c:	d022      	beq.n	800c064 <HAL_TIM_Base_Start+0x70>
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c026:	d01d      	beq.n	800c064 <HAL_TIM_Base_Start+0x70>
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	4a22      	ldr	r2, [pc, #136]	; (800c0b8 <HAL_TIM_Base_Start+0xc4>)
 800c02e:	4293      	cmp	r3, r2
 800c030:	d018      	beq.n	800c064 <HAL_TIM_Base_Start+0x70>
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	4a21      	ldr	r2, [pc, #132]	; (800c0bc <HAL_TIM_Base_Start+0xc8>)
 800c038:	4293      	cmp	r3, r2
 800c03a:	d013      	beq.n	800c064 <HAL_TIM_Base_Start+0x70>
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	4a1f      	ldr	r2, [pc, #124]	; (800c0c0 <HAL_TIM_Base_Start+0xcc>)
 800c042:	4293      	cmp	r3, r2
 800c044:	d00e      	beq.n	800c064 <HAL_TIM_Base_Start+0x70>
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	4a1e      	ldr	r2, [pc, #120]	; (800c0c4 <HAL_TIM_Base_Start+0xd0>)
 800c04c:	4293      	cmp	r3, r2
 800c04e:	d009      	beq.n	800c064 <HAL_TIM_Base_Start+0x70>
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	4a1c      	ldr	r2, [pc, #112]	; (800c0c8 <HAL_TIM_Base_Start+0xd4>)
 800c056:	4293      	cmp	r3, r2
 800c058:	d004      	beq.n	800c064 <HAL_TIM_Base_Start+0x70>
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	4a1b      	ldr	r2, [pc, #108]	; (800c0cc <HAL_TIM_Base_Start+0xd8>)
 800c060:	4293      	cmp	r3, r2
 800c062:	d115      	bne.n	800c090 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	689a      	ldr	r2, [r3, #8]
 800c06a:	4b19      	ldr	r3, [pc, #100]	; (800c0d0 <HAL_TIM_Base_Start+0xdc>)
 800c06c:	4013      	ands	r3, r2
 800c06e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	2b06      	cmp	r3, #6
 800c074:	d015      	beq.n	800c0a2 <HAL_TIM_Base_Start+0xae>
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c07c:	d011      	beq.n	800c0a2 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	681a      	ldr	r2, [r3, #0]
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	f042 0201 	orr.w	r2, r2, #1
 800c08c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c08e:	e008      	b.n	800c0a2 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	681a      	ldr	r2, [r3, #0]
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	f042 0201 	orr.w	r2, r2, #1
 800c09e:	601a      	str	r2, [r3, #0]
 800c0a0:	e000      	b.n	800c0a4 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c0a2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c0a4:	2300      	movs	r3, #0
}
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	3714      	adds	r7, #20
 800c0aa:	46bd      	mov	sp, r7
 800c0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b0:	4770      	bx	lr
 800c0b2:	bf00      	nop
 800c0b4:	40010000 	.word	0x40010000
 800c0b8:	40000400 	.word	0x40000400
 800c0bc:	40000800 	.word	0x40000800
 800c0c0:	40000c00 	.word	0x40000c00
 800c0c4:	40010400 	.word	0x40010400
 800c0c8:	40001800 	.word	0x40001800
 800c0cc:	40014000 	.word	0x40014000
 800c0d0:	00010007 	.word	0x00010007

0800c0d4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800c0d4:	b480      	push	{r7}
 800c0d6:	b083      	sub	sp, #12
 800c0d8:	af00      	add	r7, sp, #0
 800c0da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	6a1a      	ldr	r2, [r3, #32]
 800c0e2:	f241 1311 	movw	r3, #4369	; 0x1111
 800c0e6:	4013      	ands	r3, r2
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d10f      	bne.n	800c10c <HAL_TIM_Base_Stop+0x38>
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	6a1a      	ldr	r2, [r3, #32]
 800c0f2:	f240 4344 	movw	r3, #1092	; 0x444
 800c0f6:	4013      	ands	r3, r2
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d107      	bne.n	800c10c <HAL_TIM_Base_Stop+0x38>
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	681a      	ldr	r2, [r3, #0]
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	f022 0201 	bic.w	r2, r2, #1
 800c10a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	2201      	movs	r2, #1
 800c110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800c114:	2300      	movs	r3, #0
}
 800c116:	4618      	mov	r0, r3
 800c118:	370c      	adds	r7, #12
 800c11a:	46bd      	mov	sp, r7
 800c11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c120:	4770      	bx	lr
	...

0800c124 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c124:	b480      	push	{r7}
 800c126:	b085      	sub	sp, #20
 800c128:	af00      	add	r7, sp, #0
 800c12a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c132:	b2db      	uxtb	r3, r3
 800c134:	2b01      	cmp	r3, #1
 800c136:	d001      	beq.n	800c13c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c138:	2301      	movs	r3, #1
 800c13a:	e054      	b.n	800c1e6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	2202      	movs	r2, #2
 800c140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	68da      	ldr	r2, [r3, #12]
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	f042 0201 	orr.w	r2, r2, #1
 800c152:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	4a26      	ldr	r2, [pc, #152]	; (800c1f4 <HAL_TIM_Base_Start_IT+0xd0>)
 800c15a:	4293      	cmp	r3, r2
 800c15c:	d022      	beq.n	800c1a4 <HAL_TIM_Base_Start_IT+0x80>
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c166:	d01d      	beq.n	800c1a4 <HAL_TIM_Base_Start_IT+0x80>
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	4a22      	ldr	r2, [pc, #136]	; (800c1f8 <HAL_TIM_Base_Start_IT+0xd4>)
 800c16e:	4293      	cmp	r3, r2
 800c170:	d018      	beq.n	800c1a4 <HAL_TIM_Base_Start_IT+0x80>
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	4a21      	ldr	r2, [pc, #132]	; (800c1fc <HAL_TIM_Base_Start_IT+0xd8>)
 800c178:	4293      	cmp	r3, r2
 800c17a:	d013      	beq.n	800c1a4 <HAL_TIM_Base_Start_IT+0x80>
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	4a1f      	ldr	r2, [pc, #124]	; (800c200 <HAL_TIM_Base_Start_IT+0xdc>)
 800c182:	4293      	cmp	r3, r2
 800c184:	d00e      	beq.n	800c1a4 <HAL_TIM_Base_Start_IT+0x80>
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	4a1e      	ldr	r2, [pc, #120]	; (800c204 <HAL_TIM_Base_Start_IT+0xe0>)
 800c18c:	4293      	cmp	r3, r2
 800c18e:	d009      	beq.n	800c1a4 <HAL_TIM_Base_Start_IT+0x80>
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	4a1c      	ldr	r2, [pc, #112]	; (800c208 <HAL_TIM_Base_Start_IT+0xe4>)
 800c196:	4293      	cmp	r3, r2
 800c198:	d004      	beq.n	800c1a4 <HAL_TIM_Base_Start_IT+0x80>
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	4a1b      	ldr	r2, [pc, #108]	; (800c20c <HAL_TIM_Base_Start_IT+0xe8>)
 800c1a0:	4293      	cmp	r3, r2
 800c1a2:	d115      	bne.n	800c1d0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	689a      	ldr	r2, [r3, #8]
 800c1aa:	4b19      	ldr	r3, [pc, #100]	; (800c210 <HAL_TIM_Base_Start_IT+0xec>)
 800c1ac:	4013      	ands	r3, r2
 800c1ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	2b06      	cmp	r3, #6
 800c1b4:	d015      	beq.n	800c1e2 <HAL_TIM_Base_Start_IT+0xbe>
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c1bc:	d011      	beq.n	800c1e2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	681a      	ldr	r2, [r3, #0]
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	f042 0201 	orr.w	r2, r2, #1
 800c1cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c1ce:	e008      	b.n	800c1e2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	681a      	ldr	r2, [r3, #0]
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	f042 0201 	orr.w	r2, r2, #1
 800c1de:	601a      	str	r2, [r3, #0]
 800c1e0:	e000      	b.n	800c1e4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c1e2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c1e4:	2300      	movs	r3, #0
}
 800c1e6:	4618      	mov	r0, r3
 800c1e8:	3714      	adds	r7, #20
 800c1ea:	46bd      	mov	sp, r7
 800c1ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1f0:	4770      	bx	lr
 800c1f2:	bf00      	nop
 800c1f4:	40010000 	.word	0x40010000
 800c1f8:	40000400 	.word	0x40000400
 800c1fc:	40000800 	.word	0x40000800
 800c200:	40000c00 	.word	0x40000c00
 800c204:	40010400 	.word	0x40010400
 800c208:	40001800 	.word	0x40001800
 800c20c:	40014000 	.word	0x40014000
 800c210:	00010007 	.word	0x00010007

0800c214 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c214:	b580      	push	{r7, lr}
 800c216:	b084      	sub	sp, #16
 800c218:	af00      	add	r7, sp, #0
 800c21a:	6078      	str	r0, [r7, #4]
 800c21c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c21e:	2300      	movs	r3, #0
 800c220:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c222:	683b      	ldr	r3, [r7, #0]
 800c224:	2b00      	cmp	r3, #0
 800c226:	d109      	bne.n	800c23c <HAL_TIM_OC_Start_IT+0x28>
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c22e:	b2db      	uxtb	r3, r3
 800c230:	2b01      	cmp	r3, #1
 800c232:	bf14      	ite	ne
 800c234:	2301      	movne	r3, #1
 800c236:	2300      	moveq	r3, #0
 800c238:	b2db      	uxtb	r3, r3
 800c23a:	e03c      	b.n	800c2b6 <HAL_TIM_OC_Start_IT+0xa2>
 800c23c:	683b      	ldr	r3, [r7, #0]
 800c23e:	2b04      	cmp	r3, #4
 800c240:	d109      	bne.n	800c256 <HAL_TIM_OC_Start_IT+0x42>
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800c248:	b2db      	uxtb	r3, r3
 800c24a:	2b01      	cmp	r3, #1
 800c24c:	bf14      	ite	ne
 800c24e:	2301      	movne	r3, #1
 800c250:	2300      	moveq	r3, #0
 800c252:	b2db      	uxtb	r3, r3
 800c254:	e02f      	b.n	800c2b6 <HAL_TIM_OC_Start_IT+0xa2>
 800c256:	683b      	ldr	r3, [r7, #0]
 800c258:	2b08      	cmp	r3, #8
 800c25a:	d109      	bne.n	800c270 <HAL_TIM_OC_Start_IT+0x5c>
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c262:	b2db      	uxtb	r3, r3
 800c264:	2b01      	cmp	r3, #1
 800c266:	bf14      	ite	ne
 800c268:	2301      	movne	r3, #1
 800c26a:	2300      	moveq	r3, #0
 800c26c:	b2db      	uxtb	r3, r3
 800c26e:	e022      	b.n	800c2b6 <HAL_TIM_OC_Start_IT+0xa2>
 800c270:	683b      	ldr	r3, [r7, #0]
 800c272:	2b0c      	cmp	r3, #12
 800c274:	d109      	bne.n	800c28a <HAL_TIM_OC_Start_IT+0x76>
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c27c:	b2db      	uxtb	r3, r3
 800c27e:	2b01      	cmp	r3, #1
 800c280:	bf14      	ite	ne
 800c282:	2301      	movne	r3, #1
 800c284:	2300      	moveq	r3, #0
 800c286:	b2db      	uxtb	r3, r3
 800c288:	e015      	b.n	800c2b6 <HAL_TIM_OC_Start_IT+0xa2>
 800c28a:	683b      	ldr	r3, [r7, #0]
 800c28c:	2b10      	cmp	r3, #16
 800c28e:	d109      	bne.n	800c2a4 <HAL_TIM_OC_Start_IT+0x90>
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c296:	b2db      	uxtb	r3, r3
 800c298:	2b01      	cmp	r3, #1
 800c29a:	bf14      	ite	ne
 800c29c:	2301      	movne	r3, #1
 800c29e:	2300      	moveq	r3, #0
 800c2a0:	b2db      	uxtb	r3, r3
 800c2a2:	e008      	b.n	800c2b6 <HAL_TIM_OC_Start_IT+0xa2>
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800c2aa:	b2db      	uxtb	r3, r3
 800c2ac:	2b01      	cmp	r3, #1
 800c2ae:	bf14      	ite	ne
 800c2b0:	2301      	movne	r3, #1
 800c2b2:	2300      	moveq	r3, #0
 800c2b4:	b2db      	uxtb	r3, r3
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d001      	beq.n	800c2be <HAL_TIM_OC_Start_IT+0xaa>
  {
    return HAL_ERROR;
 800c2ba:	2301      	movs	r3, #1
 800c2bc:	e0ec      	b.n	800c498 <HAL_TIM_OC_Start_IT+0x284>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c2be:	683b      	ldr	r3, [r7, #0]
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d104      	bne.n	800c2ce <HAL_TIM_OC_Start_IT+0xba>
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	2202      	movs	r2, #2
 800c2c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c2cc:	e023      	b.n	800c316 <HAL_TIM_OC_Start_IT+0x102>
 800c2ce:	683b      	ldr	r3, [r7, #0]
 800c2d0:	2b04      	cmp	r3, #4
 800c2d2:	d104      	bne.n	800c2de <HAL_TIM_OC_Start_IT+0xca>
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	2202      	movs	r2, #2
 800c2d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c2dc:	e01b      	b.n	800c316 <HAL_TIM_OC_Start_IT+0x102>
 800c2de:	683b      	ldr	r3, [r7, #0]
 800c2e0:	2b08      	cmp	r3, #8
 800c2e2:	d104      	bne.n	800c2ee <HAL_TIM_OC_Start_IT+0xda>
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	2202      	movs	r2, #2
 800c2e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c2ec:	e013      	b.n	800c316 <HAL_TIM_OC_Start_IT+0x102>
 800c2ee:	683b      	ldr	r3, [r7, #0]
 800c2f0:	2b0c      	cmp	r3, #12
 800c2f2:	d104      	bne.n	800c2fe <HAL_TIM_OC_Start_IT+0xea>
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	2202      	movs	r2, #2
 800c2f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c2fc:	e00b      	b.n	800c316 <HAL_TIM_OC_Start_IT+0x102>
 800c2fe:	683b      	ldr	r3, [r7, #0]
 800c300:	2b10      	cmp	r3, #16
 800c302:	d104      	bne.n	800c30e <HAL_TIM_OC_Start_IT+0xfa>
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	2202      	movs	r2, #2
 800c308:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c30c:	e003      	b.n	800c316 <HAL_TIM_OC_Start_IT+0x102>
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	2202      	movs	r2, #2
 800c312:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 800c316:	683b      	ldr	r3, [r7, #0]
 800c318:	2b0c      	cmp	r3, #12
 800c31a:	d841      	bhi.n	800c3a0 <HAL_TIM_OC_Start_IT+0x18c>
 800c31c:	a201      	add	r2, pc, #4	; (adr r2, 800c324 <HAL_TIM_OC_Start_IT+0x110>)
 800c31e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c322:	bf00      	nop
 800c324:	0800c359 	.word	0x0800c359
 800c328:	0800c3a1 	.word	0x0800c3a1
 800c32c:	0800c3a1 	.word	0x0800c3a1
 800c330:	0800c3a1 	.word	0x0800c3a1
 800c334:	0800c36b 	.word	0x0800c36b
 800c338:	0800c3a1 	.word	0x0800c3a1
 800c33c:	0800c3a1 	.word	0x0800c3a1
 800c340:	0800c3a1 	.word	0x0800c3a1
 800c344:	0800c37d 	.word	0x0800c37d
 800c348:	0800c3a1 	.word	0x0800c3a1
 800c34c:	0800c3a1 	.word	0x0800c3a1
 800c350:	0800c3a1 	.word	0x0800c3a1
 800c354:	0800c38f 	.word	0x0800c38f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	68da      	ldr	r2, [r3, #12]
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	f042 0202 	orr.w	r2, r2, #2
 800c366:	60da      	str	r2, [r3, #12]
      break;
 800c368:	e01d      	b.n	800c3a6 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	68da      	ldr	r2, [r3, #12]
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	f042 0204 	orr.w	r2, r2, #4
 800c378:	60da      	str	r2, [r3, #12]
      break;
 800c37a:	e014      	b.n	800c3a6 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	68da      	ldr	r2, [r3, #12]
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	f042 0208 	orr.w	r2, r2, #8
 800c38a:	60da      	str	r2, [r3, #12]
      break;
 800c38c:	e00b      	b.n	800c3a6 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	68da      	ldr	r2, [r3, #12]
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	f042 0210 	orr.w	r2, r2, #16
 800c39c:	60da      	str	r2, [r3, #12]
      break;
 800c39e:	e002      	b.n	800c3a6 <HAL_TIM_OC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800c3a0:	2301      	movs	r3, #1
 800c3a2:	73fb      	strb	r3, [r7, #15]
      break;
 800c3a4:	bf00      	nop
  }

  if (status == HAL_OK)
 800c3a6:	7bfb      	ldrb	r3, [r7, #15]
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d174      	bne.n	800c496 <HAL_TIM_OC_Start_IT+0x282>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	2201      	movs	r2, #1
 800c3b2:	6839      	ldr	r1, [r7, #0]
 800c3b4:	4618      	mov	r0, r3
 800c3b6:	f001 f943 	bl	800d640 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	4a38      	ldr	r2, [pc, #224]	; (800c4a0 <HAL_TIM_OC_Start_IT+0x28c>)
 800c3c0:	4293      	cmp	r3, r2
 800c3c2:	d013      	beq.n	800c3ec <HAL_TIM_OC_Start_IT+0x1d8>
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	4a36      	ldr	r2, [pc, #216]	; (800c4a4 <HAL_TIM_OC_Start_IT+0x290>)
 800c3ca:	4293      	cmp	r3, r2
 800c3cc:	d00e      	beq.n	800c3ec <HAL_TIM_OC_Start_IT+0x1d8>
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	4a35      	ldr	r2, [pc, #212]	; (800c4a8 <HAL_TIM_OC_Start_IT+0x294>)
 800c3d4:	4293      	cmp	r3, r2
 800c3d6:	d009      	beq.n	800c3ec <HAL_TIM_OC_Start_IT+0x1d8>
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	4a33      	ldr	r2, [pc, #204]	; (800c4ac <HAL_TIM_OC_Start_IT+0x298>)
 800c3de:	4293      	cmp	r3, r2
 800c3e0:	d004      	beq.n	800c3ec <HAL_TIM_OC_Start_IT+0x1d8>
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	4a32      	ldr	r2, [pc, #200]	; (800c4b0 <HAL_TIM_OC_Start_IT+0x29c>)
 800c3e8:	4293      	cmp	r3, r2
 800c3ea:	d101      	bne.n	800c3f0 <HAL_TIM_OC_Start_IT+0x1dc>
 800c3ec:	2301      	movs	r3, #1
 800c3ee:	e000      	b.n	800c3f2 <HAL_TIM_OC_Start_IT+0x1de>
 800c3f0:	2300      	movs	r3, #0
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d007      	beq.n	800c406 <HAL_TIM_OC_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c404:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	4a25      	ldr	r2, [pc, #148]	; (800c4a0 <HAL_TIM_OC_Start_IT+0x28c>)
 800c40c:	4293      	cmp	r3, r2
 800c40e:	d022      	beq.n	800c456 <HAL_TIM_OC_Start_IT+0x242>
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c418:	d01d      	beq.n	800c456 <HAL_TIM_OC_Start_IT+0x242>
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	4a25      	ldr	r2, [pc, #148]	; (800c4b4 <HAL_TIM_OC_Start_IT+0x2a0>)
 800c420:	4293      	cmp	r3, r2
 800c422:	d018      	beq.n	800c456 <HAL_TIM_OC_Start_IT+0x242>
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	4a23      	ldr	r2, [pc, #140]	; (800c4b8 <HAL_TIM_OC_Start_IT+0x2a4>)
 800c42a:	4293      	cmp	r3, r2
 800c42c:	d013      	beq.n	800c456 <HAL_TIM_OC_Start_IT+0x242>
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	4a22      	ldr	r2, [pc, #136]	; (800c4bc <HAL_TIM_OC_Start_IT+0x2a8>)
 800c434:	4293      	cmp	r3, r2
 800c436:	d00e      	beq.n	800c456 <HAL_TIM_OC_Start_IT+0x242>
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	4a19      	ldr	r2, [pc, #100]	; (800c4a4 <HAL_TIM_OC_Start_IT+0x290>)
 800c43e:	4293      	cmp	r3, r2
 800c440:	d009      	beq.n	800c456 <HAL_TIM_OC_Start_IT+0x242>
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	4a1e      	ldr	r2, [pc, #120]	; (800c4c0 <HAL_TIM_OC_Start_IT+0x2ac>)
 800c448:	4293      	cmp	r3, r2
 800c44a:	d004      	beq.n	800c456 <HAL_TIM_OC_Start_IT+0x242>
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	4a15      	ldr	r2, [pc, #84]	; (800c4a8 <HAL_TIM_OC_Start_IT+0x294>)
 800c452:	4293      	cmp	r3, r2
 800c454:	d115      	bne.n	800c482 <HAL_TIM_OC_Start_IT+0x26e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	689a      	ldr	r2, [r3, #8]
 800c45c:	4b19      	ldr	r3, [pc, #100]	; (800c4c4 <HAL_TIM_OC_Start_IT+0x2b0>)
 800c45e:	4013      	ands	r3, r2
 800c460:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c462:	68bb      	ldr	r3, [r7, #8]
 800c464:	2b06      	cmp	r3, #6
 800c466:	d015      	beq.n	800c494 <HAL_TIM_OC_Start_IT+0x280>
 800c468:	68bb      	ldr	r3, [r7, #8]
 800c46a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c46e:	d011      	beq.n	800c494 <HAL_TIM_OC_Start_IT+0x280>
      {
        __HAL_TIM_ENABLE(htim);
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	681a      	ldr	r2, [r3, #0]
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	f042 0201 	orr.w	r2, r2, #1
 800c47e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c480:	e008      	b.n	800c494 <HAL_TIM_OC_Start_IT+0x280>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	681a      	ldr	r2, [r3, #0]
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	f042 0201 	orr.w	r2, r2, #1
 800c490:	601a      	str	r2, [r3, #0]
 800c492:	e000      	b.n	800c496 <HAL_TIM_OC_Start_IT+0x282>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c494:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800c496:	7bfb      	ldrb	r3, [r7, #15]
}
 800c498:	4618      	mov	r0, r3
 800c49a:	3710      	adds	r7, #16
 800c49c:	46bd      	mov	sp, r7
 800c49e:	bd80      	pop	{r7, pc}
 800c4a0:	40010000 	.word	0x40010000
 800c4a4:	40010400 	.word	0x40010400
 800c4a8:	40014000 	.word	0x40014000
 800c4ac:	40014400 	.word	0x40014400
 800c4b0:	40014800 	.word	0x40014800
 800c4b4:	40000400 	.word	0x40000400
 800c4b8:	40000800 	.word	0x40000800
 800c4bc:	40000c00 	.word	0x40000c00
 800c4c0:	40001800 	.word	0x40001800
 800c4c4:	00010007 	.word	0x00010007

0800c4c8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c4c8:	b580      	push	{r7, lr}
 800c4ca:	b082      	sub	sp, #8
 800c4cc:	af00      	add	r7, sp, #0
 800c4ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d101      	bne.n	800c4da <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c4d6:	2301      	movs	r3, #1
 800c4d8:	e049      	b.n	800c56e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c4e0:	b2db      	uxtb	r3, r3
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d106      	bne.n	800c4f4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	2200      	movs	r2, #0
 800c4ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c4ee:	6878      	ldr	r0, [r7, #4]
 800c4f0:	f000 f841 	bl	800c576 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	2202      	movs	r2, #2
 800c4f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	681a      	ldr	r2, [r3, #0]
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	3304      	adds	r3, #4
 800c504:	4619      	mov	r1, r3
 800c506:	4610      	mov	r0, r2
 800c508:	f000 fc80 	bl	800ce0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	2201      	movs	r2, #1
 800c510:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	2201      	movs	r2, #1
 800c518:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	2201      	movs	r2, #1
 800c520:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	2201      	movs	r2, #1
 800c528:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	2201      	movs	r2, #1
 800c530:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	2201      	movs	r2, #1
 800c538:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	2201      	movs	r2, #1
 800c540:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	2201      	movs	r2, #1
 800c548:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	2201      	movs	r2, #1
 800c550:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	2201      	movs	r2, #1
 800c558:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	2201      	movs	r2, #1
 800c560:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	2201      	movs	r2, #1
 800c568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c56c:	2300      	movs	r3, #0
}
 800c56e:	4618      	mov	r0, r3
 800c570:	3708      	adds	r7, #8
 800c572:	46bd      	mov	sp, r7
 800c574:	bd80      	pop	{r7, pc}

0800c576 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c576:	b480      	push	{r7}
 800c578:	b083      	sub	sp, #12
 800c57a:	af00      	add	r7, sp, #0
 800c57c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c57e:	bf00      	nop
 800c580:	370c      	adds	r7, #12
 800c582:	46bd      	mov	sp, r7
 800c584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c588:	4770      	bx	lr
	...

0800c58c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c58c:	b580      	push	{r7, lr}
 800c58e:	b084      	sub	sp, #16
 800c590:	af00      	add	r7, sp, #0
 800c592:	6078      	str	r0, [r7, #4]
 800c594:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c596:	683b      	ldr	r3, [r7, #0]
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d109      	bne.n	800c5b0 <HAL_TIM_PWM_Start+0x24>
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c5a2:	b2db      	uxtb	r3, r3
 800c5a4:	2b01      	cmp	r3, #1
 800c5a6:	bf14      	ite	ne
 800c5a8:	2301      	movne	r3, #1
 800c5aa:	2300      	moveq	r3, #0
 800c5ac:	b2db      	uxtb	r3, r3
 800c5ae:	e03c      	b.n	800c62a <HAL_TIM_PWM_Start+0x9e>
 800c5b0:	683b      	ldr	r3, [r7, #0]
 800c5b2:	2b04      	cmp	r3, #4
 800c5b4:	d109      	bne.n	800c5ca <HAL_TIM_PWM_Start+0x3e>
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800c5bc:	b2db      	uxtb	r3, r3
 800c5be:	2b01      	cmp	r3, #1
 800c5c0:	bf14      	ite	ne
 800c5c2:	2301      	movne	r3, #1
 800c5c4:	2300      	moveq	r3, #0
 800c5c6:	b2db      	uxtb	r3, r3
 800c5c8:	e02f      	b.n	800c62a <HAL_TIM_PWM_Start+0x9e>
 800c5ca:	683b      	ldr	r3, [r7, #0]
 800c5cc:	2b08      	cmp	r3, #8
 800c5ce:	d109      	bne.n	800c5e4 <HAL_TIM_PWM_Start+0x58>
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c5d6:	b2db      	uxtb	r3, r3
 800c5d8:	2b01      	cmp	r3, #1
 800c5da:	bf14      	ite	ne
 800c5dc:	2301      	movne	r3, #1
 800c5de:	2300      	moveq	r3, #0
 800c5e0:	b2db      	uxtb	r3, r3
 800c5e2:	e022      	b.n	800c62a <HAL_TIM_PWM_Start+0x9e>
 800c5e4:	683b      	ldr	r3, [r7, #0]
 800c5e6:	2b0c      	cmp	r3, #12
 800c5e8:	d109      	bne.n	800c5fe <HAL_TIM_PWM_Start+0x72>
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c5f0:	b2db      	uxtb	r3, r3
 800c5f2:	2b01      	cmp	r3, #1
 800c5f4:	bf14      	ite	ne
 800c5f6:	2301      	movne	r3, #1
 800c5f8:	2300      	moveq	r3, #0
 800c5fa:	b2db      	uxtb	r3, r3
 800c5fc:	e015      	b.n	800c62a <HAL_TIM_PWM_Start+0x9e>
 800c5fe:	683b      	ldr	r3, [r7, #0]
 800c600:	2b10      	cmp	r3, #16
 800c602:	d109      	bne.n	800c618 <HAL_TIM_PWM_Start+0x8c>
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c60a:	b2db      	uxtb	r3, r3
 800c60c:	2b01      	cmp	r3, #1
 800c60e:	bf14      	ite	ne
 800c610:	2301      	movne	r3, #1
 800c612:	2300      	moveq	r3, #0
 800c614:	b2db      	uxtb	r3, r3
 800c616:	e008      	b.n	800c62a <HAL_TIM_PWM_Start+0x9e>
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800c61e:	b2db      	uxtb	r3, r3
 800c620:	2b01      	cmp	r3, #1
 800c622:	bf14      	ite	ne
 800c624:	2301      	movne	r3, #1
 800c626:	2300      	moveq	r3, #0
 800c628:	b2db      	uxtb	r3, r3
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d001      	beq.n	800c632 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800c62e:	2301      	movs	r3, #1
 800c630:	e0a1      	b.n	800c776 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c632:	683b      	ldr	r3, [r7, #0]
 800c634:	2b00      	cmp	r3, #0
 800c636:	d104      	bne.n	800c642 <HAL_TIM_PWM_Start+0xb6>
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	2202      	movs	r2, #2
 800c63c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c640:	e023      	b.n	800c68a <HAL_TIM_PWM_Start+0xfe>
 800c642:	683b      	ldr	r3, [r7, #0]
 800c644:	2b04      	cmp	r3, #4
 800c646:	d104      	bne.n	800c652 <HAL_TIM_PWM_Start+0xc6>
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	2202      	movs	r2, #2
 800c64c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c650:	e01b      	b.n	800c68a <HAL_TIM_PWM_Start+0xfe>
 800c652:	683b      	ldr	r3, [r7, #0]
 800c654:	2b08      	cmp	r3, #8
 800c656:	d104      	bne.n	800c662 <HAL_TIM_PWM_Start+0xd6>
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	2202      	movs	r2, #2
 800c65c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c660:	e013      	b.n	800c68a <HAL_TIM_PWM_Start+0xfe>
 800c662:	683b      	ldr	r3, [r7, #0]
 800c664:	2b0c      	cmp	r3, #12
 800c666:	d104      	bne.n	800c672 <HAL_TIM_PWM_Start+0xe6>
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	2202      	movs	r2, #2
 800c66c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c670:	e00b      	b.n	800c68a <HAL_TIM_PWM_Start+0xfe>
 800c672:	683b      	ldr	r3, [r7, #0]
 800c674:	2b10      	cmp	r3, #16
 800c676:	d104      	bne.n	800c682 <HAL_TIM_PWM_Start+0xf6>
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	2202      	movs	r2, #2
 800c67c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c680:	e003      	b.n	800c68a <HAL_TIM_PWM_Start+0xfe>
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	2202      	movs	r2, #2
 800c686:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	2201      	movs	r2, #1
 800c690:	6839      	ldr	r1, [r7, #0]
 800c692:	4618      	mov	r0, r3
 800c694:	f000 ffd4 	bl	800d640 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	4a38      	ldr	r2, [pc, #224]	; (800c780 <HAL_TIM_PWM_Start+0x1f4>)
 800c69e:	4293      	cmp	r3, r2
 800c6a0:	d013      	beq.n	800c6ca <HAL_TIM_PWM_Start+0x13e>
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	4a37      	ldr	r2, [pc, #220]	; (800c784 <HAL_TIM_PWM_Start+0x1f8>)
 800c6a8:	4293      	cmp	r3, r2
 800c6aa:	d00e      	beq.n	800c6ca <HAL_TIM_PWM_Start+0x13e>
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	4a35      	ldr	r2, [pc, #212]	; (800c788 <HAL_TIM_PWM_Start+0x1fc>)
 800c6b2:	4293      	cmp	r3, r2
 800c6b4:	d009      	beq.n	800c6ca <HAL_TIM_PWM_Start+0x13e>
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	4a34      	ldr	r2, [pc, #208]	; (800c78c <HAL_TIM_PWM_Start+0x200>)
 800c6bc:	4293      	cmp	r3, r2
 800c6be:	d004      	beq.n	800c6ca <HAL_TIM_PWM_Start+0x13e>
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	4a32      	ldr	r2, [pc, #200]	; (800c790 <HAL_TIM_PWM_Start+0x204>)
 800c6c6:	4293      	cmp	r3, r2
 800c6c8:	d101      	bne.n	800c6ce <HAL_TIM_PWM_Start+0x142>
 800c6ca:	2301      	movs	r3, #1
 800c6cc:	e000      	b.n	800c6d0 <HAL_TIM_PWM_Start+0x144>
 800c6ce:	2300      	movs	r3, #0
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d007      	beq.n	800c6e4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c6e2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	4a25      	ldr	r2, [pc, #148]	; (800c780 <HAL_TIM_PWM_Start+0x1f4>)
 800c6ea:	4293      	cmp	r3, r2
 800c6ec:	d022      	beq.n	800c734 <HAL_TIM_PWM_Start+0x1a8>
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c6f6:	d01d      	beq.n	800c734 <HAL_TIM_PWM_Start+0x1a8>
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	4a25      	ldr	r2, [pc, #148]	; (800c794 <HAL_TIM_PWM_Start+0x208>)
 800c6fe:	4293      	cmp	r3, r2
 800c700:	d018      	beq.n	800c734 <HAL_TIM_PWM_Start+0x1a8>
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	4a24      	ldr	r2, [pc, #144]	; (800c798 <HAL_TIM_PWM_Start+0x20c>)
 800c708:	4293      	cmp	r3, r2
 800c70a:	d013      	beq.n	800c734 <HAL_TIM_PWM_Start+0x1a8>
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	4a22      	ldr	r2, [pc, #136]	; (800c79c <HAL_TIM_PWM_Start+0x210>)
 800c712:	4293      	cmp	r3, r2
 800c714:	d00e      	beq.n	800c734 <HAL_TIM_PWM_Start+0x1a8>
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	4a1a      	ldr	r2, [pc, #104]	; (800c784 <HAL_TIM_PWM_Start+0x1f8>)
 800c71c:	4293      	cmp	r3, r2
 800c71e:	d009      	beq.n	800c734 <HAL_TIM_PWM_Start+0x1a8>
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	4a1e      	ldr	r2, [pc, #120]	; (800c7a0 <HAL_TIM_PWM_Start+0x214>)
 800c726:	4293      	cmp	r3, r2
 800c728:	d004      	beq.n	800c734 <HAL_TIM_PWM_Start+0x1a8>
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	4a16      	ldr	r2, [pc, #88]	; (800c788 <HAL_TIM_PWM_Start+0x1fc>)
 800c730:	4293      	cmp	r3, r2
 800c732:	d115      	bne.n	800c760 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	689a      	ldr	r2, [r3, #8]
 800c73a:	4b1a      	ldr	r3, [pc, #104]	; (800c7a4 <HAL_TIM_PWM_Start+0x218>)
 800c73c:	4013      	ands	r3, r2
 800c73e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	2b06      	cmp	r3, #6
 800c744:	d015      	beq.n	800c772 <HAL_TIM_PWM_Start+0x1e6>
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c74c:	d011      	beq.n	800c772 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	681a      	ldr	r2, [r3, #0]
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	f042 0201 	orr.w	r2, r2, #1
 800c75c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c75e:	e008      	b.n	800c772 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	681a      	ldr	r2, [r3, #0]
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	f042 0201 	orr.w	r2, r2, #1
 800c76e:	601a      	str	r2, [r3, #0]
 800c770:	e000      	b.n	800c774 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c772:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c774:	2300      	movs	r3, #0
}
 800c776:	4618      	mov	r0, r3
 800c778:	3710      	adds	r7, #16
 800c77a:	46bd      	mov	sp, r7
 800c77c:	bd80      	pop	{r7, pc}
 800c77e:	bf00      	nop
 800c780:	40010000 	.word	0x40010000
 800c784:	40010400 	.word	0x40010400
 800c788:	40014000 	.word	0x40014000
 800c78c:	40014400 	.word	0x40014400
 800c790:	40014800 	.word	0x40014800
 800c794:	40000400 	.word	0x40000400
 800c798:	40000800 	.word	0x40000800
 800c79c:	40000c00 	.word	0x40000c00
 800c7a0:	40001800 	.word	0x40001800
 800c7a4:	00010007 	.word	0x00010007

0800c7a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c7a8:	b580      	push	{r7, lr}
 800c7aa:	b084      	sub	sp, #16
 800c7ac:	af00      	add	r7, sp, #0
 800c7ae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	68db      	ldr	r3, [r3, #12]
 800c7b6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	691b      	ldr	r3, [r3, #16]
 800c7be:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800c7c0:	68bb      	ldr	r3, [r7, #8]
 800c7c2:	f003 0302 	and.w	r3, r3, #2
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d020      	beq.n	800c80c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	f003 0302 	and.w	r3, r3, #2
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d01b      	beq.n	800c80c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	f06f 0202 	mvn.w	r2, #2
 800c7dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	2201      	movs	r2, #1
 800c7e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	699b      	ldr	r3, [r3, #24]
 800c7ea:	f003 0303 	and.w	r3, r3, #3
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d003      	beq.n	800c7fa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c7f2:	6878      	ldr	r0, [r7, #4]
 800c7f4:	f000 faec 	bl	800cdd0 <HAL_TIM_IC_CaptureCallback>
 800c7f8:	e005      	b.n	800c806 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c7fa:	6878      	ldr	r0, [r7, #4]
 800c7fc:	f7f3 ff42 	bl	8000684 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c800:	6878      	ldr	r0, [r7, #4]
 800c802:	f000 faef 	bl	800cde4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	2200      	movs	r2, #0
 800c80a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c80c:	68bb      	ldr	r3, [r7, #8]
 800c80e:	f003 0304 	and.w	r3, r3, #4
 800c812:	2b00      	cmp	r3, #0
 800c814:	d020      	beq.n	800c858 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	f003 0304 	and.w	r3, r3, #4
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	d01b      	beq.n	800c858 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	f06f 0204 	mvn.w	r2, #4
 800c828:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	2202      	movs	r2, #2
 800c82e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	699b      	ldr	r3, [r3, #24]
 800c836:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d003      	beq.n	800c846 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c83e:	6878      	ldr	r0, [r7, #4]
 800c840:	f000 fac6 	bl	800cdd0 <HAL_TIM_IC_CaptureCallback>
 800c844:	e005      	b.n	800c852 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c846:	6878      	ldr	r0, [r7, #4]
 800c848:	f7f3 ff1c 	bl	8000684 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c84c:	6878      	ldr	r0, [r7, #4]
 800c84e:	f000 fac9 	bl	800cde4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	2200      	movs	r2, #0
 800c856:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c858:	68bb      	ldr	r3, [r7, #8]
 800c85a:	f003 0308 	and.w	r3, r3, #8
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d020      	beq.n	800c8a4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	f003 0308 	and.w	r3, r3, #8
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d01b      	beq.n	800c8a4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	f06f 0208 	mvn.w	r2, #8
 800c874:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	2204      	movs	r2, #4
 800c87a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	69db      	ldr	r3, [r3, #28]
 800c882:	f003 0303 	and.w	r3, r3, #3
 800c886:	2b00      	cmp	r3, #0
 800c888:	d003      	beq.n	800c892 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c88a:	6878      	ldr	r0, [r7, #4]
 800c88c:	f000 faa0 	bl	800cdd0 <HAL_TIM_IC_CaptureCallback>
 800c890:	e005      	b.n	800c89e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c892:	6878      	ldr	r0, [r7, #4]
 800c894:	f7f3 fef6 	bl	8000684 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c898:	6878      	ldr	r0, [r7, #4]
 800c89a:	f000 faa3 	bl	800cde4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	2200      	movs	r2, #0
 800c8a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c8a4:	68bb      	ldr	r3, [r7, #8]
 800c8a6:	f003 0310 	and.w	r3, r3, #16
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d020      	beq.n	800c8f0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	f003 0310 	and.w	r3, r3, #16
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d01b      	beq.n	800c8f0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	f06f 0210 	mvn.w	r2, #16
 800c8c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	2208      	movs	r2, #8
 800c8c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	69db      	ldr	r3, [r3, #28]
 800c8ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d003      	beq.n	800c8de <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c8d6:	6878      	ldr	r0, [r7, #4]
 800c8d8:	f000 fa7a 	bl	800cdd0 <HAL_TIM_IC_CaptureCallback>
 800c8dc:	e005      	b.n	800c8ea <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c8de:	6878      	ldr	r0, [r7, #4]
 800c8e0:	f7f3 fed0 	bl	8000684 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c8e4:	6878      	ldr	r0, [r7, #4]
 800c8e6:	f000 fa7d 	bl	800cde4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	2200      	movs	r2, #0
 800c8ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c8f0:	68bb      	ldr	r3, [r7, #8]
 800c8f2:	f003 0301 	and.w	r3, r3, #1
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d00c      	beq.n	800c914 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	f003 0301 	and.w	r3, r3, #1
 800c900:	2b00      	cmp	r3, #0
 800c902:	d007      	beq.n	800c914 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	f06f 0201 	mvn.w	r2, #1
 800c90c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c90e:	6878      	ldr	r0, [r7, #4]
 800c910:	f7f5 fb0c 	bl	8001f2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c914:	68bb      	ldr	r3, [r7, #8]
 800c916:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	d104      	bne.n	800c928 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800c91e:	68bb      	ldr	r3, [r7, #8]
 800c920:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c924:	2b00      	cmp	r3, #0
 800c926:	d00c      	beq.n	800c942 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d007      	beq.n	800c942 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	681b      	ldr	r3, [r3, #0]
 800c936:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 800c93a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c93c:	6878      	ldr	r0, [r7, #4]
 800c93e:	f000 ffbb 	bl	800d8b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c942:	68bb      	ldr	r3, [r7, #8]
 800c944:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d00c      	beq.n	800c966 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c952:	2b00      	cmp	r3, #0
 800c954:	d007      	beq.n	800c966 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800c95e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c960:	6878      	ldr	r0, [r7, #4]
 800c962:	f000 ffb3 	bl	800d8cc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c966:	68bb      	ldr	r3, [r7, #8]
 800c968:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d00c      	beq.n	800c98a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c976:	2b00      	cmp	r3, #0
 800c978:	d007      	beq.n	800c98a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c982:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c984:	6878      	ldr	r0, [r7, #4]
 800c986:	f000 fa37 	bl	800cdf8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c98a:	68bb      	ldr	r3, [r7, #8]
 800c98c:	f003 0320 	and.w	r3, r3, #32
 800c990:	2b00      	cmp	r3, #0
 800c992:	d00c      	beq.n	800c9ae <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	f003 0320 	and.w	r3, r3, #32
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d007      	beq.n	800c9ae <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	f06f 0220 	mvn.w	r2, #32
 800c9a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c9a8:	6878      	ldr	r0, [r7, #4]
 800c9aa:	f000 ff7b 	bl	800d8a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c9ae:	bf00      	nop
 800c9b0:	3710      	adds	r7, #16
 800c9b2:	46bd      	mov	sp, r7
 800c9b4:	bd80      	pop	{r7, pc}
	...

0800c9b8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c9b8:	b580      	push	{r7, lr}
 800c9ba:	b086      	sub	sp, #24
 800c9bc:	af00      	add	r7, sp, #0
 800c9be:	60f8      	str	r0, [r7, #12]
 800c9c0:	60b9      	str	r1, [r7, #8]
 800c9c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c9c4:	2300      	movs	r3, #0
 800c9c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c9ce:	2b01      	cmp	r3, #1
 800c9d0:	d101      	bne.n	800c9d6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c9d2:	2302      	movs	r3, #2
 800c9d4:	e0ff      	b.n	800cbd6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	2201      	movs	r2, #1
 800c9da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	2b14      	cmp	r3, #20
 800c9e2:	f200 80f0 	bhi.w	800cbc6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800c9e6:	a201      	add	r2, pc, #4	; (adr r2, 800c9ec <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c9e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9ec:	0800ca41 	.word	0x0800ca41
 800c9f0:	0800cbc7 	.word	0x0800cbc7
 800c9f4:	0800cbc7 	.word	0x0800cbc7
 800c9f8:	0800cbc7 	.word	0x0800cbc7
 800c9fc:	0800ca81 	.word	0x0800ca81
 800ca00:	0800cbc7 	.word	0x0800cbc7
 800ca04:	0800cbc7 	.word	0x0800cbc7
 800ca08:	0800cbc7 	.word	0x0800cbc7
 800ca0c:	0800cac3 	.word	0x0800cac3
 800ca10:	0800cbc7 	.word	0x0800cbc7
 800ca14:	0800cbc7 	.word	0x0800cbc7
 800ca18:	0800cbc7 	.word	0x0800cbc7
 800ca1c:	0800cb03 	.word	0x0800cb03
 800ca20:	0800cbc7 	.word	0x0800cbc7
 800ca24:	0800cbc7 	.word	0x0800cbc7
 800ca28:	0800cbc7 	.word	0x0800cbc7
 800ca2c:	0800cb45 	.word	0x0800cb45
 800ca30:	0800cbc7 	.word	0x0800cbc7
 800ca34:	0800cbc7 	.word	0x0800cbc7
 800ca38:	0800cbc7 	.word	0x0800cbc7
 800ca3c:	0800cb85 	.word	0x0800cb85
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	68b9      	ldr	r1, [r7, #8]
 800ca46:	4618      	mov	r0, r3
 800ca48:	f000 fa86 	bl	800cf58 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	699a      	ldr	r2, [r3, #24]
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	f042 0208 	orr.w	r2, r2, #8
 800ca5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	699a      	ldr	r2, [r3, #24]
 800ca62:	68fb      	ldr	r3, [r7, #12]
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	f022 0204 	bic.w	r2, r2, #4
 800ca6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	6999      	ldr	r1, [r3, #24]
 800ca72:	68bb      	ldr	r3, [r7, #8]
 800ca74:	691a      	ldr	r2, [r3, #16]
 800ca76:	68fb      	ldr	r3, [r7, #12]
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	430a      	orrs	r2, r1
 800ca7c:	619a      	str	r2, [r3, #24]
      break;
 800ca7e:	e0a5      	b.n	800cbcc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	68b9      	ldr	r1, [r7, #8]
 800ca86:	4618      	mov	r0, r3
 800ca88:	f000 faf6 	bl	800d078 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	699a      	ldr	r2, [r3, #24]
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ca9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	699a      	ldr	r2, [r3, #24]
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800caaa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	6999      	ldr	r1, [r3, #24]
 800cab2:	68bb      	ldr	r3, [r7, #8]
 800cab4:	691b      	ldr	r3, [r3, #16]
 800cab6:	021a      	lsls	r2, r3, #8
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	430a      	orrs	r2, r1
 800cabe:	619a      	str	r2, [r3, #24]
      break;
 800cac0:	e084      	b.n	800cbcc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	68b9      	ldr	r1, [r7, #8]
 800cac8:	4618      	mov	r0, r3
 800caca:	f000 fb5f 	bl	800d18c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	69da      	ldr	r2, [r3, #28]
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	f042 0208 	orr.w	r2, r2, #8
 800cadc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	69da      	ldr	r2, [r3, #28]
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	f022 0204 	bic.w	r2, r2, #4
 800caec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	69d9      	ldr	r1, [r3, #28]
 800caf4:	68bb      	ldr	r3, [r7, #8]
 800caf6:	691a      	ldr	r2, [r3, #16]
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	430a      	orrs	r2, r1
 800cafe:	61da      	str	r2, [r3, #28]
      break;
 800cb00:	e064      	b.n	800cbcc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	68b9      	ldr	r1, [r7, #8]
 800cb08:	4618      	mov	r0, r3
 800cb0a:	f000 fbc7 	bl	800d29c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	69da      	ldr	r2, [r3, #28]
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800cb1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	69da      	ldr	r2, [r3, #28]
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cb2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	69d9      	ldr	r1, [r3, #28]
 800cb34:	68bb      	ldr	r3, [r7, #8]
 800cb36:	691b      	ldr	r3, [r3, #16]
 800cb38:	021a      	lsls	r2, r3, #8
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	430a      	orrs	r2, r1
 800cb40:	61da      	str	r2, [r3, #28]
      break;
 800cb42:	e043      	b.n	800cbcc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	68b9      	ldr	r1, [r7, #8]
 800cb4a:	4618      	mov	r0, r3
 800cb4c:	f000 fc10 	bl	800d370 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	f042 0208 	orr.w	r2, r2, #8
 800cb5e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	f022 0204 	bic.w	r2, r2, #4
 800cb6e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800cb76:	68bb      	ldr	r3, [r7, #8]
 800cb78:	691a      	ldr	r2, [r3, #16]
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	430a      	orrs	r2, r1
 800cb80:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800cb82:	e023      	b.n	800cbcc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	68b9      	ldr	r1, [r7, #8]
 800cb8a:	4618      	mov	r0, r3
 800cb8c:	f000 fc54 	bl	800d438 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800cb9e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cbae:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800cbb6:	68bb      	ldr	r3, [r7, #8]
 800cbb8:	691b      	ldr	r3, [r3, #16]
 800cbba:	021a      	lsls	r2, r3, #8
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	430a      	orrs	r2, r1
 800cbc2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800cbc4:	e002      	b.n	800cbcc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800cbc6:	2301      	movs	r3, #1
 800cbc8:	75fb      	strb	r3, [r7, #23]
      break;
 800cbca:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	2200      	movs	r2, #0
 800cbd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800cbd4:	7dfb      	ldrb	r3, [r7, #23]
}
 800cbd6:	4618      	mov	r0, r3
 800cbd8:	3718      	adds	r7, #24
 800cbda:	46bd      	mov	sp, r7
 800cbdc:	bd80      	pop	{r7, pc}
 800cbde:	bf00      	nop

0800cbe0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800cbe0:	b580      	push	{r7, lr}
 800cbe2:	b084      	sub	sp, #16
 800cbe4:	af00      	add	r7, sp, #0
 800cbe6:	6078      	str	r0, [r7, #4]
 800cbe8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800cbea:	2300      	movs	r3, #0
 800cbec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cbf4:	2b01      	cmp	r3, #1
 800cbf6:	d101      	bne.n	800cbfc <HAL_TIM_ConfigClockSource+0x1c>
 800cbf8:	2302      	movs	r3, #2
 800cbfa:	e0dc      	b.n	800cdb6 <HAL_TIM_ConfigClockSource+0x1d6>
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	2201      	movs	r2, #1
 800cc00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	2202      	movs	r2, #2
 800cc08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	689b      	ldr	r3, [r3, #8]
 800cc12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800cc14:	68ba      	ldr	r2, [r7, #8]
 800cc16:	4b6a      	ldr	r3, [pc, #424]	; (800cdc0 <HAL_TIM_ConfigClockSource+0x1e0>)
 800cc18:	4013      	ands	r3, r2
 800cc1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cc1c:	68bb      	ldr	r3, [r7, #8]
 800cc1e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800cc22:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	68ba      	ldr	r2, [r7, #8]
 800cc2a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800cc2c:	683b      	ldr	r3, [r7, #0]
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	4a64      	ldr	r2, [pc, #400]	; (800cdc4 <HAL_TIM_ConfigClockSource+0x1e4>)
 800cc32:	4293      	cmp	r3, r2
 800cc34:	f000 80a9 	beq.w	800cd8a <HAL_TIM_ConfigClockSource+0x1aa>
 800cc38:	4a62      	ldr	r2, [pc, #392]	; (800cdc4 <HAL_TIM_ConfigClockSource+0x1e4>)
 800cc3a:	4293      	cmp	r3, r2
 800cc3c:	f200 80ae 	bhi.w	800cd9c <HAL_TIM_ConfigClockSource+0x1bc>
 800cc40:	4a61      	ldr	r2, [pc, #388]	; (800cdc8 <HAL_TIM_ConfigClockSource+0x1e8>)
 800cc42:	4293      	cmp	r3, r2
 800cc44:	f000 80a1 	beq.w	800cd8a <HAL_TIM_ConfigClockSource+0x1aa>
 800cc48:	4a5f      	ldr	r2, [pc, #380]	; (800cdc8 <HAL_TIM_ConfigClockSource+0x1e8>)
 800cc4a:	4293      	cmp	r3, r2
 800cc4c:	f200 80a6 	bhi.w	800cd9c <HAL_TIM_ConfigClockSource+0x1bc>
 800cc50:	4a5e      	ldr	r2, [pc, #376]	; (800cdcc <HAL_TIM_ConfigClockSource+0x1ec>)
 800cc52:	4293      	cmp	r3, r2
 800cc54:	f000 8099 	beq.w	800cd8a <HAL_TIM_ConfigClockSource+0x1aa>
 800cc58:	4a5c      	ldr	r2, [pc, #368]	; (800cdcc <HAL_TIM_ConfigClockSource+0x1ec>)
 800cc5a:	4293      	cmp	r3, r2
 800cc5c:	f200 809e 	bhi.w	800cd9c <HAL_TIM_ConfigClockSource+0x1bc>
 800cc60:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800cc64:	f000 8091 	beq.w	800cd8a <HAL_TIM_ConfigClockSource+0x1aa>
 800cc68:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800cc6c:	f200 8096 	bhi.w	800cd9c <HAL_TIM_ConfigClockSource+0x1bc>
 800cc70:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cc74:	f000 8089 	beq.w	800cd8a <HAL_TIM_ConfigClockSource+0x1aa>
 800cc78:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cc7c:	f200 808e 	bhi.w	800cd9c <HAL_TIM_ConfigClockSource+0x1bc>
 800cc80:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cc84:	d03e      	beq.n	800cd04 <HAL_TIM_ConfigClockSource+0x124>
 800cc86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cc8a:	f200 8087 	bhi.w	800cd9c <HAL_TIM_ConfigClockSource+0x1bc>
 800cc8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cc92:	f000 8086 	beq.w	800cda2 <HAL_TIM_ConfigClockSource+0x1c2>
 800cc96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cc9a:	d87f      	bhi.n	800cd9c <HAL_TIM_ConfigClockSource+0x1bc>
 800cc9c:	2b70      	cmp	r3, #112	; 0x70
 800cc9e:	d01a      	beq.n	800ccd6 <HAL_TIM_ConfigClockSource+0xf6>
 800cca0:	2b70      	cmp	r3, #112	; 0x70
 800cca2:	d87b      	bhi.n	800cd9c <HAL_TIM_ConfigClockSource+0x1bc>
 800cca4:	2b60      	cmp	r3, #96	; 0x60
 800cca6:	d050      	beq.n	800cd4a <HAL_TIM_ConfigClockSource+0x16a>
 800cca8:	2b60      	cmp	r3, #96	; 0x60
 800ccaa:	d877      	bhi.n	800cd9c <HAL_TIM_ConfigClockSource+0x1bc>
 800ccac:	2b50      	cmp	r3, #80	; 0x50
 800ccae:	d03c      	beq.n	800cd2a <HAL_TIM_ConfigClockSource+0x14a>
 800ccb0:	2b50      	cmp	r3, #80	; 0x50
 800ccb2:	d873      	bhi.n	800cd9c <HAL_TIM_ConfigClockSource+0x1bc>
 800ccb4:	2b40      	cmp	r3, #64	; 0x40
 800ccb6:	d058      	beq.n	800cd6a <HAL_TIM_ConfigClockSource+0x18a>
 800ccb8:	2b40      	cmp	r3, #64	; 0x40
 800ccba:	d86f      	bhi.n	800cd9c <HAL_TIM_ConfigClockSource+0x1bc>
 800ccbc:	2b30      	cmp	r3, #48	; 0x30
 800ccbe:	d064      	beq.n	800cd8a <HAL_TIM_ConfigClockSource+0x1aa>
 800ccc0:	2b30      	cmp	r3, #48	; 0x30
 800ccc2:	d86b      	bhi.n	800cd9c <HAL_TIM_ConfigClockSource+0x1bc>
 800ccc4:	2b20      	cmp	r3, #32
 800ccc6:	d060      	beq.n	800cd8a <HAL_TIM_ConfigClockSource+0x1aa>
 800ccc8:	2b20      	cmp	r3, #32
 800ccca:	d867      	bhi.n	800cd9c <HAL_TIM_ConfigClockSource+0x1bc>
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d05c      	beq.n	800cd8a <HAL_TIM_ConfigClockSource+0x1aa>
 800ccd0:	2b10      	cmp	r3, #16
 800ccd2:	d05a      	beq.n	800cd8a <HAL_TIM_ConfigClockSource+0x1aa>
 800ccd4:	e062      	b.n	800cd9c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	6818      	ldr	r0, [r3, #0]
 800ccda:	683b      	ldr	r3, [r7, #0]
 800ccdc:	6899      	ldr	r1, [r3, #8]
 800ccde:	683b      	ldr	r3, [r7, #0]
 800cce0:	685a      	ldr	r2, [r3, #4]
 800cce2:	683b      	ldr	r3, [r7, #0]
 800cce4:	68db      	ldr	r3, [r3, #12]
 800cce6:	f000 fc8b 	bl	800d600 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	689b      	ldr	r3, [r3, #8]
 800ccf0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ccf2:	68bb      	ldr	r3, [r7, #8]
 800ccf4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800ccf8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	68ba      	ldr	r2, [r7, #8]
 800cd00:	609a      	str	r2, [r3, #8]
      break;
 800cd02:	e04f      	b.n	800cda4 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	6818      	ldr	r0, [r3, #0]
 800cd08:	683b      	ldr	r3, [r7, #0]
 800cd0a:	6899      	ldr	r1, [r3, #8]
 800cd0c:	683b      	ldr	r3, [r7, #0]
 800cd0e:	685a      	ldr	r2, [r3, #4]
 800cd10:	683b      	ldr	r3, [r7, #0]
 800cd12:	68db      	ldr	r3, [r3, #12]
 800cd14:	f000 fc74 	bl	800d600 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	689a      	ldr	r2, [r3, #8]
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cd26:	609a      	str	r2, [r3, #8]
      break;
 800cd28:	e03c      	b.n	800cda4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	6818      	ldr	r0, [r3, #0]
 800cd2e:	683b      	ldr	r3, [r7, #0]
 800cd30:	6859      	ldr	r1, [r3, #4]
 800cd32:	683b      	ldr	r3, [r7, #0]
 800cd34:	68db      	ldr	r3, [r3, #12]
 800cd36:	461a      	mov	r2, r3
 800cd38:	f000 fbe4 	bl	800d504 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	2150      	movs	r1, #80	; 0x50
 800cd42:	4618      	mov	r0, r3
 800cd44:	f000 fc3e 	bl	800d5c4 <TIM_ITRx_SetConfig>
      break;
 800cd48:	e02c      	b.n	800cda4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	6818      	ldr	r0, [r3, #0]
 800cd4e:	683b      	ldr	r3, [r7, #0]
 800cd50:	6859      	ldr	r1, [r3, #4]
 800cd52:	683b      	ldr	r3, [r7, #0]
 800cd54:	68db      	ldr	r3, [r3, #12]
 800cd56:	461a      	mov	r2, r3
 800cd58:	f000 fc03 	bl	800d562 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	2160      	movs	r1, #96	; 0x60
 800cd62:	4618      	mov	r0, r3
 800cd64:	f000 fc2e 	bl	800d5c4 <TIM_ITRx_SetConfig>
      break;
 800cd68:	e01c      	b.n	800cda4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	6818      	ldr	r0, [r3, #0]
 800cd6e:	683b      	ldr	r3, [r7, #0]
 800cd70:	6859      	ldr	r1, [r3, #4]
 800cd72:	683b      	ldr	r3, [r7, #0]
 800cd74:	68db      	ldr	r3, [r3, #12]
 800cd76:	461a      	mov	r2, r3
 800cd78:	f000 fbc4 	bl	800d504 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	2140      	movs	r1, #64	; 0x40
 800cd82:	4618      	mov	r0, r3
 800cd84:	f000 fc1e 	bl	800d5c4 <TIM_ITRx_SetConfig>
      break;
 800cd88:	e00c      	b.n	800cda4 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	681a      	ldr	r2, [r3, #0]
 800cd8e:	683b      	ldr	r3, [r7, #0]
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	4619      	mov	r1, r3
 800cd94:	4610      	mov	r0, r2
 800cd96:	f000 fc15 	bl	800d5c4 <TIM_ITRx_SetConfig>
      break;
 800cd9a:	e003      	b.n	800cda4 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800cd9c:	2301      	movs	r3, #1
 800cd9e:	73fb      	strb	r3, [r7, #15]
      break;
 800cda0:	e000      	b.n	800cda4 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800cda2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	2201      	movs	r2, #1
 800cda8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	2200      	movs	r2, #0
 800cdb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800cdb4:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdb6:	4618      	mov	r0, r3
 800cdb8:	3710      	adds	r7, #16
 800cdba:	46bd      	mov	sp, r7
 800cdbc:	bd80      	pop	{r7, pc}
 800cdbe:	bf00      	nop
 800cdc0:	ffceff88 	.word	0xffceff88
 800cdc4:	00100040 	.word	0x00100040
 800cdc8:	00100030 	.word	0x00100030
 800cdcc:	00100020 	.word	0x00100020

0800cdd0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800cdd0:	b480      	push	{r7}
 800cdd2:	b083      	sub	sp, #12
 800cdd4:	af00      	add	r7, sp, #0
 800cdd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800cdd8:	bf00      	nop
 800cdda:	370c      	adds	r7, #12
 800cddc:	46bd      	mov	sp, r7
 800cdde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cde2:	4770      	bx	lr

0800cde4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800cde4:	b480      	push	{r7}
 800cde6:	b083      	sub	sp, #12
 800cde8:	af00      	add	r7, sp, #0
 800cdea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800cdec:	bf00      	nop
 800cdee:	370c      	adds	r7, #12
 800cdf0:	46bd      	mov	sp, r7
 800cdf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdf6:	4770      	bx	lr

0800cdf8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800cdf8:	b480      	push	{r7}
 800cdfa:	b083      	sub	sp, #12
 800cdfc:	af00      	add	r7, sp, #0
 800cdfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ce00:	bf00      	nop
 800ce02:	370c      	adds	r7, #12
 800ce04:	46bd      	mov	sp, r7
 800ce06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce0a:	4770      	bx	lr

0800ce0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ce0c:	b480      	push	{r7}
 800ce0e:	b085      	sub	sp, #20
 800ce10:	af00      	add	r7, sp, #0
 800ce12:	6078      	str	r0, [r7, #4]
 800ce14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	4a46      	ldr	r2, [pc, #280]	; (800cf38 <TIM_Base_SetConfig+0x12c>)
 800ce20:	4293      	cmp	r3, r2
 800ce22:	d013      	beq.n	800ce4c <TIM_Base_SetConfig+0x40>
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ce2a:	d00f      	beq.n	800ce4c <TIM_Base_SetConfig+0x40>
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	4a43      	ldr	r2, [pc, #268]	; (800cf3c <TIM_Base_SetConfig+0x130>)
 800ce30:	4293      	cmp	r3, r2
 800ce32:	d00b      	beq.n	800ce4c <TIM_Base_SetConfig+0x40>
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	4a42      	ldr	r2, [pc, #264]	; (800cf40 <TIM_Base_SetConfig+0x134>)
 800ce38:	4293      	cmp	r3, r2
 800ce3a:	d007      	beq.n	800ce4c <TIM_Base_SetConfig+0x40>
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	4a41      	ldr	r2, [pc, #260]	; (800cf44 <TIM_Base_SetConfig+0x138>)
 800ce40:	4293      	cmp	r3, r2
 800ce42:	d003      	beq.n	800ce4c <TIM_Base_SetConfig+0x40>
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	4a40      	ldr	r2, [pc, #256]	; (800cf48 <TIM_Base_SetConfig+0x13c>)
 800ce48:	4293      	cmp	r3, r2
 800ce4a:	d108      	bne.n	800ce5e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ce52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ce54:	683b      	ldr	r3, [r7, #0]
 800ce56:	685b      	ldr	r3, [r3, #4]
 800ce58:	68fa      	ldr	r2, [r7, #12]
 800ce5a:	4313      	orrs	r3, r2
 800ce5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	4a35      	ldr	r2, [pc, #212]	; (800cf38 <TIM_Base_SetConfig+0x12c>)
 800ce62:	4293      	cmp	r3, r2
 800ce64:	d01f      	beq.n	800cea6 <TIM_Base_SetConfig+0x9a>
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ce6c:	d01b      	beq.n	800cea6 <TIM_Base_SetConfig+0x9a>
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	4a32      	ldr	r2, [pc, #200]	; (800cf3c <TIM_Base_SetConfig+0x130>)
 800ce72:	4293      	cmp	r3, r2
 800ce74:	d017      	beq.n	800cea6 <TIM_Base_SetConfig+0x9a>
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	4a31      	ldr	r2, [pc, #196]	; (800cf40 <TIM_Base_SetConfig+0x134>)
 800ce7a:	4293      	cmp	r3, r2
 800ce7c:	d013      	beq.n	800cea6 <TIM_Base_SetConfig+0x9a>
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	4a30      	ldr	r2, [pc, #192]	; (800cf44 <TIM_Base_SetConfig+0x138>)
 800ce82:	4293      	cmp	r3, r2
 800ce84:	d00f      	beq.n	800cea6 <TIM_Base_SetConfig+0x9a>
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	4a2f      	ldr	r2, [pc, #188]	; (800cf48 <TIM_Base_SetConfig+0x13c>)
 800ce8a:	4293      	cmp	r3, r2
 800ce8c:	d00b      	beq.n	800cea6 <TIM_Base_SetConfig+0x9a>
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	4a2e      	ldr	r2, [pc, #184]	; (800cf4c <TIM_Base_SetConfig+0x140>)
 800ce92:	4293      	cmp	r3, r2
 800ce94:	d007      	beq.n	800cea6 <TIM_Base_SetConfig+0x9a>
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	4a2d      	ldr	r2, [pc, #180]	; (800cf50 <TIM_Base_SetConfig+0x144>)
 800ce9a:	4293      	cmp	r3, r2
 800ce9c:	d003      	beq.n	800cea6 <TIM_Base_SetConfig+0x9a>
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	4a2c      	ldr	r2, [pc, #176]	; (800cf54 <TIM_Base_SetConfig+0x148>)
 800cea2:	4293      	cmp	r3, r2
 800cea4:	d108      	bne.n	800ceb8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ceac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ceae:	683b      	ldr	r3, [r7, #0]
 800ceb0:	68db      	ldr	r3, [r3, #12]
 800ceb2:	68fa      	ldr	r2, [r7, #12]
 800ceb4:	4313      	orrs	r3, r2
 800ceb6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800cebe:	683b      	ldr	r3, [r7, #0]
 800cec0:	695b      	ldr	r3, [r3, #20]
 800cec2:	4313      	orrs	r3, r2
 800cec4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	68fa      	ldr	r2, [r7, #12]
 800ceca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cecc:	683b      	ldr	r3, [r7, #0]
 800cece:	689a      	ldr	r2, [r3, #8]
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ced4:	683b      	ldr	r3, [r7, #0]
 800ced6:	681a      	ldr	r2, [r3, #0]
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	4a16      	ldr	r2, [pc, #88]	; (800cf38 <TIM_Base_SetConfig+0x12c>)
 800cee0:	4293      	cmp	r3, r2
 800cee2:	d00f      	beq.n	800cf04 <TIM_Base_SetConfig+0xf8>
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	4a18      	ldr	r2, [pc, #96]	; (800cf48 <TIM_Base_SetConfig+0x13c>)
 800cee8:	4293      	cmp	r3, r2
 800ceea:	d00b      	beq.n	800cf04 <TIM_Base_SetConfig+0xf8>
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	4a17      	ldr	r2, [pc, #92]	; (800cf4c <TIM_Base_SetConfig+0x140>)
 800cef0:	4293      	cmp	r3, r2
 800cef2:	d007      	beq.n	800cf04 <TIM_Base_SetConfig+0xf8>
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	4a16      	ldr	r2, [pc, #88]	; (800cf50 <TIM_Base_SetConfig+0x144>)
 800cef8:	4293      	cmp	r3, r2
 800cefa:	d003      	beq.n	800cf04 <TIM_Base_SetConfig+0xf8>
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	4a15      	ldr	r2, [pc, #84]	; (800cf54 <TIM_Base_SetConfig+0x148>)
 800cf00:	4293      	cmp	r3, r2
 800cf02:	d103      	bne.n	800cf0c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cf04:	683b      	ldr	r3, [r7, #0]
 800cf06:	691a      	ldr	r2, [r3, #16]
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	2201      	movs	r2, #1
 800cf10:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	691b      	ldr	r3, [r3, #16]
 800cf16:	f003 0301 	and.w	r3, r3, #1
 800cf1a:	2b01      	cmp	r3, #1
 800cf1c:	d105      	bne.n	800cf2a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	691b      	ldr	r3, [r3, #16]
 800cf22:	f023 0201 	bic.w	r2, r3, #1
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	611a      	str	r2, [r3, #16]
  }
}
 800cf2a:	bf00      	nop
 800cf2c:	3714      	adds	r7, #20
 800cf2e:	46bd      	mov	sp, r7
 800cf30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf34:	4770      	bx	lr
 800cf36:	bf00      	nop
 800cf38:	40010000 	.word	0x40010000
 800cf3c:	40000400 	.word	0x40000400
 800cf40:	40000800 	.word	0x40000800
 800cf44:	40000c00 	.word	0x40000c00
 800cf48:	40010400 	.word	0x40010400
 800cf4c:	40014000 	.word	0x40014000
 800cf50:	40014400 	.word	0x40014400
 800cf54:	40014800 	.word	0x40014800

0800cf58 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cf58:	b480      	push	{r7}
 800cf5a:	b087      	sub	sp, #28
 800cf5c:	af00      	add	r7, sp, #0
 800cf5e:	6078      	str	r0, [r7, #4]
 800cf60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	6a1b      	ldr	r3, [r3, #32]
 800cf66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	6a1b      	ldr	r3, [r3, #32]
 800cf6c:	f023 0201 	bic.w	r2, r3, #1
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	685b      	ldr	r3, [r3, #4]
 800cf78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	699b      	ldr	r3, [r3, #24]
 800cf7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800cf80:	68fa      	ldr	r2, [r7, #12]
 800cf82:	4b37      	ldr	r3, [pc, #220]	; (800d060 <TIM_OC1_SetConfig+0x108>)
 800cf84:	4013      	ands	r3, r2
 800cf86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	f023 0303 	bic.w	r3, r3, #3
 800cf8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cf90:	683b      	ldr	r3, [r7, #0]
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	68fa      	ldr	r2, [r7, #12]
 800cf96:	4313      	orrs	r3, r2
 800cf98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800cf9a:	697b      	ldr	r3, [r7, #20]
 800cf9c:	f023 0302 	bic.w	r3, r3, #2
 800cfa0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800cfa2:	683b      	ldr	r3, [r7, #0]
 800cfa4:	689b      	ldr	r3, [r3, #8]
 800cfa6:	697a      	ldr	r2, [r7, #20]
 800cfa8:	4313      	orrs	r3, r2
 800cfaa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	4a2d      	ldr	r2, [pc, #180]	; (800d064 <TIM_OC1_SetConfig+0x10c>)
 800cfb0:	4293      	cmp	r3, r2
 800cfb2:	d00f      	beq.n	800cfd4 <TIM_OC1_SetConfig+0x7c>
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	4a2c      	ldr	r2, [pc, #176]	; (800d068 <TIM_OC1_SetConfig+0x110>)
 800cfb8:	4293      	cmp	r3, r2
 800cfba:	d00b      	beq.n	800cfd4 <TIM_OC1_SetConfig+0x7c>
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	4a2b      	ldr	r2, [pc, #172]	; (800d06c <TIM_OC1_SetConfig+0x114>)
 800cfc0:	4293      	cmp	r3, r2
 800cfc2:	d007      	beq.n	800cfd4 <TIM_OC1_SetConfig+0x7c>
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	4a2a      	ldr	r2, [pc, #168]	; (800d070 <TIM_OC1_SetConfig+0x118>)
 800cfc8:	4293      	cmp	r3, r2
 800cfca:	d003      	beq.n	800cfd4 <TIM_OC1_SetConfig+0x7c>
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	4a29      	ldr	r2, [pc, #164]	; (800d074 <TIM_OC1_SetConfig+0x11c>)
 800cfd0:	4293      	cmp	r3, r2
 800cfd2:	d10c      	bne.n	800cfee <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800cfd4:	697b      	ldr	r3, [r7, #20]
 800cfd6:	f023 0308 	bic.w	r3, r3, #8
 800cfda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800cfdc:	683b      	ldr	r3, [r7, #0]
 800cfde:	68db      	ldr	r3, [r3, #12]
 800cfe0:	697a      	ldr	r2, [r7, #20]
 800cfe2:	4313      	orrs	r3, r2
 800cfe4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800cfe6:	697b      	ldr	r3, [r7, #20]
 800cfe8:	f023 0304 	bic.w	r3, r3, #4
 800cfec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	4a1c      	ldr	r2, [pc, #112]	; (800d064 <TIM_OC1_SetConfig+0x10c>)
 800cff2:	4293      	cmp	r3, r2
 800cff4:	d00f      	beq.n	800d016 <TIM_OC1_SetConfig+0xbe>
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	4a1b      	ldr	r2, [pc, #108]	; (800d068 <TIM_OC1_SetConfig+0x110>)
 800cffa:	4293      	cmp	r3, r2
 800cffc:	d00b      	beq.n	800d016 <TIM_OC1_SetConfig+0xbe>
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	4a1a      	ldr	r2, [pc, #104]	; (800d06c <TIM_OC1_SetConfig+0x114>)
 800d002:	4293      	cmp	r3, r2
 800d004:	d007      	beq.n	800d016 <TIM_OC1_SetConfig+0xbe>
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	4a19      	ldr	r2, [pc, #100]	; (800d070 <TIM_OC1_SetConfig+0x118>)
 800d00a:	4293      	cmp	r3, r2
 800d00c:	d003      	beq.n	800d016 <TIM_OC1_SetConfig+0xbe>
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	4a18      	ldr	r2, [pc, #96]	; (800d074 <TIM_OC1_SetConfig+0x11c>)
 800d012:	4293      	cmp	r3, r2
 800d014:	d111      	bne.n	800d03a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d016:	693b      	ldr	r3, [r7, #16]
 800d018:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d01c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d01e:	693b      	ldr	r3, [r7, #16]
 800d020:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d024:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d026:	683b      	ldr	r3, [r7, #0]
 800d028:	695b      	ldr	r3, [r3, #20]
 800d02a:	693a      	ldr	r2, [r7, #16]
 800d02c:	4313      	orrs	r3, r2
 800d02e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d030:	683b      	ldr	r3, [r7, #0]
 800d032:	699b      	ldr	r3, [r3, #24]
 800d034:	693a      	ldr	r2, [r7, #16]
 800d036:	4313      	orrs	r3, r2
 800d038:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	693a      	ldr	r2, [r7, #16]
 800d03e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	68fa      	ldr	r2, [r7, #12]
 800d044:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d046:	683b      	ldr	r3, [r7, #0]
 800d048:	685a      	ldr	r2, [r3, #4]
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	697a      	ldr	r2, [r7, #20]
 800d052:	621a      	str	r2, [r3, #32]
}
 800d054:	bf00      	nop
 800d056:	371c      	adds	r7, #28
 800d058:	46bd      	mov	sp, r7
 800d05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d05e:	4770      	bx	lr
 800d060:	fffeff8f 	.word	0xfffeff8f
 800d064:	40010000 	.word	0x40010000
 800d068:	40010400 	.word	0x40010400
 800d06c:	40014000 	.word	0x40014000
 800d070:	40014400 	.word	0x40014400
 800d074:	40014800 	.word	0x40014800

0800d078 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d078:	b480      	push	{r7}
 800d07a:	b087      	sub	sp, #28
 800d07c:	af00      	add	r7, sp, #0
 800d07e:	6078      	str	r0, [r7, #4]
 800d080:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	6a1b      	ldr	r3, [r3, #32]
 800d086:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	6a1b      	ldr	r3, [r3, #32]
 800d08c:	f023 0210 	bic.w	r2, r3, #16
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	685b      	ldr	r3, [r3, #4]
 800d098:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	699b      	ldr	r3, [r3, #24]
 800d09e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d0a0:	68fa      	ldr	r2, [r7, #12]
 800d0a2:	4b34      	ldr	r3, [pc, #208]	; (800d174 <TIM_OC2_SetConfig+0xfc>)
 800d0a4:	4013      	ands	r3, r2
 800d0a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d0ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d0b0:	683b      	ldr	r3, [r7, #0]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	021b      	lsls	r3, r3, #8
 800d0b6:	68fa      	ldr	r2, [r7, #12]
 800d0b8:	4313      	orrs	r3, r2
 800d0ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d0bc:	697b      	ldr	r3, [r7, #20]
 800d0be:	f023 0320 	bic.w	r3, r3, #32
 800d0c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d0c4:	683b      	ldr	r3, [r7, #0]
 800d0c6:	689b      	ldr	r3, [r3, #8]
 800d0c8:	011b      	lsls	r3, r3, #4
 800d0ca:	697a      	ldr	r2, [r7, #20]
 800d0cc:	4313      	orrs	r3, r2
 800d0ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	4a29      	ldr	r2, [pc, #164]	; (800d178 <TIM_OC2_SetConfig+0x100>)
 800d0d4:	4293      	cmp	r3, r2
 800d0d6:	d003      	beq.n	800d0e0 <TIM_OC2_SetConfig+0x68>
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	4a28      	ldr	r2, [pc, #160]	; (800d17c <TIM_OC2_SetConfig+0x104>)
 800d0dc:	4293      	cmp	r3, r2
 800d0de:	d10d      	bne.n	800d0fc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d0e0:	697b      	ldr	r3, [r7, #20]
 800d0e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d0e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d0e8:	683b      	ldr	r3, [r7, #0]
 800d0ea:	68db      	ldr	r3, [r3, #12]
 800d0ec:	011b      	lsls	r3, r3, #4
 800d0ee:	697a      	ldr	r2, [r7, #20]
 800d0f0:	4313      	orrs	r3, r2
 800d0f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d0f4:	697b      	ldr	r3, [r7, #20]
 800d0f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d0fa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	4a1e      	ldr	r2, [pc, #120]	; (800d178 <TIM_OC2_SetConfig+0x100>)
 800d100:	4293      	cmp	r3, r2
 800d102:	d00f      	beq.n	800d124 <TIM_OC2_SetConfig+0xac>
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	4a1d      	ldr	r2, [pc, #116]	; (800d17c <TIM_OC2_SetConfig+0x104>)
 800d108:	4293      	cmp	r3, r2
 800d10a:	d00b      	beq.n	800d124 <TIM_OC2_SetConfig+0xac>
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	4a1c      	ldr	r2, [pc, #112]	; (800d180 <TIM_OC2_SetConfig+0x108>)
 800d110:	4293      	cmp	r3, r2
 800d112:	d007      	beq.n	800d124 <TIM_OC2_SetConfig+0xac>
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	4a1b      	ldr	r2, [pc, #108]	; (800d184 <TIM_OC2_SetConfig+0x10c>)
 800d118:	4293      	cmp	r3, r2
 800d11a:	d003      	beq.n	800d124 <TIM_OC2_SetConfig+0xac>
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	4a1a      	ldr	r2, [pc, #104]	; (800d188 <TIM_OC2_SetConfig+0x110>)
 800d120:	4293      	cmp	r3, r2
 800d122:	d113      	bne.n	800d14c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d124:	693b      	ldr	r3, [r7, #16]
 800d126:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d12a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d12c:	693b      	ldr	r3, [r7, #16]
 800d12e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d132:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d134:	683b      	ldr	r3, [r7, #0]
 800d136:	695b      	ldr	r3, [r3, #20]
 800d138:	009b      	lsls	r3, r3, #2
 800d13a:	693a      	ldr	r2, [r7, #16]
 800d13c:	4313      	orrs	r3, r2
 800d13e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d140:	683b      	ldr	r3, [r7, #0]
 800d142:	699b      	ldr	r3, [r3, #24]
 800d144:	009b      	lsls	r3, r3, #2
 800d146:	693a      	ldr	r2, [r7, #16]
 800d148:	4313      	orrs	r3, r2
 800d14a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	693a      	ldr	r2, [r7, #16]
 800d150:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	68fa      	ldr	r2, [r7, #12]
 800d156:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d158:	683b      	ldr	r3, [r7, #0]
 800d15a:	685a      	ldr	r2, [r3, #4]
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	697a      	ldr	r2, [r7, #20]
 800d164:	621a      	str	r2, [r3, #32]
}
 800d166:	bf00      	nop
 800d168:	371c      	adds	r7, #28
 800d16a:	46bd      	mov	sp, r7
 800d16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d170:	4770      	bx	lr
 800d172:	bf00      	nop
 800d174:	feff8fff 	.word	0xfeff8fff
 800d178:	40010000 	.word	0x40010000
 800d17c:	40010400 	.word	0x40010400
 800d180:	40014000 	.word	0x40014000
 800d184:	40014400 	.word	0x40014400
 800d188:	40014800 	.word	0x40014800

0800d18c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d18c:	b480      	push	{r7}
 800d18e:	b087      	sub	sp, #28
 800d190:	af00      	add	r7, sp, #0
 800d192:	6078      	str	r0, [r7, #4]
 800d194:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	6a1b      	ldr	r3, [r3, #32]
 800d19a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	6a1b      	ldr	r3, [r3, #32]
 800d1a0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	685b      	ldr	r3, [r3, #4]
 800d1ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	69db      	ldr	r3, [r3, #28]
 800d1b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d1b4:	68fa      	ldr	r2, [r7, #12]
 800d1b6:	4b33      	ldr	r3, [pc, #204]	; (800d284 <TIM_OC3_SetConfig+0xf8>)
 800d1b8:	4013      	ands	r3, r2
 800d1ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	f023 0303 	bic.w	r3, r3, #3
 800d1c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d1c4:	683b      	ldr	r3, [r7, #0]
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	68fa      	ldr	r2, [r7, #12]
 800d1ca:	4313      	orrs	r3, r2
 800d1cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d1ce:	697b      	ldr	r3, [r7, #20]
 800d1d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d1d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d1d6:	683b      	ldr	r3, [r7, #0]
 800d1d8:	689b      	ldr	r3, [r3, #8]
 800d1da:	021b      	lsls	r3, r3, #8
 800d1dc:	697a      	ldr	r2, [r7, #20]
 800d1de:	4313      	orrs	r3, r2
 800d1e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	4a28      	ldr	r2, [pc, #160]	; (800d288 <TIM_OC3_SetConfig+0xfc>)
 800d1e6:	4293      	cmp	r3, r2
 800d1e8:	d003      	beq.n	800d1f2 <TIM_OC3_SetConfig+0x66>
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	4a27      	ldr	r2, [pc, #156]	; (800d28c <TIM_OC3_SetConfig+0x100>)
 800d1ee:	4293      	cmp	r3, r2
 800d1f0:	d10d      	bne.n	800d20e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d1f2:	697b      	ldr	r3, [r7, #20]
 800d1f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d1f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d1fa:	683b      	ldr	r3, [r7, #0]
 800d1fc:	68db      	ldr	r3, [r3, #12]
 800d1fe:	021b      	lsls	r3, r3, #8
 800d200:	697a      	ldr	r2, [r7, #20]
 800d202:	4313      	orrs	r3, r2
 800d204:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d206:	697b      	ldr	r3, [r7, #20]
 800d208:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d20c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	4a1d      	ldr	r2, [pc, #116]	; (800d288 <TIM_OC3_SetConfig+0xfc>)
 800d212:	4293      	cmp	r3, r2
 800d214:	d00f      	beq.n	800d236 <TIM_OC3_SetConfig+0xaa>
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	4a1c      	ldr	r2, [pc, #112]	; (800d28c <TIM_OC3_SetConfig+0x100>)
 800d21a:	4293      	cmp	r3, r2
 800d21c:	d00b      	beq.n	800d236 <TIM_OC3_SetConfig+0xaa>
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	4a1b      	ldr	r2, [pc, #108]	; (800d290 <TIM_OC3_SetConfig+0x104>)
 800d222:	4293      	cmp	r3, r2
 800d224:	d007      	beq.n	800d236 <TIM_OC3_SetConfig+0xaa>
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	4a1a      	ldr	r2, [pc, #104]	; (800d294 <TIM_OC3_SetConfig+0x108>)
 800d22a:	4293      	cmp	r3, r2
 800d22c:	d003      	beq.n	800d236 <TIM_OC3_SetConfig+0xaa>
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	4a19      	ldr	r2, [pc, #100]	; (800d298 <TIM_OC3_SetConfig+0x10c>)
 800d232:	4293      	cmp	r3, r2
 800d234:	d113      	bne.n	800d25e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d236:	693b      	ldr	r3, [r7, #16]
 800d238:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d23c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d23e:	693b      	ldr	r3, [r7, #16]
 800d240:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d244:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d246:	683b      	ldr	r3, [r7, #0]
 800d248:	695b      	ldr	r3, [r3, #20]
 800d24a:	011b      	lsls	r3, r3, #4
 800d24c:	693a      	ldr	r2, [r7, #16]
 800d24e:	4313      	orrs	r3, r2
 800d250:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d252:	683b      	ldr	r3, [r7, #0]
 800d254:	699b      	ldr	r3, [r3, #24]
 800d256:	011b      	lsls	r3, r3, #4
 800d258:	693a      	ldr	r2, [r7, #16]
 800d25a:	4313      	orrs	r3, r2
 800d25c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	693a      	ldr	r2, [r7, #16]
 800d262:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	68fa      	ldr	r2, [r7, #12]
 800d268:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d26a:	683b      	ldr	r3, [r7, #0]
 800d26c:	685a      	ldr	r2, [r3, #4]
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	697a      	ldr	r2, [r7, #20]
 800d276:	621a      	str	r2, [r3, #32]
}
 800d278:	bf00      	nop
 800d27a:	371c      	adds	r7, #28
 800d27c:	46bd      	mov	sp, r7
 800d27e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d282:	4770      	bx	lr
 800d284:	fffeff8f 	.word	0xfffeff8f
 800d288:	40010000 	.word	0x40010000
 800d28c:	40010400 	.word	0x40010400
 800d290:	40014000 	.word	0x40014000
 800d294:	40014400 	.word	0x40014400
 800d298:	40014800 	.word	0x40014800

0800d29c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d29c:	b480      	push	{r7}
 800d29e:	b087      	sub	sp, #28
 800d2a0:	af00      	add	r7, sp, #0
 800d2a2:	6078      	str	r0, [r7, #4]
 800d2a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	6a1b      	ldr	r3, [r3, #32]
 800d2aa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	6a1b      	ldr	r3, [r3, #32]
 800d2b0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	685b      	ldr	r3, [r3, #4]
 800d2bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	69db      	ldr	r3, [r3, #28]
 800d2c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d2c4:	68fa      	ldr	r2, [r7, #12]
 800d2c6:	4b24      	ldr	r3, [pc, #144]	; (800d358 <TIM_OC4_SetConfig+0xbc>)
 800d2c8:	4013      	ands	r3, r2
 800d2ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d2cc:	68fb      	ldr	r3, [r7, #12]
 800d2ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d2d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d2d4:	683b      	ldr	r3, [r7, #0]
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	021b      	lsls	r3, r3, #8
 800d2da:	68fa      	ldr	r2, [r7, #12]
 800d2dc:	4313      	orrs	r3, r2
 800d2de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d2e0:	693b      	ldr	r3, [r7, #16]
 800d2e2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d2e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d2e8:	683b      	ldr	r3, [r7, #0]
 800d2ea:	689b      	ldr	r3, [r3, #8]
 800d2ec:	031b      	lsls	r3, r3, #12
 800d2ee:	693a      	ldr	r2, [r7, #16]
 800d2f0:	4313      	orrs	r3, r2
 800d2f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	4a19      	ldr	r2, [pc, #100]	; (800d35c <TIM_OC4_SetConfig+0xc0>)
 800d2f8:	4293      	cmp	r3, r2
 800d2fa:	d00f      	beq.n	800d31c <TIM_OC4_SetConfig+0x80>
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	4a18      	ldr	r2, [pc, #96]	; (800d360 <TIM_OC4_SetConfig+0xc4>)
 800d300:	4293      	cmp	r3, r2
 800d302:	d00b      	beq.n	800d31c <TIM_OC4_SetConfig+0x80>
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	4a17      	ldr	r2, [pc, #92]	; (800d364 <TIM_OC4_SetConfig+0xc8>)
 800d308:	4293      	cmp	r3, r2
 800d30a:	d007      	beq.n	800d31c <TIM_OC4_SetConfig+0x80>
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	4a16      	ldr	r2, [pc, #88]	; (800d368 <TIM_OC4_SetConfig+0xcc>)
 800d310:	4293      	cmp	r3, r2
 800d312:	d003      	beq.n	800d31c <TIM_OC4_SetConfig+0x80>
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	4a15      	ldr	r2, [pc, #84]	; (800d36c <TIM_OC4_SetConfig+0xd0>)
 800d318:	4293      	cmp	r3, r2
 800d31a:	d109      	bne.n	800d330 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d31c:	697b      	ldr	r3, [r7, #20]
 800d31e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d322:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d324:	683b      	ldr	r3, [r7, #0]
 800d326:	695b      	ldr	r3, [r3, #20]
 800d328:	019b      	lsls	r3, r3, #6
 800d32a:	697a      	ldr	r2, [r7, #20]
 800d32c:	4313      	orrs	r3, r2
 800d32e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	697a      	ldr	r2, [r7, #20]
 800d334:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	68fa      	ldr	r2, [r7, #12]
 800d33a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d33c:	683b      	ldr	r3, [r7, #0]
 800d33e:	685a      	ldr	r2, [r3, #4]
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	693a      	ldr	r2, [r7, #16]
 800d348:	621a      	str	r2, [r3, #32]
}
 800d34a:	bf00      	nop
 800d34c:	371c      	adds	r7, #28
 800d34e:	46bd      	mov	sp, r7
 800d350:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d354:	4770      	bx	lr
 800d356:	bf00      	nop
 800d358:	feff8fff 	.word	0xfeff8fff
 800d35c:	40010000 	.word	0x40010000
 800d360:	40010400 	.word	0x40010400
 800d364:	40014000 	.word	0x40014000
 800d368:	40014400 	.word	0x40014400
 800d36c:	40014800 	.word	0x40014800

0800d370 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d370:	b480      	push	{r7}
 800d372:	b087      	sub	sp, #28
 800d374:	af00      	add	r7, sp, #0
 800d376:	6078      	str	r0, [r7, #4]
 800d378:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	6a1b      	ldr	r3, [r3, #32]
 800d37e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	6a1b      	ldr	r3, [r3, #32]
 800d384:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	685b      	ldr	r3, [r3, #4]
 800d390:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d396:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800d398:	68fa      	ldr	r2, [r7, #12]
 800d39a:	4b21      	ldr	r3, [pc, #132]	; (800d420 <TIM_OC5_SetConfig+0xb0>)
 800d39c:	4013      	ands	r3, r2
 800d39e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d3a0:	683b      	ldr	r3, [r7, #0]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	68fa      	ldr	r2, [r7, #12]
 800d3a6:	4313      	orrs	r3, r2
 800d3a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800d3aa:	693b      	ldr	r3, [r7, #16]
 800d3ac:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800d3b0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800d3b2:	683b      	ldr	r3, [r7, #0]
 800d3b4:	689b      	ldr	r3, [r3, #8]
 800d3b6:	041b      	lsls	r3, r3, #16
 800d3b8:	693a      	ldr	r2, [r7, #16]
 800d3ba:	4313      	orrs	r3, r2
 800d3bc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	4a18      	ldr	r2, [pc, #96]	; (800d424 <TIM_OC5_SetConfig+0xb4>)
 800d3c2:	4293      	cmp	r3, r2
 800d3c4:	d00f      	beq.n	800d3e6 <TIM_OC5_SetConfig+0x76>
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	4a17      	ldr	r2, [pc, #92]	; (800d428 <TIM_OC5_SetConfig+0xb8>)
 800d3ca:	4293      	cmp	r3, r2
 800d3cc:	d00b      	beq.n	800d3e6 <TIM_OC5_SetConfig+0x76>
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	4a16      	ldr	r2, [pc, #88]	; (800d42c <TIM_OC5_SetConfig+0xbc>)
 800d3d2:	4293      	cmp	r3, r2
 800d3d4:	d007      	beq.n	800d3e6 <TIM_OC5_SetConfig+0x76>
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	4a15      	ldr	r2, [pc, #84]	; (800d430 <TIM_OC5_SetConfig+0xc0>)
 800d3da:	4293      	cmp	r3, r2
 800d3dc:	d003      	beq.n	800d3e6 <TIM_OC5_SetConfig+0x76>
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	4a14      	ldr	r2, [pc, #80]	; (800d434 <TIM_OC5_SetConfig+0xc4>)
 800d3e2:	4293      	cmp	r3, r2
 800d3e4:	d109      	bne.n	800d3fa <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800d3e6:	697b      	ldr	r3, [r7, #20]
 800d3e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d3ec:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800d3ee:	683b      	ldr	r3, [r7, #0]
 800d3f0:	695b      	ldr	r3, [r3, #20]
 800d3f2:	021b      	lsls	r3, r3, #8
 800d3f4:	697a      	ldr	r2, [r7, #20]
 800d3f6:	4313      	orrs	r3, r2
 800d3f8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	697a      	ldr	r2, [r7, #20]
 800d3fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	68fa      	ldr	r2, [r7, #12]
 800d404:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800d406:	683b      	ldr	r3, [r7, #0]
 800d408:	685a      	ldr	r2, [r3, #4]
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	693a      	ldr	r2, [r7, #16]
 800d412:	621a      	str	r2, [r3, #32]
}
 800d414:	bf00      	nop
 800d416:	371c      	adds	r7, #28
 800d418:	46bd      	mov	sp, r7
 800d41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d41e:	4770      	bx	lr
 800d420:	fffeff8f 	.word	0xfffeff8f
 800d424:	40010000 	.word	0x40010000
 800d428:	40010400 	.word	0x40010400
 800d42c:	40014000 	.word	0x40014000
 800d430:	40014400 	.word	0x40014400
 800d434:	40014800 	.word	0x40014800

0800d438 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d438:	b480      	push	{r7}
 800d43a:	b087      	sub	sp, #28
 800d43c:	af00      	add	r7, sp, #0
 800d43e:	6078      	str	r0, [r7, #4]
 800d440:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	6a1b      	ldr	r3, [r3, #32]
 800d446:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	6a1b      	ldr	r3, [r3, #32]
 800d44c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	685b      	ldr	r3, [r3, #4]
 800d458:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d45e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d460:	68fa      	ldr	r2, [r7, #12]
 800d462:	4b22      	ldr	r3, [pc, #136]	; (800d4ec <TIM_OC6_SetConfig+0xb4>)
 800d464:	4013      	ands	r3, r2
 800d466:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d468:	683b      	ldr	r3, [r7, #0]
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	021b      	lsls	r3, r3, #8
 800d46e:	68fa      	ldr	r2, [r7, #12]
 800d470:	4313      	orrs	r3, r2
 800d472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d474:	693b      	ldr	r3, [r7, #16]
 800d476:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d47a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d47c:	683b      	ldr	r3, [r7, #0]
 800d47e:	689b      	ldr	r3, [r3, #8]
 800d480:	051b      	lsls	r3, r3, #20
 800d482:	693a      	ldr	r2, [r7, #16]
 800d484:	4313      	orrs	r3, r2
 800d486:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	4a19      	ldr	r2, [pc, #100]	; (800d4f0 <TIM_OC6_SetConfig+0xb8>)
 800d48c:	4293      	cmp	r3, r2
 800d48e:	d00f      	beq.n	800d4b0 <TIM_OC6_SetConfig+0x78>
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	4a18      	ldr	r2, [pc, #96]	; (800d4f4 <TIM_OC6_SetConfig+0xbc>)
 800d494:	4293      	cmp	r3, r2
 800d496:	d00b      	beq.n	800d4b0 <TIM_OC6_SetConfig+0x78>
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	4a17      	ldr	r2, [pc, #92]	; (800d4f8 <TIM_OC6_SetConfig+0xc0>)
 800d49c:	4293      	cmp	r3, r2
 800d49e:	d007      	beq.n	800d4b0 <TIM_OC6_SetConfig+0x78>
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	4a16      	ldr	r2, [pc, #88]	; (800d4fc <TIM_OC6_SetConfig+0xc4>)
 800d4a4:	4293      	cmp	r3, r2
 800d4a6:	d003      	beq.n	800d4b0 <TIM_OC6_SetConfig+0x78>
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	4a15      	ldr	r2, [pc, #84]	; (800d500 <TIM_OC6_SetConfig+0xc8>)
 800d4ac:	4293      	cmp	r3, r2
 800d4ae:	d109      	bne.n	800d4c4 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d4b0:	697b      	ldr	r3, [r7, #20]
 800d4b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d4b6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d4b8:	683b      	ldr	r3, [r7, #0]
 800d4ba:	695b      	ldr	r3, [r3, #20]
 800d4bc:	029b      	lsls	r3, r3, #10
 800d4be:	697a      	ldr	r2, [r7, #20]
 800d4c0:	4313      	orrs	r3, r2
 800d4c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	697a      	ldr	r2, [r7, #20]
 800d4c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	68fa      	ldr	r2, [r7, #12]
 800d4ce:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d4d0:	683b      	ldr	r3, [r7, #0]
 800d4d2:	685a      	ldr	r2, [r3, #4]
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	693a      	ldr	r2, [r7, #16]
 800d4dc:	621a      	str	r2, [r3, #32]
}
 800d4de:	bf00      	nop
 800d4e0:	371c      	adds	r7, #28
 800d4e2:	46bd      	mov	sp, r7
 800d4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4e8:	4770      	bx	lr
 800d4ea:	bf00      	nop
 800d4ec:	feff8fff 	.word	0xfeff8fff
 800d4f0:	40010000 	.word	0x40010000
 800d4f4:	40010400 	.word	0x40010400
 800d4f8:	40014000 	.word	0x40014000
 800d4fc:	40014400 	.word	0x40014400
 800d500:	40014800 	.word	0x40014800

0800d504 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d504:	b480      	push	{r7}
 800d506:	b087      	sub	sp, #28
 800d508:	af00      	add	r7, sp, #0
 800d50a:	60f8      	str	r0, [r7, #12]
 800d50c:	60b9      	str	r1, [r7, #8]
 800d50e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	6a1b      	ldr	r3, [r3, #32]
 800d514:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	6a1b      	ldr	r3, [r3, #32]
 800d51a:	f023 0201 	bic.w	r2, r3, #1
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	699b      	ldr	r3, [r3, #24]
 800d526:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d528:	693b      	ldr	r3, [r7, #16]
 800d52a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d52e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	011b      	lsls	r3, r3, #4
 800d534:	693a      	ldr	r2, [r7, #16]
 800d536:	4313      	orrs	r3, r2
 800d538:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d53a:	697b      	ldr	r3, [r7, #20]
 800d53c:	f023 030a 	bic.w	r3, r3, #10
 800d540:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d542:	697a      	ldr	r2, [r7, #20]
 800d544:	68bb      	ldr	r3, [r7, #8]
 800d546:	4313      	orrs	r3, r2
 800d548:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d54a:	68fb      	ldr	r3, [r7, #12]
 800d54c:	693a      	ldr	r2, [r7, #16]
 800d54e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	697a      	ldr	r2, [r7, #20]
 800d554:	621a      	str	r2, [r3, #32]
}
 800d556:	bf00      	nop
 800d558:	371c      	adds	r7, #28
 800d55a:	46bd      	mov	sp, r7
 800d55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d560:	4770      	bx	lr

0800d562 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d562:	b480      	push	{r7}
 800d564:	b087      	sub	sp, #28
 800d566:	af00      	add	r7, sp, #0
 800d568:	60f8      	str	r0, [r7, #12]
 800d56a:	60b9      	str	r1, [r7, #8]
 800d56c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d56e:	68fb      	ldr	r3, [r7, #12]
 800d570:	6a1b      	ldr	r3, [r3, #32]
 800d572:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d574:	68fb      	ldr	r3, [r7, #12]
 800d576:	6a1b      	ldr	r3, [r3, #32]
 800d578:	f023 0210 	bic.w	r2, r3, #16
 800d57c:	68fb      	ldr	r3, [r7, #12]
 800d57e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	699b      	ldr	r3, [r3, #24]
 800d584:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d586:	693b      	ldr	r3, [r7, #16]
 800d588:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d58c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	031b      	lsls	r3, r3, #12
 800d592:	693a      	ldr	r2, [r7, #16]
 800d594:	4313      	orrs	r3, r2
 800d596:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d598:	697b      	ldr	r3, [r7, #20]
 800d59a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d59e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d5a0:	68bb      	ldr	r3, [r7, #8]
 800d5a2:	011b      	lsls	r3, r3, #4
 800d5a4:	697a      	ldr	r2, [r7, #20]
 800d5a6:	4313      	orrs	r3, r2
 800d5a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	693a      	ldr	r2, [r7, #16]
 800d5ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d5b0:	68fb      	ldr	r3, [r7, #12]
 800d5b2:	697a      	ldr	r2, [r7, #20]
 800d5b4:	621a      	str	r2, [r3, #32]
}
 800d5b6:	bf00      	nop
 800d5b8:	371c      	adds	r7, #28
 800d5ba:	46bd      	mov	sp, r7
 800d5bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5c0:	4770      	bx	lr
	...

0800d5c4 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d5c4:	b480      	push	{r7}
 800d5c6:	b085      	sub	sp, #20
 800d5c8:	af00      	add	r7, sp, #0
 800d5ca:	6078      	str	r0, [r7, #4]
 800d5cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	689b      	ldr	r3, [r3, #8]
 800d5d2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d5d4:	68fa      	ldr	r2, [r7, #12]
 800d5d6:	4b09      	ldr	r3, [pc, #36]	; (800d5fc <TIM_ITRx_SetConfig+0x38>)
 800d5d8:	4013      	ands	r3, r2
 800d5da:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d5dc:	683a      	ldr	r2, [r7, #0]
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	4313      	orrs	r3, r2
 800d5e2:	f043 0307 	orr.w	r3, r3, #7
 800d5e6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	68fa      	ldr	r2, [r7, #12]
 800d5ec:	609a      	str	r2, [r3, #8]
}
 800d5ee:	bf00      	nop
 800d5f0:	3714      	adds	r7, #20
 800d5f2:	46bd      	mov	sp, r7
 800d5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f8:	4770      	bx	lr
 800d5fa:	bf00      	nop
 800d5fc:	ffcfff8f 	.word	0xffcfff8f

0800d600 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d600:	b480      	push	{r7}
 800d602:	b087      	sub	sp, #28
 800d604:	af00      	add	r7, sp, #0
 800d606:	60f8      	str	r0, [r7, #12]
 800d608:	60b9      	str	r1, [r7, #8]
 800d60a:	607a      	str	r2, [r7, #4]
 800d60c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	689b      	ldr	r3, [r3, #8]
 800d612:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d614:	697b      	ldr	r3, [r7, #20]
 800d616:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d61a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d61c:	683b      	ldr	r3, [r7, #0]
 800d61e:	021a      	lsls	r2, r3, #8
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	431a      	orrs	r2, r3
 800d624:	68bb      	ldr	r3, [r7, #8]
 800d626:	4313      	orrs	r3, r2
 800d628:	697a      	ldr	r2, [r7, #20]
 800d62a:	4313      	orrs	r3, r2
 800d62c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d62e:	68fb      	ldr	r3, [r7, #12]
 800d630:	697a      	ldr	r2, [r7, #20]
 800d632:	609a      	str	r2, [r3, #8]
}
 800d634:	bf00      	nop
 800d636:	371c      	adds	r7, #28
 800d638:	46bd      	mov	sp, r7
 800d63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d63e:	4770      	bx	lr

0800d640 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d640:	b480      	push	{r7}
 800d642:	b087      	sub	sp, #28
 800d644:	af00      	add	r7, sp, #0
 800d646:	60f8      	str	r0, [r7, #12]
 800d648:	60b9      	str	r1, [r7, #8]
 800d64a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d64c:	68bb      	ldr	r3, [r7, #8]
 800d64e:	f003 031f 	and.w	r3, r3, #31
 800d652:	2201      	movs	r2, #1
 800d654:	fa02 f303 	lsl.w	r3, r2, r3
 800d658:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	6a1a      	ldr	r2, [r3, #32]
 800d65e:	697b      	ldr	r3, [r7, #20]
 800d660:	43db      	mvns	r3, r3
 800d662:	401a      	ands	r2, r3
 800d664:	68fb      	ldr	r3, [r7, #12]
 800d666:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	6a1a      	ldr	r2, [r3, #32]
 800d66c:	68bb      	ldr	r3, [r7, #8]
 800d66e:	f003 031f 	and.w	r3, r3, #31
 800d672:	6879      	ldr	r1, [r7, #4]
 800d674:	fa01 f303 	lsl.w	r3, r1, r3
 800d678:	431a      	orrs	r2, r3
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	621a      	str	r2, [r3, #32]
}
 800d67e:	bf00      	nop
 800d680:	371c      	adds	r7, #28
 800d682:	46bd      	mov	sp, r7
 800d684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d688:	4770      	bx	lr
	...

0800d68c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d68c:	b480      	push	{r7}
 800d68e:	b085      	sub	sp, #20
 800d690:	af00      	add	r7, sp, #0
 800d692:	6078      	str	r0, [r7, #4]
 800d694:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d69c:	2b01      	cmp	r3, #1
 800d69e:	d101      	bne.n	800d6a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d6a0:	2302      	movs	r3, #2
 800d6a2:	e06d      	b.n	800d780 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	2201      	movs	r2, #1
 800d6a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	2202      	movs	r2, #2
 800d6b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	685b      	ldr	r3, [r3, #4]
 800d6ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	689b      	ldr	r3, [r3, #8]
 800d6c2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	4a30      	ldr	r2, [pc, #192]	; (800d78c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d6ca:	4293      	cmp	r3, r2
 800d6cc:	d004      	beq.n	800d6d8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	4a2f      	ldr	r2, [pc, #188]	; (800d790 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d6d4:	4293      	cmp	r3, r2
 800d6d6:	d108      	bne.n	800d6ea <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d6d8:	68fb      	ldr	r3, [r7, #12]
 800d6da:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800d6de:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d6e0:	683b      	ldr	r3, [r7, #0]
 800d6e2:	685b      	ldr	r3, [r3, #4]
 800d6e4:	68fa      	ldr	r2, [r7, #12]
 800d6e6:	4313      	orrs	r3, r2
 800d6e8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d6f0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d6f2:	683b      	ldr	r3, [r7, #0]
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	68fa      	ldr	r2, [r7, #12]
 800d6f8:	4313      	orrs	r3, r2
 800d6fa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	68fa      	ldr	r2, [r7, #12]
 800d702:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	4a20      	ldr	r2, [pc, #128]	; (800d78c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d70a:	4293      	cmp	r3, r2
 800d70c:	d022      	beq.n	800d754 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	681b      	ldr	r3, [r3, #0]
 800d712:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d716:	d01d      	beq.n	800d754 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	4a1d      	ldr	r2, [pc, #116]	; (800d794 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800d71e:	4293      	cmp	r3, r2
 800d720:	d018      	beq.n	800d754 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	4a1c      	ldr	r2, [pc, #112]	; (800d798 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800d728:	4293      	cmp	r3, r2
 800d72a:	d013      	beq.n	800d754 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	4a1a      	ldr	r2, [pc, #104]	; (800d79c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d732:	4293      	cmp	r3, r2
 800d734:	d00e      	beq.n	800d754 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	4a15      	ldr	r2, [pc, #84]	; (800d790 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d73c:	4293      	cmp	r3, r2
 800d73e:	d009      	beq.n	800d754 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	4a16      	ldr	r2, [pc, #88]	; (800d7a0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d746:	4293      	cmp	r3, r2
 800d748:	d004      	beq.n	800d754 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	4a15      	ldr	r2, [pc, #84]	; (800d7a4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d750:	4293      	cmp	r3, r2
 800d752:	d10c      	bne.n	800d76e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d754:	68bb      	ldr	r3, [r7, #8]
 800d756:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d75a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d75c:	683b      	ldr	r3, [r7, #0]
 800d75e:	689b      	ldr	r3, [r3, #8]
 800d760:	68ba      	ldr	r2, [r7, #8]
 800d762:	4313      	orrs	r3, r2
 800d764:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	68ba      	ldr	r2, [r7, #8]
 800d76c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	2201      	movs	r2, #1
 800d772:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	2200      	movs	r2, #0
 800d77a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d77e:	2300      	movs	r3, #0
}
 800d780:	4618      	mov	r0, r3
 800d782:	3714      	adds	r7, #20
 800d784:	46bd      	mov	sp, r7
 800d786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d78a:	4770      	bx	lr
 800d78c:	40010000 	.word	0x40010000
 800d790:	40010400 	.word	0x40010400
 800d794:	40000400 	.word	0x40000400
 800d798:	40000800 	.word	0x40000800
 800d79c:	40000c00 	.word	0x40000c00
 800d7a0:	40001800 	.word	0x40001800
 800d7a4:	40014000 	.word	0x40014000

0800d7a8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d7a8:	b480      	push	{r7}
 800d7aa:	b085      	sub	sp, #20
 800d7ac:	af00      	add	r7, sp, #0
 800d7ae:	6078      	str	r0, [r7, #4]
 800d7b0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d7b2:	2300      	movs	r3, #0
 800d7b4:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d7bc:	2b01      	cmp	r3, #1
 800d7be:	d101      	bne.n	800d7c4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d7c0:	2302      	movs	r3, #2
 800d7c2:	e065      	b.n	800d890 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	2201      	movs	r2, #1
 800d7c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d7cc:	68fb      	ldr	r3, [r7, #12]
 800d7ce:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800d7d2:	683b      	ldr	r3, [r7, #0]
 800d7d4:	68db      	ldr	r3, [r3, #12]
 800d7d6:	4313      	orrs	r3, r2
 800d7d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d7e0:	683b      	ldr	r3, [r7, #0]
 800d7e2:	689b      	ldr	r3, [r3, #8]
 800d7e4:	4313      	orrs	r3, r2
 800d7e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d7e8:	68fb      	ldr	r3, [r7, #12]
 800d7ea:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d7ee:	683b      	ldr	r3, [r7, #0]
 800d7f0:	685b      	ldr	r3, [r3, #4]
 800d7f2:	4313      	orrs	r3, r2
 800d7f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d7fc:	683b      	ldr	r3, [r7, #0]
 800d7fe:	681b      	ldr	r3, [r3, #0]
 800d800:	4313      	orrs	r3, r2
 800d802:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d80a:	683b      	ldr	r3, [r7, #0]
 800d80c:	691b      	ldr	r3, [r3, #16]
 800d80e:	4313      	orrs	r3, r2
 800d810:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d812:	68fb      	ldr	r3, [r7, #12]
 800d814:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d818:	683b      	ldr	r3, [r7, #0]
 800d81a:	695b      	ldr	r3, [r3, #20]
 800d81c:	4313      	orrs	r3, r2
 800d81e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d826:	683b      	ldr	r3, [r7, #0]
 800d828:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d82a:	4313      	orrs	r3, r2
 800d82c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800d834:	683b      	ldr	r3, [r7, #0]
 800d836:	699b      	ldr	r3, [r3, #24]
 800d838:	041b      	lsls	r3, r3, #16
 800d83a:	4313      	orrs	r3, r2
 800d83c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	4a16      	ldr	r2, [pc, #88]	; (800d89c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800d844:	4293      	cmp	r3, r2
 800d846:	d004      	beq.n	800d852 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	4a14      	ldr	r2, [pc, #80]	; (800d8a0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800d84e:	4293      	cmp	r3, r2
 800d850:	d115      	bne.n	800d87e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800d852:	68fb      	ldr	r3, [r7, #12]
 800d854:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800d858:	683b      	ldr	r3, [r7, #0]
 800d85a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d85c:	051b      	lsls	r3, r3, #20
 800d85e:	4313      	orrs	r3, r2
 800d860:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800d862:	68fb      	ldr	r3, [r7, #12]
 800d864:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800d868:	683b      	ldr	r3, [r7, #0]
 800d86a:	69db      	ldr	r3, [r3, #28]
 800d86c:	4313      	orrs	r3, r2
 800d86e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800d876:	683b      	ldr	r3, [r7, #0]
 800d878:	6a1b      	ldr	r3, [r3, #32]
 800d87a:	4313      	orrs	r3, r2
 800d87c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	68fa      	ldr	r2, [r7, #12]
 800d884:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	2200      	movs	r2, #0
 800d88a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d88e:	2300      	movs	r3, #0
}
 800d890:	4618      	mov	r0, r3
 800d892:	3714      	adds	r7, #20
 800d894:	46bd      	mov	sp, r7
 800d896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d89a:	4770      	bx	lr
 800d89c:	40010000 	.word	0x40010000
 800d8a0:	40010400 	.word	0x40010400

0800d8a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d8a4:	b480      	push	{r7}
 800d8a6:	b083      	sub	sp, #12
 800d8a8:	af00      	add	r7, sp, #0
 800d8aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d8ac:	bf00      	nop
 800d8ae:	370c      	adds	r7, #12
 800d8b0:	46bd      	mov	sp, r7
 800d8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8b6:	4770      	bx	lr

0800d8b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d8b8:	b480      	push	{r7}
 800d8ba:	b083      	sub	sp, #12
 800d8bc:	af00      	add	r7, sp, #0
 800d8be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d8c0:	bf00      	nop
 800d8c2:	370c      	adds	r7, #12
 800d8c4:	46bd      	mov	sp, r7
 800d8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ca:	4770      	bx	lr

0800d8cc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d8cc:	b480      	push	{r7}
 800d8ce:	b083      	sub	sp, #12
 800d8d0:	af00      	add	r7, sp, #0
 800d8d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d8d4:	bf00      	nop
 800d8d6:	370c      	adds	r7, #12
 800d8d8:	46bd      	mov	sp, r7
 800d8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8de:	4770      	bx	lr

0800d8e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d8e0:	b580      	push	{r7, lr}
 800d8e2:	b082      	sub	sp, #8
 800d8e4:	af00      	add	r7, sp, #0
 800d8e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	d101      	bne.n	800d8f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d8ee:	2301      	movs	r3, #1
 800d8f0:	e042      	b.n	800d978 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d106      	bne.n	800d90a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	2200      	movs	r2, #0
 800d900:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d904:	6878      	ldr	r0, [r7, #4]
 800d906:	f7f4 fee3 	bl	80026d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	2224      	movs	r2, #36	; 0x24
 800d90e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	681a      	ldr	r2, [r3, #0]
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	681b      	ldr	r3, [r3, #0]
 800d91c:	f022 0201 	bic.w	r2, r2, #1
 800d920:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d926:	2b00      	cmp	r3, #0
 800d928:	d002      	beq.n	800d930 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800d92a:	6878      	ldr	r0, [r7, #4]
 800d92c:	f001 fa44 	bl	800edb8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d930:	6878      	ldr	r0, [r7, #4]
 800d932:	f000 fcd9 	bl	800e2e8 <UART_SetConfig>
 800d936:	4603      	mov	r3, r0
 800d938:	2b01      	cmp	r3, #1
 800d93a:	d101      	bne.n	800d940 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800d93c:	2301      	movs	r3, #1
 800d93e:	e01b      	b.n	800d978 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	685a      	ldr	r2, [r3, #4]
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d94e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	681b      	ldr	r3, [r3, #0]
 800d954:	689a      	ldr	r2, [r3, #8]
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d95e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	681a      	ldr	r2, [r3, #0]
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	681b      	ldr	r3, [r3, #0]
 800d96a:	f042 0201 	orr.w	r2, r2, #1
 800d96e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d970:	6878      	ldr	r0, [r7, #4]
 800d972:	f001 fac3 	bl	800eefc <UART_CheckIdleState>
 800d976:	4603      	mov	r3, r0
}
 800d978:	4618      	mov	r0, r3
 800d97a:	3708      	adds	r7, #8
 800d97c:	46bd      	mov	sp, r7
 800d97e:	bd80      	pop	{r7, pc}

0800d980 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d980:	b580      	push	{r7, lr}
 800d982:	b08a      	sub	sp, #40	; 0x28
 800d984:	af02      	add	r7, sp, #8
 800d986:	60f8      	str	r0, [r7, #12]
 800d988:	60b9      	str	r1, [r7, #8]
 800d98a:	603b      	str	r3, [r7, #0]
 800d98c:	4613      	mov	r3, r2
 800d98e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d996:	2b20      	cmp	r3, #32
 800d998:	d17b      	bne.n	800da92 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800d99a:	68bb      	ldr	r3, [r7, #8]
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d002      	beq.n	800d9a6 <HAL_UART_Transmit+0x26>
 800d9a0:	88fb      	ldrh	r3, [r7, #6]
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d101      	bne.n	800d9aa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800d9a6:	2301      	movs	r3, #1
 800d9a8:	e074      	b.n	800da94 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d9aa:	68fb      	ldr	r3, [r7, #12]
 800d9ac:	2200      	movs	r2, #0
 800d9ae:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	2221      	movs	r2, #33	; 0x21
 800d9b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d9ba:	f7f5 f9c3 	bl	8002d44 <HAL_GetTick>
 800d9be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800d9c0:	68fb      	ldr	r3, [r7, #12]
 800d9c2:	88fa      	ldrh	r2, [r7, #6]
 800d9c4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800d9c8:	68fb      	ldr	r3, [r7, #12]
 800d9ca:	88fa      	ldrh	r2, [r7, #6]
 800d9cc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d9d0:	68fb      	ldr	r3, [r7, #12]
 800d9d2:	689b      	ldr	r3, [r3, #8]
 800d9d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d9d8:	d108      	bne.n	800d9ec <HAL_UART_Transmit+0x6c>
 800d9da:	68fb      	ldr	r3, [r7, #12]
 800d9dc:	691b      	ldr	r3, [r3, #16]
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d104      	bne.n	800d9ec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800d9e2:	2300      	movs	r3, #0
 800d9e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800d9e6:	68bb      	ldr	r3, [r7, #8]
 800d9e8:	61bb      	str	r3, [r7, #24]
 800d9ea:	e003      	b.n	800d9f4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800d9ec:	68bb      	ldr	r3, [r7, #8]
 800d9ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d9f0:	2300      	movs	r3, #0
 800d9f2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800d9f4:	e030      	b.n	800da58 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d9f6:	683b      	ldr	r3, [r7, #0]
 800d9f8:	9300      	str	r3, [sp, #0]
 800d9fa:	697b      	ldr	r3, [r7, #20]
 800d9fc:	2200      	movs	r2, #0
 800d9fe:	2180      	movs	r1, #128	; 0x80
 800da00:	68f8      	ldr	r0, [r7, #12]
 800da02:	f001 fb25 	bl	800f050 <UART_WaitOnFlagUntilTimeout>
 800da06:	4603      	mov	r3, r0
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d005      	beq.n	800da18 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800da0c:	68fb      	ldr	r3, [r7, #12]
 800da0e:	2220      	movs	r2, #32
 800da10:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 800da14:	2303      	movs	r3, #3
 800da16:	e03d      	b.n	800da94 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800da18:	69fb      	ldr	r3, [r7, #28]
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	d10b      	bne.n	800da36 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800da1e:	69bb      	ldr	r3, [r7, #24]
 800da20:	881b      	ldrh	r3, [r3, #0]
 800da22:	461a      	mov	r2, r3
 800da24:	68fb      	ldr	r3, [r7, #12]
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800da2c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800da2e:	69bb      	ldr	r3, [r7, #24]
 800da30:	3302      	adds	r3, #2
 800da32:	61bb      	str	r3, [r7, #24]
 800da34:	e007      	b.n	800da46 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800da36:	69fb      	ldr	r3, [r7, #28]
 800da38:	781a      	ldrb	r2, [r3, #0]
 800da3a:	68fb      	ldr	r3, [r7, #12]
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800da40:	69fb      	ldr	r3, [r7, #28]
 800da42:	3301      	adds	r3, #1
 800da44:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800da46:	68fb      	ldr	r3, [r7, #12]
 800da48:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800da4c:	b29b      	uxth	r3, r3
 800da4e:	3b01      	subs	r3, #1
 800da50:	b29a      	uxth	r2, r3
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800da5e:	b29b      	uxth	r3, r3
 800da60:	2b00      	cmp	r3, #0
 800da62:	d1c8      	bne.n	800d9f6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800da64:	683b      	ldr	r3, [r7, #0]
 800da66:	9300      	str	r3, [sp, #0]
 800da68:	697b      	ldr	r3, [r7, #20]
 800da6a:	2200      	movs	r2, #0
 800da6c:	2140      	movs	r1, #64	; 0x40
 800da6e:	68f8      	ldr	r0, [r7, #12]
 800da70:	f001 faee 	bl	800f050 <UART_WaitOnFlagUntilTimeout>
 800da74:	4603      	mov	r3, r0
 800da76:	2b00      	cmp	r3, #0
 800da78:	d005      	beq.n	800da86 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800da7a:	68fb      	ldr	r3, [r7, #12]
 800da7c:	2220      	movs	r2, #32
 800da7e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 800da82:	2303      	movs	r3, #3
 800da84:	e006      	b.n	800da94 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800da86:	68fb      	ldr	r3, [r7, #12]
 800da88:	2220      	movs	r2, #32
 800da8a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800da8e:	2300      	movs	r3, #0
 800da90:	e000      	b.n	800da94 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800da92:	2302      	movs	r3, #2
  }
}
 800da94:	4618      	mov	r0, r3
 800da96:	3720      	adds	r7, #32
 800da98:	46bd      	mov	sp, r7
 800da9a:	bd80      	pop	{r7, pc}

0800da9c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800da9c:	b580      	push	{r7, lr}
 800da9e:	b08a      	sub	sp, #40	; 0x28
 800daa0:	af00      	add	r7, sp, #0
 800daa2:	60f8      	str	r0, [r7, #12]
 800daa4:	60b9      	str	r1, [r7, #8]
 800daa6:	4613      	mov	r3, r2
 800daa8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800dab0:	2b20      	cmp	r3, #32
 800dab2:	d137      	bne.n	800db24 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800dab4:	68bb      	ldr	r3, [r7, #8]
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d002      	beq.n	800dac0 <HAL_UART_Receive_IT+0x24>
 800daba:	88fb      	ldrh	r3, [r7, #6]
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d101      	bne.n	800dac4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800dac0:	2301      	movs	r3, #1
 800dac2:	e030      	b.n	800db26 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	2200      	movs	r2, #0
 800dac8:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	4a18      	ldr	r2, [pc, #96]	; (800db30 <HAL_UART_Receive_IT+0x94>)
 800dad0:	4293      	cmp	r3, r2
 800dad2:	d01f      	beq.n	800db14 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	685b      	ldr	r3, [r3, #4]
 800dada:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d018      	beq.n	800db14 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dae8:	697b      	ldr	r3, [r7, #20]
 800daea:	e853 3f00 	ldrex	r3, [r3]
 800daee:	613b      	str	r3, [r7, #16]
   return(result);
 800daf0:	693b      	ldr	r3, [r7, #16]
 800daf2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800daf6:	627b      	str	r3, [r7, #36]	; 0x24
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	461a      	mov	r2, r3
 800dafe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db00:	623b      	str	r3, [r7, #32]
 800db02:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db04:	69f9      	ldr	r1, [r7, #28]
 800db06:	6a3a      	ldr	r2, [r7, #32]
 800db08:	e841 2300 	strex	r3, r2, [r1]
 800db0c:	61bb      	str	r3, [r7, #24]
   return(result);
 800db0e:	69bb      	ldr	r3, [r7, #24]
 800db10:	2b00      	cmp	r3, #0
 800db12:	d1e6      	bne.n	800dae2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800db14:	88fb      	ldrh	r3, [r7, #6]
 800db16:	461a      	mov	r2, r3
 800db18:	68b9      	ldr	r1, [r7, #8]
 800db1a:	68f8      	ldr	r0, [r7, #12]
 800db1c:	f001 fb06 	bl	800f12c <UART_Start_Receive_IT>
 800db20:	4603      	mov	r3, r0
 800db22:	e000      	b.n	800db26 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800db24:	2302      	movs	r3, #2
  }
}
 800db26:	4618      	mov	r0, r3
 800db28:	3728      	adds	r7, #40	; 0x28
 800db2a:	46bd      	mov	sp, r7
 800db2c:	bd80      	pop	{r7, pc}
 800db2e:	bf00      	nop
 800db30:	58000c00 	.word	0x58000c00

0800db34 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800db34:	b580      	push	{r7, lr}
 800db36:	b0ba      	sub	sp, #232	; 0xe8
 800db38:	af00      	add	r7, sp, #0
 800db3a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	681b      	ldr	r3, [r3, #0]
 800db40:	69db      	ldr	r3, [r3, #28]
 800db42:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	681b      	ldr	r3, [r3, #0]
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	689b      	ldr	r3, [r3, #8]
 800db56:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800db5a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800db5e:	f640 030f 	movw	r3, #2063	; 0x80f
 800db62:	4013      	ands	r3, r2
 800db64:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800db68:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	d11b      	bne.n	800dba8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800db70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800db74:	f003 0320 	and.w	r3, r3, #32
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d015      	beq.n	800dba8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800db7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800db80:	f003 0320 	and.w	r3, r3, #32
 800db84:	2b00      	cmp	r3, #0
 800db86:	d105      	bne.n	800db94 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800db88:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800db8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800db90:	2b00      	cmp	r3, #0
 800db92:	d009      	beq.n	800dba8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800db98:	2b00      	cmp	r3, #0
 800db9a:	f000 8377 	beq.w	800e28c <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dba2:	6878      	ldr	r0, [r7, #4]
 800dba4:	4798      	blx	r3
      }
      return;
 800dba6:	e371      	b.n	800e28c <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800dba8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	f000 8123 	beq.w	800ddf8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800dbb2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800dbb6:	4b8d      	ldr	r3, [pc, #564]	; (800ddec <HAL_UART_IRQHandler+0x2b8>)
 800dbb8:	4013      	ands	r3, r2
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d106      	bne.n	800dbcc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800dbbe:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800dbc2:	4b8b      	ldr	r3, [pc, #556]	; (800ddf0 <HAL_UART_IRQHandler+0x2bc>)
 800dbc4:	4013      	ands	r3, r2
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	f000 8116 	beq.w	800ddf8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800dbcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dbd0:	f003 0301 	and.w	r3, r3, #1
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	d011      	beq.n	800dbfc <HAL_UART_IRQHandler+0xc8>
 800dbd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dbdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d00b      	beq.n	800dbfc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	2201      	movs	r2, #1
 800dbea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dbf2:	f043 0201 	orr.w	r2, r3, #1
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dbfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dc00:	f003 0302 	and.w	r3, r3, #2
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d011      	beq.n	800dc2c <HAL_UART_IRQHandler+0xf8>
 800dc08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dc0c:	f003 0301 	and.w	r3, r3, #1
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d00b      	beq.n	800dc2c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	681b      	ldr	r3, [r3, #0]
 800dc18:	2202      	movs	r2, #2
 800dc1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dc22:	f043 0204 	orr.w	r2, r3, #4
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dc2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dc30:	f003 0304 	and.w	r3, r3, #4
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	d011      	beq.n	800dc5c <HAL_UART_IRQHandler+0x128>
 800dc38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dc3c:	f003 0301 	and.w	r3, r3, #1
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	d00b      	beq.n	800dc5c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	2204      	movs	r2, #4
 800dc4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dc52:	f043 0202 	orr.w	r2, r3, #2
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800dc5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dc60:	f003 0308 	and.w	r3, r3, #8
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d017      	beq.n	800dc98 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800dc68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dc6c:	f003 0320 	and.w	r3, r3, #32
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d105      	bne.n	800dc80 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800dc74:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800dc78:	4b5c      	ldr	r3, [pc, #368]	; (800ddec <HAL_UART_IRQHandler+0x2b8>)
 800dc7a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d00b      	beq.n	800dc98 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	2208      	movs	r2, #8
 800dc86:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dc8e:	f043 0208 	orr.w	r2, r3, #8
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800dc98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dc9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d012      	beq.n	800dcca <HAL_UART_IRQHandler+0x196>
 800dca4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dca8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d00c      	beq.n	800dcca <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800dcb8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dcc0:	f043 0220 	orr.w	r2, r3, #32
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	f000 82dd 	beq.w	800e290 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800dcd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dcda:	f003 0320 	and.w	r3, r3, #32
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d013      	beq.n	800dd0a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800dce2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dce6:	f003 0320 	and.w	r3, r3, #32
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d105      	bne.n	800dcfa <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800dcee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dcf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d007      	beq.n	800dd0a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d003      	beq.n	800dd0a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dd06:	6878      	ldr	r0, [r7, #4]
 800dd08:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dd10:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	689b      	ldr	r3, [r3, #8]
 800dd1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dd1e:	2b40      	cmp	r3, #64	; 0x40
 800dd20:	d005      	beq.n	800dd2e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800dd22:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800dd26:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800dd2a:	2b00      	cmp	r3, #0
 800dd2c:	d054      	beq.n	800ddd8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800dd2e:	6878      	ldr	r0, [r7, #4]
 800dd30:	f001 fb1e 	bl	800f370 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	681b      	ldr	r3, [r3, #0]
 800dd38:	689b      	ldr	r3, [r3, #8]
 800dd3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dd3e:	2b40      	cmp	r3, #64	; 0x40
 800dd40:	d146      	bne.n	800ddd0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	3308      	adds	r3, #8
 800dd48:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800dd50:	e853 3f00 	ldrex	r3, [r3]
 800dd54:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800dd58:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800dd5c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dd60:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	3308      	adds	r3, #8
 800dd6a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800dd6e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800dd72:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd76:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800dd7a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800dd7e:	e841 2300 	strex	r3, r2, [r1]
 800dd82:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800dd86:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	d1d9      	bne.n	800dd42 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d017      	beq.n	800ddc8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dd9e:	4a15      	ldr	r2, [pc, #84]	; (800ddf4 <HAL_UART_IRQHandler+0x2c0>)
 800dda0:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dda8:	4618      	mov	r0, r3
 800ddaa:	f7f8 f9d7 	bl	800615c <HAL_DMA_Abort_IT>
 800ddae:	4603      	mov	r3, r0
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	d019      	beq.n	800dde8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ddba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ddbc:	687a      	ldr	r2, [r7, #4]
 800ddbe:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 800ddc2:	4610      	mov	r0, r2
 800ddc4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ddc6:	e00f      	b.n	800dde8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ddc8:	6878      	ldr	r0, [r7, #4]
 800ddca:	f000 fa77 	bl	800e2bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ddce:	e00b      	b.n	800dde8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ddd0:	6878      	ldr	r0, [r7, #4]
 800ddd2:	f000 fa73 	bl	800e2bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ddd6:	e007      	b.n	800dde8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ddd8:	6878      	ldr	r0, [r7, #4]
 800ddda:	f000 fa6f 	bl	800e2bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	2200      	movs	r2, #0
 800dde2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 800dde6:	e253      	b.n	800e290 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dde8:	bf00      	nop
    return;
 800ddea:	e251      	b.n	800e290 <HAL_UART_IRQHandler+0x75c>
 800ddec:	10000001 	.word	0x10000001
 800ddf0:	04000120 	.word	0x04000120
 800ddf4:	0800f43d 	.word	0x0800f43d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ddfc:	2b01      	cmp	r3, #1
 800ddfe:	f040 81e7 	bne.w	800e1d0 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800de02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800de06:	f003 0310 	and.w	r3, r3, #16
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	f000 81e0 	beq.w	800e1d0 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800de10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800de14:	f003 0310 	and.w	r3, r3, #16
 800de18:	2b00      	cmp	r3, #0
 800de1a:	f000 81d9 	beq.w	800e1d0 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	2210      	movs	r2, #16
 800de24:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	689b      	ldr	r3, [r3, #8]
 800de2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800de30:	2b40      	cmp	r3, #64	; 0x40
 800de32:	f040 8151 	bne.w	800e0d8 <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800de3c:	681b      	ldr	r3, [r3, #0]
 800de3e:	4a96      	ldr	r2, [pc, #600]	; (800e098 <HAL_UART_IRQHandler+0x564>)
 800de40:	4293      	cmp	r3, r2
 800de42:	d068      	beq.n	800df16 <HAL_UART_IRQHandler+0x3e2>
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800de4a:	681b      	ldr	r3, [r3, #0]
 800de4c:	4a93      	ldr	r2, [pc, #588]	; (800e09c <HAL_UART_IRQHandler+0x568>)
 800de4e:	4293      	cmp	r3, r2
 800de50:	d061      	beq.n	800df16 <HAL_UART_IRQHandler+0x3e2>
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800de58:	681b      	ldr	r3, [r3, #0]
 800de5a:	4a91      	ldr	r2, [pc, #580]	; (800e0a0 <HAL_UART_IRQHandler+0x56c>)
 800de5c:	4293      	cmp	r3, r2
 800de5e:	d05a      	beq.n	800df16 <HAL_UART_IRQHandler+0x3e2>
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	4a8e      	ldr	r2, [pc, #568]	; (800e0a4 <HAL_UART_IRQHandler+0x570>)
 800de6a:	4293      	cmp	r3, r2
 800de6c:	d053      	beq.n	800df16 <HAL_UART_IRQHandler+0x3e2>
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	4a8c      	ldr	r2, [pc, #560]	; (800e0a8 <HAL_UART_IRQHandler+0x574>)
 800de78:	4293      	cmp	r3, r2
 800de7a:	d04c      	beq.n	800df16 <HAL_UART_IRQHandler+0x3e2>
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	4a89      	ldr	r2, [pc, #548]	; (800e0ac <HAL_UART_IRQHandler+0x578>)
 800de86:	4293      	cmp	r3, r2
 800de88:	d045      	beq.n	800df16 <HAL_UART_IRQHandler+0x3e2>
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	4a87      	ldr	r2, [pc, #540]	; (800e0b0 <HAL_UART_IRQHandler+0x57c>)
 800de94:	4293      	cmp	r3, r2
 800de96:	d03e      	beq.n	800df16 <HAL_UART_IRQHandler+0x3e2>
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	4a84      	ldr	r2, [pc, #528]	; (800e0b4 <HAL_UART_IRQHandler+0x580>)
 800dea2:	4293      	cmp	r3, r2
 800dea4:	d037      	beq.n	800df16 <HAL_UART_IRQHandler+0x3e2>
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	4a82      	ldr	r2, [pc, #520]	; (800e0b8 <HAL_UART_IRQHandler+0x584>)
 800deb0:	4293      	cmp	r3, r2
 800deb2:	d030      	beq.n	800df16 <HAL_UART_IRQHandler+0x3e2>
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	4a7f      	ldr	r2, [pc, #508]	; (800e0bc <HAL_UART_IRQHandler+0x588>)
 800debe:	4293      	cmp	r3, r2
 800dec0:	d029      	beq.n	800df16 <HAL_UART_IRQHandler+0x3e2>
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	4a7d      	ldr	r2, [pc, #500]	; (800e0c0 <HAL_UART_IRQHandler+0x58c>)
 800decc:	4293      	cmp	r3, r2
 800dece:	d022      	beq.n	800df16 <HAL_UART_IRQHandler+0x3e2>
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ded6:	681b      	ldr	r3, [r3, #0]
 800ded8:	4a7a      	ldr	r2, [pc, #488]	; (800e0c4 <HAL_UART_IRQHandler+0x590>)
 800deda:	4293      	cmp	r3, r2
 800dedc:	d01b      	beq.n	800df16 <HAL_UART_IRQHandler+0x3e2>
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	4a78      	ldr	r2, [pc, #480]	; (800e0c8 <HAL_UART_IRQHandler+0x594>)
 800dee8:	4293      	cmp	r3, r2
 800deea:	d014      	beq.n	800df16 <HAL_UART_IRQHandler+0x3e2>
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	4a75      	ldr	r2, [pc, #468]	; (800e0cc <HAL_UART_IRQHandler+0x598>)
 800def6:	4293      	cmp	r3, r2
 800def8:	d00d      	beq.n	800df16 <HAL_UART_IRQHandler+0x3e2>
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800df00:	681b      	ldr	r3, [r3, #0]
 800df02:	4a73      	ldr	r2, [pc, #460]	; (800e0d0 <HAL_UART_IRQHandler+0x59c>)
 800df04:	4293      	cmp	r3, r2
 800df06:	d006      	beq.n	800df16 <HAL_UART_IRQHandler+0x3e2>
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800df0e:	681b      	ldr	r3, [r3, #0]
 800df10:	4a70      	ldr	r2, [pc, #448]	; (800e0d4 <HAL_UART_IRQHandler+0x5a0>)
 800df12:	4293      	cmp	r3, r2
 800df14:	d106      	bne.n	800df24 <HAL_UART_IRQHandler+0x3f0>
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800df1c:	681b      	ldr	r3, [r3, #0]
 800df1e:	685b      	ldr	r3, [r3, #4]
 800df20:	b29b      	uxth	r3, r3
 800df22:	e005      	b.n	800df30 <HAL_UART_IRQHandler+0x3fc>
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800df2a:	681b      	ldr	r3, [r3, #0]
 800df2c:	685b      	ldr	r3, [r3, #4]
 800df2e:	b29b      	uxth	r3, r3
 800df30:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800df34:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800df38:	2b00      	cmp	r3, #0
 800df3a:	f000 81ab 	beq.w	800e294 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800df44:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800df48:	429a      	cmp	r2, r3
 800df4a:	f080 81a3 	bcs.w	800e294 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800df54:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800df5e:	69db      	ldr	r3, [r3, #28]
 800df60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800df64:	f000 8087 	beq.w	800e076 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	681b      	ldr	r3, [r3, #0]
 800df6c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df70:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800df74:	e853 3f00 	ldrex	r3, [r3]
 800df78:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800df7c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800df80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800df84:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	461a      	mov	r2, r3
 800df8e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800df92:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800df96:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df9a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800df9e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800dfa2:	e841 2300 	strex	r3, r2, [r1]
 800dfa6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800dfaa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d1da      	bne.n	800df68 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	3308      	adds	r3, #8
 800dfb8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800dfbc:	e853 3f00 	ldrex	r3, [r3]
 800dfc0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800dfc2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800dfc4:	f023 0301 	bic.w	r3, r3, #1
 800dfc8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	681b      	ldr	r3, [r3, #0]
 800dfd0:	3308      	adds	r3, #8
 800dfd2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800dfd6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800dfda:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfdc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800dfde:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800dfe2:	e841 2300 	strex	r3, r2, [r1]
 800dfe6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800dfe8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	d1e1      	bne.n	800dfb2 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	3308      	adds	r3, #8
 800dff4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dff6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800dff8:	e853 3f00 	ldrex	r3, [r3]
 800dffc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800dffe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e000:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e004:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	681b      	ldr	r3, [r3, #0]
 800e00c:	3308      	adds	r3, #8
 800e00e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800e012:	66fa      	str	r2, [r7, #108]	; 0x6c
 800e014:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e016:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800e018:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800e01a:	e841 2300 	strex	r3, r2, [r1]
 800e01e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800e020:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e022:	2b00      	cmp	r3, #0
 800e024:	d1e3      	bne.n	800dfee <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	2220      	movs	r2, #32
 800e02a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	2200      	movs	r2, #0
 800e032:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e03a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e03c:	e853 3f00 	ldrex	r3, [r3]
 800e040:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800e042:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e044:	f023 0310 	bic.w	r3, r3, #16
 800e048:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	681b      	ldr	r3, [r3, #0]
 800e050:	461a      	mov	r2, r3
 800e052:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e056:	65bb      	str	r3, [r7, #88]	; 0x58
 800e058:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e05a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e05c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e05e:	e841 2300 	strex	r3, r2, [r1]
 800e062:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800e064:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e066:	2b00      	cmp	r3, #0
 800e068:	d1e4      	bne.n	800e034 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e070:	4618      	mov	r0, r3
 800e072:	f7f7 fd55 	bl	8005b20 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	2202      	movs	r2, #2
 800e07a:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e088:	b29b      	uxth	r3, r3
 800e08a:	1ad3      	subs	r3, r2, r3
 800e08c:	b29b      	uxth	r3, r3
 800e08e:	4619      	mov	r1, r3
 800e090:	6878      	ldr	r0, [r7, #4]
 800e092:	f000 f91d 	bl	800e2d0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e096:	e0fd      	b.n	800e294 <HAL_UART_IRQHandler+0x760>
 800e098:	40020010 	.word	0x40020010
 800e09c:	40020028 	.word	0x40020028
 800e0a0:	40020040 	.word	0x40020040
 800e0a4:	40020058 	.word	0x40020058
 800e0a8:	40020070 	.word	0x40020070
 800e0ac:	40020088 	.word	0x40020088
 800e0b0:	400200a0 	.word	0x400200a0
 800e0b4:	400200b8 	.word	0x400200b8
 800e0b8:	40020410 	.word	0x40020410
 800e0bc:	40020428 	.word	0x40020428
 800e0c0:	40020440 	.word	0x40020440
 800e0c4:	40020458 	.word	0x40020458
 800e0c8:	40020470 	.word	0x40020470
 800e0cc:	40020488 	.word	0x40020488
 800e0d0:	400204a0 	.word	0x400204a0
 800e0d4:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e0e4:	b29b      	uxth	r3, r3
 800e0e6:	1ad3      	subs	r3, r2, r3
 800e0e8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e0f2:	b29b      	uxth	r3, r3
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	f000 80cf 	beq.w	800e298 <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 800e0fa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	f000 80ca 	beq.w	800e298 <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	681b      	ldr	r3, [r3, #0]
 800e108:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e10a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e10c:	e853 3f00 	ldrex	r3, [r3]
 800e110:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800e112:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e114:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e118:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	461a      	mov	r2, r3
 800e122:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800e126:	647b      	str	r3, [r7, #68]	; 0x44
 800e128:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e12a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e12c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e12e:	e841 2300 	strex	r3, r2, [r1]
 800e132:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800e134:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e136:	2b00      	cmp	r3, #0
 800e138:	d1e4      	bne.n	800e104 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	3308      	adds	r3, #8
 800e140:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e144:	e853 3f00 	ldrex	r3, [r3]
 800e148:	623b      	str	r3, [r7, #32]
   return(result);
 800e14a:	6a3a      	ldr	r2, [r7, #32]
 800e14c:	4b55      	ldr	r3, [pc, #340]	; (800e2a4 <HAL_UART_IRQHandler+0x770>)
 800e14e:	4013      	ands	r3, r2
 800e150:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	681b      	ldr	r3, [r3, #0]
 800e158:	3308      	adds	r3, #8
 800e15a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800e15e:	633a      	str	r2, [r7, #48]	; 0x30
 800e160:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e162:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e164:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e166:	e841 2300 	strex	r3, r2, [r1]
 800e16a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e16c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d1e3      	bne.n	800e13a <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	2220      	movs	r2, #32
 800e176:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	2200      	movs	r2, #0
 800e17e:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	2200      	movs	r2, #0
 800e184:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e18c:	693b      	ldr	r3, [r7, #16]
 800e18e:	e853 3f00 	ldrex	r3, [r3]
 800e192:	60fb      	str	r3, [r7, #12]
   return(result);
 800e194:	68fb      	ldr	r3, [r7, #12]
 800e196:	f023 0310 	bic.w	r3, r3, #16
 800e19a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	681b      	ldr	r3, [r3, #0]
 800e1a2:	461a      	mov	r2, r3
 800e1a4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800e1a8:	61fb      	str	r3, [r7, #28]
 800e1aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1ac:	69b9      	ldr	r1, [r7, #24]
 800e1ae:	69fa      	ldr	r2, [r7, #28]
 800e1b0:	e841 2300 	strex	r3, r2, [r1]
 800e1b4:	617b      	str	r3, [r7, #20]
   return(result);
 800e1b6:	697b      	ldr	r3, [r7, #20]
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d1e4      	bne.n	800e186 <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	2202      	movs	r2, #2
 800e1c0:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e1c2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800e1c6:	4619      	mov	r1, r3
 800e1c8:	6878      	ldr	r0, [r7, #4]
 800e1ca:	f000 f881 	bl	800e2d0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e1ce:	e063      	b.n	800e298 <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e1d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e1d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	d00e      	beq.n	800e1fa <HAL_UART_IRQHandler+0x6c6>
 800e1dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e1e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	d008      	beq.n	800e1fa <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	681b      	ldr	r3, [r3, #0]
 800e1ec:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800e1f0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e1f2:	6878      	ldr	r0, [r7, #4]
 800e1f4:	f001 fe80 	bl	800fef8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e1f8:	e051      	b.n	800e29e <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800e1fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e1fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e202:	2b00      	cmp	r3, #0
 800e204:	d014      	beq.n	800e230 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800e206:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e20a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d105      	bne.n	800e21e <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e212:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e216:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d008      	beq.n	800e230 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e222:	2b00      	cmp	r3, #0
 800e224:	d03a      	beq.n	800e29c <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e22a:	6878      	ldr	r0, [r7, #4]
 800e22c:	4798      	blx	r3
    }
    return;
 800e22e:	e035      	b.n	800e29c <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e230:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e234:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d009      	beq.n	800e250 <HAL_UART_IRQHandler+0x71c>
 800e23c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e240:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e244:	2b00      	cmp	r3, #0
 800e246:	d003      	beq.n	800e250 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 800e248:	6878      	ldr	r0, [r7, #4]
 800e24a:	f001 f90d 	bl	800f468 <UART_EndTransmit_IT>
    return;
 800e24e:	e026      	b.n	800e29e <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e250:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e254:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e258:	2b00      	cmp	r3, #0
 800e25a:	d009      	beq.n	800e270 <HAL_UART_IRQHandler+0x73c>
 800e25c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e260:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e264:	2b00      	cmp	r3, #0
 800e266:	d003      	beq.n	800e270 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e268:	6878      	ldr	r0, [r7, #4]
 800e26a:	f001 fe59 	bl	800ff20 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e26e:	e016      	b.n	800e29e <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800e270:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e274:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800e278:	2b00      	cmp	r3, #0
 800e27a:	d010      	beq.n	800e29e <HAL_UART_IRQHandler+0x76a>
 800e27c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e280:	2b00      	cmp	r3, #0
 800e282:	da0c      	bge.n	800e29e <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800e284:	6878      	ldr	r0, [r7, #4]
 800e286:	f001 fe41 	bl	800ff0c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e28a:	e008      	b.n	800e29e <HAL_UART_IRQHandler+0x76a>
      return;
 800e28c:	bf00      	nop
 800e28e:	e006      	b.n	800e29e <HAL_UART_IRQHandler+0x76a>
    return;
 800e290:	bf00      	nop
 800e292:	e004      	b.n	800e29e <HAL_UART_IRQHandler+0x76a>
      return;
 800e294:	bf00      	nop
 800e296:	e002      	b.n	800e29e <HAL_UART_IRQHandler+0x76a>
      return;
 800e298:	bf00      	nop
 800e29a:	e000      	b.n	800e29e <HAL_UART_IRQHandler+0x76a>
    return;
 800e29c:	bf00      	nop
  }
}
 800e29e:	37e8      	adds	r7, #232	; 0xe8
 800e2a0:	46bd      	mov	sp, r7
 800e2a2:	bd80      	pop	{r7, pc}
 800e2a4:	effffffe 	.word	0xeffffffe

0800e2a8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800e2a8:	b480      	push	{r7}
 800e2aa:	b083      	sub	sp, #12
 800e2ac:	af00      	add	r7, sp, #0
 800e2ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800e2b0:	bf00      	nop
 800e2b2:	370c      	adds	r7, #12
 800e2b4:	46bd      	mov	sp, r7
 800e2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ba:	4770      	bx	lr

0800e2bc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e2bc:	b480      	push	{r7}
 800e2be:	b083      	sub	sp, #12
 800e2c0:	af00      	add	r7, sp, #0
 800e2c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800e2c4:	bf00      	nop
 800e2c6:	370c      	adds	r7, #12
 800e2c8:	46bd      	mov	sp, r7
 800e2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ce:	4770      	bx	lr

0800e2d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e2d0:	b480      	push	{r7}
 800e2d2:	b083      	sub	sp, #12
 800e2d4:	af00      	add	r7, sp, #0
 800e2d6:	6078      	str	r0, [r7, #4]
 800e2d8:	460b      	mov	r3, r1
 800e2da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e2dc:	bf00      	nop
 800e2de:	370c      	adds	r7, #12
 800e2e0:	46bd      	mov	sp, r7
 800e2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2e6:	4770      	bx	lr

0800e2e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e2e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e2ec:	b092      	sub	sp, #72	; 0x48
 800e2ee:	af00      	add	r7, sp, #0
 800e2f0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e2f2:	2300      	movs	r3, #0
 800e2f4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e2f8:	697b      	ldr	r3, [r7, #20]
 800e2fa:	689a      	ldr	r2, [r3, #8]
 800e2fc:	697b      	ldr	r3, [r7, #20]
 800e2fe:	691b      	ldr	r3, [r3, #16]
 800e300:	431a      	orrs	r2, r3
 800e302:	697b      	ldr	r3, [r7, #20]
 800e304:	695b      	ldr	r3, [r3, #20]
 800e306:	431a      	orrs	r2, r3
 800e308:	697b      	ldr	r3, [r7, #20]
 800e30a:	69db      	ldr	r3, [r3, #28]
 800e30c:	4313      	orrs	r3, r2
 800e30e:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e310:	697b      	ldr	r3, [r7, #20]
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	681a      	ldr	r2, [r3, #0]
 800e316:	4bbe      	ldr	r3, [pc, #760]	; (800e610 <UART_SetConfig+0x328>)
 800e318:	4013      	ands	r3, r2
 800e31a:	697a      	ldr	r2, [r7, #20]
 800e31c:	6812      	ldr	r2, [r2, #0]
 800e31e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e320:	430b      	orrs	r3, r1
 800e322:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e324:	697b      	ldr	r3, [r7, #20]
 800e326:	681b      	ldr	r3, [r3, #0]
 800e328:	685b      	ldr	r3, [r3, #4]
 800e32a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800e32e:	697b      	ldr	r3, [r7, #20]
 800e330:	68da      	ldr	r2, [r3, #12]
 800e332:	697b      	ldr	r3, [r7, #20]
 800e334:	681b      	ldr	r3, [r3, #0]
 800e336:	430a      	orrs	r2, r1
 800e338:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e33a:	697b      	ldr	r3, [r7, #20]
 800e33c:	699b      	ldr	r3, [r3, #24]
 800e33e:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e340:	697b      	ldr	r3, [r7, #20]
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	4ab3      	ldr	r2, [pc, #716]	; (800e614 <UART_SetConfig+0x32c>)
 800e346:	4293      	cmp	r3, r2
 800e348:	d004      	beq.n	800e354 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e34a:	697b      	ldr	r3, [r7, #20]
 800e34c:	6a1b      	ldr	r3, [r3, #32]
 800e34e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e350:	4313      	orrs	r3, r2
 800e352:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e354:	697b      	ldr	r3, [r7, #20]
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	689a      	ldr	r2, [r3, #8]
 800e35a:	4baf      	ldr	r3, [pc, #700]	; (800e618 <UART_SetConfig+0x330>)
 800e35c:	4013      	ands	r3, r2
 800e35e:	697a      	ldr	r2, [r7, #20]
 800e360:	6812      	ldr	r2, [r2, #0]
 800e362:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e364:	430b      	orrs	r3, r1
 800e366:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e368:	697b      	ldr	r3, [r7, #20]
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e36e:	f023 010f 	bic.w	r1, r3, #15
 800e372:	697b      	ldr	r3, [r7, #20]
 800e374:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e376:	697b      	ldr	r3, [r7, #20]
 800e378:	681b      	ldr	r3, [r3, #0]
 800e37a:	430a      	orrs	r2, r1
 800e37c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e37e:	697b      	ldr	r3, [r7, #20]
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	4aa6      	ldr	r2, [pc, #664]	; (800e61c <UART_SetConfig+0x334>)
 800e384:	4293      	cmp	r3, r2
 800e386:	d177      	bne.n	800e478 <UART_SetConfig+0x190>
 800e388:	4ba5      	ldr	r3, [pc, #660]	; (800e620 <UART_SetConfig+0x338>)
 800e38a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e38c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e390:	2b28      	cmp	r3, #40	; 0x28
 800e392:	d86d      	bhi.n	800e470 <UART_SetConfig+0x188>
 800e394:	a201      	add	r2, pc, #4	; (adr r2, 800e39c <UART_SetConfig+0xb4>)
 800e396:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e39a:	bf00      	nop
 800e39c:	0800e441 	.word	0x0800e441
 800e3a0:	0800e471 	.word	0x0800e471
 800e3a4:	0800e471 	.word	0x0800e471
 800e3a8:	0800e471 	.word	0x0800e471
 800e3ac:	0800e471 	.word	0x0800e471
 800e3b0:	0800e471 	.word	0x0800e471
 800e3b4:	0800e471 	.word	0x0800e471
 800e3b8:	0800e471 	.word	0x0800e471
 800e3bc:	0800e449 	.word	0x0800e449
 800e3c0:	0800e471 	.word	0x0800e471
 800e3c4:	0800e471 	.word	0x0800e471
 800e3c8:	0800e471 	.word	0x0800e471
 800e3cc:	0800e471 	.word	0x0800e471
 800e3d0:	0800e471 	.word	0x0800e471
 800e3d4:	0800e471 	.word	0x0800e471
 800e3d8:	0800e471 	.word	0x0800e471
 800e3dc:	0800e451 	.word	0x0800e451
 800e3e0:	0800e471 	.word	0x0800e471
 800e3e4:	0800e471 	.word	0x0800e471
 800e3e8:	0800e471 	.word	0x0800e471
 800e3ec:	0800e471 	.word	0x0800e471
 800e3f0:	0800e471 	.word	0x0800e471
 800e3f4:	0800e471 	.word	0x0800e471
 800e3f8:	0800e471 	.word	0x0800e471
 800e3fc:	0800e459 	.word	0x0800e459
 800e400:	0800e471 	.word	0x0800e471
 800e404:	0800e471 	.word	0x0800e471
 800e408:	0800e471 	.word	0x0800e471
 800e40c:	0800e471 	.word	0x0800e471
 800e410:	0800e471 	.word	0x0800e471
 800e414:	0800e471 	.word	0x0800e471
 800e418:	0800e471 	.word	0x0800e471
 800e41c:	0800e461 	.word	0x0800e461
 800e420:	0800e471 	.word	0x0800e471
 800e424:	0800e471 	.word	0x0800e471
 800e428:	0800e471 	.word	0x0800e471
 800e42c:	0800e471 	.word	0x0800e471
 800e430:	0800e471 	.word	0x0800e471
 800e434:	0800e471 	.word	0x0800e471
 800e438:	0800e471 	.word	0x0800e471
 800e43c:	0800e469 	.word	0x0800e469
 800e440:	2301      	movs	r3, #1
 800e442:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e446:	e222      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e448:	2304      	movs	r3, #4
 800e44a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e44e:	e21e      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e450:	2308      	movs	r3, #8
 800e452:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e456:	e21a      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e458:	2310      	movs	r3, #16
 800e45a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e45e:	e216      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e460:	2320      	movs	r3, #32
 800e462:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e466:	e212      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e468:	2340      	movs	r3, #64	; 0x40
 800e46a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e46e:	e20e      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e470:	2380      	movs	r3, #128	; 0x80
 800e472:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e476:	e20a      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e478:	697b      	ldr	r3, [r7, #20]
 800e47a:	681b      	ldr	r3, [r3, #0]
 800e47c:	4a69      	ldr	r2, [pc, #420]	; (800e624 <UART_SetConfig+0x33c>)
 800e47e:	4293      	cmp	r3, r2
 800e480:	d130      	bne.n	800e4e4 <UART_SetConfig+0x1fc>
 800e482:	4b67      	ldr	r3, [pc, #412]	; (800e620 <UART_SetConfig+0x338>)
 800e484:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e486:	f003 0307 	and.w	r3, r3, #7
 800e48a:	2b05      	cmp	r3, #5
 800e48c:	d826      	bhi.n	800e4dc <UART_SetConfig+0x1f4>
 800e48e:	a201      	add	r2, pc, #4	; (adr r2, 800e494 <UART_SetConfig+0x1ac>)
 800e490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e494:	0800e4ad 	.word	0x0800e4ad
 800e498:	0800e4b5 	.word	0x0800e4b5
 800e49c:	0800e4bd 	.word	0x0800e4bd
 800e4a0:	0800e4c5 	.word	0x0800e4c5
 800e4a4:	0800e4cd 	.word	0x0800e4cd
 800e4a8:	0800e4d5 	.word	0x0800e4d5
 800e4ac:	2300      	movs	r3, #0
 800e4ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e4b2:	e1ec      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e4b4:	2304      	movs	r3, #4
 800e4b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e4ba:	e1e8      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e4bc:	2308      	movs	r3, #8
 800e4be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e4c2:	e1e4      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e4c4:	2310      	movs	r3, #16
 800e4c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e4ca:	e1e0      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e4cc:	2320      	movs	r3, #32
 800e4ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e4d2:	e1dc      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e4d4:	2340      	movs	r3, #64	; 0x40
 800e4d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e4da:	e1d8      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e4dc:	2380      	movs	r3, #128	; 0x80
 800e4de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e4e2:	e1d4      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e4e4:	697b      	ldr	r3, [r7, #20]
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	4a4f      	ldr	r2, [pc, #316]	; (800e628 <UART_SetConfig+0x340>)
 800e4ea:	4293      	cmp	r3, r2
 800e4ec:	d130      	bne.n	800e550 <UART_SetConfig+0x268>
 800e4ee:	4b4c      	ldr	r3, [pc, #304]	; (800e620 <UART_SetConfig+0x338>)
 800e4f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e4f2:	f003 0307 	and.w	r3, r3, #7
 800e4f6:	2b05      	cmp	r3, #5
 800e4f8:	d826      	bhi.n	800e548 <UART_SetConfig+0x260>
 800e4fa:	a201      	add	r2, pc, #4	; (adr r2, 800e500 <UART_SetConfig+0x218>)
 800e4fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e500:	0800e519 	.word	0x0800e519
 800e504:	0800e521 	.word	0x0800e521
 800e508:	0800e529 	.word	0x0800e529
 800e50c:	0800e531 	.word	0x0800e531
 800e510:	0800e539 	.word	0x0800e539
 800e514:	0800e541 	.word	0x0800e541
 800e518:	2300      	movs	r3, #0
 800e51a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e51e:	e1b6      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e520:	2304      	movs	r3, #4
 800e522:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e526:	e1b2      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e528:	2308      	movs	r3, #8
 800e52a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e52e:	e1ae      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e530:	2310      	movs	r3, #16
 800e532:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e536:	e1aa      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e538:	2320      	movs	r3, #32
 800e53a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e53e:	e1a6      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e540:	2340      	movs	r3, #64	; 0x40
 800e542:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e546:	e1a2      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e548:	2380      	movs	r3, #128	; 0x80
 800e54a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e54e:	e19e      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e550:	697b      	ldr	r3, [r7, #20]
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	4a35      	ldr	r2, [pc, #212]	; (800e62c <UART_SetConfig+0x344>)
 800e556:	4293      	cmp	r3, r2
 800e558:	d130      	bne.n	800e5bc <UART_SetConfig+0x2d4>
 800e55a:	4b31      	ldr	r3, [pc, #196]	; (800e620 <UART_SetConfig+0x338>)
 800e55c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e55e:	f003 0307 	and.w	r3, r3, #7
 800e562:	2b05      	cmp	r3, #5
 800e564:	d826      	bhi.n	800e5b4 <UART_SetConfig+0x2cc>
 800e566:	a201      	add	r2, pc, #4	; (adr r2, 800e56c <UART_SetConfig+0x284>)
 800e568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e56c:	0800e585 	.word	0x0800e585
 800e570:	0800e58d 	.word	0x0800e58d
 800e574:	0800e595 	.word	0x0800e595
 800e578:	0800e59d 	.word	0x0800e59d
 800e57c:	0800e5a5 	.word	0x0800e5a5
 800e580:	0800e5ad 	.word	0x0800e5ad
 800e584:	2300      	movs	r3, #0
 800e586:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e58a:	e180      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e58c:	2304      	movs	r3, #4
 800e58e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e592:	e17c      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e594:	2308      	movs	r3, #8
 800e596:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e59a:	e178      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e59c:	2310      	movs	r3, #16
 800e59e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5a2:	e174      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e5a4:	2320      	movs	r3, #32
 800e5a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5aa:	e170      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e5ac:	2340      	movs	r3, #64	; 0x40
 800e5ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5b2:	e16c      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e5b4:	2380      	movs	r3, #128	; 0x80
 800e5b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5ba:	e168      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e5bc:	697b      	ldr	r3, [r7, #20]
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	4a1b      	ldr	r2, [pc, #108]	; (800e630 <UART_SetConfig+0x348>)
 800e5c2:	4293      	cmp	r3, r2
 800e5c4:	d142      	bne.n	800e64c <UART_SetConfig+0x364>
 800e5c6:	4b16      	ldr	r3, [pc, #88]	; (800e620 <UART_SetConfig+0x338>)
 800e5c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e5ca:	f003 0307 	and.w	r3, r3, #7
 800e5ce:	2b05      	cmp	r3, #5
 800e5d0:	d838      	bhi.n	800e644 <UART_SetConfig+0x35c>
 800e5d2:	a201      	add	r2, pc, #4	; (adr r2, 800e5d8 <UART_SetConfig+0x2f0>)
 800e5d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5d8:	0800e5f1 	.word	0x0800e5f1
 800e5dc:	0800e5f9 	.word	0x0800e5f9
 800e5e0:	0800e601 	.word	0x0800e601
 800e5e4:	0800e609 	.word	0x0800e609
 800e5e8:	0800e635 	.word	0x0800e635
 800e5ec:	0800e63d 	.word	0x0800e63d
 800e5f0:	2300      	movs	r3, #0
 800e5f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5f6:	e14a      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e5f8:	2304      	movs	r3, #4
 800e5fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5fe:	e146      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e600:	2308      	movs	r3, #8
 800e602:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e606:	e142      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e608:	2310      	movs	r3, #16
 800e60a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e60e:	e13e      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e610:	cfff69f3 	.word	0xcfff69f3
 800e614:	58000c00 	.word	0x58000c00
 800e618:	11fff4ff 	.word	0x11fff4ff
 800e61c:	40011000 	.word	0x40011000
 800e620:	58024400 	.word	0x58024400
 800e624:	40004400 	.word	0x40004400
 800e628:	40004800 	.word	0x40004800
 800e62c:	40004c00 	.word	0x40004c00
 800e630:	40005000 	.word	0x40005000
 800e634:	2320      	movs	r3, #32
 800e636:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e63a:	e128      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e63c:	2340      	movs	r3, #64	; 0x40
 800e63e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e642:	e124      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e644:	2380      	movs	r3, #128	; 0x80
 800e646:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e64a:	e120      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e64c:	697b      	ldr	r3, [r7, #20]
 800e64e:	681b      	ldr	r3, [r3, #0]
 800e650:	4acb      	ldr	r2, [pc, #812]	; (800e980 <UART_SetConfig+0x698>)
 800e652:	4293      	cmp	r3, r2
 800e654:	d176      	bne.n	800e744 <UART_SetConfig+0x45c>
 800e656:	4bcb      	ldr	r3, [pc, #812]	; (800e984 <UART_SetConfig+0x69c>)
 800e658:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e65a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e65e:	2b28      	cmp	r3, #40	; 0x28
 800e660:	d86c      	bhi.n	800e73c <UART_SetConfig+0x454>
 800e662:	a201      	add	r2, pc, #4	; (adr r2, 800e668 <UART_SetConfig+0x380>)
 800e664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e668:	0800e70d 	.word	0x0800e70d
 800e66c:	0800e73d 	.word	0x0800e73d
 800e670:	0800e73d 	.word	0x0800e73d
 800e674:	0800e73d 	.word	0x0800e73d
 800e678:	0800e73d 	.word	0x0800e73d
 800e67c:	0800e73d 	.word	0x0800e73d
 800e680:	0800e73d 	.word	0x0800e73d
 800e684:	0800e73d 	.word	0x0800e73d
 800e688:	0800e715 	.word	0x0800e715
 800e68c:	0800e73d 	.word	0x0800e73d
 800e690:	0800e73d 	.word	0x0800e73d
 800e694:	0800e73d 	.word	0x0800e73d
 800e698:	0800e73d 	.word	0x0800e73d
 800e69c:	0800e73d 	.word	0x0800e73d
 800e6a0:	0800e73d 	.word	0x0800e73d
 800e6a4:	0800e73d 	.word	0x0800e73d
 800e6a8:	0800e71d 	.word	0x0800e71d
 800e6ac:	0800e73d 	.word	0x0800e73d
 800e6b0:	0800e73d 	.word	0x0800e73d
 800e6b4:	0800e73d 	.word	0x0800e73d
 800e6b8:	0800e73d 	.word	0x0800e73d
 800e6bc:	0800e73d 	.word	0x0800e73d
 800e6c0:	0800e73d 	.word	0x0800e73d
 800e6c4:	0800e73d 	.word	0x0800e73d
 800e6c8:	0800e725 	.word	0x0800e725
 800e6cc:	0800e73d 	.word	0x0800e73d
 800e6d0:	0800e73d 	.word	0x0800e73d
 800e6d4:	0800e73d 	.word	0x0800e73d
 800e6d8:	0800e73d 	.word	0x0800e73d
 800e6dc:	0800e73d 	.word	0x0800e73d
 800e6e0:	0800e73d 	.word	0x0800e73d
 800e6e4:	0800e73d 	.word	0x0800e73d
 800e6e8:	0800e72d 	.word	0x0800e72d
 800e6ec:	0800e73d 	.word	0x0800e73d
 800e6f0:	0800e73d 	.word	0x0800e73d
 800e6f4:	0800e73d 	.word	0x0800e73d
 800e6f8:	0800e73d 	.word	0x0800e73d
 800e6fc:	0800e73d 	.word	0x0800e73d
 800e700:	0800e73d 	.word	0x0800e73d
 800e704:	0800e73d 	.word	0x0800e73d
 800e708:	0800e735 	.word	0x0800e735
 800e70c:	2301      	movs	r3, #1
 800e70e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e712:	e0bc      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e714:	2304      	movs	r3, #4
 800e716:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e71a:	e0b8      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e71c:	2308      	movs	r3, #8
 800e71e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e722:	e0b4      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e724:	2310      	movs	r3, #16
 800e726:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e72a:	e0b0      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e72c:	2320      	movs	r3, #32
 800e72e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e732:	e0ac      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e734:	2340      	movs	r3, #64	; 0x40
 800e736:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e73a:	e0a8      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e73c:	2380      	movs	r3, #128	; 0x80
 800e73e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e742:	e0a4      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e744:	697b      	ldr	r3, [r7, #20]
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	4a8f      	ldr	r2, [pc, #572]	; (800e988 <UART_SetConfig+0x6a0>)
 800e74a:	4293      	cmp	r3, r2
 800e74c:	d130      	bne.n	800e7b0 <UART_SetConfig+0x4c8>
 800e74e:	4b8d      	ldr	r3, [pc, #564]	; (800e984 <UART_SetConfig+0x69c>)
 800e750:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e752:	f003 0307 	and.w	r3, r3, #7
 800e756:	2b05      	cmp	r3, #5
 800e758:	d826      	bhi.n	800e7a8 <UART_SetConfig+0x4c0>
 800e75a:	a201      	add	r2, pc, #4	; (adr r2, 800e760 <UART_SetConfig+0x478>)
 800e75c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e760:	0800e779 	.word	0x0800e779
 800e764:	0800e781 	.word	0x0800e781
 800e768:	0800e789 	.word	0x0800e789
 800e76c:	0800e791 	.word	0x0800e791
 800e770:	0800e799 	.word	0x0800e799
 800e774:	0800e7a1 	.word	0x0800e7a1
 800e778:	2300      	movs	r3, #0
 800e77a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e77e:	e086      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e780:	2304      	movs	r3, #4
 800e782:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e786:	e082      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e788:	2308      	movs	r3, #8
 800e78a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e78e:	e07e      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e790:	2310      	movs	r3, #16
 800e792:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e796:	e07a      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e798:	2320      	movs	r3, #32
 800e79a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e79e:	e076      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e7a0:	2340      	movs	r3, #64	; 0x40
 800e7a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e7a6:	e072      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e7a8:	2380      	movs	r3, #128	; 0x80
 800e7aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e7ae:	e06e      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e7b0:	697b      	ldr	r3, [r7, #20]
 800e7b2:	681b      	ldr	r3, [r3, #0]
 800e7b4:	4a75      	ldr	r2, [pc, #468]	; (800e98c <UART_SetConfig+0x6a4>)
 800e7b6:	4293      	cmp	r3, r2
 800e7b8:	d130      	bne.n	800e81c <UART_SetConfig+0x534>
 800e7ba:	4b72      	ldr	r3, [pc, #456]	; (800e984 <UART_SetConfig+0x69c>)
 800e7bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e7be:	f003 0307 	and.w	r3, r3, #7
 800e7c2:	2b05      	cmp	r3, #5
 800e7c4:	d826      	bhi.n	800e814 <UART_SetConfig+0x52c>
 800e7c6:	a201      	add	r2, pc, #4	; (adr r2, 800e7cc <UART_SetConfig+0x4e4>)
 800e7c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7cc:	0800e7e5 	.word	0x0800e7e5
 800e7d0:	0800e7ed 	.word	0x0800e7ed
 800e7d4:	0800e7f5 	.word	0x0800e7f5
 800e7d8:	0800e7fd 	.word	0x0800e7fd
 800e7dc:	0800e805 	.word	0x0800e805
 800e7e0:	0800e80d 	.word	0x0800e80d
 800e7e4:	2300      	movs	r3, #0
 800e7e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e7ea:	e050      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e7ec:	2304      	movs	r3, #4
 800e7ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e7f2:	e04c      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e7f4:	2308      	movs	r3, #8
 800e7f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e7fa:	e048      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e7fc:	2310      	movs	r3, #16
 800e7fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e802:	e044      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e804:	2320      	movs	r3, #32
 800e806:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e80a:	e040      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e80c:	2340      	movs	r3, #64	; 0x40
 800e80e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e812:	e03c      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e814:	2380      	movs	r3, #128	; 0x80
 800e816:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e81a:	e038      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e81c:	697b      	ldr	r3, [r7, #20]
 800e81e:	681b      	ldr	r3, [r3, #0]
 800e820:	4a5b      	ldr	r2, [pc, #364]	; (800e990 <UART_SetConfig+0x6a8>)
 800e822:	4293      	cmp	r3, r2
 800e824:	d130      	bne.n	800e888 <UART_SetConfig+0x5a0>
 800e826:	4b57      	ldr	r3, [pc, #348]	; (800e984 <UART_SetConfig+0x69c>)
 800e828:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e82a:	f003 0307 	and.w	r3, r3, #7
 800e82e:	2b05      	cmp	r3, #5
 800e830:	d826      	bhi.n	800e880 <UART_SetConfig+0x598>
 800e832:	a201      	add	r2, pc, #4	; (adr r2, 800e838 <UART_SetConfig+0x550>)
 800e834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e838:	0800e851 	.word	0x0800e851
 800e83c:	0800e859 	.word	0x0800e859
 800e840:	0800e861 	.word	0x0800e861
 800e844:	0800e869 	.word	0x0800e869
 800e848:	0800e871 	.word	0x0800e871
 800e84c:	0800e879 	.word	0x0800e879
 800e850:	2302      	movs	r3, #2
 800e852:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e856:	e01a      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e858:	2304      	movs	r3, #4
 800e85a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e85e:	e016      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e860:	2308      	movs	r3, #8
 800e862:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e866:	e012      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e868:	2310      	movs	r3, #16
 800e86a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e86e:	e00e      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e870:	2320      	movs	r3, #32
 800e872:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e876:	e00a      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e878:	2340      	movs	r3, #64	; 0x40
 800e87a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e87e:	e006      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e880:	2380      	movs	r3, #128	; 0x80
 800e882:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e886:	e002      	b.n	800e88e <UART_SetConfig+0x5a6>
 800e888:	2380      	movs	r3, #128	; 0x80
 800e88a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e88e:	697b      	ldr	r3, [r7, #20]
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	4a3f      	ldr	r2, [pc, #252]	; (800e990 <UART_SetConfig+0x6a8>)
 800e894:	4293      	cmp	r3, r2
 800e896:	f040 80f8 	bne.w	800ea8a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e89a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e89e:	2b20      	cmp	r3, #32
 800e8a0:	dc46      	bgt.n	800e930 <UART_SetConfig+0x648>
 800e8a2:	2b02      	cmp	r3, #2
 800e8a4:	f2c0 8082 	blt.w	800e9ac <UART_SetConfig+0x6c4>
 800e8a8:	3b02      	subs	r3, #2
 800e8aa:	2b1e      	cmp	r3, #30
 800e8ac:	d87e      	bhi.n	800e9ac <UART_SetConfig+0x6c4>
 800e8ae:	a201      	add	r2, pc, #4	; (adr r2, 800e8b4 <UART_SetConfig+0x5cc>)
 800e8b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8b4:	0800e937 	.word	0x0800e937
 800e8b8:	0800e9ad 	.word	0x0800e9ad
 800e8bc:	0800e93f 	.word	0x0800e93f
 800e8c0:	0800e9ad 	.word	0x0800e9ad
 800e8c4:	0800e9ad 	.word	0x0800e9ad
 800e8c8:	0800e9ad 	.word	0x0800e9ad
 800e8cc:	0800e94f 	.word	0x0800e94f
 800e8d0:	0800e9ad 	.word	0x0800e9ad
 800e8d4:	0800e9ad 	.word	0x0800e9ad
 800e8d8:	0800e9ad 	.word	0x0800e9ad
 800e8dc:	0800e9ad 	.word	0x0800e9ad
 800e8e0:	0800e9ad 	.word	0x0800e9ad
 800e8e4:	0800e9ad 	.word	0x0800e9ad
 800e8e8:	0800e9ad 	.word	0x0800e9ad
 800e8ec:	0800e95f 	.word	0x0800e95f
 800e8f0:	0800e9ad 	.word	0x0800e9ad
 800e8f4:	0800e9ad 	.word	0x0800e9ad
 800e8f8:	0800e9ad 	.word	0x0800e9ad
 800e8fc:	0800e9ad 	.word	0x0800e9ad
 800e900:	0800e9ad 	.word	0x0800e9ad
 800e904:	0800e9ad 	.word	0x0800e9ad
 800e908:	0800e9ad 	.word	0x0800e9ad
 800e90c:	0800e9ad 	.word	0x0800e9ad
 800e910:	0800e9ad 	.word	0x0800e9ad
 800e914:	0800e9ad 	.word	0x0800e9ad
 800e918:	0800e9ad 	.word	0x0800e9ad
 800e91c:	0800e9ad 	.word	0x0800e9ad
 800e920:	0800e9ad 	.word	0x0800e9ad
 800e924:	0800e9ad 	.word	0x0800e9ad
 800e928:	0800e9ad 	.word	0x0800e9ad
 800e92c:	0800e99f 	.word	0x0800e99f
 800e930:	2b40      	cmp	r3, #64	; 0x40
 800e932:	d037      	beq.n	800e9a4 <UART_SetConfig+0x6bc>
 800e934:	e03a      	b.n	800e9ac <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800e936:	f7fc fc53 	bl	800b1e0 <HAL_RCCEx_GetD3PCLK1Freq>
 800e93a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e93c:	e03c      	b.n	800e9b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e93e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e942:	4618      	mov	r0, r3
 800e944:	f7fc fc62 	bl	800b20c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e94a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e94c:	e034      	b.n	800e9b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e94e:	f107 0318 	add.w	r3, r7, #24
 800e952:	4618      	mov	r0, r3
 800e954:	f7fc fdae 	bl	800b4b4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e958:	69fb      	ldr	r3, [r7, #28]
 800e95a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e95c:	e02c      	b.n	800e9b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e95e:	4b09      	ldr	r3, [pc, #36]	; (800e984 <UART_SetConfig+0x69c>)
 800e960:	681b      	ldr	r3, [r3, #0]
 800e962:	f003 0320 	and.w	r3, r3, #32
 800e966:	2b00      	cmp	r3, #0
 800e968:	d016      	beq.n	800e998 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e96a:	4b06      	ldr	r3, [pc, #24]	; (800e984 <UART_SetConfig+0x69c>)
 800e96c:	681b      	ldr	r3, [r3, #0]
 800e96e:	08db      	lsrs	r3, r3, #3
 800e970:	f003 0303 	and.w	r3, r3, #3
 800e974:	4a07      	ldr	r2, [pc, #28]	; (800e994 <UART_SetConfig+0x6ac>)
 800e976:	fa22 f303 	lsr.w	r3, r2, r3
 800e97a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e97c:	e01c      	b.n	800e9b8 <UART_SetConfig+0x6d0>
 800e97e:	bf00      	nop
 800e980:	40011400 	.word	0x40011400
 800e984:	58024400 	.word	0x58024400
 800e988:	40007800 	.word	0x40007800
 800e98c:	40007c00 	.word	0x40007c00
 800e990:	58000c00 	.word	0x58000c00
 800e994:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800e998:	4b9d      	ldr	r3, [pc, #628]	; (800ec10 <UART_SetConfig+0x928>)
 800e99a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e99c:	e00c      	b.n	800e9b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e99e:	4b9d      	ldr	r3, [pc, #628]	; (800ec14 <UART_SetConfig+0x92c>)
 800e9a0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e9a2:	e009      	b.n	800e9b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e9a4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e9a8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e9aa:	e005      	b.n	800e9b8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800e9ac:	2300      	movs	r3, #0
 800e9ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800e9b0:	2301      	movs	r3, #1
 800e9b2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800e9b6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e9b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	f000 81de 	beq.w	800ed7c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e9c0:	697b      	ldr	r3, [r7, #20]
 800e9c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e9c4:	4a94      	ldr	r2, [pc, #592]	; (800ec18 <UART_SetConfig+0x930>)
 800e9c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e9ca:	461a      	mov	r2, r3
 800e9cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e9ce:	fbb3 f3f2 	udiv	r3, r3, r2
 800e9d2:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e9d4:	697b      	ldr	r3, [r7, #20]
 800e9d6:	685a      	ldr	r2, [r3, #4]
 800e9d8:	4613      	mov	r3, r2
 800e9da:	005b      	lsls	r3, r3, #1
 800e9dc:	4413      	add	r3, r2
 800e9de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e9e0:	429a      	cmp	r2, r3
 800e9e2:	d305      	bcc.n	800e9f0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e9e4:	697b      	ldr	r3, [r7, #20]
 800e9e6:	685b      	ldr	r3, [r3, #4]
 800e9e8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e9ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e9ec:	429a      	cmp	r2, r3
 800e9ee:	d903      	bls.n	800e9f8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800e9f0:	2301      	movs	r3, #1
 800e9f2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800e9f6:	e1c1      	b.n	800ed7c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e9f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e9fa:	2200      	movs	r2, #0
 800e9fc:	60bb      	str	r3, [r7, #8]
 800e9fe:	60fa      	str	r2, [r7, #12]
 800ea00:	697b      	ldr	r3, [r7, #20]
 800ea02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ea04:	4a84      	ldr	r2, [pc, #528]	; (800ec18 <UART_SetConfig+0x930>)
 800ea06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ea0a:	b29b      	uxth	r3, r3
 800ea0c:	2200      	movs	r2, #0
 800ea0e:	603b      	str	r3, [r7, #0]
 800ea10:	607a      	str	r2, [r7, #4]
 800ea12:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ea16:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ea1a:	f7f1 fcb1 	bl	8000380 <__aeabi_uldivmod>
 800ea1e:	4602      	mov	r2, r0
 800ea20:	460b      	mov	r3, r1
 800ea22:	4610      	mov	r0, r2
 800ea24:	4619      	mov	r1, r3
 800ea26:	f04f 0200 	mov.w	r2, #0
 800ea2a:	f04f 0300 	mov.w	r3, #0
 800ea2e:	020b      	lsls	r3, r1, #8
 800ea30:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ea34:	0202      	lsls	r2, r0, #8
 800ea36:	6979      	ldr	r1, [r7, #20]
 800ea38:	6849      	ldr	r1, [r1, #4]
 800ea3a:	0849      	lsrs	r1, r1, #1
 800ea3c:	2000      	movs	r0, #0
 800ea3e:	460c      	mov	r4, r1
 800ea40:	4605      	mov	r5, r0
 800ea42:	eb12 0804 	adds.w	r8, r2, r4
 800ea46:	eb43 0905 	adc.w	r9, r3, r5
 800ea4a:	697b      	ldr	r3, [r7, #20]
 800ea4c:	685b      	ldr	r3, [r3, #4]
 800ea4e:	2200      	movs	r2, #0
 800ea50:	469a      	mov	sl, r3
 800ea52:	4693      	mov	fp, r2
 800ea54:	4652      	mov	r2, sl
 800ea56:	465b      	mov	r3, fp
 800ea58:	4640      	mov	r0, r8
 800ea5a:	4649      	mov	r1, r9
 800ea5c:	f7f1 fc90 	bl	8000380 <__aeabi_uldivmod>
 800ea60:	4602      	mov	r2, r0
 800ea62:	460b      	mov	r3, r1
 800ea64:	4613      	mov	r3, r2
 800ea66:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ea68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea6a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ea6e:	d308      	bcc.n	800ea82 <UART_SetConfig+0x79a>
 800ea70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea72:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ea76:	d204      	bcs.n	800ea82 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800ea78:	697b      	ldr	r3, [r7, #20]
 800ea7a:	681b      	ldr	r3, [r3, #0]
 800ea7c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ea7e:	60da      	str	r2, [r3, #12]
 800ea80:	e17c      	b.n	800ed7c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800ea82:	2301      	movs	r3, #1
 800ea84:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800ea88:	e178      	b.n	800ed7c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ea8a:	697b      	ldr	r3, [r7, #20]
 800ea8c:	69db      	ldr	r3, [r3, #28]
 800ea8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ea92:	f040 80c5 	bne.w	800ec20 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800ea96:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800ea9a:	2b20      	cmp	r3, #32
 800ea9c:	dc48      	bgt.n	800eb30 <UART_SetConfig+0x848>
 800ea9e:	2b00      	cmp	r3, #0
 800eaa0:	db7b      	blt.n	800eb9a <UART_SetConfig+0x8b2>
 800eaa2:	2b20      	cmp	r3, #32
 800eaa4:	d879      	bhi.n	800eb9a <UART_SetConfig+0x8b2>
 800eaa6:	a201      	add	r2, pc, #4	; (adr r2, 800eaac <UART_SetConfig+0x7c4>)
 800eaa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eaac:	0800eb37 	.word	0x0800eb37
 800eab0:	0800eb3f 	.word	0x0800eb3f
 800eab4:	0800eb9b 	.word	0x0800eb9b
 800eab8:	0800eb9b 	.word	0x0800eb9b
 800eabc:	0800eb47 	.word	0x0800eb47
 800eac0:	0800eb9b 	.word	0x0800eb9b
 800eac4:	0800eb9b 	.word	0x0800eb9b
 800eac8:	0800eb9b 	.word	0x0800eb9b
 800eacc:	0800eb57 	.word	0x0800eb57
 800ead0:	0800eb9b 	.word	0x0800eb9b
 800ead4:	0800eb9b 	.word	0x0800eb9b
 800ead8:	0800eb9b 	.word	0x0800eb9b
 800eadc:	0800eb9b 	.word	0x0800eb9b
 800eae0:	0800eb9b 	.word	0x0800eb9b
 800eae4:	0800eb9b 	.word	0x0800eb9b
 800eae8:	0800eb9b 	.word	0x0800eb9b
 800eaec:	0800eb67 	.word	0x0800eb67
 800eaf0:	0800eb9b 	.word	0x0800eb9b
 800eaf4:	0800eb9b 	.word	0x0800eb9b
 800eaf8:	0800eb9b 	.word	0x0800eb9b
 800eafc:	0800eb9b 	.word	0x0800eb9b
 800eb00:	0800eb9b 	.word	0x0800eb9b
 800eb04:	0800eb9b 	.word	0x0800eb9b
 800eb08:	0800eb9b 	.word	0x0800eb9b
 800eb0c:	0800eb9b 	.word	0x0800eb9b
 800eb10:	0800eb9b 	.word	0x0800eb9b
 800eb14:	0800eb9b 	.word	0x0800eb9b
 800eb18:	0800eb9b 	.word	0x0800eb9b
 800eb1c:	0800eb9b 	.word	0x0800eb9b
 800eb20:	0800eb9b 	.word	0x0800eb9b
 800eb24:	0800eb9b 	.word	0x0800eb9b
 800eb28:	0800eb9b 	.word	0x0800eb9b
 800eb2c:	0800eb8d 	.word	0x0800eb8d
 800eb30:	2b40      	cmp	r3, #64	; 0x40
 800eb32:	d02e      	beq.n	800eb92 <UART_SetConfig+0x8aa>
 800eb34:	e031      	b.n	800eb9a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800eb36:	f7fa fb5b 	bl	80091f0 <HAL_RCC_GetPCLK1Freq>
 800eb3a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800eb3c:	e033      	b.n	800eba6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800eb3e:	f7fa fb6d 	bl	800921c <HAL_RCC_GetPCLK2Freq>
 800eb42:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800eb44:	e02f      	b.n	800eba6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800eb46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800eb4a:	4618      	mov	r0, r3
 800eb4c:	f7fc fb5e 	bl	800b20c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800eb50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb52:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eb54:	e027      	b.n	800eba6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800eb56:	f107 0318 	add.w	r3, r7, #24
 800eb5a:	4618      	mov	r0, r3
 800eb5c:	f7fc fcaa 	bl	800b4b4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800eb60:	69fb      	ldr	r3, [r7, #28]
 800eb62:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eb64:	e01f      	b.n	800eba6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800eb66:	4b2d      	ldr	r3, [pc, #180]	; (800ec1c <UART_SetConfig+0x934>)
 800eb68:	681b      	ldr	r3, [r3, #0]
 800eb6a:	f003 0320 	and.w	r3, r3, #32
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	d009      	beq.n	800eb86 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800eb72:	4b2a      	ldr	r3, [pc, #168]	; (800ec1c <UART_SetConfig+0x934>)
 800eb74:	681b      	ldr	r3, [r3, #0]
 800eb76:	08db      	lsrs	r3, r3, #3
 800eb78:	f003 0303 	and.w	r3, r3, #3
 800eb7c:	4a24      	ldr	r2, [pc, #144]	; (800ec10 <UART_SetConfig+0x928>)
 800eb7e:	fa22 f303 	lsr.w	r3, r2, r3
 800eb82:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800eb84:	e00f      	b.n	800eba6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800eb86:	4b22      	ldr	r3, [pc, #136]	; (800ec10 <UART_SetConfig+0x928>)
 800eb88:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eb8a:	e00c      	b.n	800eba6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800eb8c:	4b21      	ldr	r3, [pc, #132]	; (800ec14 <UART_SetConfig+0x92c>)
 800eb8e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eb90:	e009      	b.n	800eba6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800eb92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800eb96:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eb98:	e005      	b.n	800eba6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800eb9a:	2300      	movs	r3, #0
 800eb9c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800eb9e:	2301      	movs	r3, #1
 800eba0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800eba4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800eba6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eba8:	2b00      	cmp	r3, #0
 800ebaa:	f000 80e7 	beq.w	800ed7c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ebae:	697b      	ldr	r3, [r7, #20]
 800ebb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ebb2:	4a19      	ldr	r2, [pc, #100]	; (800ec18 <UART_SetConfig+0x930>)
 800ebb4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ebb8:	461a      	mov	r2, r3
 800ebba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ebbc:	fbb3 f3f2 	udiv	r3, r3, r2
 800ebc0:	005a      	lsls	r2, r3, #1
 800ebc2:	697b      	ldr	r3, [r7, #20]
 800ebc4:	685b      	ldr	r3, [r3, #4]
 800ebc6:	085b      	lsrs	r3, r3, #1
 800ebc8:	441a      	add	r2, r3
 800ebca:	697b      	ldr	r3, [r7, #20]
 800ebcc:	685b      	ldr	r3, [r3, #4]
 800ebce:	fbb2 f3f3 	udiv	r3, r2, r3
 800ebd2:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ebd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebd6:	2b0f      	cmp	r3, #15
 800ebd8:	d916      	bls.n	800ec08 <UART_SetConfig+0x920>
 800ebda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ebe0:	d212      	bcs.n	800ec08 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ebe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebe4:	b29b      	uxth	r3, r3
 800ebe6:	f023 030f 	bic.w	r3, r3, #15
 800ebea:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ebec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebee:	085b      	lsrs	r3, r3, #1
 800ebf0:	b29b      	uxth	r3, r3
 800ebf2:	f003 0307 	and.w	r3, r3, #7
 800ebf6:	b29a      	uxth	r2, r3
 800ebf8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ebfa:	4313      	orrs	r3, r2
 800ebfc:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800ebfe:	697b      	ldr	r3, [r7, #20]
 800ec00:	681b      	ldr	r3, [r3, #0]
 800ec02:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800ec04:	60da      	str	r2, [r3, #12]
 800ec06:	e0b9      	b.n	800ed7c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ec08:	2301      	movs	r3, #1
 800ec0a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800ec0e:	e0b5      	b.n	800ed7c <UART_SetConfig+0xa94>
 800ec10:	03d09000 	.word	0x03d09000
 800ec14:	003d0900 	.word	0x003d0900
 800ec18:	08014c3c 	.word	0x08014c3c
 800ec1c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800ec20:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800ec24:	2b20      	cmp	r3, #32
 800ec26:	dc49      	bgt.n	800ecbc <UART_SetConfig+0x9d4>
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	db7c      	blt.n	800ed26 <UART_SetConfig+0xa3e>
 800ec2c:	2b20      	cmp	r3, #32
 800ec2e:	d87a      	bhi.n	800ed26 <UART_SetConfig+0xa3e>
 800ec30:	a201      	add	r2, pc, #4	; (adr r2, 800ec38 <UART_SetConfig+0x950>)
 800ec32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec36:	bf00      	nop
 800ec38:	0800ecc3 	.word	0x0800ecc3
 800ec3c:	0800eccb 	.word	0x0800eccb
 800ec40:	0800ed27 	.word	0x0800ed27
 800ec44:	0800ed27 	.word	0x0800ed27
 800ec48:	0800ecd3 	.word	0x0800ecd3
 800ec4c:	0800ed27 	.word	0x0800ed27
 800ec50:	0800ed27 	.word	0x0800ed27
 800ec54:	0800ed27 	.word	0x0800ed27
 800ec58:	0800ece3 	.word	0x0800ece3
 800ec5c:	0800ed27 	.word	0x0800ed27
 800ec60:	0800ed27 	.word	0x0800ed27
 800ec64:	0800ed27 	.word	0x0800ed27
 800ec68:	0800ed27 	.word	0x0800ed27
 800ec6c:	0800ed27 	.word	0x0800ed27
 800ec70:	0800ed27 	.word	0x0800ed27
 800ec74:	0800ed27 	.word	0x0800ed27
 800ec78:	0800ecf3 	.word	0x0800ecf3
 800ec7c:	0800ed27 	.word	0x0800ed27
 800ec80:	0800ed27 	.word	0x0800ed27
 800ec84:	0800ed27 	.word	0x0800ed27
 800ec88:	0800ed27 	.word	0x0800ed27
 800ec8c:	0800ed27 	.word	0x0800ed27
 800ec90:	0800ed27 	.word	0x0800ed27
 800ec94:	0800ed27 	.word	0x0800ed27
 800ec98:	0800ed27 	.word	0x0800ed27
 800ec9c:	0800ed27 	.word	0x0800ed27
 800eca0:	0800ed27 	.word	0x0800ed27
 800eca4:	0800ed27 	.word	0x0800ed27
 800eca8:	0800ed27 	.word	0x0800ed27
 800ecac:	0800ed27 	.word	0x0800ed27
 800ecb0:	0800ed27 	.word	0x0800ed27
 800ecb4:	0800ed27 	.word	0x0800ed27
 800ecb8:	0800ed19 	.word	0x0800ed19
 800ecbc:	2b40      	cmp	r3, #64	; 0x40
 800ecbe:	d02e      	beq.n	800ed1e <UART_SetConfig+0xa36>
 800ecc0:	e031      	b.n	800ed26 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ecc2:	f7fa fa95 	bl	80091f0 <HAL_RCC_GetPCLK1Freq>
 800ecc6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800ecc8:	e033      	b.n	800ed32 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ecca:	f7fa faa7 	bl	800921c <HAL_RCC_GetPCLK2Freq>
 800ecce:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800ecd0:	e02f      	b.n	800ed32 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ecd2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ecd6:	4618      	mov	r0, r3
 800ecd8:	f7fc fa98 	bl	800b20c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ecdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecde:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ece0:	e027      	b.n	800ed32 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ece2:	f107 0318 	add.w	r3, r7, #24
 800ece6:	4618      	mov	r0, r3
 800ece8:	f7fc fbe4 	bl	800b4b4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ecec:	69fb      	ldr	r3, [r7, #28]
 800ecee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ecf0:	e01f      	b.n	800ed32 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ecf2:	4b2d      	ldr	r3, [pc, #180]	; (800eda8 <UART_SetConfig+0xac0>)
 800ecf4:	681b      	ldr	r3, [r3, #0]
 800ecf6:	f003 0320 	and.w	r3, r3, #32
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	d009      	beq.n	800ed12 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ecfe:	4b2a      	ldr	r3, [pc, #168]	; (800eda8 <UART_SetConfig+0xac0>)
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	08db      	lsrs	r3, r3, #3
 800ed04:	f003 0303 	and.w	r3, r3, #3
 800ed08:	4a28      	ldr	r2, [pc, #160]	; (800edac <UART_SetConfig+0xac4>)
 800ed0a:	fa22 f303 	lsr.w	r3, r2, r3
 800ed0e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ed10:	e00f      	b.n	800ed32 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800ed12:	4b26      	ldr	r3, [pc, #152]	; (800edac <UART_SetConfig+0xac4>)
 800ed14:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ed16:	e00c      	b.n	800ed32 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ed18:	4b25      	ldr	r3, [pc, #148]	; (800edb0 <UART_SetConfig+0xac8>)
 800ed1a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ed1c:	e009      	b.n	800ed32 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ed1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ed22:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ed24:	e005      	b.n	800ed32 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800ed26:	2300      	movs	r3, #0
 800ed28:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800ed2a:	2301      	movs	r3, #1
 800ed2c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800ed30:	bf00      	nop
    }

    if (pclk != 0U)
 800ed32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	d021      	beq.n	800ed7c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ed38:	697b      	ldr	r3, [r7, #20]
 800ed3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ed3c:	4a1d      	ldr	r2, [pc, #116]	; (800edb4 <UART_SetConfig+0xacc>)
 800ed3e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ed42:	461a      	mov	r2, r3
 800ed44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ed46:	fbb3 f2f2 	udiv	r2, r3, r2
 800ed4a:	697b      	ldr	r3, [r7, #20]
 800ed4c:	685b      	ldr	r3, [r3, #4]
 800ed4e:	085b      	lsrs	r3, r3, #1
 800ed50:	441a      	add	r2, r3
 800ed52:	697b      	ldr	r3, [r7, #20]
 800ed54:	685b      	ldr	r3, [r3, #4]
 800ed56:	fbb2 f3f3 	udiv	r3, r2, r3
 800ed5a:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ed5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed5e:	2b0f      	cmp	r3, #15
 800ed60:	d909      	bls.n	800ed76 <UART_SetConfig+0xa8e>
 800ed62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ed68:	d205      	bcs.n	800ed76 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ed6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed6c:	b29a      	uxth	r2, r3
 800ed6e:	697b      	ldr	r3, [r7, #20]
 800ed70:	681b      	ldr	r3, [r3, #0]
 800ed72:	60da      	str	r2, [r3, #12]
 800ed74:	e002      	b.n	800ed7c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ed76:	2301      	movs	r3, #1
 800ed78:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ed7c:	697b      	ldr	r3, [r7, #20]
 800ed7e:	2201      	movs	r2, #1
 800ed80:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800ed84:	697b      	ldr	r3, [r7, #20]
 800ed86:	2201      	movs	r2, #1
 800ed88:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ed8c:	697b      	ldr	r3, [r7, #20]
 800ed8e:	2200      	movs	r2, #0
 800ed90:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800ed92:	697b      	ldr	r3, [r7, #20]
 800ed94:	2200      	movs	r2, #0
 800ed96:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800ed98:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800ed9c:	4618      	mov	r0, r3
 800ed9e:	3748      	adds	r7, #72	; 0x48
 800eda0:	46bd      	mov	sp, r7
 800eda2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800eda6:	bf00      	nop
 800eda8:	58024400 	.word	0x58024400
 800edac:	03d09000 	.word	0x03d09000
 800edb0:	003d0900 	.word	0x003d0900
 800edb4:	08014c3c 	.word	0x08014c3c

0800edb8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800edb8:	b480      	push	{r7}
 800edba:	b083      	sub	sp, #12
 800edbc:	af00      	add	r7, sp, #0
 800edbe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800edc4:	f003 0308 	and.w	r3, r3, #8
 800edc8:	2b00      	cmp	r3, #0
 800edca:	d00a      	beq.n	800ede2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	685b      	ldr	r3, [r3, #4]
 800edd2:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	681b      	ldr	r3, [r3, #0]
 800edde:	430a      	orrs	r2, r1
 800ede0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ede6:	f003 0301 	and.w	r3, r3, #1
 800edea:	2b00      	cmp	r3, #0
 800edec:	d00a      	beq.n	800ee04 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	681b      	ldr	r3, [r3, #0]
 800edf2:	685b      	ldr	r3, [r3, #4]
 800edf4:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	430a      	orrs	r2, r1
 800ee02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ee08:	f003 0302 	and.w	r3, r3, #2
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d00a      	beq.n	800ee26 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	681b      	ldr	r3, [r3, #0]
 800ee14:	685b      	ldr	r3, [r3, #4]
 800ee16:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	681b      	ldr	r3, [r3, #0]
 800ee22:	430a      	orrs	r2, r1
 800ee24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ee2a:	f003 0304 	and.w	r3, r3, #4
 800ee2e:	2b00      	cmp	r3, #0
 800ee30:	d00a      	beq.n	800ee48 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	681b      	ldr	r3, [r3, #0]
 800ee36:	685b      	ldr	r3, [r3, #4]
 800ee38:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	681b      	ldr	r3, [r3, #0]
 800ee44:	430a      	orrs	r2, r1
 800ee46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ee4c:	f003 0310 	and.w	r3, r3, #16
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d00a      	beq.n	800ee6a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	681b      	ldr	r3, [r3, #0]
 800ee58:	689b      	ldr	r3, [r3, #8]
 800ee5a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	681b      	ldr	r3, [r3, #0]
 800ee66:	430a      	orrs	r2, r1
 800ee68:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ee6e:	f003 0320 	and.w	r3, r3, #32
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	d00a      	beq.n	800ee8c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	681b      	ldr	r3, [r3, #0]
 800ee7a:	689b      	ldr	r3, [r3, #8]
 800ee7c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	430a      	orrs	r2, r1
 800ee8a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ee90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d01a      	beq.n	800eece <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	685b      	ldr	r3, [r3, #4]
 800ee9e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	681b      	ldr	r3, [r3, #0]
 800eeaa:	430a      	orrs	r2, r1
 800eeac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800eeb2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800eeb6:	d10a      	bne.n	800eece <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	681b      	ldr	r3, [r3, #0]
 800eebc:	685b      	ldr	r3, [r3, #4]
 800eebe:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	681b      	ldr	r3, [r3, #0]
 800eeca:	430a      	orrs	r2, r1
 800eecc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eed2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	d00a      	beq.n	800eef0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	681b      	ldr	r3, [r3, #0]
 800eede:	685b      	ldr	r3, [r3, #4]
 800eee0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	681b      	ldr	r3, [r3, #0]
 800eeec:	430a      	orrs	r2, r1
 800eeee:	605a      	str	r2, [r3, #4]
  }
}
 800eef0:	bf00      	nop
 800eef2:	370c      	adds	r7, #12
 800eef4:	46bd      	mov	sp, r7
 800eef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eefa:	4770      	bx	lr

0800eefc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800eefc:	b580      	push	{r7, lr}
 800eefe:	b098      	sub	sp, #96	; 0x60
 800ef00:	af02      	add	r7, sp, #8
 800ef02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	2200      	movs	r2, #0
 800ef08:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ef0c:	f7f3 ff1a 	bl	8002d44 <HAL_GetTick>
 800ef10:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	681b      	ldr	r3, [r3, #0]
 800ef18:	f003 0308 	and.w	r3, r3, #8
 800ef1c:	2b08      	cmp	r3, #8
 800ef1e:	d12f      	bne.n	800ef80 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ef20:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ef24:	9300      	str	r3, [sp, #0]
 800ef26:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ef28:	2200      	movs	r2, #0
 800ef2a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ef2e:	6878      	ldr	r0, [r7, #4]
 800ef30:	f000 f88e 	bl	800f050 <UART_WaitOnFlagUntilTimeout>
 800ef34:	4603      	mov	r3, r0
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d022      	beq.n	800ef80 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	681b      	ldr	r3, [r3, #0]
 800ef3e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef42:	e853 3f00 	ldrex	r3, [r3]
 800ef46:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800ef48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ef4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ef4e:	653b      	str	r3, [r7, #80]	; 0x50
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	681b      	ldr	r3, [r3, #0]
 800ef54:	461a      	mov	r2, r3
 800ef56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ef58:	647b      	str	r3, [r7, #68]	; 0x44
 800ef5a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef5c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ef5e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ef60:	e841 2300 	strex	r3, r2, [r1]
 800ef64:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800ef66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	d1e6      	bne.n	800ef3a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	2220      	movs	r2, #32
 800ef70:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	2200      	movs	r2, #0
 800ef78:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ef7c:	2303      	movs	r3, #3
 800ef7e:	e063      	b.n	800f048 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	681b      	ldr	r3, [r3, #0]
 800ef86:	f003 0304 	and.w	r3, r3, #4
 800ef8a:	2b04      	cmp	r3, #4
 800ef8c:	d149      	bne.n	800f022 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ef8e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ef92:	9300      	str	r3, [sp, #0]
 800ef94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ef96:	2200      	movs	r2, #0
 800ef98:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ef9c:	6878      	ldr	r0, [r7, #4]
 800ef9e:	f000 f857 	bl	800f050 <UART_WaitOnFlagUntilTimeout>
 800efa2:	4603      	mov	r3, r0
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	d03c      	beq.n	800f022 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800efa8:	687b      	ldr	r3, [r7, #4]
 800efaa:	681b      	ldr	r3, [r3, #0]
 800efac:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800efae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800efb0:	e853 3f00 	ldrex	r3, [r3]
 800efb4:	623b      	str	r3, [r7, #32]
   return(result);
 800efb6:	6a3b      	ldr	r3, [r7, #32]
 800efb8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800efbc:	64fb      	str	r3, [r7, #76]	; 0x4c
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	681b      	ldr	r3, [r3, #0]
 800efc2:	461a      	mov	r2, r3
 800efc4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800efc6:	633b      	str	r3, [r7, #48]	; 0x30
 800efc8:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800efca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800efcc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800efce:	e841 2300 	strex	r3, r2, [r1]
 800efd2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800efd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800efd6:	2b00      	cmp	r3, #0
 800efd8:	d1e6      	bne.n	800efa8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	681b      	ldr	r3, [r3, #0]
 800efde:	3308      	adds	r3, #8
 800efe0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800efe2:	693b      	ldr	r3, [r7, #16]
 800efe4:	e853 3f00 	ldrex	r3, [r3]
 800efe8:	60fb      	str	r3, [r7, #12]
   return(result);
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	f023 0301 	bic.w	r3, r3, #1
 800eff0:	64bb      	str	r3, [r7, #72]	; 0x48
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	681b      	ldr	r3, [r3, #0]
 800eff6:	3308      	adds	r3, #8
 800eff8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800effa:	61fa      	str	r2, [r7, #28]
 800effc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800effe:	69b9      	ldr	r1, [r7, #24]
 800f000:	69fa      	ldr	r2, [r7, #28]
 800f002:	e841 2300 	strex	r3, r2, [r1]
 800f006:	617b      	str	r3, [r7, #20]
   return(result);
 800f008:	697b      	ldr	r3, [r7, #20]
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	d1e5      	bne.n	800efda <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	2220      	movs	r2, #32
 800f012:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800f016:	687b      	ldr	r3, [r7, #4]
 800f018:	2200      	movs	r2, #0
 800f01a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f01e:	2303      	movs	r3, #3
 800f020:	e012      	b.n	800f048 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	2220      	movs	r2, #32
 800f026:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	2220      	movs	r2, #32
 800f02e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	2200      	movs	r2, #0
 800f036:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	2200      	movs	r2, #0
 800f03c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	2200      	movs	r2, #0
 800f042:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800f046:	2300      	movs	r3, #0
}
 800f048:	4618      	mov	r0, r3
 800f04a:	3758      	adds	r7, #88	; 0x58
 800f04c:	46bd      	mov	sp, r7
 800f04e:	bd80      	pop	{r7, pc}

0800f050 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f050:	b580      	push	{r7, lr}
 800f052:	b084      	sub	sp, #16
 800f054:	af00      	add	r7, sp, #0
 800f056:	60f8      	str	r0, [r7, #12]
 800f058:	60b9      	str	r1, [r7, #8]
 800f05a:	603b      	str	r3, [r7, #0]
 800f05c:	4613      	mov	r3, r2
 800f05e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f060:	e04f      	b.n	800f102 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f062:	69bb      	ldr	r3, [r7, #24]
 800f064:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f068:	d04b      	beq.n	800f102 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f06a:	f7f3 fe6b 	bl	8002d44 <HAL_GetTick>
 800f06e:	4602      	mov	r2, r0
 800f070:	683b      	ldr	r3, [r7, #0]
 800f072:	1ad3      	subs	r3, r2, r3
 800f074:	69ba      	ldr	r2, [r7, #24]
 800f076:	429a      	cmp	r2, r3
 800f078:	d302      	bcc.n	800f080 <UART_WaitOnFlagUntilTimeout+0x30>
 800f07a:	69bb      	ldr	r3, [r7, #24]
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	d101      	bne.n	800f084 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800f080:	2303      	movs	r3, #3
 800f082:	e04e      	b.n	800f122 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800f084:	68fb      	ldr	r3, [r7, #12]
 800f086:	681b      	ldr	r3, [r3, #0]
 800f088:	681b      	ldr	r3, [r3, #0]
 800f08a:	f003 0304 	and.w	r3, r3, #4
 800f08e:	2b00      	cmp	r3, #0
 800f090:	d037      	beq.n	800f102 <UART_WaitOnFlagUntilTimeout+0xb2>
 800f092:	68bb      	ldr	r3, [r7, #8]
 800f094:	2b80      	cmp	r3, #128	; 0x80
 800f096:	d034      	beq.n	800f102 <UART_WaitOnFlagUntilTimeout+0xb2>
 800f098:	68bb      	ldr	r3, [r7, #8]
 800f09a:	2b40      	cmp	r3, #64	; 0x40
 800f09c:	d031      	beq.n	800f102 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f09e:	68fb      	ldr	r3, [r7, #12]
 800f0a0:	681b      	ldr	r3, [r3, #0]
 800f0a2:	69db      	ldr	r3, [r3, #28]
 800f0a4:	f003 0308 	and.w	r3, r3, #8
 800f0a8:	2b08      	cmp	r3, #8
 800f0aa:	d110      	bne.n	800f0ce <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f0ac:	68fb      	ldr	r3, [r7, #12]
 800f0ae:	681b      	ldr	r3, [r3, #0]
 800f0b0:	2208      	movs	r2, #8
 800f0b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f0b4:	68f8      	ldr	r0, [r7, #12]
 800f0b6:	f000 f95b 	bl	800f370 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f0ba:	68fb      	ldr	r3, [r7, #12]
 800f0bc:	2208      	movs	r2, #8
 800f0be:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f0c2:	68fb      	ldr	r3, [r7, #12]
 800f0c4:	2200      	movs	r2, #0
 800f0c6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 800f0ca:	2301      	movs	r3, #1
 800f0cc:	e029      	b.n	800f122 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f0ce:	68fb      	ldr	r3, [r7, #12]
 800f0d0:	681b      	ldr	r3, [r3, #0]
 800f0d2:	69db      	ldr	r3, [r3, #28]
 800f0d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f0d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f0dc:	d111      	bne.n	800f102 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f0de:	68fb      	ldr	r3, [r7, #12]
 800f0e0:	681b      	ldr	r3, [r3, #0]
 800f0e2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f0e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f0e8:	68f8      	ldr	r0, [r7, #12]
 800f0ea:	f000 f941 	bl	800f370 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f0ee:	68fb      	ldr	r3, [r7, #12]
 800f0f0:	2220      	movs	r2, #32
 800f0f2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f0f6:	68fb      	ldr	r3, [r7, #12]
 800f0f8:	2200      	movs	r2, #0
 800f0fa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800f0fe:	2303      	movs	r3, #3
 800f100:	e00f      	b.n	800f122 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f102:	68fb      	ldr	r3, [r7, #12]
 800f104:	681b      	ldr	r3, [r3, #0]
 800f106:	69da      	ldr	r2, [r3, #28]
 800f108:	68bb      	ldr	r3, [r7, #8]
 800f10a:	4013      	ands	r3, r2
 800f10c:	68ba      	ldr	r2, [r7, #8]
 800f10e:	429a      	cmp	r2, r3
 800f110:	bf0c      	ite	eq
 800f112:	2301      	moveq	r3, #1
 800f114:	2300      	movne	r3, #0
 800f116:	b2db      	uxtb	r3, r3
 800f118:	461a      	mov	r2, r3
 800f11a:	79fb      	ldrb	r3, [r7, #7]
 800f11c:	429a      	cmp	r2, r3
 800f11e:	d0a0      	beq.n	800f062 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f120:	2300      	movs	r3, #0
}
 800f122:	4618      	mov	r0, r3
 800f124:	3710      	adds	r7, #16
 800f126:	46bd      	mov	sp, r7
 800f128:	bd80      	pop	{r7, pc}
	...

0800f12c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f12c:	b480      	push	{r7}
 800f12e:	b0a3      	sub	sp, #140	; 0x8c
 800f130:	af00      	add	r7, sp, #0
 800f132:	60f8      	str	r0, [r7, #12]
 800f134:	60b9      	str	r1, [r7, #8]
 800f136:	4613      	mov	r3, r2
 800f138:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800f13a:	68fb      	ldr	r3, [r7, #12]
 800f13c:	68ba      	ldr	r2, [r7, #8]
 800f13e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800f140:	68fb      	ldr	r3, [r7, #12]
 800f142:	88fa      	ldrh	r2, [r7, #6]
 800f144:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800f148:	68fb      	ldr	r3, [r7, #12]
 800f14a:	88fa      	ldrh	r2, [r7, #6]
 800f14c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800f150:	68fb      	ldr	r3, [r7, #12]
 800f152:	2200      	movs	r2, #0
 800f154:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800f156:	68fb      	ldr	r3, [r7, #12]
 800f158:	689b      	ldr	r3, [r3, #8]
 800f15a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f15e:	d10e      	bne.n	800f17e <UART_Start_Receive_IT+0x52>
 800f160:	68fb      	ldr	r3, [r7, #12]
 800f162:	691b      	ldr	r3, [r3, #16]
 800f164:	2b00      	cmp	r3, #0
 800f166:	d105      	bne.n	800f174 <UART_Start_Receive_IT+0x48>
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800f16e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f172:	e02d      	b.n	800f1d0 <UART_Start_Receive_IT+0xa4>
 800f174:	68fb      	ldr	r3, [r7, #12]
 800f176:	22ff      	movs	r2, #255	; 0xff
 800f178:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f17c:	e028      	b.n	800f1d0 <UART_Start_Receive_IT+0xa4>
 800f17e:	68fb      	ldr	r3, [r7, #12]
 800f180:	689b      	ldr	r3, [r3, #8]
 800f182:	2b00      	cmp	r3, #0
 800f184:	d10d      	bne.n	800f1a2 <UART_Start_Receive_IT+0x76>
 800f186:	68fb      	ldr	r3, [r7, #12]
 800f188:	691b      	ldr	r3, [r3, #16]
 800f18a:	2b00      	cmp	r3, #0
 800f18c:	d104      	bne.n	800f198 <UART_Start_Receive_IT+0x6c>
 800f18e:	68fb      	ldr	r3, [r7, #12]
 800f190:	22ff      	movs	r2, #255	; 0xff
 800f192:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f196:	e01b      	b.n	800f1d0 <UART_Start_Receive_IT+0xa4>
 800f198:	68fb      	ldr	r3, [r7, #12]
 800f19a:	227f      	movs	r2, #127	; 0x7f
 800f19c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f1a0:	e016      	b.n	800f1d0 <UART_Start_Receive_IT+0xa4>
 800f1a2:	68fb      	ldr	r3, [r7, #12]
 800f1a4:	689b      	ldr	r3, [r3, #8]
 800f1a6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800f1aa:	d10d      	bne.n	800f1c8 <UART_Start_Receive_IT+0x9c>
 800f1ac:	68fb      	ldr	r3, [r7, #12]
 800f1ae:	691b      	ldr	r3, [r3, #16]
 800f1b0:	2b00      	cmp	r3, #0
 800f1b2:	d104      	bne.n	800f1be <UART_Start_Receive_IT+0x92>
 800f1b4:	68fb      	ldr	r3, [r7, #12]
 800f1b6:	227f      	movs	r2, #127	; 0x7f
 800f1b8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f1bc:	e008      	b.n	800f1d0 <UART_Start_Receive_IT+0xa4>
 800f1be:	68fb      	ldr	r3, [r7, #12]
 800f1c0:	223f      	movs	r2, #63	; 0x3f
 800f1c2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f1c6:	e003      	b.n	800f1d0 <UART_Start_Receive_IT+0xa4>
 800f1c8:	68fb      	ldr	r3, [r7, #12]
 800f1ca:	2200      	movs	r2, #0
 800f1cc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f1d0:	68fb      	ldr	r3, [r7, #12]
 800f1d2:	2200      	movs	r2, #0
 800f1d4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f1d8:	68fb      	ldr	r3, [r7, #12]
 800f1da:	2222      	movs	r2, #34	; 0x22
 800f1dc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f1e0:	68fb      	ldr	r3, [r7, #12]
 800f1e2:	681b      	ldr	r3, [r3, #0]
 800f1e4:	3308      	adds	r3, #8
 800f1e6:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f1ea:	e853 3f00 	ldrex	r3, [r3]
 800f1ee:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800f1f0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f1f2:	f043 0301 	orr.w	r3, r3, #1
 800f1f6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800f1fa:	68fb      	ldr	r3, [r7, #12]
 800f1fc:	681b      	ldr	r3, [r3, #0]
 800f1fe:	3308      	adds	r3, #8
 800f200:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800f204:	673a      	str	r2, [r7, #112]	; 0x70
 800f206:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f208:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800f20a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800f20c:	e841 2300 	strex	r3, r2, [r1]
 800f210:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 800f212:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f214:	2b00      	cmp	r3, #0
 800f216:	d1e3      	bne.n	800f1e0 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800f218:	68fb      	ldr	r3, [r7, #12]
 800f21a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f21c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f220:	d14f      	bne.n	800f2c2 <UART_Start_Receive_IT+0x196>
 800f222:	68fb      	ldr	r3, [r7, #12]
 800f224:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800f228:	88fa      	ldrh	r2, [r7, #6]
 800f22a:	429a      	cmp	r2, r3
 800f22c:	d349      	bcc.n	800f2c2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f22e:	68fb      	ldr	r3, [r7, #12]
 800f230:	689b      	ldr	r3, [r3, #8]
 800f232:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f236:	d107      	bne.n	800f248 <UART_Start_Receive_IT+0x11c>
 800f238:	68fb      	ldr	r3, [r7, #12]
 800f23a:	691b      	ldr	r3, [r3, #16]
 800f23c:	2b00      	cmp	r3, #0
 800f23e:	d103      	bne.n	800f248 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800f240:	68fb      	ldr	r3, [r7, #12]
 800f242:	4a47      	ldr	r2, [pc, #284]	; (800f360 <UART_Start_Receive_IT+0x234>)
 800f244:	675a      	str	r2, [r3, #116]	; 0x74
 800f246:	e002      	b.n	800f24e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800f248:	68fb      	ldr	r3, [r7, #12]
 800f24a:	4a46      	ldr	r2, [pc, #280]	; (800f364 <UART_Start_Receive_IT+0x238>)
 800f24c:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800f24e:	68fb      	ldr	r3, [r7, #12]
 800f250:	691b      	ldr	r3, [r3, #16]
 800f252:	2b00      	cmp	r3, #0
 800f254:	d01a      	beq.n	800f28c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f256:	68fb      	ldr	r3, [r7, #12]
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f25c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f25e:	e853 3f00 	ldrex	r3, [r3]
 800f262:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800f264:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f266:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800f26a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800f26e:	68fb      	ldr	r3, [r7, #12]
 800f270:	681b      	ldr	r3, [r3, #0]
 800f272:	461a      	mov	r2, r3
 800f274:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800f278:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f27a:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f27c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800f27e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f280:	e841 2300 	strex	r3, r2, [r1]
 800f284:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800f286:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f288:	2b00      	cmp	r3, #0
 800f28a:	d1e4      	bne.n	800f256 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800f28c:	68fb      	ldr	r3, [r7, #12]
 800f28e:	681b      	ldr	r3, [r3, #0]
 800f290:	3308      	adds	r3, #8
 800f292:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f294:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f296:	e853 3f00 	ldrex	r3, [r3]
 800f29a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f29c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f29e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f2a2:	67fb      	str	r3, [r7, #124]	; 0x7c
 800f2a4:	68fb      	ldr	r3, [r7, #12]
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	3308      	adds	r3, #8
 800f2aa:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800f2ac:	64ba      	str	r2, [r7, #72]	; 0x48
 800f2ae:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f2b0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f2b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f2b4:	e841 2300 	strex	r3, r2, [r1]
 800f2b8:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800f2ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f2bc:	2b00      	cmp	r3, #0
 800f2be:	d1e5      	bne.n	800f28c <UART_Start_Receive_IT+0x160>
 800f2c0:	e046      	b.n	800f350 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f2c2:	68fb      	ldr	r3, [r7, #12]
 800f2c4:	689b      	ldr	r3, [r3, #8]
 800f2c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f2ca:	d107      	bne.n	800f2dc <UART_Start_Receive_IT+0x1b0>
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	691b      	ldr	r3, [r3, #16]
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d103      	bne.n	800f2dc <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800f2d4:	68fb      	ldr	r3, [r7, #12]
 800f2d6:	4a24      	ldr	r2, [pc, #144]	; (800f368 <UART_Start_Receive_IT+0x23c>)
 800f2d8:	675a      	str	r2, [r3, #116]	; 0x74
 800f2da:	e002      	b.n	800f2e2 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800f2dc:	68fb      	ldr	r3, [r7, #12]
 800f2de:	4a23      	ldr	r2, [pc, #140]	; (800f36c <UART_Start_Receive_IT+0x240>)
 800f2e0:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	691b      	ldr	r3, [r3, #16]
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d019      	beq.n	800f31e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800f2ea:	68fb      	ldr	r3, [r7, #12]
 800f2ec:	681b      	ldr	r3, [r3, #0]
 800f2ee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f2f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f2f2:	e853 3f00 	ldrex	r3, [r3]
 800f2f6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f2f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f2fa:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800f2fe:	677b      	str	r3, [r7, #116]	; 0x74
 800f300:	68fb      	ldr	r3, [r7, #12]
 800f302:	681b      	ldr	r3, [r3, #0]
 800f304:	461a      	mov	r2, r3
 800f306:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f308:	637b      	str	r3, [r7, #52]	; 0x34
 800f30a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f30c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f30e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f310:	e841 2300 	strex	r3, r2, [r1]
 800f314:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800f316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f318:	2b00      	cmp	r3, #0
 800f31a:	d1e6      	bne.n	800f2ea <UART_Start_Receive_IT+0x1be>
 800f31c:	e018      	b.n	800f350 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800f31e:	68fb      	ldr	r3, [r7, #12]
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f324:	697b      	ldr	r3, [r7, #20]
 800f326:	e853 3f00 	ldrex	r3, [r3]
 800f32a:	613b      	str	r3, [r7, #16]
   return(result);
 800f32c:	693b      	ldr	r3, [r7, #16]
 800f32e:	f043 0320 	orr.w	r3, r3, #32
 800f332:	67bb      	str	r3, [r7, #120]	; 0x78
 800f334:	68fb      	ldr	r3, [r7, #12]
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	461a      	mov	r2, r3
 800f33a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f33c:	623b      	str	r3, [r7, #32]
 800f33e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f340:	69f9      	ldr	r1, [r7, #28]
 800f342:	6a3a      	ldr	r2, [r7, #32]
 800f344:	e841 2300 	strex	r3, r2, [r1]
 800f348:	61bb      	str	r3, [r7, #24]
   return(result);
 800f34a:	69bb      	ldr	r3, [r7, #24]
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d1e6      	bne.n	800f31e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800f350:	2300      	movs	r3, #0
}
 800f352:	4618      	mov	r0, r3
 800f354:	378c      	adds	r7, #140	; 0x8c
 800f356:	46bd      	mov	sp, r7
 800f358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f35c:	4770      	bx	lr
 800f35e:	bf00      	nop
 800f360:	0800fb91 	.word	0x0800fb91
 800f364:	0800f831 	.word	0x0800f831
 800f368:	0800f679 	.word	0x0800f679
 800f36c:	0800f4c1 	.word	0x0800f4c1

0800f370 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f370:	b480      	push	{r7}
 800f372:	b095      	sub	sp, #84	; 0x54
 800f374:	af00      	add	r7, sp, #0
 800f376:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	681b      	ldr	r3, [r3, #0]
 800f37c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f37e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f380:	e853 3f00 	ldrex	r3, [r3]
 800f384:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800f386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f388:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f38c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	681b      	ldr	r3, [r3, #0]
 800f392:	461a      	mov	r2, r3
 800f394:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f396:	643b      	str	r3, [r7, #64]	; 0x40
 800f398:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f39a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f39c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f39e:	e841 2300 	strex	r3, r2, [r1]
 800f3a2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f3a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d1e6      	bne.n	800f378 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	681b      	ldr	r3, [r3, #0]
 800f3ae:	3308      	adds	r3, #8
 800f3b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3b2:	6a3b      	ldr	r3, [r7, #32]
 800f3b4:	e853 3f00 	ldrex	r3, [r3]
 800f3b8:	61fb      	str	r3, [r7, #28]
   return(result);
 800f3ba:	69fa      	ldr	r2, [r7, #28]
 800f3bc:	4b1e      	ldr	r3, [pc, #120]	; (800f438 <UART_EndRxTransfer+0xc8>)
 800f3be:	4013      	ands	r3, r2
 800f3c0:	64bb      	str	r3, [r7, #72]	; 0x48
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	681b      	ldr	r3, [r3, #0]
 800f3c6:	3308      	adds	r3, #8
 800f3c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f3ca:	62fa      	str	r2, [r7, #44]	; 0x2c
 800f3cc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3ce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f3d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f3d2:	e841 2300 	strex	r3, r2, [r1]
 800f3d6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f3d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3da:	2b00      	cmp	r3, #0
 800f3dc:	d1e5      	bne.n	800f3aa <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f3e2:	2b01      	cmp	r3, #1
 800f3e4:	d118      	bne.n	800f418 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	681b      	ldr	r3, [r3, #0]
 800f3ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3ec:	68fb      	ldr	r3, [r7, #12]
 800f3ee:	e853 3f00 	ldrex	r3, [r3]
 800f3f2:	60bb      	str	r3, [r7, #8]
   return(result);
 800f3f4:	68bb      	ldr	r3, [r7, #8]
 800f3f6:	f023 0310 	bic.w	r3, r3, #16
 800f3fa:	647b      	str	r3, [r7, #68]	; 0x44
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	681b      	ldr	r3, [r3, #0]
 800f400:	461a      	mov	r2, r3
 800f402:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f404:	61bb      	str	r3, [r7, #24]
 800f406:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f408:	6979      	ldr	r1, [r7, #20]
 800f40a:	69ba      	ldr	r2, [r7, #24]
 800f40c:	e841 2300 	strex	r3, r2, [r1]
 800f410:	613b      	str	r3, [r7, #16]
   return(result);
 800f412:	693b      	ldr	r3, [r7, #16]
 800f414:	2b00      	cmp	r3, #0
 800f416:	d1e6      	bne.n	800f3e6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	2220      	movs	r2, #32
 800f41c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	2200      	movs	r2, #0
 800f424:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	2200      	movs	r2, #0
 800f42a:	675a      	str	r2, [r3, #116]	; 0x74
}
 800f42c:	bf00      	nop
 800f42e:	3754      	adds	r7, #84	; 0x54
 800f430:	46bd      	mov	sp, r7
 800f432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f436:	4770      	bx	lr
 800f438:	effffffe 	.word	0xeffffffe

0800f43c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f43c:	b580      	push	{r7, lr}
 800f43e:	b084      	sub	sp, #16
 800f440:	af00      	add	r7, sp, #0
 800f442:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f444:	687b      	ldr	r3, [r7, #4]
 800f446:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f448:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f44a:	68fb      	ldr	r3, [r7, #12]
 800f44c:	2200      	movs	r2, #0
 800f44e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800f452:	68fb      	ldr	r3, [r7, #12]
 800f454:	2200      	movs	r2, #0
 800f456:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f45a:	68f8      	ldr	r0, [r7, #12]
 800f45c:	f7fe ff2e 	bl	800e2bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f460:	bf00      	nop
 800f462:	3710      	adds	r7, #16
 800f464:	46bd      	mov	sp, r7
 800f466:	bd80      	pop	{r7, pc}

0800f468 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f468:	b580      	push	{r7, lr}
 800f46a:	b088      	sub	sp, #32
 800f46c:	af00      	add	r7, sp, #0
 800f46e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	681b      	ldr	r3, [r3, #0]
 800f474:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f476:	68fb      	ldr	r3, [r7, #12]
 800f478:	e853 3f00 	ldrex	r3, [r3]
 800f47c:	60bb      	str	r3, [r7, #8]
   return(result);
 800f47e:	68bb      	ldr	r3, [r7, #8]
 800f480:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f484:	61fb      	str	r3, [r7, #28]
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	681b      	ldr	r3, [r3, #0]
 800f48a:	461a      	mov	r2, r3
 800f48c:	69fb      	ldr	r3, [r7, #28]
 800f48e:	61bb      	str	r3, [r7, #24]
 800f490:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f492:	6979      	ldr	r1, [r7, #20]
 800f494:	69ba      	ldr	r2, [r7, #24]
 800f496:	e841 2300 	strex	r3, r2, [r1]
 800f49a:	613b      	str	r3, [r7, #16]
   return(result);
 800f49c:	693b      	ldr	r3, [r7, #16]
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d1e6      	bne.n	800f470 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	2220      	movs	r2, #32
 800f4a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	2200      	movs	r2, #0
 800f4ae:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f4b0:	6878      	ldr	r0, [r7, #4]
 800f4b2:	f7fe fef9 	bl	800e2a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f4b6:	bf00      	nop
 800f4b8:	3720      	adds	r7, #32
 800f4ba:	46bd      	mov	sp, r7
 800f4bc:	bd80      	pop	{r7, pc}
	...

0800f4c0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800f4c0:	b580      	push	{r7, lr}
 800f4c2:	b09c      	sub	sp, #112	; 0x70
 800f4c4:	af00      	add	r7, sp, #0
 800f4c6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f4ce:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f4d8:	2b22      	cmp	r3, #34	; 0x22
 800f4da:	f040 80be 	bne.w	800f65a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	681b      	ldr	r3, [r3, #0]
 800f4e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f4e4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800f4e8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800f4ec:	b2d9      	uxtb	r1, r3
 800f4ee:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800f4f2:	b2da      	uxtb	r2, r3
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f4f8:	400a      	ands	r2, r1
 800f4fa:	b2d2      	uxtb	r2, r2
 800f4fc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f502:	1c5a      	adds	r2, r3, #1
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f50e:	b29b      	uxth	r3, r3
 800f510:	3b01      	subs	r3, #1
 800f512:	b29a      	uxth	r2, r3
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f520:	b29b      	uxth	r3, r3
 800f522:	2b00      	cmp	r3, #0
 800f524:	f040 80a1 	bne.w	800f66a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	681b      	ldr	r3, [r3, #0]
 800f52c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f52e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f530:	e853 3f00 	ldrex	r3, [r3]
 800f534:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800f536:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f538:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f53c:	66bb      	str	r3, [r7, #104]	; 0x68
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	681b      	ldr	r3, [r3, #0]
 800f542:	461a      	mov	r2, r3
 800f544:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f546:	65bb      	str	r3, [r7, #88]	; 0x58
 800f548:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f54a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800f54c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800f54e:	e841 2300 	strex	r3, r2, [r1]
 800f552:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800f554:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f556:	2b00      	cmp	r3, #0
 800f558:	d1e6      	bne.n	800f528 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	681b      	ldr	r3, [r3, #0]
 800f55e:	3308      	adds	r3, #8
 800f560:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f562:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f564:	e853 3f00 	ldrex	r3, [r3]
 800f568:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800f56a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f56c:	f023 0301 	bic.w	r3, r3, #1
 800f570:	667b      	str	r3, [r7, #100]	; 0x64
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	681b      	ldr	r3, [r3, #0]
 800f576:	3308      	adds	r3, #8
 800f578:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800f57a:	647a      	str	r2, [r7, #68]	; 0x44
 800f57c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f57e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f580:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f582:	e841 2300 	strex	r3, r2, [r1]
 800f586:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800f588:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	d1e5      	bne.n	800f55a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	2220      	movs	r2, #32
 800f592:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	2200      	movs	r2, #0
 800f59a:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	2200      	movs	r2, #0
 800f5a0:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	4a33      	ldr	r2, [pc, #204]	; (800f674 <UART_RxISR_8BIT+0x1b4>)
 800f5a8:	4293      	cmp	r3, r2
 800f5aa:	d01f      	beq.n	800f5ec <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	681b      	ldr	r3, [r3, #0]
 800f5b0:	685b      	ldr	r3, [r3, #4]
 800f5b2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f5b6:	2b00      	cmp	r3, #0
 800f5b8:	d018      	beq.n	800f5ec <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	681b      	ldr	r3, [r3, #0]
 800f5be:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f5c2:	e853 3f00 	ldrex	r3, [r3]
 800f5c6:	623b      	str	r3, [r7, #32]
   return(result);
 800f5c8:	6a3b      	ldr	r3, [r7, #32]
 800f5ca:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800f5ce:	663b      	str	r3, [r7, #96]	; 0x60
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	681b      	ldr	r3, [r3, #0]
 800f5d4:	461a      	mov	r2, r3
 800f5d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f5d8:	633b      	str	r3, [r7, #48]	; 0x30
 800f5da:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5dc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f5de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f5e0:	e841 2300 	strex	r3, r2, [r1]
 800f5e4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f5e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5e8:	2b00      	cmp	r3, #0
 800f5ea:	d1e6      	bne.n	800f5ba <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f5f0:	2b01      	cmp	r3, #1
 800f5f2:	d12e      	bne.n	800f652 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	2200      	movs	r2, #0
 800f5f8:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	681b      	ldr	r3, [r3, #0]
 800f5fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f600:	693b      	ldr	r3, [r7, #16]
 800f602:	e853 3f00 	ldrex	r3, [r3]
 800f606:	60fb      	str	r3, [r7, #12]
   return(result);
 800f608:	68fb      	ldr	r3, [r7, #12]
 800f60a:	f023 0310 	bic.w	r3, r3, #16
 800f60e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	681b      	ldr	r3, [r3, #0]
 800f614:	461a      	mov	r2, r3
 800f616:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f618:	61fb      	str	r3, [r7, #28]
 800f61a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f61c:	69b9      	ldr	r1, [r7, #24]
 800f61e:	69fa      	ldr	r2, [r7, #28]
 800f620:	e841 2300 	strex	r3, r2, [r1]
 800f624:	617b      	str	r3, [r7, #20]
   return(result);
 800f626:	697b      	ldr	r3, [r7, #20]
 800f628:	2b00      	cmp	r3, #0
 800f62a:	d1e6      	bne.n	800f5fa <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	681b      	ldr	r3, [r3, #0]
 800f630:	69db      	ldr	r3, [r3, #28]
 800f632:	f003 0310 	and.w	r3, r3, #16
 800f636:	2b10      	cmp	r3, #16
 800f638:	d103      	bne.n	800f642 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f63a:	687b      	ldr	r3, [r7, #4]
 800f63c:	681b      	ldr	r3, [r3, #0]
 800f63e:	2210      	movs	r2, #16
 800f640:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f648:	4619      	mov	r1, r3
 800f64a:	6878      	ldr	r0, [r7, #4]
 800f64c:	f7fe fe40 	bl	800e2d0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f650:	e00b      	b.n	800f66a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800f652:	6878      	ldr	r0, [r7, #4]
 800f654:	f7f1 f84c 	bl	80006f0 <HAL_UART_RxCpltCallback>
}
 800f658:	e007      	b.n	800f66a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f65a:	687b      	ldr	r3, [r7, #4]
 800f65c:	681b      	ldr	r3, [r3, #0]
 800f65e:	699a      	ldr	r2, [r3, #24]
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	681b      	ldr	r3, [r3, #0]
 800f664:	f042 0208 	orr.w	r2, r2, #8
 800f668:	619a      	str	r2, [r3, #24]
}
 800f66a:	bf00      	nop
 800f66c:	3770      	adds	r7, #112	; 0x70
 800f66e:	46bd      	mov	sp, r7
 800f670:	bd80      	pop	{r7, pc}
 800f672:	bf00      	nop
 800f674:	58000c00 	.word	0x58000c00

0800f678 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800f678:	b580      	push	{r7, lr}
 800f67a:	b09c      	sub	sp, #112	; 0x70
 800f67c:	af00      	add	r7, sp, #0
 800f67e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f686:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f690:	2b22      	cmp	r3, #34	; 0x22
 800f692:	f040 80be 	bne.w	800f812 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	681b      	ldr	r3, [r3, #0]
 800f69a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f69c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f6a4:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800f6a6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 800f6aa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800f6ae:	4013      	ands	r3, r2
 800f6b0:	b29a      	uxth	r2, r3
 800f6b2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f6b4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f6ba:	1c9a      	adds	r2, r3, #2
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f6c6:	b29b      	uxth	r3, r3
 800f6c8:	3b01      	subs	r3, #1
 800f6ca:	b29a      	uxth	r2, r3
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f6d8:	b29b      	uxth	r3, r3
 800f6da:	2b00      	cmp	r3, #0
 800f6dc:	f040 80a1 	bne.w	800f822 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	681b      	ldr	r3, [r3, #0]
 800f6e4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f6e8:	e853 3f00 	ldrex	r3, [r3]
 800f6ec:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800f6ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f6f0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f6f4:	667b      	str	r3, [r7, #100]	; 0x64
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	681b      	ldr	r3, [r3, #0]
 800f6fa:	461a      	mov	r2, r3
 800f6fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f6fe:	657b      	str	r3, [r7, #84]	; 0x54
 800f700:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f702:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800f704:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800f706:	e841 2300 	strex	r3, r2, [r1]
 800f70a:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800f70c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f70e:	2b00      	cmp	r3, #0
 800f710:	d1e6      	bne.n	800f6e0 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	681b      	ldr	r3, [r3, #0]
 800f716:	3308      	adds	r3, #8
 800f718:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f71a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f71c:	e853 3f00 	ldrex	r3, [r3]
 800f720:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800f722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f724:	f023 0301 	bic.w	r3, r3, #1
 800f728:	663b      	str	r3, [r7, #96]	; 0x60
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	681b      	ldr	r3, [r3, #0]
 800f72e:	3308      	adds	r3, #8
 800f730:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f732:	643a      	str	r2, [r7, #64]	; 0x40
 800f734:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f736:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f738:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f73a:	e841 2300 	strex	r3, r2, [r1]
 800f73e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f740:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f742:	2b00      	cmp	r3, #0
 800f744:	d1e5      	bne.n	800f712 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	2220      	movs	r2, #32
 800f74a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	2200      	movs	r2, #0
 800f752:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	2200      	movs	r2, #0
 800f758:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	681b      	ldr	r3, [r3, #0]
 800f75e:	4a33      	ldr	r2, [pc, #204]	; (800f82c <UART_RxISR_16BIT+0x1b4>)
 800f760:	4293      	cmp	r3, r2
 800f762:	d01f      	beq.n	800f7a4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	681b      	ldr	r3, [r3, #0]
 800f768:	685b      	ldr	r3, [r3, #4]
 800f76a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f76e:	2b00      	cmp	r3, #0
 800f770:	d018      	beq.n	800f7a4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	681b      	ldr	r3, [r3, #0]
 800f776:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f778:	6a3b      	ldr	r3, [r7, #32]
 800f77a:	e853 3f00 	ldrex	r3, [r3]
 800f77e:	61fb      	str	r3, [r7, #28]
   return(result);
 800f780:	69fb      	ldr	r3, [r7, #28]
 800f782:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800f786:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	681b      	ldr	r3, [r3, #0]
 800f78c:	461a      	mov	r2, r3
 800f78e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f790:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f792:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f794:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f796:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f798:	e841 2300 	strex	r3, r2, [r1]
 800f79c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f79e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f7a0:	2b00      	cmp	r3, #0
 800f7a2:	d1e6      	bne.n	800f772 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f7a8:	2b01      	cmp	r3, #1
 800f7aa:	d12e      	bne.n	800f80a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	2200      	movs	r2, #0
 800f7b0:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	681b      	ldr	r3, [r3, #0]
 800f7b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7b8:	68fb      	ldr	r3, [r7, #12]
 800f7ba:	e853 3f00 	ldrex	r3, [r3]
 800f7be:	60bb      	str	r3, [r7, #8]
   return(result);
 800f7c0:	68bb      	ldr	r3, [r7, #8]
 800f7c2:	f023 0310 	bic.w	r3, r3, #16
 800f7c6:	65bb      	str	r3, [r7, #88]	; 0x58
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	681b      	ldr	r3, [r3, #0]
 800f7cc:	461a      	mov	r2, r3
 800f7ce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f7d0:	61bb      	str	r3, [r7, #24]
 800f7d2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7d4:	6979      	ldr	r1, [r7, #20]
 800f7d6:	69ba      	ldr	r2, [r7, #24]
 800f7d8:	e841 2300 	strex	r3, r2, [r1]
 800f7dc:	613b      	str	r3, [r7, #16]
   return(result);
 800f7de:	693b      	ldr	r3, [r7, #16]
 800f7e0:	2b00      	cmp	r3, #0
 800f7e2:	d1e6      	bne.n	800f7b2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	681b      	ldr	r3, [r3, #0]
 800f7e8:	69db      	ldr	r3, [r3, #28]
 800f7ea:	f003 0310 	and.w	r3, r3, #16
 800f7ee:	2b10      	cmp	r3, #16
 800f7f0:	d103      	bne.n	800f7fa <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	681b      	ldr	r3, [r3, #0]
 800f7f6:	2210      	movs	r2, #16
 800f7f8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f800:	4619      	mov	r1, r3
 800f802:	6878      	ldr	r0, [r7, #4]
 800f804:	f7fe fd64 	bl	800e2d0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f808:	e00b      	b.n	800f822 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800f80a:	6878      	ldr	r0, [r7, #4]
 800f80c:	f7f0 ff70 	bl	80006f0 <HAL_UART_RxCpltCallback>
}
 800f810:	e007      	b.n	800f822 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	681b      	ldr	r3, [r3, #0]
 800f816:	699a      	ldr	r2, [r3, #24]
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	681b      	ldr	r3, [r3, #0]
 800f81c:	f042 0208 	orr.w	r2, r2, #8
 800f820:	619a      	str	r2, [r3, #24]
}
 800f822:	bf00      	nop
 800f824:	3770      	adds	r7, #112	; 0x70
 800f826:	46bd      	mov	sp, r7
 800f828:	bd80      	pop	{r7, pc}
 800f82a:	bf00      	nop
 800f82c:	58000c00 	.word	0x58000c00

0800f830 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f830:	b580      	push	{r7, lr}
 800f832:	b0ac      	sub	sp, #176	; 0xb0
 800f834:	af00      	add	r7, sp, #0
 800f836:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f83e:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	681b      	ldr	r3, [r3, #0]
 800f846:	69db      	ldr	r3, [r3, #28]
 800f848:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	681b      	ldr	r3, [r3, #0]
 800f850:	681b      	ldr	r3, [r3, #0]
 800f852:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	681b      	ldr	r3, [r3, #0]
 800f85a:	689b      	ldr	r3, [r3, #8]
 800f85c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f866:	2b22      	cmp	r3, #34	; 0x22
 800f868:	f040 8180 	bne.w	800fb6c <UART_RxISR_8BIT_FIFOEN+0x33c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800f872:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800f876:	e123      	b.n	800fac0 <UART_RxISR_8BIT_FIFOEN+0x290>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	681b      	ldr	r3, [r3, #0]
 800f87c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f87e:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800f882:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 800f886:	b2d9      	uxtb	r1, r3
 800f888:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800f88c:	b2da      	uxtb	r2, r3
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f892:	400a      	ands	r2, r1
 800f894:	b2d2      	uxtb	r2, r2
 800f896:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f89c:	1c5a      	adds	r2, r3, #1
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f8a8:	b29b      	uxth	r3, r3
 800f8aa:	3b01      	subs	r3, #1
 800f8ac:	b29a      	uxth	r2, r3
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	681b      	ldr	r3, [r3, #0]
 800f8b8:	69db      	ldr	r3, [r3, #28]
 800f8ba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800f8be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800f8c2:	f003 0307 	and.w	r3, r3, #7
 800f8c6:	2b00      	cmp	r3, #0
 800f8c8:	d053      	beq.n	800f972 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f8ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800f8ce:	f003 0301 	and.w	r3, r3, #1
 800f8d2:	2b00      	cmp	r3, #0
 800f8d4:	d011      	beq.n	800f8fa <UART_RxISR_8BIT_FIFOEN+0xca>
 800f8d6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800f8da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	d00b      	beq.n	800f8fa <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f8e2:	687b      	ldr	r3, [r7, #4]
 800f8e4:	681b      	ldr	r3, [r3, #0]
 800f8e6:	2201      	movs	r2, #1
 800f8e8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800f8f0:	f043 0201 	orr.w	r2, r3, #1
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f8fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800f8fe:	f003 0302 	and.w	r3, r3, #2
 800f902:	2b00      	cmp	r3, #0
 800f904:	d011      	beq.n	800f92a <UART_RxISR_8BIT_FIFOEN+0xfa>
 800f906:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800f90a:	f003 0301 	and.w	r3, r3, #1
 800f90e:	2b00      	cmp	r3, #0
 800f910:	d00b      	beq.n	800f92a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f912:	687b      	ldr	r3, [r7, #4]
 800f914:	681b      	ldr	r3, [r3, #0]
 800f916:	2202      	movs	r2, #2
 800f918:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800f920:	f043 0204 	orr.w	r2, r3, #4
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f92a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800f92e:	f003 0304 	and.w	r3, r3, #4
 800f932:	2b00      	cmp	r3, #0
 800f934:	d011      	beq.n	800f95a <UART_RxISR_8BIT_FIFOEN+0x12a>
 800f936:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800f93a:	f003 0301 	and.w	r3, r3, #1
 800f93e:	2b00      	cmp	r3, #0
 800f940:	d00b      	beq.n	800f95a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	681b      	ldr	r3, [r3, #0]
 800f946:	2204      	movs	r2, #4
 800f948:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800f950:	f043 0202 	orr.w	r2, r3, #2
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800f960:	2b00      	cmp	r3, #0
 800f962:	d006      	beq.n	800f972 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f964:	6878      	ldr	r0, [r7, #4]
 800f966:	f7fe fca9 	bl	800e2bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	2200      	movs	r2, #0
 800f96e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f978:	b29b      	uxth	r3, r3
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	f040 80a0 	bne.w	800fac0 <UART_RxISR_8BIT_FIFOEN+0x290>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	681b      	ldr	r3, [r3, #0]
 800f984:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f986:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f988:	e853 3f00 	ldrex	r3, [r3]
 800f98c:	66fb      	str	r3, [r7, #108]	; 0x6c
   return(result);
 800f98e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f990:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f994:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	681b      	ldr	r3, [r3, #0]
 800f99c:	461a      	mov	r2, r3
 800f99e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f9a2:	67fb      	str	r3, [r7, #124]	; 0x7c
 800f9a4:	67ba      	str	r2, [r7, #120]	; 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9a6:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800f9a8:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800f9aa:	e841 2300 	strex	r3, r2, [r1]
 800f9ae:	677b      	str	r3, [r7, #116]	; 0x74
   return(result);
 800f9b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f9b2:	2b00      	cmp	r3, #0
 800f9b4:	d1e4      	bne.n	800f980 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	681b      	ldr	r3, [r3, #0]
 800f9ba:	3308      	adds	r3, #8
 800f9bc:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f9c0:	e853 3f00 	ldrex	r3, [r3]
 800f9c4:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 800f9c6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800f9c8:	4b6e      	ldr	r3, [pc, #440]	; (800fb84 <UART_RxISR_8BIT_FIFOEN+0x354>)
 800f9ca:	4013      	ands	r3, r2
 800f9cc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	681b      	ldr	r3, [r3, #0]
 800f9d4:	3308      	adds	r3, #8
 800f9d6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800f9da:	66ba      	str	r2, [r7, #104]	; 0x68
 800f9dc:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9de:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800f9e0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800f9e2:	e841 2300 	strex	r3, r2, [r1]
 800f9e6:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800f9e8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d1e3      	bne.n	800f9b6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	2220      	movs	r2, #32
 800f9f2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	2200      	movs	r2, #0
 800f9fa:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	2200      	movs	r2, #0
 800fa00:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	681b      	ldr	r3, [r3, #0]
 800fa06:	4a60      	ldr	r2, [pc, #384]	; (800fb88 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800fa08:	4293      	cmp	r3, r2
 800fa0a:	d021      	beq.n	800fa50 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	681b      	ldr	r3, [r3, #0]
 800fa10:	685b      	ldr	r3, [r3, #4]
 800fa12:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800fa16:	2b00      	cmp	r3, #0
 800fa18:	d01a      	beq.n	800fa50 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	681b      	ldr	r3, [r3, #0]
 800fa1e:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa20:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fa22:	e853 3f00 	ldrex	r3, [r3]
 800fa26:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800fa28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fa2a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800fa2e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	681b      	ldr	r3, [r3, #0]
 800fa36:	461a      	mov	r2, r3
 800fa38:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800fa3c:	657b      	str	r3, [r7, #84]	; 0x54
 800fa3e:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa40:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800fa42:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800fa44:	e841 2300 	strex	r3, r2, [r1]
 800fa48:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800fa4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fa4c:	2b00      	cmp	r3, #0
 800fa4e:	d1e4      	bne.n	800fa1a <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fa54:	2b01      	cmp	r3, #1
 800fa56:	d130      	bne.n	800faba <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	2200      	movs	r2, #0
 800fa5c:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	681b      	ldr	r3, [r3, #0]
 800fa62:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fa66:	e853 3f00 	ldrex	r3, [r3]
 800fa6a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800fa6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa6e:	f023 0310 	bic.w	r3, r3, #16
 800fa72:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	681b      	ldr	r3, [r3, #0]
 800fa7a:	461a      	mov	r2, r3
 800fa7c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800fa80:	643b      	str	r3, [r7, #64]	; 0x40
 800fa82:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa84:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800fa86:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800fa88:	e841 2300 	strex	r3, r2, [r1]
 800fa8c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800fa8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	d1e4      	bne.n	800fa5e <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	681b      	ldr	r3, [r3, #0]
 800fa98:	69db      	ldr	r3, [r3, #28]
 800fa9a:	f003 0310 	and.w	r3, r3, #16
 800fa9e:	2b10      	cmp	r3, #16
 800faa0:	d103      	bne.n	800faaa <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	681b      	ldr	r3, [r3, #0]
 800faa6:	2210      	movs	r2, #16
 800faa8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800fab0:	4619      	mov	r1, r3
 800fab2:	6878      	ldr	r0, [r7, #4]
 800fab4:	f7fe fc0c 	bl	800e2d0 <HAL_UARTEx_RxEventCallback>
 800fab8:	e002      	b.n	800fac0 <UART_RxISR_8BIT_FIFOEN+0x290>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800faba:	6878      	ldr	r0, [r7, #4]
 800fabc:	f7f0 fe18 	bl	80006f0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800fac0:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 800fac4:	2b00      	cmp	r3, #0
 800fac6:	d006      	beq.n	800fad6 <UART_RxISR_8BIT_FIFOEN+0x2a6>
 800fac8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800facc:	f003 0320 	and.w	r3, r3, #32
 800fad0:	2b00      	cmp	r3, #0
 800fad2:	f47f aed1 	bne.w	800f878 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fadc:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800fae0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	d049      	beq.n	800fb7c <UART_RxISR_8BIT_FIFOEN+0x34c>
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800faee:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 800faf2:	429a      	cmp	r2, r3
 800faf4:	d242      	bcs.n	800fb7c <UART_RxISR_8BIT_FIFOEN+0x34c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	3308      	adds	r3, #8
 800fafc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fafe:	6a3b      	ldr	r3, [r7, #32]
 800fb00:	e853 3f00 	ldrex	r3, [r3]
 800fb04:	61fb      	str	r3, [r7, #28]
   return(result);
 800fb06:	69fb      	ldr	r3, [r7, #28]
 800fb08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800fb0c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	681b      	ldr	r3, [r3, #0]
 800fb14:	3308      	adds	r3, #8
 800fb16:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800fb1a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800fb1c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb1e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800fb20:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fb22:	e841 2300 	strex	r3, r2, [r1]
 800fb26:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800fb28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb2a:	2b00      	cmp	r3, #0
 800fb2c:	d1e3      	bne.n	800faf6 <UART_RxISR_8BIT_FIFOEN+0x2c6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800fb2e:	687b      	ldr	r3, [r7, #4]
 800fb30:	4a16      	ldr	r2, [pc, #88]	; (800fb8c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800fb32:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	681b      	ldr	r3, [r3, #0]
 800fb38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb3a:	68fb      	ldr	r3, [r7, #12]
 800fb3c:	e853 3f00 	ldrex	r3, [r3]
 800fb40:	60bb      	str	r3, [r7, #8]
   return(result);
 800fb42:	68bb      	ldr	r3, [r7, #8]
 800fb44:	f043 0320 	orr.w	r3, r3, #32
 800fb48:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800fb4c:	687b      	ldr	r3, [r7, #4]
 800fb4e:	681b      	ldr	r3, [r3, #0]
 800fb50:	461a      	mov	r2, r3
 800fb52:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800fb56:	61bb      	str	r3, [r7, #24]
 800fb58:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb5a:	6979      	ldr	r1, [r7, #20]
 800fb5c:	69ba      	ldr	r2, [r7, #24]
 800fb5e:	e841 2300 	strex	r3, r2, [r1]
 800fb62:	613b      	str	r3, [r7, #16]
   return(result);
 800fb64:	693b      	ldr	r3, [r7, #16]
 800fb66:	2b00      	cmp	r3, #0
 800fb68:	d1e4      	bne.n	800fb34 <UART_RxISR_8BIT_FIFOEN+0x304>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800fb6a:	e007      	b.n	800fb7c <UART_RxISR_8BIT_FIFOEN+0x34c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	681b      	ldr	r3, [r3, #0]
 800fb70:	699a      	ldr	r2, [r3, #24]
 800fb72:	687b      	ldr	r3, [r7, #4]
 800fb74:	681b      	ldr	r3, [r3, #0]
 800fb76:	f042 0208 	orr.w	r2, r2, #8
 800fb7a:	619a      	str	r2, [r3, #24]
}
 800fb7c:	bf00      	nop
 800fb7e:	37b0      	adds	r7, #176	; 0xb0
 800fb80:	46bd      	mov	sp, r7
 800fb82:	bd80      	pop	{r7, pc}
 800fb84:	effffffe 	.word	0xeffffffe
 800fb88:	58000c00 	.word	0x58000c00
 800fb8c:	0800f4c1 	.word	0x0800f4c1

0800fb90 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800fb90:	b580      	push	{r7, lr}
 800fb92:	b0ae      	sub	sp, #184	; 0xb8
 800fb94:	af00      	add	r7, sp, #0
 800fb96:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800fb9e:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	681b      	ldr	r3, [r3, #0]
 800fba6:	69db      	ldr	r3, [r3, #28]
 800fba8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	681b      	ldr	r3, [r3, #0]
 800fbb0:	681b      	ldr	r3, [r3, #0]
 800fbb2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	681b      	ldr	r3, [r3, #0]
 800fbba:	689b      	ldr	r3, [r3, #8]
 800fbbc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fbc6:	2b22      	cmp	r3, #34	; 0x22
 800fbc8:	f040 8184 	bne.w	800fed4 <UART_RxISR_16BIT_FIFOEN+0x344>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800fbcc:	687b      	ldr	r3, [r7, #4]
 800fbce:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800fbd2:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800fbd6:	e127      	b.n	800fe28 <UART_RxISR_16BIT_FIFOEN+0x298>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	681b      	ldr	r3, [r3, #0]
 800fbdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fbde:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800fbe2:	687b      	ldr	r3, [r7, #4]
 800fbe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fbe6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800fbea:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 800fbee:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 800fbf2:	4013      	ands	r3, r2
 800fbf4:	b29a      	uxth	r2, r3
 800fbf6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800fbfa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fc00:	1c9a      	adds	r2, r3, #2
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fc0c:	b29b      	uxth	r3, r3
 800fc0e:	3b01      	subs	r3, #1
 800fc10:	b29a      	uxth	r2, r3
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	681b      	ldr	r3, [r3, #0]
 800fc1c:	69db      	ldr	r3, [r3, #28]
 800fc1e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800fc22:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800fc26:	f003 0307 	and.w	r3, r3, #7
 800fc2a:	2b00      	cmp	r3, #0
 800fc2c:	d053      	beq.n	800fcd6 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800fc2e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800fc32:	f003 0301 	and.w	r3, r3, #1
 800fc36:	2b00      	cmp	r3, #0
 800fc38:	d011      	beq.n	800fc5e <UART_RxISR_16BIT_FIFOEN+0xce>
 800fc3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800fc3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fc42:	2b00      	cmp	r3, #0
 800fc44:	d00b      	beq.n	800fc5e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	681b      	ldr	r3, [r3, #0]
 800fc4a:	2201      	movs	r2, #1
 800fc4c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800fc54:	f043 0201 	orr.w	r2, r3, #1
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fc5e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800fc62:	f003 0302 	and.w	r3, r3, #2
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	d011      	beq.n	800fc8e <UART_RxISR_16BIT_FIFOEN+0xfe>
 800fc6a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800fc6e:	f003 0301 	and.w	r3, r3, #1
 800fc72:	2b00      	cmp	r3, #0
 800fc74:	d00b      	beq.n	800fc8e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800fc76:	687b      	ldr	r3, [r7, #4]
 800fc78:	681b      	ldr	r3, [r3, #0]
 800fc7a:	2202      	movs	r2, #2
 800fc7c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800fc84:	f043 0204 	orr.w	r2, r3, #4
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fc8e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800fc92:	f003 0304 	and.w	r3, r3, #4
 800fc96:	2b00      	cmp	r3, #0
 800fc98:	d011      	beq.n	800fcbe <UART_RxISR_16BIT_FIFOEN+0x12e>
 800fc9a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800fc9e:	f003 0301 	and.w	r3, r3, #1
 800fca2:	2b00      	cmp	r3, #0
 800fca4:	d00b      	beq.n	800fcbe <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	681b      	ldr	r3, [r3, #0]
 800fcaa:	2204      	movs	r2, #4
 800fcac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800fcb4:	f043 0202 	orr.w	r2, r3, #2
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	d006      	beq.n	800fcd6 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800fcc8:	6878      	ldr	r0, [r7, #4]
 800fcca:	f7fe faf7 	bl	800e2bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	2200      	movs	r2, #0
 800fcd2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fcdc:	b29b      	uxth	r3, r3
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	f040 80a2 	bne.w	800fe28 <UART_RxISR_16BIT_FIFOEN+0x298>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	681b      	ldr	r3, [r3, #0]
 800fce8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800fcec:	e853 3f00 	ldrex	r3, [r3]
 800fcf0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800fcf2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800fcf4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800fcf8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	681b      	ldr	r3, [r3, #0]
 800fd00:	461a      	mov	r2, r3
 800fd02:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800fd06:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800fd0a:	67fa      	str	r2, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd0c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800fd0e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800fd12:	e841 2300 	strex	r3, r2, [r1]
 800fd16:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800fd18:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	d1e2      	bne.n	800fce4 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	681b      	ldr	r3, [r3, #0]
 800fd22:	3308      	adds	r3, #8
 800fd24:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd26:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fd28:	e853 3f00 	ldrex	r3, [r3]
 800fd2c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800fd2e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800fd30:	4b6e      	ldr	r3, [pc, #440]	; (800feec <UART_RxISR_16BIT_FIFOEN+0x35c>)
 800fd32:	4013      	ands	r3, r2
 800fd34:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	681b      	ldr	r3, [r3, #0]
 800fd3c:	3308      	adds	r3, #8
 800fd3e:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800fd42:	66fa      	str	r2, [r7, #108]	; 0x6c
 800fd44:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd46:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800fd48:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800fd4a:	e841 2300 	strex	r3, r2, [r1]
 800fd4e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800fd50:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	d1e3      	bne.n	800fd1e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	2220      	movs	r2, #32
 800fd5a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	2200      	movs	r2, #0
 800fd62:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	2200      	movs	r2, #0
 800fd68:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	681b      	ldr	r3, [r3, #0]
 800fd6e:	4a60      	ldr	r2, [pc, #384]	; (800fef0 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800fd70:	4293      	cmp	r3, r2
 800fd72:	d021      	beq.n	800fdb8 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	681b      	ldr	r3, [r3, #0]
 800fd78:	685b      	ldr	r3, [r3, #4]
 800fd7a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800fd7e:	2b00      	cmp	r3, #0
 800fd80:	d01a      	beq.n	800fdb8 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800fd82:	687b      	ldr	r3, [r7, #4]
 800fd84:	681b      	ldr	r3, [r3, #0]
 800fd86:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fd8a:	e853 3f00 	ldrex	r3, [r3]
 800fd8e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800fd90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fd92:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800fd96:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800fd9a:	687b      	ldr	r3, [r7, #4]
 800fd9c:	681b      	ldr	r3, [r3, #0]
 800fd9e:	461a      	mov	r2, r3
 800fda0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800fda4:	65bb      	str	r3, [r7, #88]	; 0x58
 800fda6:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fda8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800fdaa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800fdac:	e841 2300 	strex	r3, r2, [r1]
 800fdb0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800fdb2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	d1e4      	bne.n	800fd82 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fdb8:	687b      	ldr	r3, [r7, #4]
 800fdba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fdbc:	2b01      	cmp	r3, #1
 800fdbe:	d130      	bne.n	800fe22 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	2200      	movs	r2, #0
 800fdc4:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	681b      	ldr	r3, [r3, #0]
 800fdca:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fdcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdce:	e853 3f00 	ldrex	r3, [r3]
 800fdd2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800fdd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fdd6:	f023 0310 	bic.w	r3, r3, #16
 800fdda:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	681b      	ldr	r3, [r3, #0]
 800fde2:	461a      	mov	r2, r3
 800fde4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800fde8:	647b      	str	r3, [r7, #68]	; 0x44
 800fdea:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fdec:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800fdee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fdf0:	e841 2300 	strex	r3, r2, [r1]
 800fdf4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800fdf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fdf8:	2b00      	cmp	r3, #0
 800fdfa:	d1e4      	bne.n	800fdc6 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	681b      	ldr	r3, [r3, #0]
 800fe00:	69db      	ldr	r3, [r3, #28]
 800fe02:	f003 0310 	and.w	r3, r3, #16
 800fe06:	2b10      	cmp	r3, #16
 800fe08:	d103      	bne.n	800fe12 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	681b      	ldr	r3, [r3, #0]
 800fe0e:	2210      	movs	r2, #16
 800fe10:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800fe18:	4619      	mov	r1, r3
 800fe1a:	6878      	ldr	r0, [r7, #4]
 800fe1c:	f7fe fa58 	bl	800e2d0 <HAL_UARTEx_RxEventCallback>
 800fe20:	e002      	b.n	800fe28 <UART_RxISR_16BIT_FIFOEN+0x298>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800fe22:	6878      	ldr	r0, [r7, #4]
 800fe24:	f7f0 fc64 	bl	80006f0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800fe28:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 800fe2c:	2b00      	cmp	r3, #0
 800fe2e:	d006      	beq.n	800fe3e <UART_RxISR_16BIT_FIFOEN+0x2ae>
 800fe30:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800fe34:	f003 0320 	and.w	r3, r3, #32
 800fe38:	2b00      	cmp	r3, #0
 800fe3a:	f47f aecd 	bne.w	800fbd8 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fe44:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800fe48:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d049      	beq.n	800fee4 <UART_RxISR_16BIT_FIFOEN+0x354>
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800fe56:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 800fe5a:	429a      	cmp	r2, r3
 800fe5c:	d242      	bcs.n	800fee4 <UART_RxISR_16BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	681b      	ldr	r3, [r3, #0]
 800fe62:	3308      	adds	r3, #8
 800fe64:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe68:	e853 3f00 	ldrex	r3, [r3]
 800fe6c:	623b      	str	r3, [r7, #32]
   return(result);
 800fe6e:	6a3b      	ldr	r3, [r7, #32]
 800fe70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800fe74:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	681b      	ldr	r3, [r3, #0]
 800fe7c:	3308      	adds	r3, #8
 800fe7e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800fe82:	633a      	str	r2, [r7, #48]	; 0x30
 800fe84:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe86:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800fe88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fe8a:	e841 2300 	strex	r3, r2, [r1]
 800fe8e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800fe90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d1e3      	bne.n	800fe5e <UART_RxISR_16BIT_FIFOEN+0x2ce>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	4a16      	ldr	r2, [pc, #88]	; (800fef4 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800fe9a:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	681b      	ldr	r3, [r3, #0]
 800fea0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fea2:	693b      	ldr	r3, [r7, #16]
 800fea4:	e853 3f00 	ldrex	r3, [r3]
 800fea8:	60fb      	str	r3, [r7, #12]
   return(result);
 800feaa:	68fb      	ldr	r3, [r7, #12]
 800feac:	f043 0320 	orr.w	r3, r3, #32
 800feb0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	681b      	ldr	r3, [r3, #0]
 800feb8:	461a      	mov	r2, r3
 800feba:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800febe:	61fb      	str	r3, [r7, #28]
 800fec0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fec2:	69b9      	ldr	r1, [r7, #24]
 800fec4:	69fa      	ldr	r2, [r7, #28]
 800fec6:	e841 2300 	strex	r3, r2, [r1]
 800feca:	617b      	str	r3, [r7, #20]
   return(result);
 800fecc:	697b      	ldr	r3, [r7, #20]
 800fece:	2b00      	cmp	r3, #0
 800fed0:	d1e4      	bne.n	800fe9c <UART_RxISR_16BIT_FIFOEN+0x30c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800fed2:	e007      	b.n	800fee4 <UART_RxISR_16BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	681b      	ldr	r3, [r3, #0]
 800fed8:	699a      	ldr	r2, [r3, #24]
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	f042 0208 	orr.w	r2, r2, #8
 800fee2:	619a      	str	r2, [r3, #24]
}
 800fee4:	bf00      	nop
 800fee6:	37b8      	adds	r7, #184	; 0xb8
 800fee8:	46bd      	mov	sp, r7
 800feea:	bd80      	pop	{r7, pc}
 800feec:	effffffe 	.word	0xeffffffe
 800fef0:	58000c00 	.word	0x58000c00
 800fef4:	0800f679 	.word	0x0800f679

0800fef8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800fef8:	b480      	push	{r7}
 800fefa:	b083      	sub	sp, #12
 800fefc:	af00      	add	r7, sp, #0
 800fefe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ff00:	bf00      	nop
 800ff02:	370c      	adds	r7, #12
 800ff04:	46bd      	mov	sp, r7
 800ff06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff0a:	4770      	bx	lr

0800ff0c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800ff0c:	b480      	push	{r7}
 800ff0e:	b083      	sub	sp, #12
 800ff10:	af00      	add	r7, sp, #0
 800ff12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800ff14:	bf00      	nop
 800ff16:	370c      	adds	r7, #12
 800ff18:	46bd      	mov	sp, r7
 800ff1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff1e:	4770      	bx	lr

0800ff20 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800ff20:	b480      	push	{r7}
 800ff22:	b083      	sub	sp, #12
 800ff24:	af00      	add	r7, sp, #0
 800ff26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800ff28:	bf00      	nop
 800ff2a:	370c      	adds	r7, #12
 800ff2c:	46bd      	mov	sp, r7
 800ff2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff32:	4770      	bx	lr

0800ff34 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ff34:	b480      	push	{r7}
 800ff36:	b085      	sub	sp, #20
 800ff38:	af00      	add	r7, sp, #0
 800ff3a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ff3c:	687b      	ldr	r3, [r7, #4]
 800ff3e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800ff42:	2b01      	cmp	r3, #1
 800ff44:	d101      	bne.n	800ff4a <HAL_UARTEx_DisableFifoMode+0x16>
 800ff46:	2302      	movs	r3, #2
 800ff48:	e027      	b.n	800ff9a <HAL_UARTEx_DisableFifoMode+0x66>
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	2201      	movs	r2, #1
 800ff4e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	2224      	movs	r2, #36	; 0x24
 800ff56:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	681b      	ldr	r3, [r3, #0]
 800ff5e:	681b      	ldr	r3, [r3, #0]
 800ff60:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	681b      	ldr	r3, [r3, #0]
 800ff66:	681a      	ldr	r2, [r3, #0]
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	681b      	ldr	r3, [r3, #0]
 800ff6c:	f022 0201 	bic.w	r2, r2, #1
 800ff70:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ff72:	68fb      	ldr	r3, [r7, #12]
 800ff74:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800ff78:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	2200      	movs	r2, #0
 800ff7e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	681b      	ldr	r3, [r3, #0]
 800ff84:	68fa      	ldr	r2, [r7, #12]
 800ff86:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	2220      	movs	r2, #32
 800ff8c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	2200      	movs	r2, #0
 800ff94:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800ff98:	2300      	movs	r3, #0
}
 800ff9a:	4618      	mov	r0, r3
 800ff9c:	3714      	adds	r7, #20
 800ff9e:	46bd      	mov	sp, r7
 800ffa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffa4:	4770      	bx	lr

0800ffa6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ffa6:	b580      	push	{r7, lr}
 800ffa8:	b084      	sub	sp, #16
 800ffaa:	af00      	add	r7, sp, #0
 800ffac:	6078      	str	r0, [r7, #4]
 800ffae:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800ffb6:	2b01      	cmp	r3, #1
 800ffb8:	d101      	bne.n	800ffbe <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ffba:	2302      	movs	r3, #2
 800ffbc:	e02d      	b.n	801001a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	2201      	movs	r2, #1
 800ffc2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	2224      	movs	r2, #36	; 0x24
 800ffca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ffce:	687b      	ldr	r3, [r7, #4]
 800ffd0:	681b      	ldr	r3, [r3, #0]
 800ffd2:	681b      	ldr	r3, [r3, #0]
 800ffd4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	681b      	ldr	r3, [r3, #0]
 800ffda:	681a      	ldr	r2, [r3, #0]
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	681b      	ldr	r3, [r3, #0]
 800ffe0:	f022 0201 	bic.w	r2, r2, #1
 800ffe4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	681b      	ldr	r3, [r3, #0]
 800ffea:	689b      	ldr	r3, [r3, #8]
 800ffec:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	681b      	ldr	r3, [r3, #0]
 800fff4:	683a      	ldr	r2, [r7, #0]
 800fff6:	430a      	orrs	r2, r1
 800fff8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800fffa:	6878      	ldr	r0, [r7, #4]
 800fffc:	f000 f850 	bl	80100a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	681b      	ldr	r3, [r3, #0]
 8010004:	68fa      	ldr	r2, [r7, #12]
 8010006:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	2220      	movs	r2, #32
 801000c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	2200      	movs	r2, #0
 8010014:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8010018:	2300      	movs	r3, #0
}
 801001a:	4618      	mov	r0, r3
 801001c:	3710      	adds	r7, #16
 801001e:	46bd      	mov	sp, r7
 8010020:	bd80      	pop	{r7, pc}

08010022 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010022:	b580      	push	{r7, lr}
 8010024:	b084      	sub	sp, #16
 8010026:	af00      	add	r7, sp, #0
 8010028:	6078      	str	r0, [r7, #4]
 801002a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8010032:	2b01      	cmp	r3, #1
 8010034:	d101      	bne.n	801003a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8010036:	2302      	movs	r3, #2
 8010038:	e02d      	b.n	8010096 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	2201      	movs	r2, #1
 801003e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	2224      	movs	r2, #36	; 0x24
 8010046:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801004a:	687b      	ldr	r3, [r7, #4]
 801004c:	681b      	ldr	r3, [r3, #0]
 801004e:	681b      	ldr	r3, [r3, #0]
 8010050:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	681b      	ldr	r3, [r3, #0]
 8010056:	681a      	ldr	r2, [r3, #0]
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	681b      	ldr	r3, [r3, #0]
 801005c:	f022 0201 	bic.w	r2, r2, #1
 8010060:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	681b      	ldr	r3, [r3, #0]
 8010066:	689b      	ldr	r3, [r3, #8]
 8010068:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	681b      	ldr	r3, [r3, #0]
 8010070:	683a      	ldr	r2, [r7, #0]
 8010072:	430a      	orrs	r2, r1
 8010074:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010076:	6878      	ldr	r0, [r7, #4]
 8010078:	f000 f812 	bl	80100a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	681b      	ldr	r3, [r3, #0]
 8010080:	68fa      	ldr	r2, [r7, #12]
 8010082:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	2220      	movs	r2, #32
 8010088:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	2200      	movs	r2, #0
 8010090:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8010094:	2300      	movs	r3, #0
}
 8010096:	4618      	mov	r0, r3
 8010098:	3710      	adds	r7, #16
 801009a:	46bd      	mov	sp, r7
 801009c:	bd80      	pop	{r7, pc}
	...

080100a0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80100a0:	b480      	push	{r7}
 80100a2:	b085      	sub	sp, #20
 80100a4:	af00      	add	r7, sp, #0
 80100a6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80100ac:	2b00      	cmp	r3, #0
 80100ae:	d108      	bne.n	80100c2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	2201      	movs	r2, #1
 80100b4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	2201      	movs	r2, #1
 80100bc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80100c0:	e031      	b.n	8010126 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80100c2:	2310      	movs	r3, #16
 80100c4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80100c6:	2310      	movs	r3, #16
 80100c8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	681b      	ldr	r3, [r3, #0]
 80100ce:	689b      	ldr	r3, [r3, #8]
 80100d0:	0e5b      	lsrs	r3, r3, #25
 80100d2:	b2db      	uxtb	r3, r3
 80100d4:	f003 0307 	and.w	r3, r3, #7
 80100d8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	681b      	ldr	r3, [r3, #0]
 80100de:	689b      	ldr	r3, [r3, #8]
 80100e0:	0f5b      	lsrs	r3, r3, #29
 80100e2:	b2db      	uxtb	r3, r3
 80100e4:	f003 0307 	and.w	r3, r3, #7
 80100e8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80100ea:	7bbb      	ldrb	r3, [r7, #14]
 80100ec:	7b3a      	ldrb	r2, [r7, #12]
 80100ee:	4911      	ldr	r1, [pc, #68]	; (8010134 <UARTEx_SetNbDataToProcess+0x94>)
 80100f0:	5c8a      	ldrb	r2, [r1, r2]
 80100f2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80100f6:	7b3a      	ldrb	r2, [r7, #12]
 80100f8:	490f      	ldr	r1, [pc, #60]	; (8010138 <UARTEx_SetNbDataToProcess+0x98>)
 80100fa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80100fc:	fb93 f3f2 	sdiv	r3, r3, r2
 8010100:	b29a      	uxth	r2, r3
 8010102:	687b      	ldr	r3, [r7, #4]
 8010104:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010108:	7bfb      	ldrb	r3, [r7, #15]
 801010a:	7b7a      	ldrb	r2, [r7, #13]
 801010c:	4909      	ldr	r1, [pc, #36]	; (8010134 <UARTEx_SetNbDataToProcess+0x94>)
 801010e:	5c8a      	ldrb	r2, [r1, r2]
 8010110:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010114:	7b7a      	ldrb	r2, [r7, #13]
 8010116:	4908      	ldr	r1, [pc, #32]	; (8010138 <UARTEx_SetNbDataToProcess+0x98>)
 8010118:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801011a:	fb93 f3f2 	sdiv	r3, r3, r2
 801011e:	b29a      	uxth	r2, r3
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8010126:	bf00      	nop
 8010128:	3714      	adds	r7, #20
 801012a:	46bd      	mov	sp, r7
 801012c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010130:	4770      	bx	lr
 8010132:	bf00      	nop
 8010134:	08014c54 	.word	0x08014c54
 8010138:	08014c5c 	.word	0x08014c5c

0801013c <__NVIC_SetPriority>:
{
 801013c:	b480      	push	{r7}
 801013e:	b083      	sub	sp, #12
 8010140:	af00      	add	r7, sp, #0
 8010142:	4603      	mov	r3, r0
 8010144:	6039      	str	r1, [r7, #0]
 8010146:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8010148:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801014c:	2b00      	cmp	r3, #0
 801014e:	db0a      	blt.n	8010166 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010150:	683b      	ldr	r3, [r7, #0]
 8010152:	b2da      	uxtb	r2, r3
 8010154:	490c      	ldr	r1, [pc, #48]	; (8010188 <__NVIC_SetPriority+0x4c>)
 8010156:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801015a:	0112      	lsls	r2, r2, #4
 801015c:	b2d2      	uxtb	r2, r2
 801015e:	440b      	add	r3, r1
 8010160:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8010164:	e00a      	b.n	801017c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010166:	683b      	ldr	r3, [r7, #0]
 8010168:	b2da      	uxtb	r2, r3
 801016a:	4908      	ldr	r1, [pc, #32]	; (801018c <__NVIC_SetPriority+0x50>)
 801016c:	88fb      	ldrh	r3, [r7, #6]
 801016e:	f003 030f 	and.w	r3, r3, #15
 8010172:	3b04      	subs	r3, #4
 8010174:	0112      	lsls	r2, r2, #4
 8010176:	b2d2      	uxtb	r2, r2
 8010178:	440b      	add	r3, r1
 801017a:	761a      	strb	r2, [r3, #24]
}
 801017c:	bf00      	nop
 801017e:	370c      	adds	r7, #12
 8010180:	46bd      	mov	sp, r7
 8010182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010186:	4770      	bx	lr
 8010188:	e000e100 	.word	0xe000e100
 801018c:	e000ed00 	.word	0xe000ed00

08010190 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8010190:	b580      	push	{r7, lr}
 8010192:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8010194:	4b05      	ldr	r3, [pc, #20]	; (80101ac <SysTick_Handler+0x1c>)
 8010196:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8010198:	f002 fada 	bl	8012750 <xTaskGetSchedulerState>
 801019c:	4603      	mov	r3, r0
 801019e:	2b01      	cmp	r3, #1
 80101a0:	d001      	beq.n	80101a6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80101a2:	f003 f8f9 	bl	8013398 <xPortSysTickHandler>
  }
}
 80101a6:	bf00      	nop
 80101a8:	bd80      	pop	{r7, pc}
 80101aa:	bf00      	nop
 80101ac:	e000e010 	.word	0xe000e010

080101b0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80101b0:	b580      	push	{r7, lr}
 80101b2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80101b4:	2100      	movs	r1, #0
 80101b6:	f06f 0004 	mvn.w	r0, #4
 80101ba:	f7ff ffbf 	bl	801013c <__NVIC_SetPriority>
#endif
}
 80101be:	bf00      	nop
 80101c0:	bd80      	pop	{r7, pc}
	...

080101c4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80101c4:	b480      	push	{r7}
 80101c6:	b083      	sub	sp, #12
 80101c8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80101ca:	f3ef 8305 	mrs	r3, IPSR
 80101ce:	603b      	str	r3, [r7, #0]
  return(result);
 80101d0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	d003      	beq.n	80101de <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80101d6:	f06f 0305 	mvn.w	r3, #5
 80101da:	607b      	str	r3, [r7, #4]
 80101dc:	e00c      	b.n	80101f8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80101de:	4b0a      	ldr	r3, [pc, #40]	; (8010208 <osKernelInitialize+0x44>)
 80101e0:	681b      	ldr	r3, [r3, #0]
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	d105      	bne.n	80101f2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80101e6:	4b08      	ldr	r3, [pc, #32]	; (8010208 <osKernelInitialize+0x44>)
 80101e8:	2201      	movs	r2, #1
 80101ea:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80101ec:	2300      	movs	r3, #0
 80101ee:	607b      	str	r3, [r7, #4]
 80101f0:	e002      	b.n	80101f8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80101f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80101f6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80101f8:	687b      	ldr	r3, [r7, #4]
}
 80101fa:	4618      	mov	r0, r3
 80101fc:	370c      	adds	r7, #12
 80101fe:	46bd      	mov	sp, r7
 8010200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010204:	4770      	bx	lr
 8010206:	bf00      	nop
 8010208:	2400075c 	.word	0x2400075c

0801020c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 801020c:	b580      	push	{r7, lr}
 801020e:	b082      	sub	sp, #8
 8010210:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010212:	f3ef 8305 	mrs	r3, IPSR
 8010216:	603b      	str	r3, [r7, #0]
  return(result);
 8010218:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 801021a:	2b00      	cmp	r3, #0
 801021c:	d003      	beq.n	8010226 <osKernelStart+0x1a>
    stat = osErrorISR;
 801021e:	f06f 0305 	mvn.w	r3, #5
 8010222:	607b      	str	r3, [r7, #4]
 8010224:	e010      	b.n	8010248 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8010226:	4b0b      	ldr	r3, [pc, #44]	; (8010254 <osKernelStart+0x48>)
 8010228:	681b      	ldr	r3, [r3, #0]
 801022a:	2b01      	cmp	r3, #1
 801022c:	d109      	bne.n	8010242 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 801022e:	f7ff ffbf 	bl	80101b0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8010232:	4b08      	ldr	r3, [pc, #32]	; (8010254 <osKernelStart+0x48>)
 8010234:	2202      	movs	r2, #2
 8010236:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8010238:	f001 fda4 	bl	8011d84 <vTaskStartScheduler>
      stat = osOK;
 801023c:	2300      	movs	r3, #0
 801023e:	607b      	str	r3, [r7, #4]
 8010240:	e002      	b.n	8010248 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8010242:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010246:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010248:	687b      	ldr	r3, [r7, #4]
}
 801024a:	4618      	mov	r0, r3
 801024c:	3708      	adds	r7, #8
 801024e:	46bd      	mov	sp, r7
 8010250:	bd80      	pop	{r7, pc}
 8010252:	bf00      	nop
 8010254:	2400075c 	.word	0x2400075c

08010258 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8010258:	b580      	push	{r7, lr}
 801025a:	b08e      	sub	sp, #56	; 0x38
 801025c:	af04      	add	r7, sp, #16
 801025e:	60f8      	str	r0, [r7, #12]
 8010260:	60b9      	str	r1, [r7, #8]
 8010262:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8010264:	2300      	movs	r3, #0
 8010266:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010268:	f3ef 8305 	mrs	r3, IPSR
 801026c:	617b      	str	r3, [r7, #20]
  return(result);
 801026e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8010270:	2b00      	cmp	r3, #0
 8010272:	d17e      	bne.n	8010372 <osThreadNew+0x11a>
 8010274:	68fb      	ldr	r3, [r7, #12]
 8010276:	2b00      	cmp	r3, #0
 8010278:	d07b      	beq.n	8010372 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 801027a:	2380      	movs	r3, #128	; 0x80
 801027c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 801027e:	2318      	movs	r3, #24
 8010280:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8010282:	2300      	movs	r3, #0
 8010284:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8010286:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801028a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	2b00      	cmp	r3, #0
 8010290:	d045      	beq.n	801031e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8010292:	687b      	ldr	r3, [r7, #4]
 8010294:	681b      	ldr	r3, [r3, #0]
 8010296:	2b00      	cmp	r3, #0
 8010298:	d002      	beq.n	80102a0 <osThreadNew+0x48>
        name = attr->name;
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	681b      	ldr	r3, [r3, #0]
 801029e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	699b      	ldr	r3, [r3, #24]
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d002      	beq.n	80102ae <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	699b      	ldr	r3, [r3, #24]
 80102ac:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80102ae:	69fb      	ldr	r3, [r7, #28]
 80102b0:	2b00      	cmp	r3, #0
 80102b2:	d008      	beq.n	80102c6 <osThreadNew+0x6e>
 80102b4:	69fb      	ldr	r3, [r7, #28]
 80102b6:	2b38      	cmp	r3, #56	; 0x38
 80102b8:	d805      	bhi.n	80102c6 <osThreadNew+0x6e>
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	685b      	ldr	r3, [r3, #4]
 80102be:	f003 0301 	and.w	r3, r3, #1
 80102c2:	2b00      	cmp	r3, #0
 80102c4:	d001      	beq.n	80102ca <osThreadNew+0x72>
        return (NULL);
 80102c6:	2300      	movs	r3, #0
 80102c8:	e054      	b.n	8010374 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80102ca:	687b      	ldr	r3, [r7, #4]
 80102cc:	695b      	ldr	r3, [r3, #20]
 80102ce:	2b00      	cmp	r3, #0
 80102d0:	d003      	beq.n	80102da <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80102d2:	687b      	ldr	r3, [r7, #4]
 80102d4:	695b      	ldr	r3, [r3, #20]
 80102d6:	089b      	lsrs	r3, r3, #2
 80102d8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	689b      	ldr	r3, [r3, #8]
 80102de:	2b00      	cmp	r3, #0
 80102e0:	d00e      	beq.n	8010300 <osThreadNew+0xa8>
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	68db      	ldr	r3, [r3, #12]
 80102e6:	2b5b      	cmp	r3, #91	; 0x5b
 80102e8:	d90a      	bls.n	8010300 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80102ea:	687b      	ldr	r3, [r7, #4]
 80102ec:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80102ee:	2b00      	cmp	r3, #0
 80102f0:	d006      	beq.n	8010300 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	695b      	ldr	r3, [r3, #20]
 80102f6:	2b00      	cmp	r3, #0
 80102f8:	d002      	beq.n	8010300 <osThreadNew+0xa8>
        mem = 1;
 80102fa:	2301      	movs	r3, #1
 80102fc:	61bb      	str	r3, [r7, #24]
 80102fe:	e010      	b.n	8010322 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8010300:	687b      	ldr	r3, [r7, #4]
 8010302:	689b      	ldr	r3, [r3, #8]
 8010304:	2b00      	cmp	r3, #0
 8010306:	d10c      	bne.n	8010322 <osThreadNew+0xca>
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	68db      	ldr	r3, [r3, #12]
 801030c:	2b00      	cmp	r3, #0
 801030e:	d108      	bne.n	8010322 <osThreadNew+0xca>
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	691b      	ldr	r3, [r3, #16]
 8010314:	2b00      	cmp	r3, #0
 8010316:	d104      	bne.n	8010322 <osThreadNew+0xca>
          mem = 0;
 8010318:	2300      	movs	r3, #0
 801031a:	61bb      	str	r3, [r7, #24]
 801031c:	e001      	b.n	8010322 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 801031e:	2300      	movs	r3, #0
 8010320:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8010322:	69bb      	ldr	r3, [r7, #24]
 8010324:	2b01      	cmp	r3, #1
 8010326:	d110      	bne.n	801034a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 801032c:	687a      	ldr	r2, [r7, #4]
 801032e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010330:	9202      	str	r2, [sp, #8]
 8010332:	9301      	str	r3, [sp, #4]
 8010334:	69fb      	ldr	r3, [r7, #28]
 8010336:	9300      	str	r3, [sp, #0]
 8010338:	68bb      	ldr	r3, [r7, #8]
 801033a:	6a3a      	ldr	r2, [r7, #32]
 801033c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801033e:	68f8      	ldr	r0, [r7, #12]
 8010340:	f001 fb4a 	bl	80119d8 <xTaskCreateStatic>
 8010344:	4603      	mov	r3, r0
 8010346:	613b      	str	r3, [r7, #16]
 8010348:	e013      	b.n	8010372 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 801034a:	69bb      	ldr	r3, [r7, #24]
 801034c:	2b00      	cmp	r3, #0
 801034e:	d110      	bne.n	8010372 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8010350:	6a3b      	ldr	r3, [r7, #32]
 8010352:	b29a      	uxth	r2, r3
 8010354:	f107 0310 	add.w	r3, r7, #16
 8010358:	9301      	str	r3, [sp, #4]
 801035a:	69fb      	ldr	r3, [r7, #28]
 801035c:	9300      	str	r3, [sp, #0]
 801035e:	68bb      	ldr	r3, [r7, #8]
 8010360:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010362:	68f8      	ldr	r0, [r7, #12]
 8010364:	f001 fb95 	bl	8011a92 <xTaskCreate>
 8010368:	4603      	mov	r3, r0
 801036a:	2b01      	cmp	r3, #1
 801036c:	d001      	beq.n	8010372 <osThreadNew+0x11a>
            hTask = NULL;
 801036e:	2300      	movs	r3, #0
 8010370:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8010372:	693b      	ldr	r3, [r7, #16]
}
 8010374:	4618      	mov	r0, r3
 8010376:	3728      	adds	r7, #40	; 0x28
 8010378:	46bd      	mov	sp, r7
 801037a:	bd80      	pop	{r7, pc}

0801037c <osThreadYield>:
  }

  return (prio);
}

osStatus_t osThreadYield (void) {
 801037c:	b480      	push	{r7}
 801037e:	b083      	sub	sp, #12
 8010380:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010382:	f3ef 8305 	mrs	r3, IPSR
 8010386:	603b      	str	r3, [r7, #0]
  return(result);
 8010388:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 801038a:	2b00      	cmp	r3, #0
 801038c:	d003      	beq.n	8010396 <osThreadYield+0x1a>
    stat = osErrorISR;
 801038e:	f06f 0305 	mvn.w	r3, #5
 8010392:	607b      	str	r3, [r7, #4]
 8010394:	e009      	b.n	80103aa <osThreadYield+0x2e>
  } else {
    stat = osOK;
 8010396:	2300      	movs	r3, #0
 8010398:	607b      	str	r3, [r7, #4]
    taskYIELD();
 801039a:	4b07      	ldr	r3, [pc, #28]	; (80103b8 <osThreadYield+0x3c>)
 801039c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80103a0:	601a      	str	r2, [r3, #0]
 80103a2:	f3bf 8f4f 	dsb	sy
 80103a6:	f3bf 8f6f 	isb	sy
  }

  return (stat);
 80103aa:	687b      	ldr	r3, [r7, #4]
}
 80103ac:	4618      	mov	r0, r3
 80103ae:	370c      	adds	r7, #12
 80103b0:	46bd      	mov	sp, r7
 80103b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103b6:	4770      	bx	lr
 80103b8:	e000ed04 	.word	0xe000ed04

080103bc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80103bc:	b580      	push	{r7, lr}
 80103be:	b084      	sub	sp, #16
 80103c0:	af00      	add	r7, sp, #0
 80103c2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80103c4:	f3ef 8305 	mrs	r3, IPSR
 80103c8:	60bb      	str	r3, [r7, #8]
  return(result);
 80103ca:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80103cc:	2b00      	cmp	r3, #0
 80103ce:	d003      	beq.n	80103d8 <osDelay+0x1c>
    stat = osErrorISR;
 80103d0:	f06f 0305 	mvn.w	r3, #5
 80103d4:	60fb      	str	r3, [r7, #12]
 80103d6:	e007      	b.n	80103e8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80103d8:	2300      	movs	r3, #0
 80103da:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	2b00      	cmp	r3, #0
 80103e0:	d002      	beq.n	80103e8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80103e2:	6878      	ldr	r0, [r7, #4]
 80103e4:	f001 fc9a 	bl	8011d1c <vTaskDelay>
    }
  }

  return (stat);
 80103e8:	68fb      	ldr	r3, [r7, #12]
}
 80103ea:	4618      	mov	r0, r3
 80103ec:	3710      	adds	r7, #16
 80103ee:	46bd      	mov	sp, r7
 80103f0:	bd80      	pop	{r7, pc}

080103f2 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 80103f2:	b580      	push	{r7, lr}
 80103f4:	b086      	sub	sp, #24
 80103f6:	af00      	add	r7, sp, #0
 80103f8:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 80103fa:	2300      	movs	r3, #0
 80103fc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80103fe:	f3ef 8305 	mrs	r3, IPSR
 8010402:	60fb      	str	r3, [r7, #12]
  return(result);
 8010404:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8010406:	2b00      	cmp	r3, #0
 8010408:	d12d      	bne.n	8010466 <osEventFlagsNew+0x74>
    mem = -1;
 801040a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801040e:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8010410:	687b      	ldr	r3, [r7, #4]
 8010412:	2b00      	cmp	r3, #0
 8010414:	d015      	beq.n	8010442 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	689b      	ldr	r3, [r3, #8]
 801041a:	2b00      	cmp	r3, #0
 801041c:	d006      	beq.n	801042c <osEventFlagsNew+0x3a>
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	68db      	ldr	r3, [r3, #12]
 8010422:	2b1f      	cmp	r3, #31
 8010424:	d902      	bls.n	801042c <osEventFlagsNew+0x3a>
        mem = 1;
 8010426:	2301      	movs	r3, #1
 8010428:	613b      	str	r3, [r7, #16]
 801042a:	e00c      	b.n	8010446 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	689b      	ldr	r3, [r3, #8]
 8010430:	2b00      	cmp	r3, #0
 8010432:	d108      	bne.n	8010446 <osEventFlagsNew+0x54>
 8010434:	687b      	ldr	r3, [r7, #4]
 8010436:	68db      	ldr	r3, [r3, #12]
 8010438:	2b00      	cmp	r3, #0
 801043a:	d104      	bne.n	8010446 <osEventFlagsNew+0x54>
          mem = 0;
 801043c:	2300      	movs	r3, #0
 801043e:	613b      	str	r3, [r7, #16]
 8010440:	e001      	b.n	8010446 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8010442:	2300      	movs	r3, #0
 8010444:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8010446:	693b      	ldr	r3, [r7, #16]
 8010448:	2b01      	cmp	r3, #1
 801044a:	d106      	bne.n	801045a <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	689b      	ldr	r3, [r3, #8]
 8010450:	4618      	mov	r0, r3
 8010452:	f000 fa3d 	bl	80108d0 <xEventGroupCreateStatic>
 8010456:	6178      	str	r0, [r7, #20]
 8010458:	e005      	b.n	8010466 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 801045a:	693b      	ldr	r3, [r7, #16]
 801045c:	2b00      	cmp	r3, #0
 801045e:	d102      	bne.n	8010466 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8010460:	f000 fa6d 	bl	801093e <xEventGroupCreate>
 8010464:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8010466:	697b      	ldr	r3, [r7, #20]
}
 8010468:	4618      	mov	r0, r3
 801046a:	3718      	adds	r7, #24
 801046c:	46bd      	mov	sp, r7
 801046e:	bd80      	pop	{r7, pc}

08010470 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8010470:	b580      	push	{r7, lr}
 8010472:	b086      	sub	sp, #24
 8010474:	af00      	add	r7, sp, #0
 8010476:	6078      	str	r0, [r7, #4]
 8010478:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 801047a:	687b      	ldr	r3, [r7, #4]
 801047c:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 801047e:	693b      	ldr	r3, [r7, #16]
 8010480:	2b00      	cmp	r3, #0
 8010482:	d004      	beq.n	801048e <osEventFlagsSet+0x1e>
 8010484:	683b      	ldr	r3, [r7, #0]
 8010486:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 801048a:	2b00      	cmp	r3, #0
 801048c:	d003      	beq.n	8010496 <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 801048e:	f06f 0303 	mvn.w	r3, #3
 8010492:	617b      	str	r3, [r7, #20]
 8010494:	e028      	b.n	80104e8 <osEventFlagsSet+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010496:	f3ef 8305 	mrs	r3, IPSR
 801049a:	60fb      	str	r3, [r7, #12]
  return(result);
 801049c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 801049e:	2b00      	cmp	r3, #0
 80104a0:	d01d      	beq.n	80104de <osEventFlagsSet+0x6e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 80104a2:	2300      	movs	r3, #0
 80104a4:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 80104a6:	f107 0308 	add.w	r3, r7, #8
 80104aa:	461a      	mov	r2, r3
 80104ac:	6839      	ldr	r1, [r7, #0]
 80104ae:	6938      	ldr	r0, [r7, #16]
 80104b0:	f000 fbe8 	bl	8010c84 <xEventGroupSetBitsFromISR>
 80104b4:	4603      	mov	r3, r0
 80104b6:	2b00      	cmp	r3, #0
 80104b8:	d103      	bne.n	80104c2 <osEventFlagsSet+0x52>
      rflags = (uint32_t)osErrorResource;
 80104ba:	f06f 0302 	mvn.w	r3, #2
 80104be:	617b      	str	r3, [r7, #20]
 80104c0:	e012      	b.n	80104e8 <osEventFlagsSet+0x78>
    } else {
      rflags = flags;
 80104c2:	683b      	ldr	r3, [r7, #0]
 80104c4:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 80104c6:	68bb      	ldr	r3, [r7, #8]
 80104c8:	2b00      	cmp	r3, #0
 80104ca:	d00d      	beq.n	80104e8 <osEventFlagsSet+0x78>
 80104cc:	4b09      	ldr	r3, [pc, #36]	; (80104f4 <osEventFlagsSet+0x84>)
 80104ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80104d2:	601a      	str	r2, [r3, #0]
 80104d4:	f3bf 8f4f 	dsb	sy
 80104d8:	f3bf 8f6f 	isb	sy
 80104dc:	e004      	b.n	80104e8 <osEventFlagsSet+0x78>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 80104de:	6839      	ldr	r1, [r7, #0]
 80104e0:	6938      	ldr	r0, [r7, #16]
 80104e2:	f000 fb15 	bl	8010b10 <xEventGroupSetBits>
 80104e6:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 80104e8:	697b      	ldr	r3, [r7, #20]
}
 80104ea:	4618      	mov	r0, r3
 80104ec:	3718      	adds	r7, #24
 80104ee:	46bd      	mov	sp, r7
 80104f0:	bd80      	pop	{r7, pc}
 80104f2:	bf00      	nop
 80104f4:	e000ed04 	.word	0xe000ed04

080104f8 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 80104f8:	b580      	push	{r7, lr}
 80104fa:	b08c      	sub	sp, #48	; 0x30
 80104fc:	af02      	add	r7, sp, #8
 80104fe:	60f8      	str	r0, [r7, #12]
 8010500:	60b9      	str	r1, [r7, #8]
 8010502:	607a      	str	r2, [r7, #4]
 8010504:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8010506:	68fb      	ldr	r3, [r7, #12]
 8010508:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 801050a:	69bb      	ldr	r3, [r7, #24]
 801050c:	2b00      	cmp	r3, #0
 801050e:	d004      	beq.n	801051a <osEventFlagsWait+0x22>
 8010510:	68bb      	ldr	r3, [r7, #8]
 8010512:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8010516:	2b00      	cmp	r3, #0
 8010518:	d003      	beq.n	8010522 <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 801051a:	f06f 0303 	mvn.w	r3, #3
 801051e:	61fb      	str	r3, [r7, #28]
 8010520:	e04b      	b.n	80105ba <osEventFlagsWait+0xc2>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010522:	f3ef 8305 	mrs	r3, IPSR
 8010526:	617b      	str	r3, [r7, #20]
  return(result);
 8010528:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 801052a:	2b00      	cmp	r3, #0
 801052c:	d003      	beq.n	8010536 <osEventFlagsWait+0x3e>
    rflags = (uint32_t)osErrorISR;
 801052e:	f06f 0305 	mvn.w	r3, #5
 8010532:	61fb      	str	r3, [r7, #28]
 8010534:	e041      	b.n	80105ba <osEventFlagsWait+0xc2>
  }
  else {
    if (options & osFlagsWaitAll) {
 8010536:	687b      	ldr	r3, [r7, #4]
 8010538:	f003 0301 	and.w	r3, r3, #1
 801053c:	2b00      	cmp	r3, #0
 801053e:	d002      	beq.n	8010546 <osEventFlagsWait+0x4e>
      wait_all = pdTRUE;
 8010540:	2301      	movs	r3, #1
 8010542:	627b      	str	r3, [r7, #36]	; 0x24
 8010544:	e001      	b.n	801054a <osEventFlagsWait+0x52>
    } else {
      wait_all = pdFAIL;
 8010546:	2300      	movs	r3, #0
 8010548:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (options & osFlagsNoClear) {
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	f003 0302 	and.w	r3, r3, #2
 8010550:	2b00      	cmp	r3, #0
 8010552:	d002      	beq.n	801055a <osEventFlagsWait+0x62>
      exit_clr = pdFAIL;
 8010554:	2300      	movs	r3, #0
 8010556:	623b      	str	r3, [r7, #32]
 8010558:	e001      	b.n	801055e <osEventFlagsWait+0x66>
    } else {
      exit_clr = pdTRUE;
 801055a:	2301      	movs	r3, #1
 801055c:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 801055e:	683b      	ldr	r3, [r7, #0]
 8010560:	9300      	str	r3, [sp, #0]
 8010562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010564:	6a3a      	ldr	r2, [r7, #32]
 8010566:	68b9      	ldr	r1, [r7, #8]
 8010568:	69b8      	ldr	r0, [r7, #24]
 801056a:	f000 fa03 	bl	8010974 <xEventGroupWaitBits>
 801056e:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	f003 0301 	and.w	r3, r3, #1
 8010576:	2b00      	cmp	r3, #0
 8010578:	d010      	beq.n	801059c <osEventFlagsWait+0xa4>
      if ((flags & rflags) != flags) {
 801057a:	68ba      	ldr	r2, [r7, #8]
 801057c:	69fb      	ldr	r3, [r7, #28]
 801057e:	4013      	ands	r3, r2
 8010580:	68ba      	ldr	r2, [r7, #8]
 8010582:	429a      	cmp	r2, r3
 8010584:	d019      	beq.n	80105ba <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 8010586:	683b      	ldr	r3, [r7, #0]
 8010588:	2b00      	cmp	r3, #0
 801058a:	d003      	beq.n	8010594 <osEventFlagsWait+0x9c>
          rflags = (uint32_t)osErrorTimeout;
 801058c:	f06f 0301 	mvn.w	r3, #1
 8010590:	61fb      	str	r3, [r7, #28]
 8010592:	e012      	b.n	80105ba <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 8010594:	f06f 0302 	mvn.w	r3, #2
 8010598:	61fb      	str	r3, [r7, #28]
 801059a:	e00e      	b.n	80105ba <osEventFlagsWait+0xc2>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 801059c:	68ba      	ldr	r2, [r7, #8]
 801059e:	69fb      	ldr	r3, [r7, #28]
 80105a0:	4013      	ands	r3, r2
 80105a2:	2b00      	cmp	r3, #0
 80105a4:	d109      	bne.n	80105ba <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 80105a6:	683b      	ldr	r3, [r7, #0]
 80105a8:	2b00      	cmp	r3, #0
 80105aa:	d003      	beq.n	80105b4 <osEventFlagsWait+0xbc>
          rflags = (uint32_t)osErrorTimeout;
 80105ac:	f06f 0301 	mvn.w	r3, #1
 80105b0:	61fb      	str	r3, [r7, #28]
 80105b2:	e002      	b.n	80105ba <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 80105b4:	f06f 0302 	mvn.w	r3, #2
 80105b8:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 80105ba:	69fb      	ldr	r3, [r7, #28]
}
 80105bc:	4618      	mov	r0, r3
 80105be:	3728      	adds	r7, #40	; 0x28
 80105c0:	46bd      	mov	sp, r7
 80105c2:	bd80      	pop	{r7, pc}

080105c4 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80105c4:	b580      	push	{r7, lr}
 80105c6:	b08a      	sub	sp, #40	; 0x28
 80105c8:	af02      	add	r7, sp, #8
 80105ca:	60f8      	str	r0, [r7, #12]
 80105cc:	60b9      	str	r1, [r7, #8]
 80105ce:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80105d0:	2300      	movs	r3, #0
 80105d2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80105d4:	f3ef 8305 	mrs	r3, IPSR
 80105d8:	613b      	str	r3, [r7, #16]
  return(result);
 80105da:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80105dc:	2b00      	cmp	r3, #0
 80105de:	d15f      	bne.n	80106a0 <osMessageQueueNew+0xdc>
 80105e0:	68fb      	ldr	r3, [r7, #12]
 80105e2:	2b00      	cmp	r3, #0
 80105e4:	d05c      	beq.n	80106a0 <osMessageQueueNew+0xdc>
 80105e6:	68bb      	ldr	r3, [r7, #8]
 80105e8:	2b00      	cmp	r3, #0
 80105ea:	d059      	beq.n	80106a0 <osMessageQueueNew+0xdc>
    mem = -1;
 80105ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80105f0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	2b00      	cmp	r3, #0
 80105f6:	d029      	beq.n	801064c <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	689b      	ldr	r3, [r3, #8]
 80105fc:	2b00      	cmp	r3, #0
 80105fe:	d012      	beq.n	8010626 <osMessageQueueNew+0x62>
 8010600:	687b      	ldr	r3, [r7, #4]
 8010602:	68db      	ldr	r3, [r3, #12]
 8010604:	2b4f      	cmp	r3, #79	; 0x4f
 8010606:	d90e      	bls.n	8010626 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8010608:	687b      	ldr	r3, [r7, #4]
 801060a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 801060c:	2b00      	cmp	r3, #0
 801060e:	d00a      	beq.n	8010626 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	695a      	ldr	r2, [r3, #20]
 8010614:	68fb      	ldr	r3, [r7, #12]
 8010616:	68b9      	ldr	r1, [r7, #8]
 8010618:	fb01 f303 	mul.w	r3, r1, r3
 801061c:	429a      	cmp	r2, r3
 801061e:	d302      	bcc.n	8010626 <osMessageQueueNew+0x62>
        mem = 1;
 8010620:	2301      	movs	r3, #1
 8010622:	61bb      	str	r3, [r7, #24]
 8010624:	e014      	b.n	8010650 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8010626:	687b      	ldr	r3, [r7, #4]
 8010628:	689b      	ldr	r3, [r3, #8]
 801062a:	2b00      	cmp	r3, #0
 801062c:	d110      	bne.n	8010650 <osMessageQueueNew+0x8c>
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	68db      	ldr	r3, [r3, #12]
 8010632:	2b00      	cmp	r3, #0
 8010634:	d10c      	bne.n	8010650 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 801063a:	2b00      	cmp	r3, #0
 801063c:	d108      	bne.n	8010650 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	695b      	ldr	r3, [r3, #20]
 8010642:	2b00      	cmp	r3, #0
 8010644:	d104      	bne.n	8010650 <osMessageQueueNew+0x8c>
          mem = 0;
 8010646:	2300      	movs	r3, #0
 8010648:	61bb      	str	r3, [r7, #24]
 801064a:	e001      	b.n	8010650 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 801064c:	2300      	movs	r3, #0
 801064e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8010650:	69bb      	ldr	r3, [r7, #24]
 8010652:	2b01      	cmp	r3, #1
 8010654:	d10b      	bne.n	801066e <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	691a      	ldr	r2, [r3, #16]
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	689b      	ldr	r3, [r3, #8]
 801065e:	2100      	movs	r1, #0
 8010660:	9100      	str	r1, [sp, #0]
 8010662:	68b9      	ldr	r1, [r7, #8]
 8010664:	68f8      	ldr	r0, [r7, #12]
 8010666:	f000 fc3d 	bl	8010ee4 <xQueueGenericCreateStatic>
 801066a:	61f8      	str	r0, [r7, #28]
 801066c:	e008      	b.n	8010680 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 801066e:	69bb      	ldr	r3, [r7, #24]
 8010670:	2b00      	cmp	r3, #0
 8010672:	d105      	bne.n	8010680 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8010674:	2200      	movs	r2, #0
 8010676:	68b9      	ldr	r1, [r7, #8]
 8010678:	68f8      	ldr	r0, [r7, #12]
 801067a:	f000 fcab 	bl	8010fd4 <xQueueGenericCreate>
 801067e:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8010680:	69fb      	ldr	r3, [r7, #28]
 8010682:	2b00      	cmp	r3, #0
 8010684:	d00c      	beq.n	80106a0 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	2b00      	cmp	r3, #0
 801068a:	d003      	beq.n	8010694 <osMessageQueueNew+0xd0>
        name = attr->name;
 801068c:	687b      	ldr	r3, [r7, #4]
 801068e:	681b      	ldr	r3, [r3, #0]
 8010690:	617b      	str	r3, [r7, #20]
 8010692:	e001      	b.n	8010698 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8010694:	2300      	movs	r3, #0
 8010696:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8010698:	6979      	ldr	r1, [r7, #20]
 801069a:	69f8      	ldr	r0, [r7, #28]
 801069c:	f001 f93e 	bl	801191c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80106a0:	69fb      	ldr	r3, [r7, #28]
}
 80106a2:	4618      	mov	r0, r3
 80106a4:	3720      	adds	r7, #32
 80106a6:	46bd      	mov	sp, r7
 80106a8:	bd80      	pop	{r7, pc}
	...

080106ac <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80106ac:	b580      	push	{r7, lr}
 80106ae:	b088      	sub	sp, #32
 80106b0:	af00      	add	r7, sp, #0
 80106b2:	60f8      	str	r0, [r7, #12]
 80106b4:	60b9      	str	r1, [r7, #8]
 80106b6:	603b      	str	r3, [r7, #0]
 80106b8:	4613      	mov	r3, r2
 80106ba:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80106bc:	68fb      	ldr	r3, [r7, #12]
 80106be:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80106c0:	2300      	movs	r3, #0
 80106c2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80106c4:	f3ef 8305 	mrs	r3, IPSR
 80106c8:	617b      	str	r3, [r7, #20]
  return(result);
 80106ca:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80106cc:	2b00      	cmp	r3, #0
 80106ce:	d028      	beq.n	8010722 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80106d0:	69bb      	ldr	r3, [r7, #24]
 80106d2:	2b00      	cmp	r3, #0
 80106d4:	d005      	beq.n	80106e2 <osMessageQueuePut+0x36>
 80106d6:	68bb      	ldr	r3, [r7, #8]
 80106d8:	2b00      	cmp	r3, #0
 80106da:	d002      	beq.n	80106e2 <osMessageQueuePut+0x36>
 80106dc:	683b      	ldr	r3, [r7, #0]
 80106de:	2b00      	cmp	r3, #0
 80106e0:	d003      	beq.n	80106ea <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80106e2:	f06f 0303 	mvn.w	r3, #3
 80106e6:	61fb      	str	r3, [r7, #28]
 80106e8:	e038      	b.n	801075c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80106ea:	2300      	movs	r3, #0
 80106ec:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80106ee:	f107 0210 	add.w	r2, r7, #16
 80106f2:	2300      	movs	r3, #0
 80106f4:	68b9      	ldr	r1, [r7, #8]
 80106f6:	69b8      	ldr	r0, [r7, #24]
 80106f8:	f000 fdc8 	bl	801128c <xQueueGenericSendFromISR>
 80106fc:	4603      	mov	r3, r0
 80106fe:	2b01      	cmp	r3, #1
 8010700:	d003      	beq.n	801070a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8010702:	f06f 0302 	mvn.w	r3, #2
 8010706:	61fb      	str	r3, [r7, #28]
 8010708:	e028      	b.n	801075c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 801070a:	693b      	ldr	r3, [r7, #16]
 801070c:	2b00      	cmp	r3, #0
 801070e:	d025      	beq.n	801075c <osMessageQueuePut+0xb0>
 8010710:	4b15      	ldr	r3, [pc, #84]	; (8010768 <osMessageQueuePut+0xbc>)
 8010712:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010716:	601a      	str	r2, [r3, #0]
 8010718:	f3bf 8f4f 	dsb	sy
 801071c:	f3bf 8f6f 	isb	sy
 8010720:	e01c      	b.n	801075c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8010722:	69bb      	ldr	r3, [r7, #24]
 8010724:	2b00      	cmp	r3, #0
 8010726:	d002      	beq.n	801072e <osMessageQueuePut+0x82>
 8010728:	68bb      	ldr	r3, [r7, #8]
 801072a:	2b00      	cmp	r3, #0
 801072c:	d103      	bne.n	8010736 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 801072e:	f06f 0303 	mvn.w	r3, #3
 8010732:	61fb      	str	r3, [r7, #28]
 8010734:	e012      	b.n	801075c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8010736:	2300      	movs	r3, #0
 8010738:	683a      	ldr	r2, [r7, #0]
 801073a:	68b9      	ldr	r1, [r7, #8]
 801073c:	69b8      	ldr	r0, [r7, #24]
 801073e:	f000 fca7 	bl	8011090 <xQueueGenericSend>
 8010742:	4603      	mov	r3, r0
 8010744:	2b01      	cmp	r3, #1
 8010746:	d009      	beq.n	801075c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8010748:	683b      	ldr	r3, [r7, #0]
 801074a:	2b00      	cmp	r3, #0
 801074c:	d003      	beq.n	8010756 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 801074e:	f06f 0301 	mvn.w	r3, #1
 8010752:	61fb      	str	r3, [r7, #28]
 8010754:	e002      	b.n	801075c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8010756:	f06f 0302 	mvn.w	r3, #2
 801075a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 801075c:	69fb      	ldr	r3, [r7, #28]
}
 801075e:	4618      	mov	r0, r3
 8010760:	3720      	adds	r7, #32
 8010762:	46bd      	mov	sp, r7
 8010764:	bd80      	pop	{r7, pc}
 8010766:	bf00      	nop
 8010768:	e000ed04 	.word	0xe000ed04

0801076c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 801076c:	b580      	push	{r7, lr}
 801076e:	b088      	sub	sp, #32
 8010770:	af00      	add	r7, sp, #0
 8010772:	60f8      	str	r0, [r7, #12]
 8010774:	60b9      	str	r1, [r7, #8]
 8010776:	607a      	str	r2, [r7, #4]
 8010778:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 801077a:	68fb      	ldr	r3, [r7, #12]
 801077c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 801077e:	2300      	movs	r3, #0
 8010780:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010782:	f3ef 8305 	mrs	r3, IPSR
 8010786:	617b      	str	r3, [r7, #20]
  return(result);
 8010788:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 801078a:	2b00      	cmp	r3, #0
 801078c:	d028      	beq.n	80107e0 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 801078e:	69bb      	ldr	r3, [r7, #24]
 8010790:	2b00      	cmp	r3, #0
 8010792:	d005      	beq.n	80107a0 <osMessageQueueGet+0x34>
 8010794:	68bb      	ldr	r3, [r7, #8]
 8010796:	2b00      	cmp	r3, #0
 8010798:	d002      	beq.n	80107a0 <osMessageQueueGet+0x34>
 801079a:	683b      	ldr	r3, [r7, #0]
 801079c:	2b00      	cmp	r3, #0
 801079e:	d003      	beq.n	80107a8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80107a0:	f06f 0303 	mvn.w	r3, #3
 80107a4:	61fb      	str	r3, [r7, #28]
 80107a6:	e037      	b.n	8010818 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80107a8:	2300      	movs	r3, #0
 80107aa:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80107ac:	f107 0310 	add.w	r3, r7, #16
 80107b0:	461a      	mov	r2, r3
 80107b2:	68b9      	ldr	r1, [r7, #8]
 80107b4:	69b8      	ldr	r0, [r7, #24]
 80107b6:	f000 fee5 	bl	8011584 <xQueueReceiveFromISR>
 80107ba:	4603      	mov	r3, r0
 80107bc:	2b01      	cmp	r3, #1
 80107be:	d003      	beq.n	80107c8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80107c0:	f06f 0302 	mvn.w	r3, #2
 80107c4:	61fb      	str	r3, [r7, #28]
 80107c6:	e027      	b.n	8010818 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80107c8:	693b      	ldr	r3, [r7, #16]
 80107ca:	2b00      	cmp	r3, #0
 80107cc:	d024      	beq.n	8010818 <osMessageQueueGet+0xac>
 80107ce:	4b15      	ldr	r3, [pc, #84]	; (8010824 <osMessageQueueGet+0xb8>)
 80107d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80107d4:	601a      	str	r2, [r3, #0]
 80107d6:	f3bf 8f4f 	dsb	sy
 80107da:	f3bf 8f6f 	isb	sy
 80107de:	e01b      	b.n	8010818 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80107e0:	69bb      	ldr	r3, [r7, #24]
 80107e2:	2b00      	cmp	r3, #0
 80107e4:	d002      	beq.n	80107ec <osMessageQueueGet+0x80>
 80107e6:	68bb      	ldr	r3, [r7, #8]
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d103      	bne.n	80107f4 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80107ec:	f06f 0303 	mvn.w	r3, #3
 80107f0:	61fb      	str	r3, [r7, #28]
 80107f2:	e011      	b.n	8010818 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80107f4:	683a      	ldr	r2, [r7, #0]
 80107f6:	68b9      	ldr	r1, [r7, #8]
 80107f8:	69b8      	ldr	r0, [r7, #24]
 80107fa:	f000 fde3 	bl	80113c4 <xQueueReceive>
 80107fe:	4603      	mov	r3, r0
 8010800:	2b01      	cmp	r3, #1
 8010802:	d009      	beq.n	8010818 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8010804:	683b      	ldr	r3, [r7, #0]
 8010806:	2b00      	cmp	r3, #0
 8010808:	d003      	beq.n	8010812 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 801080a:	f06f 0301 	mvn.w	r3, #1
 801080e:	61fb      	str	r3, [r7, #28]
 8010810:	e002      	b.n	8010818 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8010812:	f06f 0302 	mvn.w	r3, #2
 8010816:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8010818:	69fb      	ldr	r3, [r7, #28]
}
 801081a:	4618      	mov	r0, r3
 801081c:	3720      	adds	r7, #32
 801081e:	46bd      	mov	sp, r7
 8010820:	bd80      	pop	{r7, pc}
 8010822:	bf00      	nop
 8010824:	e000ed04 	.word	0xe000ed04

08010828 <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 8010828:	b580      	push	{r7, lr}
 801082a:	b086      	sub	sp, #24
 801082c:	af00      	add	r7, sp, #0
 801082e:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	613b      	str	r3, [r7, #16]
  UBaseType_t count;

  if (hQueue == NULL) {
 8010834:	693b      	ldr	r3, [r7, #16]
 8010836:	2b00      	cmp	r3, #0
 8010838:	d102      	bne.n	8010840 <osMessageQueueGetCount+0x18>
    count = 0U;
 801083a:	2300      	movs	r3, #0
 801083c:	617b      	str	r3, [r7, #20]
 801083e:	e00e      	b.n	801085e <osMessageQueueGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010840:	f3ef 8305 	mrs	r3, IPSR
 8010844:	60fb      	str	r3, [r7, #12]
  return(result);
 8010846:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8010848:	2b00      	cmp	r3, #0
 801084a:	d004      	beq.n	8010856 <osMessageQueueGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 801084c:	6938      	ldr	r0, [r7, #16]
 801084e:	f000 ff37 	bl	80116c0 <uxQueueMessagesWaitingFromISR>
 8010852:	6178      	str	r0, [r7, #20]
 8010854:	e003      	b.n	801085e <osMessageQueueGetCount+0x36>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 8010856:	6938      	ldr	r0, [r7, #16]
 8010858:	f000 ff14 	bl	8011684 <uxQueueMessagesWaiting>
 801085c:	6178      	str	r0, [r7, #20]
  }

  return ((uint32_t)count);
 801085e:	697b      	ldr	r3, [r7, #20]
}
 8010860:	4618      	mov	r0, r3
 8010862:	3718      	adds	r7, #24
 8010864:	46bd      	mov	sp, r7
 8010866:	bd80      	pop	{r7, pc}

08010868 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8010868:	b480      	push	{r7}
 801086a:	b085      	sub	sp, #20
 801086c:	af00      	add	r7, sp, #0
 801086e:	60f8      	str	r0, [r7, #12]
 8010870:	60b9      	str	r1, [r7, #8]
 8010872:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8010874:	68fb      	ldr	r3, [r7, #12]
 8010876:	4a07      	ldr	r2, [pc, #28]	; (8010894 <vApplicationGetIdleTaskMemory+0x2c>)
 8010878:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801087a:	68bb      	ldr	r3, [r7, #8]
 801087c:	4a06      	ldr	r2, [pc, #24]	; (8010898 <vApplicationGetIdleTaskMemory+0x30>)
 801087e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8010880:	687b      	ldr	r3, [r7, #4]
 8010882:	2280      	movs	r2, #128	; 0x80
 8010884:	601a      	str	r2, [r3, #0]
}
 8010886:	bf00      	nop
 8010888:	3714      	adds	r7, #20
 801088a:	46bd      	mov	sp, r7
 801088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010890:	4770      	bx	lr
 8010892:	bf00      	nop
 8010894:	24000760 	.word	0x24000760
 8010898:	240007bc 	.word	0x240007bc

0801089c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 801089c:	b480      	push	{r7}
 801089e:	b085      	sub	sp, #20
 80108a0:	af00      	add	r7, sp, #0
 80108a2:	60f8      	str	r0, [r7, #12]
 80108a4:	60b9      	str	r1, [r7, #8]
 80108a6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80108a8:	68fb      	ldr	r3, [r7, #12]
 80108aa:	4a07      	ldr	r2, [pc, #28]	; (80108c8 <vApplicationGetTimerTaskMemory+0x2c>)
 80108ac:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80108ae:	68bb      	ldr	r3, [r7, #8]
 80108b0:	4a06      	ldr	r2, [pc, #24]	; (80108cc <vApplicationGetTimerTaskMemory+0x30>)
 80108b2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80108ba:	601a      	str	r2, [r3, #0]
}
 80108bc:	bf00      	nop
 80108be:	3714      	adds	r7, #20
 80108c0:	46bd      	mov	sp, r7
 80108c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108c6:	4770      	bx	lr
 80108c8:	240009bc 	.word	0x240009bc
 80108cc:	24000a18 	.word	0x24000a18

080108d0 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 80108d0:	b580      	push	{r7, lr}
 80108d2:	b086      	sub	sp, #24
 80108d4:	af00      	add	r7, sp, #0
 80108d6:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	2b00      	cmp	r3, #0
 80108dc:	d10a      	bne.n	80108f4 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80108de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80108e2:	f383 8811 	msr	BASEPRI, r3
 80108e6:	f3bf 8f6f 	isb	sy
 80108ea:	f3bf 8f4f 	dsb	sy
 80108ee:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80108f0:	bf00      	nop
 80108f2:	e7fe      	b.n	80108f2 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 80108f4:	2320      	movs	r3, #32
 80108f6:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 80108f8:	68bb      	ldr	r3, [r7, #8]
 80108fa:	2b20      	cmp	r3, #32
 80108fc:	d00a      	beq.n	8010914 <xEventGroupCreateStatic+0x44>
	__asm volatile
 80108fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010902:	f383 8811 	msr	BASEPRI, r3
 8010906:	f3bf 8f6f 	isb	sy
 801090a:	f3bf 8f4f 	dsb	sy
 801090e:	60fb      	str	r3, [r7, #12]
}
 8010910:	bf00      	nop
 8010912:	e7fe      	b.n	8010912 <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8010918:	697b      	ldr	r3, [r7, #20]
 801091a:	2b00      	cmp	r3, #0
 801091c:	d00a      	beq.n	8010934 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 801091e:	697b      	ldr	r3, [r7, #20]
 8010920:	2200      	movs	r2, #0
 8010922:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8010924:	697b      	ldr	r3, [r7, #20]
 8010926:	3304      	adds	r3, #4
 8010928:	4618      	mov	r0, r3
 801092a:	f000 f9bf 	bl	8010cac <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 801092e:	697b      	ldr	r3, [r7, #20]
 8010930:	2201      	movs	r2, #1
 8010932:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8010934:	697b      	ldr	r3, [r7, #20]
	}
 8010936:	4618      	mov	r0, r3
 8010938:	3718      	adds	r7, #24
 801093a:	46bd      	mov	sp, r7
 801093c:	bd80      	pop	{r7, pc}

0801093e <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 801093e:	b580      	push	{r7, lr}
 8010940:	b082      	sub	sp, #8
 8010942:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8010944:	2020      	movs	r0, #32
 8010946:	f002 fdb7 	bl	80134b8 <pvPortMalloc>
 801094a:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 801094c:	687b      	ldr	r3, [r7, #4]
 801094e:	2b00      	cmp	r3, #0
 8010950:	d00a      	beq.n	8010968 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8010952:	687b      	ldr	r3, [r7, #4]
 8010954:	2200      	movs	r2, #0
 8010956:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	3304      	adds	r3, #4
 801095c:	4618      	mov	r0, r3
 801095e:	f000 f9a5 	bl	8010cac <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8010962:	687b      	ldr	r3, [r7, #4]
 8010964:	2200      	movs	r2, #0
 8010966:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8010968:	687b      	ldr	r3, [r7, #4]
	}
 801096a:	4618      	mov	r0, r3
 801096c:	3708      	adds	r7, #8
 801096e:	46bd      	mov	sp, r7
 8010970:	bd80      	pop	{r7, pc}
	...

08010974 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8010974:	b580      	push	{r7, lr}
 8010976:	b090      	sub	sp, #64	; 0x40
 8010978:	af00      	add	r7, sp, #0
 801097a:	60f8      	str	r0, [r7, #12]
 801097c:	60b9      	str	r1, [r7, #8]
 801097e:	607a      	str	r2, [r7, #4]
 8010980:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8010982:	68fb      	ldr	r3, [r7, #12]
 8010984:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8010986:	2300      	movs	r3, #0
 8010988:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 801098a:	2300      	movs	r3, #0
 801098c:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 801098e:	68fb      	ldr	r3, [r7, #12]
 8010990:	2b00      	cmp	r3, #0
 8010992:	d10a      	bne.n	80109aa <xEventGroupWaitBits+0x36>
	__asm volatile
 8010994:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010998:	f383 8811 	msr	BASEPRI, r3
 801099c:	f3bf 8f6f 	isb	sy
 80109a0:	f3bf 8f4f 	dsb	sy
 80109a4:	623b      	str	r3, [r7, #32]
}
 80109a6:	bf00      	nop
 80109a8:	e7fe      	b.n	80109a8 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80109aa:	68bb      	ldr	r3, [r7, #8]
 80109ac:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	d00a      	beq.n	80109ca <xEventGroupWaitBits+0x56>
	__asm volatile
 80109b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80109b8:	f383 8811 	msr	BASEPRI, r3
 80109bc:	f3bf 8f6f 	isb	sy
 80109c0:	f3bf 8f4f 	dsb	sy
 80109c4:	61fb      	str	r3, [r7, #28]
}
 80109c6:	bf00      	nop
 80109c8:	e7fe      	b.n	80109c8 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 80109ca:	68bb      	ldr	r3, [r7, #8]
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	d10a      	bne.n	80109e6 <xEventGroupWaitBits+0x72>
	__asm volatile
 80109d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80109d4:	f383 8811 	msr	BASEPRI, r3
 80109d8:	f3bf 8f6f 	isb	sy
 80109dc:	f3bf 8f4f 	dsb	sy
 80109e0:	61bb      	str	r3, [r7, #24]
}
 80109e2:	bf00      	nop
 80109e4:	e7fe      	b.n	80109e4 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80109e6:	f001 feb3 	bl	8012750 <xTaskGetSchedulerState>
 80109ea:	4603      	mov	r3, r0
 80109ec:	2b00      	cmp	r3, #0
 80109ee:	d102      	bne.n	80109f6 <xEventGroupWaitBits+0x82>
 80109f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80109f2:	2b00      	cmp	r3, #0
 80109f4:	d101      	bne.n	80109fa <xEventGroupWaitBits+0x86>
 80109f6:	2301      	movs	r3, #1
 80109f8:	e000      	b.n	80109fc <xEventGroupWaitBits+0x88>
 80109fa:	2300      	movs	r3, #0
 80109fc:	2b00      	cmp	r3, #0
 80109fe:	d10a      	bne.n	8010a16 <xEventGroupWaitBits+0xa2>
	__asm volatile
 8010a00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a04:	f383 8811 	msr	BASEPRI, r3
 8010a08:	f3bf 8f6f 	isb	sy
 8010a0c:	f3bf 8f4f 	dsb	sy
 8010a10:	617b      	str	r3, [r7, #20]
}
 8010a12:	bf00      	nop
 8010a14:	e7fe      	b.n	8010a14 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 8010a16:	f001 fa1b 	bl	8011e50 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8010a1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010a1c:	681b      	ldr	r3, [r3, #0]
 8010a1e:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8010a20:	683a      	ldr	r2, [r7, #0]
 8010a22:	68b9      	ldr	r1, [r7, #8]
 8010a24:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010a26:	f000 f90b 	bl	8010c40 <prvTestWaitCondition>
 8010a2a:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 8010a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	d00e      	beq.n	8010a50 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8010a32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a34:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8010a36:	2300      	movs	r3, #0
 8010a38:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8010a3a:	687b      	ldr	r3, [r7, #4]
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	d028      	beq.n	8010a92 <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8010a40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010a42:	681a      	ldr	r2, [r3, #0]
 8010a44:	68bb      	ldr	r3, [r7, #8]
 8010a46:	43db      	mvns	r3, r3
 8010a48:	401a      	ands	r2, r3
 8010a4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010a4c:	601a      	str	r2, [r3, #0]
 8010a4e:	e020      	b.n	8010a92 <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8010a50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010a52:	2b00      	cmp	r3, #0
 8010a54:	d104      	bne.n	8010a60 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8010a56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a58:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 8010a5a:	2301      	movs	r3, #1
 8010a5c:	633b      	str	r3, [r7, #48]	; 0x30
 8010a5e:	e018      	b.n	8010a92 <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	2b00      	cmp	r3, #0
 8010a64:	d003      	beq.n	8010a6e <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8010a66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a68:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8010a6c:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8010a6e:	683b      	ldr	r3, [r7, #0]
 8010a70:	2b00      	cmp	r3, #0
 8010a72:	d003      	beq.n	8010a7c <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8010a74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a76:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8010a7a:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8010a7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010a7e:	1d18      	adds	r0, r3, #4
 8010a80:	68ba      	ldr	r2, [r7, #8]
 8010a82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a84:	4313      	orrs	r3, r2
 8010a86:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010a88:	4619      	mov	r1, r3
 8010a8a:	f001 fbd9 	bl	8012240 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8010a8e:	2300      	movs	r3, #0
 8010a90:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8010a92:	f001 f9eb 	bl	8011e6c <xTaskResumeAll>
 8010a96:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8010a98:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010a9a:	2b00      	cmp	r3, #0
 8010a9c:	d031      	beq.n	8010b02 <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 8010a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	d107      	bne.n	8010ab4 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 8010aa4:	4b19      	ldr	r3, [pc, #100]	; (8010b0c <xEventGroupWaitBits+0x198>)
 8010aa6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010aaa:	601a      	str	r2, [r3, #0]
 8010aac:	f3bf 8f4f 	dsb	sy
 8010ab0:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8010ab4:	f001 fed8 	bl	8012868 <uxTaskResetEventItemValue>
 8010ab8:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8010aba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010abc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d11a      	bne.n	8010afa <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 8010ac4:	f002 fbd6 	bl	8013274 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8010ac8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010aca:	681b      	ldr	r3, [r3, #0]
 8010acc:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8010ace:	683a      	ldr	r2, [r7, #0]
 8010ad0:	68b9      	ldr	r1, [r7, #8]
 8010ad2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8010ad4:	f000 f8b4 	bl	8010c40 <prvTestWaitCondition>
 8010ad8:	4603      	mov	r3, r0
 8010ada:	2b00      	cmp	r3, #0
 8010adc:	d009      	beq.n	8010af2 <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 8010ade:	687b      	ldr	r3, [r7, #4]
 8010ae0:	2b00      	cmp	r3, #0
 8010ae2:	d006      	beq.n	8010af2 <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8010ae4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010ae6:	681a      	ldr	r2, [r3, #0]
 8010ae8:	68bb      	ldr	r3, [r7, #8]
 8010aea:	43db      	mvns	r3, r3
 8010aec:	401a      	ands	r2, r3
 8010aee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010af0:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8010af2:	2301      	movs	r3, #1
 8010af4:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 8010af6:	f002 fbed 	bl	80132d4 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8010afa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010afc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8010b00:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8010b02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8010b04:	4618      	mov	r0, r3
 8010b06:	3740      	adds	r7, #64	; 0x40
 8010b08:	46bd      	mov	sp, r7
 8010b0a:	bd80      	pop	{r7, pc}
 8010b0c:	e000ed04 	.word	0xe000ed04

08010b10 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8010b10:	b580      	push	{r7, lr}
 8010b12:	b08e      	sub	sp, #56	; 0x38
 8010b14:	af00      	add	r7, sp, #0
 8010b16:	6078      	str	r0, [r7, #4]
 8010b18:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8010b1a:	2300      	movs	r3, #0
 8010b1c:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 8010b22:	2300      	movs	r3, #0
 8010b24:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	2b00      	cmp	r3, #0
 8010b2a:	d10a      	bne.n	8010b42 <xEventGroupSetBits+0x32>
	__asm volatile
 8010b2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b30:	f383 8811 	msr	BASEPRI, r3
 8010b34:	f3bf 8f6f 	isb	sy
 8010b38:	f3bf 8f4f 	dsb	sy
 8010b3c:	613b      	str	r3, [r7, #16]
}
 8010b3e:	bf00      	nop
 8010b40:	e7fe      	b.n	8010b40 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8010b42:	683b      	ldr	r3, [r7, #0]
 8010b44:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8010b48:	2b00      	cmp	r3, #0
 8010b4a:	d00a      	beq.n	8010b62 <xEventGroupSetBits+0x52>
	__asm volatile
 8010b4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b50:	f383 8811 	msr	BASEPRI, r3
 8010b54:	f3bf 8f6f 	isb	sy
 8010b58:	f3bf 8f4f 	dsb	sy
 8010b5c:	60fb      	str	r3, [r7, #12]
}
 8010b5e:	bf00      	nop
 8010b60:	e7fe      	b.n	8010b60 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8010b62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b64:	3304      	adds	r3, #4
 8010b66:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b6a:	3308      	adds	r3, #8
 8010b6c:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8010b6e:	f001 f96f 	bl	8011e50 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8010b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b74:	68db      	ldr	r3, [r3, #12]
 8010b76:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8010b78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b7a:	681a      	ldr	r2, [r3, #0]
 8010b7c:	683b      	ldr	r3, [r7, #0]
 8010b7e:	431a      	orrs	r2, r3
 8010b80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b82:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8010b84:	e03c      	b.n	8010c00 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 8010b86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010b88:	685b      	ldr	r3, [r3, #4]
 8010b8a:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8010b8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010b8e:	681b      	ldr	r3, [r3, #0]
 8010b90:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8010b92:	2300      	movs	r3, #0
 8010b94:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8010b96:	69bb      	ldr	r3, [r7, #24]
 8010b98:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8010b9c:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8010b9e:	69bb      	ldr	r3, [r7, #24]
 8010ba0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8010ba4:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8010ba6:	697b      	ldr	r3, [r7, #20]
 8010ba8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8010bac:	2b00      	cmp	r3, #0
 8010bae:	d108      	bne.n	8010bc2 <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8010bb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010bb2:	681a      	ldr	r2, [r3, #0]
 8010bb4:	69bb      	ldr	r3, [r7, #24]
 8010bb6:	4013      	ands	r3, r2
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	d00b      	beq.n	8010bd4 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 8010bbc:	2301      	movs	r3, #1
 8010bbe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010bc0:	e008      	b.n	8010bd4 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8010bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010bc4:	681a      	ldr	r2, [r3, #0]
 8010bc6:	69bb      	ldr	r3, [r7, #24]
 8010bc8:	4013      	ands	r3, r2
 8010bca:	69ba      	ldr	r2, [r7, #24]
 8010bcc:	429a      	cmp	r2, r3
 8010bce:	d101      	bne.n	8010bd4 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8010bd0:	2301      	movs	r3, #1
 8010bd2:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8010bd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010bd6:	2b00      	cmp	r3, #0
 8010bd8:	d010      	beq.n	8010bfc <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8010bda:	697b      	ldr	r3, [r7, #20]
 8010bdc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d003      	beq.n	8010bec <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8010be4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010be6:	69bb      	ldr	r3, [r7, #24]
 8010be8:	4313      	orrs	r3, r2
 8010bea:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8010bec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010bee:	681b      	ldr	r3, [r3, #0]
 8010bf0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8010bf4:	4619      	mov	r1, r3
 8010bf6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8010bf8:	f001 fbee 	bl	80123d8 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8010bfc:	69fb      	ldr	r3, [r7, #28]
 8010bfe:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 8010c00:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010c02:	6a3b      	ldr	r3, [r7, #32]
 8010c04:	429a      	cmp	r2, r3
 8010c06:	d1be      	bne.n	8010b86 <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8010c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c0a:	681a      	ldr	r2, [r3, #0]
 8010c0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c0e:	43db      	mvns	r3, r3
 8010c10:	401a      	ands	r2, r3
 8010c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c14:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8010c16:	f001 f929 	bl	8011e6c <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8010c1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c1c:	681b      	ldr	r3, [r3, #0]
}
 8010c1e:	4618      	mov	r0, r3
 8010c20:	3738      	adds	r7, #56	; 0x38
 8010c22:	46bd      	mov	sp, r7
 8010c24:	bd80      	pop	{r7, pc}

08010c26 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8010c26:	b580      	push	{r7, lr}
 8010c28:	b082      	sub	sp, #8
 8010c2a:	af00      	add	r7, sp, #0
 8010c2c:	6078      	str	r0, [r7, #4]
 8010c2e:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8010c30:	6839      	ldr	r1, [r7, #0]
 8010c32:	6878      	ldr	r0, [r7, #4]
 8010c34:	f7ff ff6c 	bl	8010b10 <xEventGroupSetBits>
}
 8010c38:	bf00      	nop
 8010c3a:	3708      	adds	r7, #8
 8010c3c:	46bd      	mov	sp, r7
 8010c3e:	bd80      	pop	{r7, pc}

08010c40 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8010c40:	b480      	push	{r7}
 8010c42:	b087      	sub	sp, #28
 8010c44:	af00      	add	r7, sp, #0
 8010c46:	60f8      	str	r0, [r7, #12]
 8010c48:	60b9      	str	r1, [r7, #8]
 8010c4a:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8010c4c:	2300      	movs	r3, #0
 8010c4e:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8010c50:	687b      	ldr	r3, [r7, #4]
 8010c52:	2b00      	cmp	r3, #0
 8010c54:	d107      	bne.n	8010c66 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8010c56:	68fa      	ldr	r2, [r7, #12]
 8010c58:	68bb      	ldr	r3, [r7, #8]
 8010c5a:	4013      	ands	r3, r2
 8010c5c:	2b00      	cmp	r3, #0
 8010c5e:	d00a      	beq.n	8010c76 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8010c60:	2301      	movs	r3, #1
 8010c62:	617b      	str	r3, [r7, #20]
 8010c64:	e007      	b.n	8010c76 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8010c66:	68fa      	ldr	r2, [r7, #12]
 8010c68:	68bb      	ldr	r3, [r7, #8]
 8010c6a:	4013      	ands	r3, r2
 8010c6c:	68ba      	ldr	r2, [r7, #8]
 8010c6e:	429a      	cmp	r2, r3
 8010c70:	d101      	bne.n	8010c76 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8010c72:	2301      	movs	r3, #1
 8010c74:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8010c76:	697b      	ldr	r3, [r7, #20]
}
 8010c78:	4618      	mov	r0, r3
 8010c7a:	371c      	adds	r7, #28
 8010c7c:	46bd      	mov	sp, r7
 8010c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c82:	4770      	bx	lr

08010c84 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8010c84:	b580      	push	{r7, lr}
 8010c86:	b086      	sub	sp, #24
 8010c88:	af00      	add	r7, sp, #0
 8010c8a:	60f8      	str	r0, [r7, #12]
 8010c8c:	60b9      	str	r1, [r7, #8]
 8010c8e:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8010c90:	687b      	ldr	r3, [r7, #4]
 8010c92:	68ba      	ldr	r2, [r7, #8]
 8010c94:	68f9      	ldr	r1, [r7, #12]
 8010c96:	4804      	ldr	r0, [pc, #16]	; (8010ca8 <xEventGroupSetBitsFromISR+0x24>)
 8010c98:	f002 f9a0 	bl	8012fdc <xTimerPendFunctionCallFromISR>
 8010c9c:	6178      	str	r0, [r7, #20]

		return xReturn;
 8010c9e:	697b      	ldr	r3, [r7, #20]
	}
 8010ca0:	4618      	mov	r0, r3
 8010ca2:	3718      	adds	r7, #24
 8010ca4:	46bd      	mov	sp, r7
 8010ca6:	bd80      	pop	{r7, pc}
 8010ca8:	08010c27 	.word	0x08010c27

08010cac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8010cac:	b480      	push	{r7}
 8010cae:	b083      	sub	sp, #12
 8010cb0:	af00      	add	r7, sp, #0
 8010cb2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	f103 0208 	add.w	r2, r3, #8
 8010cba:	687b      	ldr	r3, [r7, #4]
 8010cbc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8010cbe:	687b      	ldr	r3, [r7, #4]
 8010cc0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010cc4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010cc6:	687b      	ldr	r3, [r7, #4]
 8010cc8:	f103 0208 	add.w	r2, r3, #8
 8010ccc:	687b      	ldr	r3, [r7, #4]
 8010cce:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010cd0:	687b      	ldr	r3, [r7, #4]
 8010cd2:	f103 0208 	add.w	r2, r3, #8
 8010cd6:	687b      	ldr	r3, [r7, #4]
 8010cd8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	2200      	movs	r2, #0
 8010cde:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8010ce0:	bf00      	nop
 8010ce2:	370c      	adds	r7, #12
 8010ce4:	46bd      	mov	sp, r7
 8010ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cea:	4770      	bx	lr

08010cec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8010cec:	b480      	push	{r7}
 8010cee:	b083      	sub	sp, #12
 8010cf0:	af00      	add	r7, sp, #0
 8010cf2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8010cf4:	687b      	ldr	r3, [r7, #4]
 8010cf6:	2200      	movs	r2, #0
 8010cf8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8010cfa:	bf00      	nop
 8010cfc:	370c      	adds	r7, #12
 8010cfe:	46bd      	mov	sp, r7
 8010d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d04:	4770      	bx	lr

08010d06 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010d06:	b480      	push	{r7}
 8010d08:	b085      	sub	sp, #20
 8010d0a:	af00      	add	r7, sp, #0
 8010d0c:	6078      	str	r0, [r7, #4]
 8010d0e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8010d10:	687b      	ldr	r3, [r7, #4]
 8010d12:	685b      	ldr	r3, [r3, #4]
 8010d14:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8010d16:	683b      	ldr	r3, [r7, #0]
 8010d18:	68fa      	ldr	r2, [r7, #12]
 8010d1a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8010d1c:	68fb      	ldr	r3, [r7, #12]
 8010d1e:	689a      	ldr	r2, [r3, #8]
 8010d20:	683b      	ldr	r3, [r7, #0]
 8010d22:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8010d24:	68fb      	ldr	r3, [r7, #12]
 8010d26:	689b      	ldr	r3, [r3, #8]
 8010d28:	683a      	ldr	r2, [r7, #0]
 8010d2a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8010d2c:	68fb      	ldr	r3, [r7, #12]
 8010d2e:	683a      	ldr	r2, [r7, #0]
 8010d30:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8010d32:	683b      	ldr	r3, [r7, #0]
 8010d34:	687a      	ldr	r2, [r7, #4]
 8010d36:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	681b      	ldr	r3, [r3, #0]
 8010d3c:	1c5a      	adds	r2, r3, #1
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	601a      	str	r2, [r3, #0]
}
 8010d42:	bf00      	nop
 8010d44:	3714      	adds	r7, #20
 8010d46:	46bd      	mov	sp, r7
 8010d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d4c:	4770      	bx	lr

08010d4e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010d4e:	b480      	push	{r7}
 8010d50:	b085      	sub	sp, #20
 8010d52:	af00      	add	r7, sp, #0
 8010d54:	6078      	str	r0, [r7, #4]
 8010d56:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8010d58:	683b      	ldr	r3, [r7, #0]
 8010d5a:	681b      	ldr	r3, [r3, #0]
 8010d5c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8010d5e:	68bb      	ldr	r3, [r7, #8]
 8010d60:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010d64:	d103      	bne.n	8010d6e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8010d66:	687b      	ldr	r3, [r7, #4]
 8010d68:	691b      	ldr	r3, [r3, #16]
 8010d6a:	60fb      	str	r3, [r7, #12]
 8010d6c:	e00c      	b.n	8010d88 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8010d6e:	687b      	ldr	r3, [r7, #4]
 8010d70:	3308      	adds	r3, #8
 8010d72:	60fb      	str	r3, [r7, #12]
 8010d74:	e002      	b.n	8010d7c <vListInsert+0x2e>
 8010d76:	68fb      	ldr	r3, [r7, #12]
 8010d78:	685b      	ldr	r3, [r3, #4]
 8010d7a:	60fb      	str	r3, [r7, #12]
 8010d7c:	68fb      	ldr	r3, [r7, #12]
 8010d7e:	685b      	ldr	r3, [r3, #4]
 8010d80:	681b      	ldr	r3, [r3, #0]
 8010d82:	68ba      	ldr	r2, [r7, #8]
 8010d84:	429a      	cmp	r2, r3
 8010d86:	d2f6      	bcs.n	8010d76 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8010d88:	68fb      	ldr	r3, [r7, #12]
 8010d8a:	685a      	ldr	r2, [r3, #4]
 8010d8c:	683b      	ldr	r3, [r7, #0]
 8010d8e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8010d90:	683b      	ldr	r3, [r7, #0]
 8010d92:	685b      	ldr	r3, [r3, #4]
 8010d94:	683a      	ldr	r2, [r7, #0]
 8010d96:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8010d98:	683b      	ldr	r3, [r7, #0]
 8010d9a:	68fa      	ldr	r2, [r7, #12]
 8010d9c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8010d9e:	68fb      	ldr	r3, [r7, #12]
 8010da0:	683a      	ldr	r2, [r7, #0]
 8010da2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8010da4:	683b      	ldr	r3, [r7, #0]
 8010da6:	687a      	ldr	r2, [r7, #4]
 8010da8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010daa:	687b      	ldr	r3, [r7, #4]
 8010dac:	681b      	ldr	r3, [r3, #0]
 8010dae:	1c5a      	adds	r2, r3, #1
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	601a      	str	r2, [r3, #0]
}
 8010db4:	bf00      	nop
 8010db6:	3714      	adds	r7, #20
 8010db8:	46bd      	mov	sp, r7
 8010dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dbe:	4770      	bx	lr

08010dc0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8010dc0:	b480      	push	{r7}
 8010dc2:	b085      	sub	sp, #20
 8010dc4:	af00      	add	r7, sp, #0
 8010dc6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8010dc8:	687b      	ldr	r3, [r7, #4]
 8010dca:	691b      	ldr	r3, [r3, #16]
 8010dcc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	685b      	ldr	r3, [r3, #4]
 8010dd2:	687a      	ldr	r2, [r7, #4]
 8010dd4:	6892      	ldr	r2, [r2, #8]
 8010dd6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8010dd8:	687b      	ldr	r3, [r7, #4]
 8010dda:	689b      	ldr	r3, [r3, #8]
 8010ddc:	687a      	ldr	r2, [r7, #4]
 8010dde:	6852      	ldr	r2, [r2, #4]
 8010de0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8010de2:	68fb      	ldr	r3, [r7, #12]
 8010de4:	685b      	ldr	r3, [r3, #4]
 8010de6:	687a      	ldr	r2, [r7, #4]
 8010de8:	429a      	cmp	r2, r3
 8010dea:	d103      	bne.n	8010df4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	689a      	ldr	r2, [r3, #8]
 8010df0:	68fb      	ldr	r3, [r7, #12]
 8010df2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	2200      	movs	r2, #0
 8010df8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8010dfa:	68fb      	ldr	r3, [r7, #12]
 8010dfc:	681b      	ldr	r3, [r3, #0]
 8010dfe:	1e5a      	subs	r2, r3, #1
 8010e00:	68fb      	ldr	r3, [r7, #12]
 8010e02:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8010e04:	68fb      	ldr	r3, [r7, #12]
 8010e06:	681b      	ldr	r3, [r3, #0]
}
 8010e08:	4618      	mov	r0, r3
 8010e0a:	3714      	adds	r7, #20
 8010e0c:	46bd      	mov	sp, r7
 8010e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e12:	4770      	bx	lr

08010e14 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8010e14:	b580      	push	{r7, lr}
 8010e16:	b084      	sub	sp, #16
 8010e18:	af00      	add	r7, sp, #0
 8010e1a:	6078      	str	r0, [r7, #4]
 8010e1c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8010e1e:	687b      	ldr	r3, [r7, #4]
 8010e20:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8010e22:	68fb      	ldr	r3, [r7, #12]
 8010e24:	2b00      	cmp	r3, #0
 8010e26:	d10a      	bne.n	8010e3e <xQueueGenericReset+0x2a>
	__asm volatile
 8010e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e2c:	f383 8811 	msr	BASEPRI, r3
 8010e30:	f3bf 8f6f 	isb	sy
 8010e34:	f3bf 8f4f 	dsb	sy
 8010e38:	60bb      	str	r3, [r7, #8]
}
 8010e3a:	bf00      	nop
 8010e3c:	e7fe      	b.n	8010e3c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8010e3e:	f002 fa19 	bl	8013274 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010e42:	68fb      	ldr	r3, [r7, #12]
 8010e44:	681a      	ldr	r2, [r3, #0]
 8010e46:	68fb      	ldr	r3, [r7, #12]
 8010e48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010e4a:	68f9      	ldr	r1, [r7, #12]
 8010e4c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8010e4e:	fb01 f303 	mul.w	r3, r1, r3
 8010e52:	441a      	add	r2, r3
 8010e54:	68fb      	ldr	r3, [r7, #12]
 8010e56:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8010e58:	68fb      	ldr	r3, [r7, #12]
 8010e5a:	2200      	movs	r2, #0
 8010e5c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8010e5e:	68fb      	ldr	r3, [r7, #12]
 8010e60:	681a      	ldr	r2, [r3, #0]
 8010e62:	68fb      	ldr	r3, [r7, #12]
 8010e64:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010e66:	68fb      	ldr	r3, [r7, #12]
 8010e68:	681a      	ldr	r2, [r3, #0]
 8010e6a:	68fb      	ldr	r3, [r7, #12]
 8010e6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010e6e:	3b01      	subs	r3, #1
 8010e70:	68f9      	ldr	r1, [r7, #12]
 8010e72:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8010e74:	fb01 f303 	mul.w	r3, r1, r3
 8010e78:	441a      	add	r2, r3
 8010e7a:	68fb      	ldr	r3, [r7, #12]
 8010e7c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8010e7e:	68fb      	ldr	r3, [r7, #12]
 8010e80:	22ff      	movs	r2, #255	; 0xff
 8010e82:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8010e86:	68fb      	ldr	r3, [r7, #12]
 8010e88:	22ff      	movs	r2, #255	; 0xff
 8010e8a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8010e8e:	683b      	ldr	r3, [r7, #0]
 8010e90:	2b00      	cmp	r3, #0
 8010e92:	d114      	bne.n	8010ebe <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010e94:	68fb      	ldr	r3, [r7, #12]
 8010e96:	691b      	ldr	r3, [r3, #16]
 8010e98:	2b00      	cmp	r3, #0
 8010e9a:	d01a      	beq.n	8010ed2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010e9c:	68fb      	ldr	r3, [r7, #12]
 8010e9e:	3310      	adds	r3, #16
 8010ea0:	4618      	mov	r0, r3
 8010ea2:	f001 fa35 	bl	8012310 <xTaskRemoveFromEventList>
 8010ea6:	4603      	mov	r3, r0
 8010ea8:	2b00      	cmp	r3, #0
 8010eaa:	d012      	beq.n	8010ed2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8010eac:	4b0c      	ldr	r3, [pc, #48]	; (8010ee0 <xQueueGenericReset+0xcc>)
 8010eae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010eb2:	601a      	str	r2, [r3, #0]
 8010eb4:	f3bf 8f4f 	dsb	sy
 8010eb8:	f3bf 8f6f 	isb	sy
 8010ebc:	e009      	b.n	8010ed2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8010ebe:	68fb      	ldr	r3, [r7, #12]
 8010ec0:	3310      	adds	r3, #16
 8010ec2:	4618      	mov	r0, r3
 8010ec4:	f7ff fef2 	bl	8010cac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8010ec8:	68fb      	ldr	r3, [r7, #12]
 8010eca:	3324      	adds	r3, #36	; 0x24
 8010ecc:	4618      	mov	r0, r3
 8010ece:	f7ff feed 	bl	8010cac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8010ed2:	f002 f9ff 	bl	80132d4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8010ed6:	2301      	movs	r3, #1
}
 8010ed8:	4618      	mov	r0, r3
 8010eda:	3710      	adds	r7, #16
 8010edc:	46bd      	mov	sp, r7
 8010ede:	bd80      	pop	{r7, pc}
 8010ee0:	e000ed04 	.word	0xe000ed04

08010ee4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8010ee4:	b580      	push	{r7, lr}
 8010ee6:	b08e      	sub	sp, #56	; 0x38
 8010ee8:	af02      	add	r7, sp, #8
 8010eea:	60f8      	str	r0, [r7, #12]
 8010eec:	60b9      	str	r1, [r7, #8]
 8010eee:	607a      	str	r2, [r7, #4]
 8010ef0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8010ef2:	68fb      	ldr	r3, [r7, #12]
 8010ef4:	2b00      	cmp	r3, #0
 8010ef6:	d10a      	bne.n	8010f0e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8010ef8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010efc:	f383 8811 	msr	BASEPRI, r3
 8010f00:	f3bf 8f6f 	isb	sy
 8010f04:	f3bf 8f4f 	dsb	sy
 8010f08:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8010f0a:	bf00      	nop
 8010f0c:	e7fe      	b.n	8010f0c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8010f0e:	683b      	ldr	r3, [r7, #0]
 8010f10:	2b00      	cmp	r3, #0
 8010f12:	d10a      	bne.n	8010f2a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8010f14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f18:	f383 8811 	msr	BASEPRI, r3
 8010f1c:	f3bf 8f6f 	isb	sy
 8010f20:	f3bf 8f4f 	dsb	sy
 8010f24:	627b      	str	r3, [r7, #36]	; 0x24
}
 8010f26:	bf00      	nop
 8010f28:	e7fe      	b.n	8010f28 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8010f2a:	687b      	ldr	r3, [r7, #4]
 8010f2c:	2b00      	cmp	r3, #0
 8010f2e:	d002      	beq.n	8010f36 <xQueueGenericCreateStatic+0x52>
 8010f30:	68bb      	ldr	r3, [r7, #8]
 8010f32:	2b00      	cmp	r3, #0
 8010f34:	d001      	beq.n	8010f3a <xQueueGenericCreateStatic+0x56>
 8010f36:	2301      	movs	r3, #1
 8010f38:	e000      	b.n	8010f3c <xQueueGenericCreateStatic+0x58>
 8010f3a:	2300      	movs	r3, #0
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d10a      	bne.n	8010f56 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8010f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f44:	f383 8811 	msr	BASEPRI, r3
 8010f48:	f3bf 8f6f 	isb	sy
 8010f4c:	f3bf 8f4f 	dsb	sy
 8010f50:	623b      	str	r3, [r7, #32]
}
 8010f52:	bf00      	nop
 8010f54:	e7fe      	b.n	8010f54 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8010f56:	687b      	ldr	r3, [r7, #4]
 8010f58:	2b00      	cmp	r3, #0
 8010f5a:	d102      	bne.n	8010f62 <xQueueGenericCreateStatic+0x7e>
 8010f5c:	68bb      	ldr	r3, [r7, #8]
 8010f5e:	2b00      	cmp	r3, #0
 8010f60:	d101      	bne.n	8010f66 <xQueueGenericCreateStatic+0x82>
 8010f62:	2301      	movs	r3, #1
 8010f64:	e000      	b.n	8010f68 <xQueueGenericCreateStatic+0x84>
 8010f66:	2300      	movs	r3, #0
 8010f68:	2b00      	cmp	r3, #0
 8010f6a:	d10a      	bne.n	8010f82 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8010f6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f70:	f383 8811 	msr	BASEPRI, r3
 8010f74:	f3bf 8f6f 	isb	sy
 8010f78:	f3bf 8f4f 	dsb	sy
 8010f7c:	61fb      	str	r3, [r7, #28]
}
 8010f7e:	bf00      	nop
 8010f80:	e7fe      	b.n	8010f80 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8010f82:	2350      	movs	r3, #80	; 0x50
 8010f84:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8010f86:	697b      	ldr	r3, [r7, #20]
 8010f88:	2b50      	cmp	r3, #80	; 0x50
 8010f8a:	d00a      	beq.n	8010fa2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8010f8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f90:	f383 8811 	msr	BASEPRI, r3
 8010f94:	f3bf 8f6f 	isb	sy
 8010f98:	f3bf 8f4f 	dsb	sy
 8010f9c:	61bb      	str	r3, [r7, #24]
}
 8010f9e:	bf00      	nop
 8010fa0:	e7fe      	b.n	8010fa0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8010fa2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010fa4:	683b      	ldr	r3, [r7, #0]
 8010fa6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8010fa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010faa:	2b00      	cmp	r3, #0
 8010fac:	d00d      	beq.n	8010fca <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8010fae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010fb0:	2201      	movs	r2, #1
 8010fb2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010fb6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8010fba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010fbc:	9300      	str	r3, [sp, #0]
 8010fbe:	4613      	mov	r3, r2
 8010fc0:	687a      	ldr	r2, [r7, #4]
 8010fc2:	68b9      	ldr	r1, [r7, #8]
 8010fc4:	68f8      	ldr	r0, [r7, #12]
 8010fc6:	f000 f83f 	bl	8011048 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8010fca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8010fcc:	4618      	mov	r0, r3
 8010fce:	3730      	adds	r7, #48	; 0x30
 8010fd0:	46bd      	mov	sp, r7
 8010fd2:	bd80      	pop	{r7, pc}

08010fd4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8010fd4:	b580      	push	{r7, lr}
 8010fd6:	b08a      	sub	sp, #40	; 0x28
 8010fd8:	af02      	add	r7, sp, #8
 8010fda:	60f8      	str	r0, [r7, #12]
 8010fdc:	60b9      	str	r1, [r7, #8]
 8010fde:	4613      	mov	r3, r2
 8010fe0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8010fe2:	68fb      	ldr	r3, [r7, #12]
 8010fe4:	2b00      	cmp	r3, #0
 8010fe6:	d10a      	bne.n	8010ffe <xQueueGenericCreate+0x2a>
	__asm volatile
 8010fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010fec:	f383 8811 	msr	BASEPRI, r3
 8010ff0:	f3bf 8f6f 	isb	sy
 8010ff4:	f3bf 8f4f 	dsb	sy
 8010ff8:	613b      	str	r3, [r7, #16]
}
 8010ffa:	bf00      	nop
 8010ffc:	e7fe      	b.n	8010ffc <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010ffe:	68fb      	ldr	r3, [r7, #12]
 8011000:	68ba      	ldr	r2, [r7, #8]
 8011002:	fb02 f303 	mul.w	r3, r2, r3
 8011006:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8011008:	69fb      	ldr	r3, [r7, #28]
 801100a:	3350      	adds	r3, #80	; 0x50
 801100c:	4618      	mov	r0, r3
 801100e:	f002 fa53 	bl	80134b8 <pvPortMalloc>
 8011012:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8011014:	69bb      	ldr	r3, [r7, #24]
 8011016:	2b00      	cmp	r3, #0
 8011018:	d011      	beq.n	801103e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 801101a:	69bb      	ldr	r3, [r7, #24]
 801101c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801101e:	697b      	ldr	r3, [r7, #20]
 8011020:	3350      	adds	r3, #80	; 0x50
 8011022:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8011024:	69bb      	ldr	r3, [r7, #24]
 8011026:	2200      	movs	r2, #0
 8011028:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801102c:	79fa      	ldrb	r2, [r7, #7]
 801102e:	69bb      	ldr	r3, [r7, #24]
 8011030:	9300      	str	r3, [sp, #0]
 8011032:	4613      	mov	r3, r2
 8011034:	697a      	ldr	r2, [r7, #20]
 8011036:	68b9      	ldr	r1, [r7, #8]
 8011038:	68f8      	ldr	r0, [r7, #12]
 801103a:	f000 f805 	bl	8011048 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801103e:	69bb      	ldr	r3, [r7, #24]
	}
 8011040:	4618      	mov	r0, r3
 8011042:	3720      	adds	r7, #32
 8011044:	46bd      	mov	sp, r7
 8011046:	bd80      	pop	{r7, pc}

08011048 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8011048:	b580      	push	{r7, lr}
 801104a:	b084      	sub	sp, #16
 801104c:	af00      	add	r7, sp, #0
 801104e:	60f8      	str	r0, [r7, #12]
 8011050:	60b9      	str	r1, [r7, #8]
 8011052:	607a      	str	r2, [r7, #4]
 8011054:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8011056:	68bb      	ldr	r3, [r7, #8]
 8011058:	2b00      	cmp	r3, #0
 801105a:	d103      	bne.n	8011064 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 801105c:	69bb      	ldr	r3, [r7, #24]
 801105e:	69ba      	ldr	r2, [r7, #24]
 8011060:	601a      	str	r2, [r3, #0]
 8011062:	e002      	b.n	801106a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8011064:	69bb      	ldr	r3, [r7, #24]
 8011066:	687a      	ldr	r2, [r7, #4]
 8011068:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 801106a:	69bb      	ldr	r3, [r7, #24]
 801106c:	68fa      	ldr	r2, [r7, #12]
 801106e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8011070:	69bb      	ldr	r3, [r7, #24]
 8011072:	68ba      	ldr	r2, [r7, #8]
 8011074:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8011076:	2101      	movs	r1, #1
 8011078:	69b8      	ldr	r0, [r7, #24]
 801107a:	f7ff fecb 	bl	8010e14 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 801107e:	69bb      	ldr	r3, [r7, #24]
 8011080:	78fa      	ldrb	r2, [r7, #3]
 8011082:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8011086:	bf00      	nop
 8011088:	3710      	adds	r7, #16
 801108a:	46bd      	mov	sp, r7
 801108c:	bd80      	pop	{r7, pc}
	...

08011090 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8011090:	b580      	push	{r7, lr}
 8011092:	b08e      	sub	sp, #56	; 0x38
 8011094:	af00      	add	r7, sp, #0
 8011096:	60f8      	str	r0, [r7, #12]
 8011098:	60b9      	str	r1, [r7, #8]
 801109a:	607a      	str	r2, [r7, #4]
 801109c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 801109e:	2300      	movs	r3, #0
 80110a0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80110a2:	68fb      	ldr	r3, [r7, #12]
 80110a4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80110a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80110a8:	2b00      	cmp	r3, #0
 80110aa:	d10a      	bne.n	80110c2 <xQueueGenericSend+0x32>
	__asm volatile
 80110ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80110b0:	f383 8811 	msr	BASEPRI, r3
 80110b4:	f3bf 8f6f 	isb	sy
 80110b8:	f3bf 8f4f 	dsb	sy
 80110bc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80110be:	bf00      	nop
 80110c0:	e7fe      	b.n	80110c0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80110c2:	68bb      	ldr	r3, [r7, #8]
 80110c4:	2b00      	cmp	r3, #0
 80110c6:	d103      	bne.n	80110d0 <xQueueGenericSend+0x40>
 80110c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80110ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80110cc:	2b00      	cmp	r3, #0
 80110ce:	d101      	bne.n	80110d4 <xQueueGenericSend+0x44>
 80110d0:	2301      	movs	r3, #1
 80110d2:	e000      	b.n	80110d6 <xQueueGenericSend+0x46>
 80110d4:	2300      	movs	r3, #0
 80110d6:	2b00      	cmp	r3, #0
 80110d8:	d10a      	bne.n	80110f0 <xQueueGenericSend+0x60>
	__asm volatile
 80110da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80110de:	f383 8811 	msr	BASEPRI, r3
 80110e2:	f3bf 8f6f 	isb	sy
 80110e6:	f3bf 8f4f 	dsb	sy
 80110ea:	627b      	str	r3, [r7, #36]	; 0x24
}
 80110ec:	bf00      	nop
 80110ee:	e7fe      	b.n	80110ee <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80110f0:	683b      	ldr	r3, [r7, #0]
 80110f2:	2b02      	cmp	r3, #2
 80110f4:	d103      	bne.n	80110fe <xQueueGenericSend+0x6e>
 80110f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80110f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80110fa:	2b01      	cmp	r3, #1
 80110fc:	d101      	bne.n	8011102 <xQueueGenericSend+0x72>
 80110fe:	2301      	movs	r3, #1
 8011100:	e000      	b.n	8011104 <xQueueGenericSend+0x74>
 8011102:	2300      	movs	r3, #0
 8011104:	2b00      	cmp	r3, #0
 8011106:	d10a      	bne.n	801111e <xQueueGenericSend+0x8e>
	__asm volatile
 8011108:	f04f 0350 	mov.w	r3, #80	; 0x50
 801110c:	f383 8811 	msr	BASEPRI, r3
 8011110:	f3bf 8f6f 	isb	sy
 8011114:	f3bf 8f4f 	dsb	sy
 8011118:	623b      	str	r3, [r7, #32]
}
 801111a:	bf00      	nop
 801111c:	e7fe      	b.n	801111c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801111e:	f001 fb17 	bl	8012750 <xTaskGetSchedulerState>
 8011122:	4603      	mov	r3, r0
 8011124:	2b00      	cmp	r3, #0
 8011126:	d102      	bne.n	801112e <xQueueGenericSend+0x9e>
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	2b00      	cmp	r3, #0
 801112c:	d101      	bne.n	8011132 <xQueueGenericSend+0xa2>
 801112e:	2301      	movs	r3, #1
 8011130:	e000      	b.n	8011134 <xQueueGenericSend+0xa4>
 8011132:	2300      	movs	r3, #0
 8011134:	2b00      	cmp	r3, #0
 8011136:	d10a      	bne.n	801114e <xQueueGenericSend+0xbe>
	__asm volatile
 8011138:	f04f 0350 	mov.w	r3, #80	; 0x50
 801113c:	f383 8811 	msr	BASEPRI, r3
 8011140:	f3bf 8f6f 	isb	sy
 8011144:	f3bf 8f4f 	dsb	sy
 8011148:	61fb      	str	r3, [r7, #28]
}
 801114a:	bf00      	nop
 801114c:	e7fe      	b.n	801114c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801114e:	f002 f891 	bl	8013274 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011154:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011156:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801115a:	429a      	cmp	r2, r3
 801115c:	d302      	bcc.n	8011164 <xQueueGenericSend+0xd4>
 801115e:	683b      	ldr	r3, [r7, #0]
 8011160:	2b02      	cmp	r3, #2
 8011162:	d129      	bne.n	80111b8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011164:	683a      	ldr	r2, [r7, #0]
 8011166:	68b9      	ldr	r1, [r7, #8]
 8011168:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801116a:	f000 fac7 	bl	80116fc <prvCopyDataToQueue>
 801116e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011174:	2b00      	cmp	r3, #0
 8011176:	d010      	beq.n	801119a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011178:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801117a:	3324      	adds	r3, #36	; 0x24
 801117c:	4618      	mov	r0, r3
 801117e:	f001 f8c7 	bl	8012310 <xTaskRemoveFromEventList>
 8011182:	4603      	mov	r3, r0
 8011184:	2b00      	cmp	r3, #0
 8011186:	d013      	beq.n	80111b0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8011188:	4b3f      	ldr	r3, [pc, #252]	; (8011288 <xQueueGenericSend+0x1f8>)
 801118a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801118e:	601a      	str	r2, [r3, #0]
 8011190:	f3bf 8f4f 	dsb	sy
 8011194:	f3bf 8f6f 	isb	sy
 8011198:	e00a      	b.n	80111b0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 801119a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801119c:	2b00      	cmp	r3, #0
 801119e:	d007      	beq.n	80111b0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80111a0:	4b39      	ldr	r3, [pc, #228]	; (8011288 <xQueueGenericSend+0x1f8>)
 80111a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80111a6:	601a      	str	r2, [r3, #0]
 80111a8:	f3bf 8f4f 	dsb	sy
 80111ac:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80111b0:	f002 f890 	bl	80132d4 <vPortExitCritical>
				return pdPASS;
 80111b4:	2301      	movs	r3, #1
 80111b6:	e063      	b.n	8011280 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	2b00      	cmp	r3, #0
 80111bc:	d103      	bne.n	80111c6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80111be:	f002 f889 	bl	80132d4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80111c2:	2300      	movs	r3, #0
 80111c4:	e05c      	b.n	8011280 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80111c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80111c8:	2b00      	cmp	r3, #0
 80111ca:	d106      	bne.n	80111da <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80111cc:	f107 0314 	add.w	r3, r7, #20
 80111d0:	4618      	mov	r0, r3
 80111d2:	f001 f963 	bl	801249c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80111d6:	2301      	movs	r3, #1
 80111d8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80111da:	f002 f87b 	bl	80132d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80111de:	f000 fe37 	bl	8011e50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80111e2:	f002 f847 	bl	8013274 <vPortEnterCritical>
 80111e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80111e8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80111ec:	b25b      	sxtb	r3, r3
 80111ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80111f2:	d103      	bne.n	80111fc <xQueueGenericSend+0x16c>
 80111f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80111f6:	2200      	movs	r2, #0
 80111f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80111fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80111fe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011202:	b25b      	sxtb	r3, r3
 8011204:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011208:	d103      	bne.n	8011212 <xQueueGenericSend+0x182>
 801120a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801120c:	2200      	movs	r2, #0
 801120e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8011212:	f002 f85f 	bl	80132d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011216:	1d3a      	adds	r2, r7, #4
 8011218:	f107 0314 	add.w	r3, r7, #20
 801121c:	4611      	mov	r1, r2
 801121e:	4618      	mov	r0, r3
 8011220:	f001 f952 	bl	80124c8 <xTaskCheckForTimeOut>
 8011224:	4603      	mov	r3, r0
 8011226:	2b00      	cmp	r3, #0
 8011228:	d124      	bne.n	8011274 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 801122a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801122c:	f000 fb5e 	bl	80118ec <prvIsQueueFull>
 8011230:	4603      	mov	r3, r0
 8011232:	2b00      	cmp	r3, #0
 8011234:	d018      	beq.n	8011268 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8011236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011238:	3310      	adds	r3, #16
 801123a:	687a      	ldr	r2, [r7, #4]
 801123c:	4611      	mov	r1, r2
 801123e:	4618      	mov	r0, r3
 8011240:	f000 ffda 	bl	80121f8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8011244:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011246:	f000 fae9 	bl	801181c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 801124a:	f000 fe0f 	bl	8011e6c <xTaskResumeAll>
 801124e:	4603      	mov	r3, r0
 8011250:	2b00      	cmp	r3, #0
 8011252:	f47f af7c 	bne.w	801114e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8011256:	4b0c      	ldr	r3, [pc, #48]	; (8011288 <xQueueGenericSend+0x1f8>)
 8011258:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801125c:	601a      	str	r2, [r3, #0]
 801125e:	f3bf 8f4f 	dsb	sy
 8011262:	f3bf 8f6f 	isb	sy
 8011266:	e772      	b.n	801114e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8011268:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801126a:	f000 fad7 	bl	801181c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801126e:	f000 fdfd 	bl	8011e6c <xTaskResumeAll>
 8011272:	e76c      	b.n	801114e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8011274:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011276:	f000 fad1 	bl	801181c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801127a:	f000 fdf7 	bl	8011e6c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801127e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8011280:	4618      	mov	r0, r3
 8011282:	3738      	adds	r7, #56	; 0x38
 8011284:	46bd      	mov	sp, r7
 8011286:	bd80      	pop	{r7, pc}
 8011288:	e000ed04 	.word	0xe000ed04

0801128c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 801128c:	b580      	push	{r7, lr}
 801128e:	b090      	sub	sp, #64	; 0x40
 8011290:	af00      	add	r7, sp, #0
 8011292:	60f8      	str	r0, [r7, #12]
 8011294:	60b9      	str	r1, [r7, #8]
 8011296:	607a      	str	r2, [r7, #4]
 8011298:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801129a:	68fb      	ldr	r3, [r7, #12]
 801129c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 801129e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112a0:	2b00      	cmp	r3, #0
 80112a2:	d10a      	bne.n	80112ba <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80112a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80112a8:	f383 8811 	msr	BASEPRI, r3
 80112ac:	f3bf 8f6f 	isb	sy
 80112b0:	f3bf 8f4f 	dsb	sy
 80112b4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80112b6:	bf00      	nop
 80112b8:	e7fe      	b.n	80112b8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80112ba:	68bb      	ldr	r3, [r7, #8]
 80112bc:	2b00      	cmp	r3, #0
 80112be:	d103      	bne.n	80112c8 <xQueueGenericSendFromISR+0x3c>
 80112c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80112c4:	2b00      	cmp	r3, #0
 80112c6:	d101      	bne.n	80112cc <xQueueGenericSendFromISR+0x40>
 80112c8:	2301      	movs	r3, #1
 80112ca:	e000      	b.n	80112ce <xQueueGenericSendFromISR+0x42>
 80112cc:	2300      	movs	r3, #0
 80112ce:	2b00      	cmp	r3, #0
 80112d0:	d10a      	bne.n	80112e8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80112d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80112d6:	f383 8811 	msr	BASEPRI, r3
 80112da:	f3bf 8f6f 	isb	sy
 80112de:	f3bf 8f4f 	dsb	sy
 80112e2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80112e4:	bf00      	nop
 80112e6:	e7fe      	b.n	80112e6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80112e8:	683b      	ldr	r3, [r7, #0]
 80112ea:	2b02      	cmp	r3, #2
 80112ec:	d103      	bne.n	80112f6 <xQueueGenericSendFromISR+0x6a>
 80112ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80112f2:	2b01      	cmp	r3, #1
 80112f4:	d101      	bne.n	80112fa <xQueueGenericSendFromISR+0x6e>
 80112f6:	2301      	movs	r3, #1
 80112f8:	e000      	b.n	80112fc <xQueueGenericSendFromISR+0x70>
 80112fa:	2300      	movs	r3, #0
 80112fc:	2b00      	cmp	r3, #0
 80112fe:	d10a      	bne.n	8011316 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8011300:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011304:	f383 8811 	msr	BASEPRI, r3
 8011308:	f3bf 8f6f 	isb	sy
 801130c:	f3bf 8f4f 	dsb	sy
 8011310:	623b      	str	r3, [r7, #32]
}
 8011312:	bf00      	nop
 8011314:	e7fe      	b.n	8011314 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011316:	f002 f88f 	bl	8013438 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 801131a:	f3ef 8211 	mrs	r2, BASEPRI
 801131e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011322:	f383 8811 	msr	BASEPRI, r3
 8011326:	f3bf 8f6f 	isb	sy
 801132a:	f3bf 8f4f 	dsb	sy
 801132e:	61fa      	str	r2, [r7, #28]
 8011330:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8011332:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011334:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011336:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011338:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801133a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801133c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801133e:	429a      	cmp	r2, r3
 8011340:	d302      	bcc.n	8011348 <xQueueGenericSendFromISR+0xbc>
 8011342:	683b      	ldr	r3, [r7, #0]
 8011344:	2b02      	cmp	r3, #2
 8011346:	d12f      	bne.n	80113a8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8011348:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801134a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801134e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011356:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011358:	683a      	ldr	r2, [r7, #0]
 801135a:	68b9      	ldr	r1, [r7, #8]
 801135c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801135e:	f000 f9cd 	bl	80116fc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8011362:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8011366:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801136a:	d112      	bne.n	8011392 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801136c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801136e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011370:	2b00      	cmp	r3, #0
 8011372:	d016      	beq.n	80113a2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011374:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011376:	3324      	adds	r3, #36	; 0x24
 8011378:	4618      	mov	r0, r3
 801137a:	f000 ffc9 	bl	8012310 <xTaskRemoveFromEventList>
 801137e:	4603      	mov	r3, r0
 8011380:	2b00      	cmp	r3, #0
 8011382:	d00e      	beq.n	80113a2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8011384:	687b      	ldr	r3, [r7, #4]
 8011386:	2b00      	cmp	r3, #0
 8011388:	d00b      	beq.n	80113a2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801138a:	687b      	ldr	r3, [r7, #4]
 801138c:	2201      	movs	r2, #1
 801138e:	601a      	str	r2, [r3, #0]
 8011390:	e007      	b.n	80113a2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011392:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8011396:	3301      	adds	r3, #1
 8011398:	b2db      	uxtb	r3, r3
 801139a:	b25a      	sxtb	r2, r3
 801139c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801139e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80113a2:	2301      	movs	r3, #1
 80113a4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80113a6:	e001      	b.n	80113ac <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80113a8:	2300      	movs	r3, #0
 80113aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80113ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80113ae:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80113b0:	697b      	ldr	r3, [r7, #20]
 80113b2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80113b6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80113b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80113ba:	4618      	mov	r0, r3
 80113bc:	3740      	adds	r7, #64	; 0x40
 80113be:	46bd      	mov	sp, r7
 80113c0:	bd80      	pop	{r7, pc}
	...

080113c4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80113c4:	b580      	push	{r7, lr}
 80113c6:	b08c      	sub	sp, #48	; 0x30
 80113c8:	af00      	add	r7, sp, #0
 80113ca:	60f8      	str	r0, [r7, #12]
 80113cc:	60b9      	str	r1, [r7, #8]
 80113ce:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80113d0:	2300      	movs	r3, #0
 80113d2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80113d4:	68fb      	ldr	r3, [r7, #12]
 80113d6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80113d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80113da:	2b00      	cmp	r3, #0
 80113dc:	d10a      	bne.n	80113f4 <xQueueReceive+0x30>
	__asm volatile
 80113de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113e2:	f383 8811 	msr	BASEPRI, r3
 80113e6:	f3bf 8f6f 	isb	sy
 80113ea:	f3bf 8f4f 	dsb	sy
 80113ee:	623b      	str	r3, [r7, #32]
}
 80113f0:	bf00      	nop
 80113f2:	e7fe      	b.n	80113f2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80113f4:	68bb      	ldr	r3, [r7, #8]
 80113f6:	2b00      	cmp	r3, #0
 80113f8:	d103      	bne.n	8011402 <xQueueReceive+0x3e>
 80113fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80113fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80113fe:	2b00      	cmp	r3, #0
 8011400:	d101      	bne.n	8011406 <xQueueReceive+0x42>
 8011402:	2301      	movs	r3, #1
 8011404:	e000      	b.n	8011408 <xQueueReceive+0x44>
 8011406:	2300      	movs	r3, #0
 8011408:	2b00      	cmp	r3, #0
 801140a:	d10a      	bne.n	8011422 <xQueueReceive+0x5e>
	__asm volatile
 801140c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011410:	f383 8811 	msr	BASEPRI, r3
 8011414:	f3bf 8f6f 	isb	sy
 8011418:	f3bf 8f4f 	dsb	sy
 801141c:	61fb      	str	r3, [r7, #28]
}
 801141e:	bf00      	nop
 8011420:	e7fe      	b.n	8011420 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011422:	f001 f995 	bl	8012750 <xTaskGetSchedulerState>
 8011426:	4603      	mov	r3, r0
 8011428:	2b00      	cmp	r3, #0
 801142a:	d102      	bne.n	8011432 <xQueueReceive+0x6e>
 801142c:	687b      	ldr	r3, [r7, #4]
 801142e:	2b00      	cmp	r3, #0
 8011430:	d101      	bne.n	8011436 <xQueueReceive+0x72>
 8011432:	2301      	movs	r3, #1
 8011434:	e000      	b.n	8011438 <xQueueReceive+0x74>
 8011436:	2300      	movs	r3, #0
 8011438:	2b00      	cmp	r3, #0
 801143a:	d10a      	bne.n	8011452 <xQueueReceive+0x8e>
	__asm volatile
 801143c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011440:	f383 8811 	msr	BASEPRI, r3
 8011444:	f3bf 8f6f 	isb	sy
 8011448:	f3bf 8f4f 	dsb	sy
 801144c:	61bb      	str	r3, [r7, #24]
}
 801144e:	bf00      	nop
 8011450:	e7fe      	b.n	8011450 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011452:	f001 ff0f 	bl	8013274 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011458:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801145a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801145c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801145e:	2b00      	cmp	r3, #0
 8011460:	d01f      	beq.n	80114a2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011462:	68b9      	ldr	r1, [r7, #8]
 8011464:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011466:	f000 f9b3 	bl	80117d0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801146a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801146c:	1e5a      	subs	r2, r3, #1
 801146e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011470:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011472:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011474:	691b      	ldr	r3, [r3, #16]
 8011476:	2b00      	cmp	r3, #0
 8011478:	d00f      	beq.n	801149a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801147a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801147c:	3310      	adds	r3, #16
 801147e:	4618      	mov	r0, r3
 8011480:	f000 ff46 	bl	8012310 <xTaskRemoveFromEventList>
 8011484:	4603      	mov	r3, r0
 8011486:	2b00      	cmp	r3, #0
 8011488:	d007      	beq.n	801149a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801148a:	4b3d      	ldr	r3, [pc, #244]	; (8011580 <xQueueReceive+0x1bc>)
 801148c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011490:	601a      	str	r2, [r3, #0]
 8011492:	f3bf 8f4f 	dsb	sy
 8011496:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801149a:	f001 ff1b 	bl	80132d4 <vPortExitCritical>
				return pdPASS;
 801149e:	2301      	movs	r3, #1
 80114a0:	e069      	b.n	8011576 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80114a2:	687b      	ldr	r3, [r7, #4]
 80114a4:	2b00      	cmp	r3, #0
 80114a6:	d103      	bne.n	80114b0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80114a8:	f001 ff14 	bl	80132d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80114ac:	2300      	movs	r3, #0
 80114ae:	e062      	b.n	8011576 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80114b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114b2:	2b00      	cmp	r3, #0
 80114b4:	d106      	bne.n	80114c4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80114b6:	f107 0310 	add.w	r3, r7, #16
 80114ba:	4618      	mov	r0, r3
 80114bc:	f000 ffee 	bl	801249c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80114c0:	2301      	movs	r3, #1
 80114c2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80114c4:	f001 ff06 	bl	80132d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80114c8:	f000 fcc2 	bl	8011e50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80114cc:	f001 fed2 	bl	8013274 <vPortEnterCritical>
 80114d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114d2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80114d6:	b25b      	sxtb	r3, r3
 80114d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80114dc:	d103      	bne.n	80114e6 <xQueueReceive+0x122>
 80114de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114e0:	2200      	movs	r2, #0
 80114e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80114e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114e8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80114ec:	b25b      	sxtb	r3, r3
 80114ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80114f2:	d103      	bne.n	80114fc <xQueueReceive+0x138>
 80114f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114f6:	2200      	movs	r2, #0
 80114f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80114fc:	f001 feea 	bl	80132d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011500:	1d3a      	adds	r2, r7, #4
 8011502:	f107 0310 	add.w	r3, r7, #16
 8011506:	4611      	mov	r1, r2
 8011508:	4618      	mov	r0, r3
 801150a:	f000 ffdd 	bl	80124c8 <xTaskCheckForTimeOut>
 801150e:	4603      	mov	r3, r0
 8011510:	2b00      	cmp	r3, #0
 8011512:	d123      	bne.n	801155c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011514:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011516:	f000 f9d3 	bl	80118c0 <prvIsQueueEmpty>
 801151a:	4603      	mov	r3, r0
 801151c:	2b00      	cmp	r3, #0
 801151e:	d017      	beq.n	8011550 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011522:	3324      	adds	r3, #36	; 0x24
 8011524:	687a      	ldr	r2, [r7, #4]
 8011526:	4611      	mov	r1, r2
 8011528:	4618      	mov	r0, r3
 801152a:	f000 fe65 	bl	80121f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801152e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011530:	f000 f974 	bl	801181c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011534:	f000 fc9a 	bl	8011e6c <xTaskResumeAll>
 8011538:	4603      	mov	r3, r0
 801153a:	2b00      	cmp	r3, #0
 801153c:	d189      	bne.n	8011452 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 801153e:	4b10      	ldr	r3, [pc, #64]	; (8011580 <xQueueReceive+0x1bc>)
 8011540:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011544:	601a      	str	r2, [r3, #0]
 8011546:	f3bf 8f4f 	dsb	sy
 801154a:	f3bf 8f6f 	isb	sy
 801154e:	e780      	b.n	8011452 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8011550:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011552:	f000 f963 	bl	801181c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011556:	f000 fc89 	bl	8011e6c <xTaskResumeAll>
 801155a:	e77a      	b.n	8011452 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801155c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801155e:	f000 f95d 	bl	801181c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011562:	f000 fc83 	bl	8011e6c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011566:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011568:	f000 f9aa 	bl	80118c0 <prvIsQueueEmpty>
 801156c:	4603      	mov	r3, r0
 801156e:	2b00      	cmp	r3, #0
 8011570:	f43f af6f 	beq.w	8011452 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8011574:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011576:	4618      	mov	r0, r3
 8011578:	3730      	adds	r7, #48	; 0x30
 801157a:	46bd      	mov	sp, r7
 801157c:	bd80      	pop	{r7, pc}
 801157e:	bf00      	nop
 8011580:	e000ed04 	.word	0xe000ed04

08011584 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8011584:	b580      	push	{r7, lr}
 8011586:	b08e      	sub	sp, #56	; 0x38
 8011588:	af00      	add	r7, sp, #0
 801158a:	60f8      	str	r0, [r7, #12]
 801158c:	60b9      	str	r1, [r7, #8]
 801158e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011590:	68fb      	ldr	r3, [r7, #12]
 8011592:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8011594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011596:	2b00      	cmp	r3, #0
 8011598:	d10a      	bne.n	80115b0 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 801159a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801159e:	f383 8811 	msr	BASEPRI, r3
 80115a2:	f3bf 8f6f 	isb	sy
 80115a6:	f3bf 8f4f 	dsb	sy
 80115aa:	623b      	str	r3, [r7, #32]
}
 80115ac:	bf00      	nop
 80115ae:	e7fe      	b.n	80115ae <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80115b0:	68bb      	ldr	r3, [r7, #8]
 80115b2:	2b00      	cmp	r3, #0
 80115b4:	d103      	bne.n	80115be <xQueueReceiveFromISR+0x3a>
 80115b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80115ba:	2b00      	cmp	r3, #0
 80115bc:	d101      	bne.n	80115c2 <xQueueReceiveFromISR+0x3e>
 80115be:	2301      	movs	r3, #1
 80115c0:	e000      	b.n	80115c4 <xQueueReceiveFromISR+0x40>
 80115c2:	2300      	movs	r3, #0
 80115c4:	2b00      	cmp	r3, #0
 80115c6:	d10a      	bne.n	80115de <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80115c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80115cc:	f383 8811 	msr	BASEPRI, r3
 80115d0:	f3bf 8f6f 	isb	sy
 80115d4:	f3bf 8f4f 	dsb	sy
 80115d8:	61fb      	str	r3, [r7, #28]
}
 80115da:	bf00      	nop
 80115dc:	e7fe      	b.n	80115dc <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80115de:	f001 ff2b 	bl	8013438 <vPortValidateInterruptPriority>
	__asm volatile
 80115e2:	f3ef 8211 	mrs	r2, BASEPRI
 80115e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80115ea:	f383 8811 	msr	BASEPRI, r3
 80115ee:	f3bf 8f6f 	isb	sy
 80115f2:	f3bf 8f4f 	dsb	sy
 80115f6:	61ba      	str	r2, [r7, #24]
 80115f8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80115fa:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80115fc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80115fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011600:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011602:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011606:	2b00      	cmp	r3, #0
 8011608:	d02f      	beq.n	801166a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 801160a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801160c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011610:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011614:	68b9      	ldr	r1, [r7, #8]
 8011616:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011618:	f000 f8da 	bl	80117d0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801161c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801161e:	1e5a      	subs	r2, r3, #1
 8011620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011622:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8011624:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8011628:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801162c:	d112      	bne.n	8011654 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801162e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011630:	691b      	ldr	r3, [r3, #16]
 8011632:	2b00      	cmp	r3, #0
 8011634:	d016      	beq.n	8011664 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011638:	3310      	adds	r3, #16
 801163a:	4618      	mov	r0, r3
 801163c:	f000 fe68 	bl	8012310 <xTaskRemoveFromEventList>
 8011640:	4603      	mov	r3, r0
 8011642:	2b00      	cmp	r3, #0
 8011644:	d00e      	beq.n	8011664 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8011646:	687b      	ldr	r3, [r7, #4]
 8011648:	2b00      	cmp	r3, #0
 801164a:	d00b      	beq.n	8011664 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	2201      	movs	r2, #1
 8011650:	601a      	str	r2, [r3, #0]
 8011652:	e007      	b.n	8011664 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8011654:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011658:	3301      	adds	r3, #1
 801165a:	b2db      	uxtb	r3, r3
 801165c:	b25a      	sxtb	r2, r3
 801165e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011660:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8011664:	2301      	movs	r3, #1
 8011666:	637b      	str	r3, [r7, #52]	; 0x34
 8011668:	e001      	b.n	801166e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 801166a:	2300      	movs	r3, #0
 801166c:	637b      	str	r3, [r7, #52]	; 0x34
 801166e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011670:	613b      	str	r3, [r7, #16]
	__asm volatile
 8011672:	693b      	ldr	r3, [r7, #16]
 8011674:	f383 8811 	msr	BASEPRI, r3
}
 8011678:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801167a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 801167c:	4618      	mov	r0, r3
 801167e:	3738      	adds	r7, #56	; 0x38
 8011680:	46bd      	mov	sp, r7
 8011682:	bd80      	pop	{r7, pc}

08011684 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8011684:	b580      	push	{r7, lr}
 8011686:	b084      	sub	sp, #16
 8011688:	af00      	add	r7, sp, #0
 801168a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 801168c:	687b      	ldr	r3, [r7, #4]
 801168e:	2b00      	cmp	r3, #0
 8011690:	d10a      	bne.n	80116a8 <uxQueueMessagesWaiting+0x24>
	__asm volatile
 8011692:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011696:	f383 8811 	msr	BASEPRI, r3
 801169a:	f3bf 8f6f 	isb	sy
 801169e:	f3bf 8f4f 	dsb	sy
 80116a2:	60bb      	str	r3, [r7, #8]
}
 80116a4:	bf00      	nop
 80116a6:	e7fe      	b.n	80116a6 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 80116a8:	f001 fde4 	bl	8013274 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80116ac:	687b      	ldr	r3, [r7, #4]
 80116ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80116b0:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 80116b2:	f001 fe0f 	bl	80132d4 <vPortExitCritical>

	return uxReturn;
 80116b6:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80116b8:	4618      	mov	r0, r3
 80116ba:	3710      	adds	r7, #16
 80116bc:	46bd      	mov	sp, r7
 80116be:	bd80      	pop	{r7, pc}

080116c0 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 80116c0:	b480      	push	{r7}
 80116c2:	b087      	sub	sp, #28
 80116c4:	af00      	add	r7, sp, #0
 80116c6:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 80116c8:	687b      	ldr	r3, [r7, #4]
 80116ca:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 80116cc:	697b      	ldr	r3, [r7, #20]
 80116ce:	2b00      	cmp	r3, #0
 80116d0:	d10a      	bne.n	80116e8 <uxQueueMessagesWaitingFromISR+0x28>
	__asm volatile
 80116d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80116d6:	f383 8811 	msr	BASEPRI, r3
 80116da:	f3bf 8f6f 	isb	sy
 80116de:	f3bf 8f4f 	dsb	sy
 80116e2:	60fb      	str	r3, [r7, #12]
}
 80116e4:	bf00      	nop
 80116e6:	e7fe      	b.n	80116e6 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 80116e8:	697b      	ldr	r3, [r7, #20]
 80116ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80116ec:	613b      	str	r3, [r7, #16]

	return uxReturn;
 80116ee:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80116f0:	4618      	mov	r0, r3
 80116f2:	371c      	adds	r7, #28
 80116f4:	46bd      	mov	sp, r7
 80116f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116fa:	4770      	bx	lr

080116fc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80116fc:	b580      	push	{r7, lr}
 80116fe:	b086      	sub	sp, #24
 8011700:	af00      	add	r7, sp, #0
 8011702:	60f8      	str	r0, [r7, #12]
 8011704:	60b9      	str	r1, [r7, #8]
 8011706:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8011708:	2300      	movs	r3, #0
 801170a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801170c:	68fb      	ldr	r3, [r7, #12]
 801170e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011710:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8011712:	68fb      	ldr	r3, [r7, #12]
 8011714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011716:	2b00      	cmp	r3, #0
 8011718:	d10d      	bne.n	8011736 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801171a:	68fb      	ldr	r3, [r7, #12]
 801171c:	681b      	ldr	r3, [r3, #0]
 801171e:	2b00      	cmp	r3, #0
 8011720:	d14d      	bne.n	80117be <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8011722:	68fb      	ldr	r3, [r7, #12]
 8011724:	689b      	ldr	r3, [r3, #8]
 8011726:	4618      	mov	r0, r3
 8011728:	f001 f830 	bl	801278c <xTaskPriorityDisinherit>
 801172c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801172e:	68fb      	ldr	r3, [r7, #12]
 8011730:	2200      	movs	r2, #0
 8011732:	609a      	str	r2, [r3, #8]
 8011734:	e043      	b.n	80117be <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8011736:	687b      	ldr	r3, [r7, #4]
 8011738:	2b00      	cmp	r3, #0
 801173a:	d119      	bne.n	8011770 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801173c:	68fb      	ldr	r3, [r7, #12]
 801173e:	6858      	ldr	r0, [r3, #4]
 8011740:	68fb      	ldr	r3, [r7, #12]
 8011742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011744:	461a      	mov	r2, r3
 8011746:	68b9      	ldr	r1, [r7, #8]
 8011748:	f002 f8da 	bl	8013900 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801174c:	68fb      	ldr	r3, [r7, #12]
 801174e:	685a      	ldr	r2, [r3, #4]
 8011750:	68fb      	ldr	r3, [r7, #12]
 8011752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011754:	441a      	add	r2, r3
 8011756:	68fb      	ldr	r3, [r7, #12]
 8011758:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801175a:	68fb      	ldr	r3, [r7, #12]
 801175c:	685a      	ldr	r2, [r3, #4]
 801175e:	68fb      	ldr	r3, [r7, #12]
 8011760:	689b      	ldr	r3, [r3, #8]
 8011762:	429a      	cmp	r2, r3
 8011764:	d32b      	bcc.n	80117be <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8011766:	68fb      	ldr	r3, [r7, #12]
 8011768:	681a      	ldr	r2, [r3, #0]
 801176a:	68fb      	ldr	r3, [r7, #12]
 801176c:	605a      	str	r2, [r3, #4]
 801176e:	e026      	b.n	80117be <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8011770:	68fb      	ldr	r3, [r7, #12]
 8011772:	68d8      	ldr	r0, [r3, #12]
 8011774:	68fb      	ldr	r3, [r7, #12]
 8011776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011778:	461a      	mov	r2, r3
 801177a:	68b9      	ldr	r1, [r7, #8]
 801177c:	f002 f8c0 	bl	8013900 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8011780:	68fb      	ldr	r3, [r7, #12]
 8011782:	68da      	ldr	r2, [r3, #12]
 8011784:	68fb      	ldr	r3, [r7, #12]
 8011786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011788:	425b      	negs	r3, r3
 801178a:	441a      	add	r2, r3
 801178c:	68fb      	ldr	r3, [r7, #12]
 801178e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011790:	68fb      	ldr	r3, [r7, #12]
 8011792:	68da      	ldr	r2, [r3, #12]
 8011794:	68fb      	ldr	r3, [r7, #12]
 8011796:	681b      	ldr	r3, [r3, #0]
 8011798:	429a      	cmp	r2, r3
 801179a:	d207      	bcs.n	80117ac <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 801179c:	68fb      	ldr	r3, [r7, #12]
 801179e:	689a      	ldr	r2, [r3, #8]
 80117a0:	68fb      	ldr	r3, [r7, #12]
 80117a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80117a4:	425b      	negs	r3, r3
 80117a6:	441a      	add	r2, r3
 80117a8:	68fb      	ldr	r3, [r7, #12]
 80117aa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80117ac:	687b      	ldr	r3, [r7, #4]
 80117ae:	2b02      	cmp	r3, #2
 80117b0:	d105      	bne.n	80117be <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80117b2:	693b      	ldr	r3, [r7, #16]
 80117b4:	2b00      	cmp	r3, #0
 80117b6:	d002      	beq.n	80117be <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80117b8:	693b      	ldr	r3, [r7, #16]
 80117ba:	3b01      	subs	r3, #1
 80117bc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80117be:	693b      	ldr	r3, [r7, #16]
 80117c0:	1c5a      	adds	r2, r3, #1
 80117c2:	68fb      	ldr	r3, [r7, #12]
 80117c4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80117c6:	697b      	ldr	r3, [r7, #20]
}
 80117c8:	4618      	mov	r0, r3
 80117ca:	3718      	adds	r7, #24
 80117cc:	46bd      	mov	sp, r7
 80117ce:	bd80      	pop	{r7, pc}

080117d0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80117d0:	b580      	push	{r7, lr}
 80117d2:	b082      	sub	sp, #8
 80117d4:	af00      	add	r7, sp, #0
 80117d6:	6078      	str	r0, [r7, #4]
 80117d8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80117de:	2b00      	cmp	r3, #0
 80117e0:	d018      	beq.n	8011814 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80117e2:	687b      	ldr	r3, [r7, #4]
 80117e4:	68da      	ldr	r2, [r3, #12]
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80117ea:	441a      	add	r2, r3
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80117f0:	687b      	ldr	r3, [r7, #4]
 80117f2:	68da      	ldr	r2, [r3, #12]
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	689b      	ldr	r3, [r3, #8]
 80117f8:	429a      	cmp	r2, r3
 80117fa:	d303      	bcc.n	8011804 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80117fc:	687b      	ldr	r3, [r7, #4]
 80117fe:	681a      	ldr	r2, [r3, #0]
 8011800:	687b      	ldr	r3, [r7, #4]
 8011802:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8011804:	687b      	ldr	r3, [r7, #4]
 8011806:	68d9      	ldr	r1, [r3, #12]
 8011808:	687b      	ldr	r3, [r7, #4]
 801180a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801180c:	461a      	mov	r2, r3
 801180e:	6838      	ldr	r0, [r7, #0]
 8011810:	f002 f876 	bl	8013900 <memcpy>
	}
}
 8011814:	bf00      	nop
 8011816:	3708      	adds	r7, #8
 8011818:	46bd      	mov	sp, r7
 801181a:	bd80      	pop	{r7, pc}

0801181c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 801181c:	b580      	push	{r7, lr}
 801181e:	b084      	sub	sp, #16
 8011820:	af00      	add	r7, sp, #0
 8011822:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8011824:	f001 fd26 	bl	8013274 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8011828:	687b      	ldr	r3, [r7, #4]
 801182a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801182e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011830:	e011      	b.n	8011856 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011832:	687b      	ldr	r3, [r7, #4]
 8011834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011836:	2b00      	cmp	r3, #0
 8011838:	d012      	beq.n	8011860 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801183a:	687b      	ldr	r3, [r7, #4]
 801183c:	3324      	adds	r3, #36	; 0x24
 801183e:	4618      	mov	r0, r3
 8011840:	f000 fd66 	bl	8012310 <xTaskRemoveFromEventList>
 8011844:	4603      	mov	r3, r0
 8011846:	2b00      	cmp	r3, #0
 8011848:	d001      	beq.n	801184e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801184a:	f000 fe9f 	bl	801258c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801184e:	7bfb      	ldrb	r3, [r7, #15]
 8011850:	3b01      	subs	r3, #1
 8011852:	b2db      	uxtb	r3, r3
 8011854:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011856:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801185a:	2b00      	cmp	r3, #0
 801185c:	dce9      	bgt.n	8011832 <prvUnlockQueue+0x16>
 801185e:	e000      	b.n	8011862 <prvUnlockQueue+0x46>
					break;
 8011860:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	22ff      	movs	r2, #255	; 0xff
 8011866:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 801186a:	f001 fd33 	bl	80132d4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801186e:	f001 fd01 	bl	8013274 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011878:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801187a:	e011      	b.n	80118a0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801187c:	687b      	ldr	r3, [r7, #4]
 801187e:	691b      	ldr	r3, [r3, #16]
 8011880:	2b00      	cmp	r3, #0
 8011882:	d012      	beq.n	80118aa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011884:	687b      	ldr	r3, [r7, #4]
 8011886:	3310      	adds	r3, #16
 8011888:	4618      	mov	r0, r3
 801188a:	f000 fd41 	bl	8012310 <xTaskRemoveFromEventList>
 801188e:	4603      	mov	r3, r0
 8011890:	2b00      	cmp	r3, #0
 8011892:	d001      	beq.n	8011898 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8011894:	f000 fe7a 	bl	801258c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8011898:	7bbb      	ldrb	r3, [r7, #14]
 801189a:	3b01      	subs	r3, #1
 801189c:	b2db      	uxtb	r3, r3
 801189e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80118a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80118a4:	2b00      	cmp	r3, #0
 80118a6:	dce9      	bgt.n	801187c <prvUnlockQueue+0x60>
 80118a8:	e000      	b.n	80118ac <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80118aa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80118ac:	687b      	ldr	r3, [r7, #4]
 80118ae:	22ff      	movs	r2, #255	; 0xff
 80118b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80118b4:	f001 fd0e 	bl	80132d4 <vPortExitCritical>
}
 80118b8:	bf00      	nop
 80118ba:	3710      	adds	r7, #16
 80118bc:	46bd      	mov	sp, r7
 80118be:	bd80      	pop	{r7, pc}

080118c0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80118c0:	b580      	push	{r7, lr}
 80118c2:	b084      	sub	sp, #16
 80118c4:	af00      	add	r7, sp, #0
 80118c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80118c8:	f001 fcd4 	bl	8013274 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80118cc:	687b      	ldr	r3, [r7, #4]
 80118ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80118d0:	2b00      	cmp	r3, #0
 80118d2:	d102      	bne.n	80118da <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80118d4:	2301      	movs	r3, #1
 80118d6:	60fb      	str	r3, [r7, #12]
 80118d8:	e001      	b.n	80118de <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80118da:	2300      	movs	r3, #0
 80118dc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80118de:	f001 fcf9 	bl	80132d4 <vPortExitCritical>

	return xReturn;
 80118e2:	68fb      	ldr	r3, [r7, #12]
}
 80118e4:	4618      	mov	r0, r3
 80118e6:	3710      	adds	r7, #16
 80118e8:	46bd      	mov	sp, r7
 80118ea:	bd80      	pop	{r7, pc}

080118ec <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80118ec:	b580      	push	{r7, lr}
 80118ee:	b084      	sub	sp, #16
 80118f0:	af00      	add	r7, sp, #0
 80118f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80118f4:	f001 fcbe 	bl	8013274 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80118f8:	687b      	ldr	r3, [r7, #4]
 80118fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011900:	429a      	cmp	r2, r3
 8011902:	d102      	bne.n	801190a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8011904:	2301      	movs	r3, #1
 8011906:	60fb      	str	r3, [r7, #12]
 8011908:	e001      	b.n	801190e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801190a:	2300      	movs	r3, #0
 801190c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801190e:	f001 fce1 	bl	80132d4 <vPortExitCritical>

	return xReturn;
 8011912:	68fb      	ldr	r3, [r7, #12]
}
 8011914:	4618      	mov	r0, r3
 8011916:	3710      	adds	r7, #16
 8011918:	46bd      	mov	sp, r7
 801191a:	bd80      	pop	{r7, pc}

0801191c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 801191c:	b480      	push	{r7}
 801191e:	b085      	sub	sp, #20
 8011920:	af00      	add	r7, sp, #0
 8011922:	6078      	str	r0, [r7, #4]
 8011924:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011926:	2300      	movs	r3, #0
 8011928:	60fb      	str	r3, [r7, #12]
 801192a:	e014      	b.n	8011956 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 801192c:	4a0f      	ldr	r2, [pc, #60]	; (801196c <vQueueAddToRegistry+0x50>)
 801192e:	68fb      	ldr	r3, [r7, #12]
 8011930:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8011934:	2b00      	cmp	r3, #0
 8011936:	d10b      	bne.n	8011950 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8011938:	490c      	ldr	r1, [pc, #48]	; (801196c <vQueueAddToRegistry+0x50>)
 801193a:	68fb      	ldr	r3, [r7, #12]
 801193c:	683a      	ldr	r2, [r7, #0]
 801193e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8011942:	4a0a      	ldr	r2, [pc, #40]	; (801196c <vQueueAddToRegistry+0x50>)
 8011944:	68fb      	ldr	r3, [r7, #12]
 8011946:	00db      	lsls	r3, r3, #3
 8011948:	4413      	add	r3, r2
 801194a:	687a      	ldr	r2, [r7, #4]
 801194c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 801194e:	e006      	b.n	801195e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011950:	68fb      	ldr	r3, [r7, #12]
 8011952:	3301      	adds	r3, #1
 8011954:	60fb      	str	r3, [r7, #12]
 8011956:	68fb      	ldr	r3, [r7, #12]
 8011958:	2b07      	cmp	r3, #7
 801195a:	d9e7      	bls.n	801192c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 801195c:	bf00      	nop
 801195e:	bf00      	nop
 8011960:	3714      	adds	r7, #20
 8011962:	46bd      	mov	sp, r7
 8011964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011968:	4770      	bx	lr
 801196a:	bf00      	nop
 801196c:	24000e18 	.word	0x24000e18

08011970 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011970:	b580      	push	{r7, lr}
 8011972:	b086      	sub	sp, #24
 8011974:	af00      	add	r7, sp, #0
 8011976:	60f8      	str	r0, [r7, #12]
 8011978:	60b9      	str	r1, [r7, #8]
 801197a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 801197c:	68fb      	ldr	r3, [r7, #12]
 801197e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8011980:	f001 fc78 	bl	8013274 <vPortEnterCritical>
 8011984:	697b      	ldr	r3, [r7, #20]
 8011986:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801198a:	b25b      	sxtb	r3, r3
 801198c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011990:	d103      	bne.n	801199a <vQueueWaitForMessageRestricted+0x2a>
 8011992:	697b      	ldr	r3, [r7, #20]
 8011994:	2200      	movs	r2, #0
 8011996:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801199a:	697b      	ldr	r3, [r7, #20]
 801199c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80119a0:	b25b      	sxtb	r3, r3
 80119a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80119a6:	d103      	bne.n	80119b0 <vQueueWaitForMessageRestricted+0x40>
 80119a8:	697b      	ldr	r3, [r7, #20]
 80119aa:	2200      	movs	r2, #0
 80119ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80119b0:	f001 fc90 	bl	80132d4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80119b4:	697b      	ldr	r3, [r7, #20]
 80119b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80119b8:	2b00      	cmp	r3, #0
 80119ba:	d106      	bne.n	80119ca <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80119bc:	697b      	ldr	r3, [r7, #20]
 80119be:	3324      	adds	r3, #36	; 0x24
 80119c0:	687a      	ldr	r2, [r7, #4]
 80119c2:	68b9      	ldr	r1, [r7, #8]
 80119c4:	4618      	mov	r0, r3
 80119c6:	f000 fc77 	bl	80122b8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80119ca:	6978      	ldr	r0, [r7, #20]
 80119cc:	f7ff ff26 	bl	801181c <prvUnlockQueue>
	}
 80119d0:	bf00      	nop
 80119d2:	3718      	adds	r7, #24
 80119d4:	46bd      	mov	sp, r7
 80119d6:	bd80      	pop	{r7, pc}

080119d8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80119d8:	b580      	push	{r7, lr}
 80119da:	b08e      	sub	sp, #56	; 0x38
 80119dc:	af04      	add	r7, sp, #16
 80119de:	60f8      	str	r0, [r7, #12]
 80119e0:	60b9      	str	r1, [r7, #8]
 80119e2:	607a      	str	r2, [r7, #4]
 80119e4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80119e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80119e8:	2b00      	cmp	r3, #0
 80119ea:	d10a      	bne.n	8011a02 <xTaskCreateStatic+0x2a>
	__asm volatile
 80119ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80119f0:	f383 8811 	msr	BASEPRI, r3
 80119f4:	f3bf 8f6f 	isb	sy
 80119f8:	f3bf 8f4f 	dsb	sy
 80119fc:	623b      	str	r3, [r7, #32]
}
 80119fe:	bf00      	nop
 8011a00:	e7fe      	b.n	8011a00 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8011a02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011a04:	2b00      	cmp	r3, #0
 8011a06:	d10a      	bne.n	8011a1e <xTaskCreateStatic+0x46>
	__asm volatile
 8011a08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a0c:	f383 8811 	msr	BASEPRI, r3
 8011a10:	f3bf 8f6f 	isb	sy
 8011a14:	f3bf 8f4f 	dsb	sy
 8011a18:	61fb      	str	r3, [r7, #28]
}
 8011a1a:	bf00      	nop
 8011a1c:	e7fe      	b.n	8011a1c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8011a1e:	235c      	movs	r3, #92	; 0x5c
 8011a20:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8011a22:	693b      	ldr	r3, [r7, #16]
 8011a24:	2b5c      	cmp	r3, #92	; 0x5c
 8011a26:	d00a      	beq.n	8011a3e <xTaskCreateStatic+0x66>
	__asm volatile
 8011a28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a2c:	f383 8811 	msr	BASEPRI, r3
 8011a30:	f3bf 8f6f 	isb	sy
 8011a34:	f3bf 8f4f 	dsb	sy
 8011a38:	61bb      	str	r3, [r7, #24]
}
 8011a3a:	bf00      	nop
 8011a3c:	e7fe      	b.n	8011a3c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8011a3e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8011a40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011a42:	2b00      	cmp	r3, #0
 8011a44:	d01e      	beq.n	8011a84 <xTaskCreateStatic+0xac>
 8011a46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011a48:	2b00      	cmp	r3, #0
 8011a4a:	d01b      	beq.n	8011a84 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8011a4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011a4e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8011a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a52:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011a54:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8011a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a58:	2202      	movs	r2, #2
 8011a5a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8011a5e:	2300      	movs	r3, #0
 8011a60:	9303      	str	r3, [sp, #12]
 8011a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a64:	9302      	str	r3, [sp, #8]
 8011a66:	f107 0314 	add.w	r3, r7, #20
 8011a6a:	9301      	str	r3, [sp, #4]
 8011a6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a6e:	9300      	str	r3, [sp, #0]
 8011a70:	683b      	ldr	r3, [r7, #0]
 8011a72:	687a      	ldr	r2, [r7, #4]
 8011a74:	68b9      	ldr	r1, [r7, #8]
 8011a76:	68f8      	ldr	r0, [r7, #12]
 8011a78:	f000 f850 	bl	8011b1c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8011a7c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011a7e:	f000 f8dd 	bl	8011c3c <prvAddNewTaskToReadyList>
 8011a82:	e001      	b.n	8011a88 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8011a84:	2300      	movs	r3, #0
 8011a86:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8011a88:	697b      	ldr	r3, [r7, #20]
	}
 8011a8a:	4618      	mov	r0, r3
 8011a8c:	3728      	adds	r7, #40	; 0x28
 8011a8e:	46bd      	mov	sp, r7
 8011a90:	bd80      	pop	{r7, pc}

08011a92 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8011a92:	b580      	push	{r7, lr}
 8011a94:	b08c      	sub	sp, #48	; 0x30
 8011a96:	af04      	add	r7, sp, #16
 8011a98:	60f8      	str	r0, [r7, #12]
 8011a9a:	60b9      	str	r1, [r7, #8]
 8011a9c:	603b      	str	r3, [r7, #0]
 8011a9e:	4613      	mov	r3, r2
 8011aa0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8011aa2:	88fb      	ldrh	r3, [r7, #6]
 8011aa4:	009b      	lsls	r3, r3, #2
 8011aa6:	4618      	mov	r0, r3
 8011aa8:	f001 fd06 	bl	80134b8 <pvPortMalloc>
 8011aac:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8011aae:	697b      	ldr	r3, [r7, #20]
 8011ab0:	2b00      	cmp	r3, #0
 8011ab2:	d00e      	beq.n	8011ad2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8011ab4:	205c      	movs	r0, #92	; 0x5c
 8011ab6:	f001 fcff 	bl	80134b8 <pvPortMalloc>
 8011aba:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8011abc:	69fb      	ldr	r3, [r7, #28]
 8011abe:	2b00      	cmp	r3, #0
 8011ac0:	d003      	beq.n	8011aca <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8011ac2:	69fb      	ldr	r3, [r7, #28]
 8011ac4:	697a      	ldr	r2, [r7, #20]
 8011ac6:	631a      	str	r2, [r3, #48]	; 0x30
 8011ac8:	e005      	b.n	8011ad6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8011aca:	6978      	ldr	r0, [r7, #20]
 8011acc:	f001 fdc0 	bl	8013650 <vPortFree>
 8011ad0:	e001      	b.n	8011ad6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8011ad2:	2300      	movs	r3, #0
 8011ad4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8011ad6:	69fb      	ldr	r3, [r7, #28]
 8011ad8:	2b00      	cmp	r3, #0
 8011ada:	d017      	beq.n	8011b0c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8011adc:	69fb      	ldr	r3, [r7, #28]
 8011ade:	2200      	movs	r2, #0
 8011ae0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8011ae4:	88fa      	ldrh	r2, [r7, #6]
 8011ae6:	2300      	movs	r3, #0
 8011ae8:	9303      	str	r3, [sp, #12]
 8011aea:	69fb      	ldr	r3, [r7, #28]
 8011aec:	9302      	str	r3, [sp, #8]
 8011aee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011af0:	9301      	str	r3, [sp, #4]
 8011af2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011af4:	9300      	str	r3, [sp, #0]
 8011af6:	683b      	ldr	r3, [r7, #0]
 8011af8:	68b9      	ldr	r1, [r7, #8]
 8011afa:	68f8      	ldr	r0, [r7, #12]
 8011afc:	f000 f80e 	bl	8011b1c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8011b00:	69f8      	ldr	r0, [r7, #28]
 8011b02:	f000 f89b 	bl	8011c3c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8011b06:	2301      	movs	r3, #1
 8011b08:	61bb      	str	r3, [r7, #24]
 8011b0a:	e002      	b.n	8011b12 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8011b0c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011b10:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8011b12:	69bb      	ldr	r3, [r7, #24]
	}
 8011b14:	4618      	mov	r0, r3
 8011b16:	3720      	adds	r7, #32
 8011b18:	46bd      	mov	sp, r7
 8011b1a:	bd80      	pop	{r7, pc}

08011b1c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8011b1c:	b580      	push	{r7, lr}
 8011b1e:	b088      	sub	sp, #32
 8011b20:	af00      	add	r7, sp, #0
 8011b22:	60f8      	str	r0, [r7, #12]
 8011b24:	60b9      	str	r1, [r7, #8]
 8011b26:	607a      	str	r2, [r7, #4]
 8011b28:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8011b2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011b2c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8011b2e:	687b      	ldr	r3, [r7, #4]
 8011b30:	009b      	lsls	r3, r3, #2
 8011b32:	461a      	mov	r2, r3
 8011b34:	21a5      	movs	r1, #165	; 0xa5
 8011b36:	f001 fef1 	bl	801391c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8011b3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011b3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011b3e:	6879      	ldr	r1, [r7, #4]
 8011b40:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8011b44:	440b      	add	r3, r1
 8011b46:	009b      	lsls	r3, r3, #2
 8011b48:	4413      	add	r3, r2
 8011b4a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8011b4c:	69bb      	ldr	r3, [r7, #24]
 8011b4e:	f023 0307 	bic.w	r3, r3, #7
 8011b52:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8011b54:	69bb      	ldr	r3, [r7, #24]
 8011b56:	f003 0307 	and.w	r3, r3, #7
 8011b5a:	2b00      	cmp	r3, #0
 8011b5c:	d00a      	beq.n	8011b74 <prvInitialiseNewTask+0x58>
	__asm volatile
 8011b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b62:	f383 8811 	msr	BASEPRI, r3
 8011b66:	f3bf 8f6f 	isb	sy
 8011b6a:	f3bf 8f4f 	dsb	sy
 8011b6e:	617b      	str	r3, [r7, #20]
}
 8011b70:	bf00      	nop
 8011b72:	e7fe      	b.n	8011b72 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8011b74:	68bb      	ldr	r3, [r7, #8]
 8011b76:	2b00      	cmp	r3, #0
 8011b78:	d01f      	beq.n	8011bba <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011b7a:	2300      	movs	r3, #0
 8011b7c:	61fb      	str	r3, [r7, #28]
 8011b7e:	e012      	b.n	8011ba6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8011b80:	68ba      	ldr	r2, [r7, #8]
 8011b82:	69fb      	ldr	r3, [r7, #28]
 8011b84:	4413      	add	r3, r2
 8011b86:	7819      	ldrb	r1, [r3, #0]
 8011b88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011b8a:	69fb      	ldr	r3, [r7, #28]
 8011b8c:	4413      	add	r3, r2
 8011b8e:	3334      	adds	r3, #52	; 0x34
 8011b90:	460a      	mov	r2, r1
 8011b92:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8011b94:	68ba      	ldr	r2, [r7, #8]
 8011b96:	69fb      	ldr	r3, [r7, #28]
 8011b98:	4413      	add	r3, r2
 8011b9a:	781b      	ldrb	r3, [r3, #0]
 8011b9c:	2b00      	cmp	r3, #0
 8011b9e:	d006      	beq.n	8011bae <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011ba0:	69fb      	ldr	r3, [r7, #28]
 8011ba2:	3301      	adds	r3, #1
 8011ba4:	61fb      	str	r3, [r7, #28]
 8011ba6:	69fb      	ldr	r3, [r7, #28]
 8011ba8:	2b0f      	cmp	r3, #15
 8011baa:	d9e9      	bls.n	8011b80 <prvInitialiseNewTask+0x64>
 8011bac:	e000      	b.n	8011bb0 <prvInitialiseNewTask+0x94>
			{
				break;
 8011bae:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8011bb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011bb2:	2200      	movs	r2, #0
 8011bb4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8011bb8:	e003      	b.n	8011bc2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8011bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011bbc:	2200      	movs	r2, #0
 8011bbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8011bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011bc4:	2b37      	cmp	r3, #55	; 0x37
 8011bc6:	d901      	bls.n	8011bcc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8011bc8:	2337      	movs	r3, #55	; 0x37
 8011bca:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8011bcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011bce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011bd0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8011bd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011bd4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011bd6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8011bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011bda:	2200      	movs	r2, #0
 8011bdc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8011bde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011be0:	3304      	adds	r3, #4
 8011be2:	4618      	mov	r0, r3
 8011be4:	f7ff f882 	bl	8010cec <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8011be8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011bea:	3318      	adds	r3, #24
 8011bec:	4618      	mov	r0, r3
 8011bee:	f7ff f87d 	bl	8010cec <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8011bf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011bf4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011bf6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011bf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011bfa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8011bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c00:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8011c02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011c06:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8011c08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c0a:	2200      	movs	r2, #0
 8011c0c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8011c0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c10:	2200      	movs	r2, #0
 8011c12:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8011c16:	683a      	ldr	r2, [r7, #0]
 8011c18:	68f9      	ldr	r1, [r7, #12]
 8011c1a:	69b8      	ldr	r0, [r7, #24]
 8011c1c:	f001 f9fe 	bl	801301c <pxPortInitialiseStack>
 8011c20:	4602      	mov	r2, r0
 8011c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c24:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8011c26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c28:	2b00      	cmp	r3, #0
 8011c2a:	d002      	beq.n	8011c32 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8011c2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c2e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011c30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011c32:	bf00      	nop
 8011c34:	3720      	adds	r7, #32
 8011c36:	46bd      	mov	sp, r7
 8011c38:	bd80      	pop	{r7, pc}
	...

08011c3c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8011c3c:	b580      	push	{r7, lr}
 8011c3e:	b082      	sub	sp, #8
 8011c40:	af00      	add	r7, sp, #0
 8011c42:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8011c44:	f001 fb16 	bl	8013274 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8011c48:	4b2d      	ldr	r3, [pc, #180]	; (8011d00 <prvAddNewTaskToReadyList+0xc4>)
 8011c4a:	681b      	ldr	r3, [r3, #0]
 8011c4c:	3301      	adds	r3, #1
 8011c4e:	4a2c      	ldr	r2, [pc, #176]	; (8011d00 <prvAddNewTaskToReadyList+0xc4>)
 8011c50:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8011c52:	4b2c      	ldr	r3, [pc, #176]	; (8011d04 <prvAddNewTaskToReadyList+0xc8>)
 8011c54:	681b      	ldr	r3, [r3, #0]
 8011c56:	2b00      	cmp	r3, #0
 8011c58:	d109      	bne.n	8011c6e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8011c5a:	4a2a      	ldr	r2, [pc, #168]	; (8011d04 <prvAddNewTaskToReadyList+0xc8>)
 8011c5c:	687b      	ldr	r3, [r7, #4]
 8011c5e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8011c60:	4b27      	ldr	r3, [pc, #156]	; (8011d00 <prvAddNewTaskToReadyList+0xc4>)
 8011c62:	681b      	ldr	r3, [r3, #0]
 8011c64:	2b01      	cmp	r3, #1
 8011c66:	d110      	bne.n	8011c8a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8011c68:	f000 fcb4 	bl	80125d4 <prvInitialiseTaskLists>
 8011c6c:	e00d      	b.n	8011c8a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8011c6e:	4b26      	ldr	r3, [pc, #152]	; (8011d08 <prvAddNewTaskToReadyList+0xcc>)
 8011c70:	681b      	ldr	r3, [r3, #0]
 8011c72:	2b00      	cmp	r3, #0
 8011c74:	d109      	bne.n	8011c8a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8011c76:	4b23      	ldr	r3, [pc, #140]	; (8011d04 <prvAddNewTaskToReadyList+0xc8>)
 8011c78:	681b      	ldr	r3, [r3, #0]
 8011c7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011c7c:	687b      	ldr	r3, [r7, #4]
 8011c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011c80:	429a      	cmp	r2, r3
 8011c82:	d802      	bhi.n	8011c8a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8011c84:	4a1f      	ldr	r2, [pc, #124]	; (8011d04 <prvAddNewTaskToReadyList+0xc8>)
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8011c8a:	4b20      	ldr	r3, [pc, #128]	; (8011d0c <prvAddNewTaskToReadyList+0xd0>)
 8011c8c:	681b      	ldr	r3, [r3, #0]
 8011c8e:	3301      	adds	r3, #1
 8011c90:	4a1e      	ldr	r2, [pc, #120]	; (8011d0c <prvAddNewTaskToReadyList+0xd0>)
 8011c92:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8011c94:	4b1d      	ldr	r3, [pc, #116]	; (8011d0c <prvAddNewTaskToReadyList+0xd0>)
 8011c96:	681a      	ldr	r2, [r3, #0]
 8011c98:	687b      	ldr	r3, [r7, #4]
 8011c9a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8011c9c:	687b      	ldr	r3, [r7, #4]
 8011c9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011ca0:	4b1b      	ldr	r3, [pc, #108]	; (8011d10 <prvAddNewTaskToReadyList+0xd4>)
 8011ca2:	681b      	ldr	r3, [r3, #0]
 8011ca4:	429a      	cmp	r2, r3
 8011ca6:	d903      	bls.n	8011cb0 <prvAddNewTaskToReadyList+0x74>
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011cac:	4a18      	ldr	r2, [pc, #96]	; (8011d10 <prvAddNewTaskToReadyList+0xd4>)
 8011cae:	6013      	str	r3, [r2, #0]
 8011cb0:	687b      	ldr	r3, [r7, #4]
 8011cb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011cb4:	4613      	mov	r3, r2
 8011cb6:	009b      	lsls	r3, r3, #2
 8011cb8:	4413      	add	r3, r2
 8011cba:	009b      	lsls	r3, r3, #2
 8011cbc:	4a15      	ldr	r2, [pc, #84]	; (8011d14 <prvAddNewTaskToReadyList+0xd8>)
 8011cbe:	441a      	add	r2, r3
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	3304      	adds	r3, #4
 8011cc4:	4619      	mov	r1, r3
 8011cc6:	4610      	mov	r0, r2
 8011cc8:	f7ff f81d 	bl	8010d06 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8011ccc:	f001 fb02 	bl	80132d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8011cd0:	4b0d      	ldr	r3, [pc, #52]	; (8011d08 <prvAddNewTaskToReadyList+0xcc>)
 8011cd2:	681b      	ldr	r3, [r3, #0]
 8011cd4:	2b00      	cmp	r3, #0
 8011cd6:	d00e      	beq.n	8011cf6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8011cd8:	4b0a      	ldr	r3, [pc, #40]	; (8011d04 <prvAddNewTaskToReadyList+0xc8>)
 8011cda:	681b      	ldr	r3, [r3, #0]
 8011cdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011cde:	687b      	ldr	r3, [r7, #4]
 8011ce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011ce2:	429a      	cmp	r2, r3
 8011ce4:	d207      	bcs.n	8011cf6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8011ce6:	4b0c      	ldr	r3, [pc, #48]	; (8011d18 <prvAddNewTaskToReadyList+0xdc>)
 8011ce8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011cec:	601a      	str	r2, [r3, #0]
 8011cee:	f3bf 8f4f 	dsb	sy
 8011cf2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011cf6:	bf00      	nop
 8011cf8:	3708      	adds	r7, #8
 8011cfa:	46bd      	mov	sp, r7
 8011cfc:	bd80      	pop	{r7, pc}
 8011cfe:	bf00      	nop
 8011d00:	2400132c 	.word	0x2400132c
 8011d04:	24000e58 	.word	0x24000e58
 8011d08:	24001338 	.word	0x24001338
 8011d0c:	24001348 	.word	0x24001348
 8011d10:	24001334 	.word	0x24001334
 8011d14:	24000e5c 	.word	0x24000e5c
 8011d18:	e000ed04 	.word	0xe000ed04

08011d1c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8011d1c:	b580      	push	{r7, lr}
 8011d1e:	b084      	sub	sp, #16
 8011d20:	af00      	add	r7, sp, #0
 8011d22:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8011d24:	2300      	movs	r3, #0
 8011d26:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8011d28:	687b      	ldr	r3, [r7, #4]
 8011d2a:	2b00      	cmp	r3, #0
 8011d2c:	d017      	beq.n	8011d5e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8011d2e:	4b13      	ldr	r3, [pc, #76]	; (8011d7c <vTaskDelay+0x60>)
 8011d30:	681b      	ldr	r3, [r3, #0]
 8011d32:	2b00      	cmp	r3, #0
 8011d34:	d00a      	beq.n	8011d4c <vTaskDelay+0x30>
	__asm volatile
 8011d36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d3a:	f383 8811 	msr	BASEPRI, r3
 8011d3e:	f3bf 8f6f 	isb	sy
 8011d42:	f3bf 8f4f 	dsb	sy
 8011d46:	60bb      	str	r3, [r7, #8]
}
 8011d48:	bf00      	nop
 8011d4a:	e7fe      	b.n	8011d4a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8011d4c:	f000 f880 	bl	8011e50 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8011d50:	2100      	movs	r1, #0
 8011d52:	6878      	ldr	r0, [r7, #4]
 8011d54:	f000 fda0 	bl	8012898 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8011d58:	f000 f888 	bl	8011e6c <xTaskResumeAll>
 8011d5c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8011d5e:	68fb      	ldr	r3, [r7, #12]
 8011d60:	2b00      	cmp	r3, #0
 8011d62:	d107      	bne.n	8011d74 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8011d64:	4b06      	ldr	r3, [pc, #24]	; (8011d80 <vTaskDelay+0x64>)
 8011d66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011d6a:	601a      	str	r2, [r3, #0]
 8011d6c:	f3bf 8f4f 	dsb	sy
 8011d70:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011d74:	bf00      	nop
 8011d76:	3710      	adds	r7, #16
 8011d78:	46bd      	mov	sp, r7
 8011d7a:	bd80      	pop	{r7, pc}
 8011d7c:	24001354 	.word	0x24001354
 8011d80:	e000ed04 	.word	0xe000ed04

08011d84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8011d84:	b580      	push	{r7, lr}
 8011d86:	b08a      	sub	sp, #40	; 0x28
 8011d88:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8011d8a:	2300      	movs	r3, #0
 8011d8c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8011d8e:	2300      	movs	r3, #0
 8011d90:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8011d92:	463a      	mov	r2, r7
 8011d94:	1d39      	adds	r1, r7, #4
 8011d96:	f107 0308 	add.w	r3, r7, #8
 8011d9a:	4618      	mov	r0, r3
 8011d9c:	f7fe fd64 	bl	8010868 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8011da0:	6839      	ldr	r1, [r7, #0]
 8011da2:	687b      	ldr	r3, [r7, #4]
 8011da4:	68ba      	ldr	r2, [r7, #8]
 8011da6:	9202      	str	r2, [sp, #8]
 8011da8:	9301      	str	r3, [sp, #4]
 8011daa:	2300      	movs	r3, #0
 8011dac:	9300      	str	r3, [sp, #0]
 8011dae:	2300      	movs	r3, #0
 8011db0:	460a      	mov	r2, r1
 8011db2:	4921      	ldr	r1, [pc, #132]	; (8011e38 <vTaskStartScheduler+0xb4>)
 8011db4:	4821      	ldr	r0, [pc, #132]	; (8011e3c <vTaskStartScheduler+0xb8>)
 8011db6:	f7ff fe0f 	bl	80119d8 <xTaskCreateStatic>
 8011dba:	4603      	mov	r3, r0
 8011dbc:	4a20      	ldr	r2, [pc, #128]	; (8011e40 <vTaskStartScheduler+0xbc>)
 8011dbe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8011dc0:	4b1f      	ldr	r3, [pc, #124]	; (8011e40 <vTaskStartScheduler+0xbc>)
 8011dc2:	681b      	ldr	r3, [r3, #0]
 8011dc4:	2b00      	cmp	r3, #0
 8011dc6:	d002      	beq.n	8011dce <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8011dc8:	2301      	movs	r3, #1
 8011dca:	617b      	str	r3, [r7, #20]
 8011dcc:	e001      	b.n	8011dd2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8011dce:	2300      	movs	r3, #0
 8011dd0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8011dd2:	697b      	ldr	r3, [r7, #20]
 8011dd4:	2b01      	cmp	r3, #1
 8011dd6:	d102      	bne.n	8011dde <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8011dd8:	f000 fdb2 	bl	8012940 <xTimerCreateTimerTask>
 8011ddc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8011dde:	697b      	ldr	r3, [r7, #20]
 8011de0:	2b01      	cmp	r3, #1
 8011de2:	d116      	bne.n	8011e12 <vTaskStartScheduler+0x8e>
	__asm volatile
 8011de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011de8:	f383 8811 	msr	BASEPRI, r3
 8011dec:	f3bf 8f6f 	isb	sy
 8011df0:	f3bf 8f4f 	dsb	sy
 8011df4:	613b      	str	r3, [r7, #16]
}
 8011df6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8011df8:	4b12      	ldr	r3, [pc, #72]	; (8011e44 <vTaskStartScheduler+0xc0>)
 8011dfa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011dfe:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8011e00:	4b11      	ldr	r3, [pc, #68]	; (8011e48 <vTaskStartScheduler+0xc4>)
 8011e02:	2201      	movs	r2, #1
 8011e04:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8011e06:	4b11      	ldr	r3, [pc, #68]	; (8011e4c <vTaskStartScheduler+0xc8>)
 8011e08:	2200      	movs	r2, #0
 8011e0a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8011e0c:	f001 f990 	bl	8013130 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8011e10:	e00e      	b.n	8011e30 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8011e12:	697b      	ldr	r3, [r7, #20]
 8011e14:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011e18:	d10a      	bne.n	8011e30 <vTaskStartScheduler+0xac>
	__asm volatile
 8011e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e1e:	f383 8811 	msr	BASEPRI, r3
 8011e22:	f3bf 8f6f 	isb	sy
 8011e26:	f3bf 8f4f 	dsb	sy
 8011e2a:	60fb      	str	r3, [r7, #12]
}
 8011e2c:	bf00      	nop
 8011e2e:	e7fe      	b.n	8011e2e <vTaskStartScheduler+0xaa>
}
 8011e30:	bf00      	nop
 8011e32:	3718      	adds	r7, #24
 8011e34:	46bd      	mov	sp, r7
 8011e36:	bd80      	pop	{r7, pc}
 8011e38:	08014b58 	.word	0x08014b58
 8011e3c:	080125a5 	.word	0x080125a5
 8011e40:	24001350 	.word	0x24001350
 8011e44:	2400134c 	.word	0x2400134c
 8011e48:	24001338 	.word	0x24001338
 8011e4c:	24001330 	.word	0x24001330

08011e50 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8011e50:	b480      	push	{r7}
 8011e52:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8011e54:	4b04      	ldr	r3, [pc, #16]	; (8011e68 <vTaskSuspendAll+0x18>)
 8011e56:	681b      	ldr	r3, [r3, #0]
 8011e58:	3301      	adds	r3, #1
 8011e5a:	4a03      	ldr	r2, [pc, #12]	; (8011e68 <vTaskSuspendAll+0x18>)
 8011e5c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8011e5e:	bf00      	nop
 8011e60:	46bd      	mov	sp, r7
 8011e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e66:	4770      	bx	lr
 8011e68:	24001354 	.word	0x24001354

08011e6c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8011e6c:	b580      	push	{r7, lr}
 8011e6e:	b084      	sub	sp, #16
 8011e70:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8011e72:	2300      	movs	r3, #0
 8011e74:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8011e76:	2300      	movs	r3, #0
 8011e78:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8011e7a:	4b42      	ldr	r3, [pc, #264]	; (8011f84 <xTaskResumeAll+0x118>)
 8011e7c:	681b      	ldr	r3, [r3, #0]
 8011e7e:	2b00      	cmp	r3, #0
 8011e80:	d10a      	bne.n	8011e98 <xTaskResumeAll+0x2c>
	__asm volatile
 8011e82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e86:	f383 8811 	msr	BASEPRI, r3
 8011e8a:	f3bf 8f6f 	isb	sy
 8011e8e:	f3bf 8f4f 	dsb	sy
 8011e92:	603b      	str	r3, [r7, #0]
}
 8011e94:	bf00      	nop
 8011e96:	e7fe      	b.n	8011e96 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8011e98:	f001 f9ec 	bl	8013274 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8011e9c:	4b39      	ldr	r3, [pc, #228]	; (8011f84 <xTaskResumeAll+0x118>)
 8011e9e:	681b      	ldr	r3, [r3, #0]
 8011ea0:	3b01      	subs	r3, #1
 8011ea2:	4a38      	ldr	r2, [pc, #224]	; (8011f84 <xTaskResumeAll+0x118>)
 8011ea4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011ea6:	4b37      	ldr	r3, [pc, #220]	; (8011f84 <xTaskResumeAll+0x118>)
 8011ea8:	681b      	ldr	r3, [r3, #0]
 8011eaa:	2b00      	cmp	r3, #0
 8011eac:	d162      	bne.n	8011f74 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8011eae:	4b36      	ldr	r3, [pc, #216]	; (8011f88 <xTaskResumeAll+0x11c>)
 8011eb0:	681b      	ldr	r3, [r3, #0]
 8011eb2:	2b00      	cmp	r3, #0
 8011eb4:	d05e      	beq.n	8011f74 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011eb6:	e02f      	b.n	8011f18 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011eb8:	4b34      	ldr	r3, [pc, #208]	; (8011f8c <xTaskResumeAll+0x120>)
 8011eba:	68db      	ldr	r3, [r3, #12]
 8011ebc:	68db      	ldr	r3, [r3, #12]
 8011ebe:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011ec0:	68fb      	ldr	r3, [r7, #12]
 8011ec2:	3318      	adds	r3, #24
 8011ec4:	4618      	mov	r0, r3
 8011ec6:	f7fe ff7b 	bl	8010dc0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011eca:	68fb      	ldr	r3, [r7, #12]
 8011ecc:	3304      	adds	r3, #4
 8011ece:	4618      	mov	r0, r3
 8011ed0:	f7fe ff76 	bl	8010dc0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8011ed4:	68fb      	ldr	r3, [r7, #12]
 8011ed6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011ed8:	4b2d      	ldr	r3, [pc, #180]	; (8011f90 <xTaskResumeAll+0x124>)
 8011eda:	681b      	ldr	r3, [r3, #0]
 8011edc:	429a      	cmp	r2, r3
 8011ede:	d903      	bls.n	8011ee8 <xTaskResumeAll+0x7c>
 8011ee0:	68fb      	ldr	r3, [r7, #12]
 8011ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011ee4:	4a2a      	ldr	r2, [pc, #168]	; (8011f90 <xTaskResumeAll+0x124>)
 8011ee6:	6013      	str	r3, [r2, #0]
 8011ee8:	68fb      	ldr	r3, [r7, #12]
 8011eea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011eec:	4613      	mov	r3, r2
 8011eee:	009b      	lsls	r3, r3, #2
 8011ef0:	4413      	add	r3, r2
 8011ef2:	009b      	lsls	r3, r3, #2
 8011ef4:	4a27      	ldr	r2, [pc, #156]	; (8011f94 <xTaskResumeAll+0x128>)
 8011ef6:	441a      	add	r2, r3
 8011ef8:	68fb      	ldr	r3, [r7, #12]
 8011efa:	3304      	adds	r3, #4
 8011efc:	4619      	mov	r1, r3
 8011efe:	4610      	mov	r0, r2
 8011f00:	f7fe ff01 	bl	8010d06 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011f04:	68fb      	ldr	r3, [r7, #12]
 8011f06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011f08:	4b23      	ldr	r3, [pc, #140]	; (8011f98 <xTaskResumeAll+0x12c>)
 8011f0a:	681b      	ldr	r3, [r3, #0]
 8011f0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011f0e:	429a      	cmp	r2, r3
 8011f10:	d302      	bcc.n	8011f18 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8011f12:	4b22      	ldr	r3, [pc, #136]	; (8011f9c <xTaskResumeAll+0x130>)
 8011f14:	2201      	movs	r2, #1
 8011f16:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011f18:	4b1c      	ldr	r3, [pc, #112]	; (8011f8c <xTaskResumeAll+0x120>)
 8011f1a:	681b      	ldr	r3, [r3, #0]
 8011f1c:	2b00      	cmp	r3, #0
 8011f1e:	d1cb      	bne.n	8011eb8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8011f20:	68fb      	ldr	r3, [r7, #12]
 8011f22:	2b00      	cmp	r3, #0
 8011f24:	d001      	beq.n	8011f2a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8011f26:	f000 fbf3 	bl	8012710 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8011f2a:	4b1d      	ldr	r3, [pc, #116]	; (8011fa0 <xTaskResumeAll+0x134>)
 8011f2c:	681b      	ldr	r3, [r3, #0]
 8011f2e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8011f30:	687b      	ldr	r3, [r7, #4]
 8011f32:	2b00      	cmp	r3, #0
 8011f34:	d010      	beq.n	8011f58 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8011f36:	f000 f847 	bl	8011fc8 <xTaskIncrementTick>
 8011f3a:	4603      	mov	r3, r0
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	d002      	beq.n	8011f46 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8011f40:	4b16      	ldr	r3, [pc, #88]	; (8011f9c <xTaskResumeAll+0x130>)
 8011f42:	2201      	movs	r2, #1
 8011f44:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8011f46:	687b      	ldr	r3, [r7, #4]
 8011f48:	3b01      	subs	r3, #1
 8011f4a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8011f4c:	687b      	ldr	r3, [r7, #4]
 8011f4e:	2b00      	cmp	r3, #0
 8011f50:	d1f1      	bne.n	8011f36 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8011f52:	4b13      	ldr	r3, [pc, #76]	; (8011fa0 <xTaskResumeAll+0x134>)
 8011f54:	2200      	movs	r2, #0
 8011f56:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8011f58:	4b10      	ldr	r3, [pc, #64]	; (8011f9c <xTaskResumeAll+0x130>)
 8011f5a:	681b      	ldr	r3, [r3, #0]
 8011f5c:	2b00      	cmp	r3, #0
 8011f5e:	d009      	beq.n	8011f74 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8011f60:	2301      	movs	r3, #1
 8011f62:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8011f64:	4b0f      	ldr	r3, [pc, #60]	; (8011fa4 <xTaskResumeAll+0x138>)
 8011f66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011f6a:	601a      	str	r2, [r3, #0]
 8011f6c:	f3bf 8f4f 	dsb	sy
 8011f70:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011f74:	f001 f9ae 	bl	80132d4 <vPortExitCritical>

	return xAlreadyYielded;
 8011f78:	68bb      	ldr	r3, [r7, #8]
}
 8011f7a:	4618      	mov	r0, r3
 8011f7c:	3710      	adds	r7, #16
 8011f7e:	46bd      	mov	sp, r7
 8011f80:	bd80      	pop	{r7, pc}
 8011f82:	bf00      	nop
 8011f84:	24001354 	.word	0x24001354
 8011f88:	2400132c 	.word	0x2400132c
 8011f8c:	240012ec 	.word	0x240012ec
 8011f90:	24001334 	.word	0x24001334
 8011f94:	24000e5c 	.word	0x24000e5c
 8011f98:	24000e58 	.word	0x24000e58
 8011f9c:	24001340 	.word	0x24001340
 8011fa0:	2400133c 	.word	0x2400133c
 8011fa4:	e000ed04 	.word	0xe000ed04

08011fa8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8011fa8:	b480      	push	{r7}
 8011faa:	b083      	sub	sp, #12
 8011fac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8011fae:	4b05      	ldr	r3, [pc, #20]	; (8011fc4 <xTaskGetTickCount+0x1c>)
 8011fb0:	681b      	ldr	r3, [r3, #0]
 8011fb2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8011fb4:	687b      	ldr	r3, [r7, #4]
}
 8011fb6:	4618      	mov	r0, r3
 8011fb8:	370c      	adds	r7, #12
 8011fba:	46bd      	mov	sp, r7
 8011fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fc0:	4770      	bx	lr
 8011fc2:	bf00      	nop
 8011fc4:	24001330 	.word	0x24001330

08011fc8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8011fc8:	b580      	push	{r7, lr}
 8011fca:	b086      	sub	sp, #24
 8011fcc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8011fce:	2300      	movs	r3, #0
 8011fd0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011fd2:	4b4f      	ldr	r3, [pc, #316]	; (8012110 <xTaskIncrementTick+0x148>)
 8011fd4:	681b      	ldr	r3, [r3, #0]
 8011fd6:	2b00      	cmp	r3, #0
 8011fd8:	f040 808f 	bne.w	80120fa <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8011fdc:	4b4d      	ldr	r3, [pc, #308]	; (8012114 <xTaskIncrementTick+0x14c>)
 8011fde:	681b      	ldr	r3, [r3, #0]
 8011fe0:	3301      	adds	r3, #1
 8011fe2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8011fe4:	4a4b      	ldr	r2, [pc, #300]	; (8012114 <xTaskIncrementTick+0x14c>)
 8011fe6:	693b      	ldr	r3, [r7, #16]
 8011fe8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8011fea:	693b      	ldr	r3, [r7, #16]
 8011fec:	2b00      	cmp	r3, #0
 8011fee:	d120      	bne.n	8012032 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8011ff0:	4b49      	ldr	r3, [pc, #292]	; (8012118 <xTaskIncrementTick+0x150>)
 8011ff2:	681b      	ldr	r3, [r3, #0]
 8011ff4:	681b      	ldr	r3, [r3, #0]
 8011ff6:	2b00      	cmp	r3, #0
 8011ff8:	d00a      	beq.n	8012010 <xTaskIncrementTick+0x48>
	__asm volatile
 8011ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011ffe:	f383 8811 	msr	BASEPRI, r3
 8012002:	f3bf 8f6f 	isb	sy
 8012006:	f3bf 8f4f 	dsb	sy
 801200a:	603b      	str	r3, [r7, #0]
}
 801200c:	bf00      	nop
 801200e:	e7fe      	b.n	801200e <xTaskIncrementTick+0x46>
 8012010:	4b41      	ldr	r3, [pc, #260]	; (8012118 <xTaskIncrementTick+0x150>)
 8012012:	681b      	ldr	r3, [r3, #0]
 8012014:	60fb      	str	r3, [r7, #12]
 8012016:	4b41      	ldr	r3, [pc, #260]	; (801211c <xTaskIncrementTick+0x154>)
 8012018:	681b      	ldr	r3, [r3, #0]
 801201a:	4a3f      	ldr	r2, [pc, #252]	; (8012118 <xTaskIncrementTick+0x150>)
 801201c:	6013      	str	r3, [r2, #0]
 801201e:	4a3f      	ldr	r2, [pc, #252]	; (801211c <xTaskIncrementTick+0x154>)
 8012020:	68fb      	ldr	r3, [r7, #12]
 8012022:	6013      	str	r3, [r2, #0]
 8012024:	4b3e      	ldr	r3, [pc, #248]	; (8012120 <xTaskIncrementTick+0x158>)
 8012026:	681b      	ldr	r3, [r3, #0]
 8012028:	3301      	adds	r3, #1
 801202a:	4a3d      	ldr	r2, [pc, #244]	; (8012120 <xTaskIncrementTick+0x158>)
 801202c:	6013      	str	r3, [r2, #0]
 801202e:	f000 fb6f 	bl	8012710 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8012032:	4b3c      	ldr	r3, [pc, #240]	; (8012124 <xTaskIncrementTick+0x15c>)
 8012034:	681b      	ldr	r3, [r3, #0]
 8012036:	693a      	ldr	r2, [r7, #16]
 8012038:	429a      	cmp	r2, r3
 801203a:	d349      	bcc.n	80120d0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801203c:	4b36      	ldr	r3, [pc, #216]	; (8012118 <xTaskIncrementTick+0x150>)
 801203e:	681b      	ldr	r3, [r3, #0]
 8012040:	681b      	ldr	r3, [r3, #0]
 8012042:	2b00      	cmp	r3, #0
 8012044:	d104      	bne.n	8012050 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012046:	4b37      	ldr	r3, [pc, #220]	; (8012124 <xTaskIncrementTick+0x15c>)
 8012048:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801204c:	601a      	str	r2, [r3, #0]
					break;
 801204e:	e03f      	b.n	80120d0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012050:	4b31      	ldr	r3, [pc, #196]	; (8012118 <xTaskIncrementTick+0x150>)
 8012052:	681b      	ldr	r3, [r3, #0]
 8012054:	68db      	ldr	r3, [r3, #12]
 8012056:	68db      	ldr	r3, [r3, #12]
 8012058:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801205a:	68bb      	ldr	r3, [r7, #8]
 801205c:	685b      	ldr	r3, [r3, #4]
 801205e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8012060:	693a      	ldr	r2, [r7, #16]
 8012062:	687b      	ldr	r3, [r7, #4]
 8012064:	429a      	cmp	r2, r3
 8012066:	d203      	bcs.n	8012070 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8012068:	4a2e      	ldr	r2, [pc, #184]	; (8012124 <xTaskIncrementTick+0x15c>)
 801206a:	687b      	ldr	r3, [r7, #4]
 801206c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801206e:	e02f      	b.n	80120d0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012070:	68bb      	ldr	r3, [r7, #8]
 8012072:	3304      	adds	r3, #4
 8012074:	4618      	mov	r0, r3
 8012076:	f7fe fea3 	bl	8010dc0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801207a:	68bb      	ldr	r3, [r7, #8]
 801207c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801207e:	2b00      	cmp	r3, #0
 8012080:	d004      	beq.n	801208c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012082:	68bb      	ldr	r3, [r7, #8]
 8012084:	3318      	adds	r3, #24
 8012086:	4618      	mov	r0, r3
 8012088:	f7fe fe9a 	bl	8010dc0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801208c:	68bb      	ldr	r3, [r7, #8]
 801208e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012090:	4b25      	ldr	r3, [pc, #148]	; (8012128 <xTaskIncrementTick+0x160>)
 8012092:	681b      	ldr	r3, [r3, #0]
 8012094:	429a      	cmp	r2, r3
 8012096:	d903      	bls.n	80120a0 <xTaskIncrementTick+0xd8>
 8012098:	68bb      	ldr	r3, [r7, #8]
 801209a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801209c:	4a22      	ldr	r2, [pc, #136]	; (8012128 <xTaskIncrementTick+0x160>)
 801209e:	6013      	str	r3, [r2, #0]
 80120a0:	68bb      	ldr	r3, [r7, #8]
 80120a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80120a4:	4613      	mov	r3, r2
 80120a6:	009b      	lsls	r3, r3, #2
 80120a8:	4413      	add	r3, r2
 80120aa:	009b      	lsls	r3, r3, #2
 80120ac:	4a1f      	ldr	r2, [pc, #124]	; (801212c <xTaskIncrementTick+0x164>)
 80120ae:	441a      	add	r2, r3
 80120b0:	68bb      	ldr	r3, [r7, #8]
 80120b2:	3304      	adds	r3, #4
 80120b4:	4619      	mov	r1, r3
 80120b6:	4610      	mov	r0, r2
 80120b8:	f7fe fe25 	bl	8010d06 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80120bc:	68bb      	ldr	r3, [r7, #8]
 80120be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80120c0:	4b1b      	ldr	r3, [pc, #108]	; (8012130 <xTaskIncrementTick+0x168>)
 80120c2:	681b      	ldr	r3, [r3, #0]
 80120c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80120c6:	429a      	cmp	r2, r3
 80120c8:	d3b8      	bcc.n	801203c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80120ca:	2301      	movs	r3, #1
 80120cc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80120ce:	e7b5      	b.n	801203c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80120d0:	4b17      	ldr	r3, [pc, #92]	; (8012130 <xTaskIncrementTick+0x168>)
 80120d2:	681b      	ldr	r3, [r3, #0]
 80120d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80120d6:	4915      	ldr	r1, [pc, #84]	; (801212c <xTaskIncrementTick+0x164>)
 80120d8:	4613      	mov	r3, r2
 80120da:	009b      	lsls	r3, r3, #2
 80120dc:	4413      	add	r3, r2
 80120de:	009b      	lsls	r3, r3, #2
 80120e0:	440b      	add	r3, r1
 80120e2:	681b      	ldr	r3, [r3, #0]
 80120e4:	2b01      	cmp	r3, #1
 80120e6:	d901      	bls.n	80120ec <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80120e8:	2301      	movs	r3, #1
 80120ea:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80120ec:	4b11      	ldr	r3, [pc, #68]	; (8012134 <xTaskIncrementTick+0x16c>)
 80120ee:	681b      	ldr	r3, [r3, #0]
 80120f0:	2b00      	cmp	r3, #0
 80120f2:	d007      	beq.n	8012104 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80120f4:	2301      	movs	r3, #1
 80120f6:	617b      	str	r3, [r7, #20]
 80120f8:	e004      	b.n	8012104 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80120fa:	4b0f      	ldr	r3, [pc, #60]	; (8012138 <xTaskIncrementTick+0x170>)
 80120fc:	681b      	ldr	r3, [r3, #0]
 80120fe:	3301      	adds	r3, #1
 8012100:	4a0d      	ldr	r2, [pc, #52]	; (8012138 <xTaskIncrementTick+0x170>)
 8012102:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8012104:	697b      	ldr	r3, [r7, #20]
}
 8012106:	4618      	mov	r0, r3
 8012108:	3718      	adds	r7, #24
 801210a:	46bd      	mov	sp, r7
 801210c:	bd80      	pop	{r7, pc}
 801210e:	bf00      	nop
 8012110:	24001354 	.word	0x24001354
 8012114:	24001330 	.word	0x24001330
 8012118:	240012e4 	.word	0x240012e4
 801211c:	240012e8 	.word	0x240012e8
 8012120:	24001344 	.word	0x24001344
 8012124:	2400134c 	.word	0x2400134c
 8012128:	24001334 	.word	0x24001334
 801212c:	24000e5c 	.word	0x24000e5c
 8012130:	24000e58 	.word	0x24000e58
 8012134:	24001340 	.word	0x24001340
 8012138:	2400133c 	.word	0x2400133c

0801213c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 801213c:	b480      	push	{r7}
 801213e:	b085      	sub	sp, #20
 8012140:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8012142:	4b28      	ldr	r3, [pc, #160]	; (80121e4 <vTaskSwitchContext+0xa8>)
 8012144:	681b      	ldr	r3, [r3, #0]
 8012146:	2b00      	cmp	r3, #0
 8012148:	d003      	beq.n	8012152 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801214a:	4b27      	ldr	r3, [pc, #156]	; (80121e8 <vTaskSwitchContext+0xac>)
 801214c:	2201      	movs	r2, #1
 801214e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8012150:	e041      	b.n	80121d6 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8012152:	4b25      	ldr	r3, [pc, #148]	; (80121e8 <vTaskSwitchContext+0xac>)
 8012154:	2200      	movs	r2, #0
 8012156:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012158:	4b24      	ldr	r3, [pc, #144]	; (80121ec <vTaskSwitchContext+0xb0>)
 801215a:	681b      	ldr	r3, [r3, #0]
 801215c:	60fb      	str	r3, [r7, #12]
 801215e:	e010      	b.n	8012182 <vTaskSwitchContext+0x46>
 8012160:	68fb      	ldr	r3, [r7, #12]
 8012162:	2b00      	cmp	r3, #0
 8012164:	d10a      	bne.n	801217c <vTaskSwitchContext+0x40>
	__asm volatile
 8012166:	f04f 0350 	mov.w	r3, #80	; 0x50
 801216a:	f383 8811 	msr	BASEPRI, r3
 801216e:	f3bf 8f6f 	isb	sy
 8012172:	f3bf 8f4f 	dsb	sy
 8012176:	607b      	str	r3, [r7, #4]
}
 8012178:	bf00      	nop
 801217a:	e7fe      	b.n	801217a <vTaskSwitchContext+0x3e>
 801217c:	68fb      	ldr	r3, [r7, #12]
 801217e:	3b01      	subs	r3, #1
 8012180:	60fb      	str	r3, [r7, #12]
 8012182:	491b      	ldr	r1, [pc, #108]	; (80121f0 <vTaskSwitchContext+0xb4>)
 8012184:	68fa      	ldr	r2, [r7, #12]
 8012186:	4613      	mov	r3, r2
 8012188:	009b      	lsls	r3, r3, #2
 801218a:	4413      	add	r3, r2
 801218c:	009b      	lsls	r3, r3, #2
 801218e:	440b      	add	r3, r1
 8012190:	681b      	ldr	r3, [r3, #0]
 8012192:	2b00      	cmp	r3, #0
 8012194:	d0e4      	beq.n	8012160 <vTaskSwitchContext+0x24>
 8012196:	68fa      	ldr	r2, [r7, #12]
 8012198:	4613      	mov	r3, r2
 801219a:	009b      	lsls	r3, r3, #2
 801219c:	4413      	add	r3, r2
 801219e:	009b      	lsls	r3, r3, #2
 80121a0:	4a13      	ldr	r2, [pc, #76]	; (80121f0 <vTaskSwitchContext+0xb4>)
 80121a2:	4413      	add	r3, r2
 80121a4:	60bb      	str	r3, [r7, #8]
 80121a6:	68bb      	ldr	r3, [r7, #8]
 80121a8:	685b      	ldr	r3, [r3, #4]
 80121aa:	685a      	ldr	r2, [r3, #4]
 80121ac:	68bb      	ldr	r3, [r7, #8]
 80121ae:	605a      	str	r2, [r3, #4]
 80121b0:	68bb      	ldr	r3, [r7, #8]
 80121b2:	685a      	ldr	r2, [r3, #4]
 80121b4:	68bb      	ldr	r3, [r7, #8]
 80121b6:	3308      	adds	r3, #8
 80121b8:	429a      	cmp	r2, r3
 80121ba:	d104      	bne.n	80121c6 <vTaskSwitchContext+0x8a>
 80121bc:	68bb      	ldr	r3, [r7, #8]
 80121be:	685b      	ldr	r3, [r3, #4]
 80121c0:	685a      	ldr	r2, [r3, #4]
 80121c2:	68bb      	ldr	r3, [r7, #8]
 80121c4:	605a      	str	r2, [r3, #4]
 80121c6:	68bb      	ldr	r3, [r7, #8]
 80121c8:	685b      	ldr	r3, [r3, #4]
 80121ca:	68db      	ldr	r3, [r3, #12]
 80121cc:	4a09      	ldr	r2, [pc, #36]	; (80121f4 <vTaskSwitchContext+0xb8>)
 80121ce:	6013      	str	r3, [r2, #0]
 80121d0:	4a06      	ldr	r2, [pc, #24]	; (80121ec <vTaskSwitchContext+0xb0>)
 80121d2:	68fb      	ldr	r3, [r7, #12]
 80121d4:	6013      	str	r3, [r2, #0]
}
 80121d6:	bf00      	nop
 80121d8:	3714      	adds	r7, #20
 80121da:	46bd      	mov	sp, r7
 80121dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121e0:	4770      	bx	lr
 80121e2:	bf00      	nop
 80121e4:	24001354 	.word	0x24001354
 80121e8:	24001340 	.word	0x24001340
 80121ec:	24001334 	.word	0x24001334
 80121f0:	24000e5c 	.word	0x24000e5c
 80121f4:	24000e58 	.word	0x24000e58

080121f8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80121f8:	b580      	push	{r7, lr}
 80121fa:	b084      	sub	sp, #16
 80121fc:	af00      	add	r7, sp, #0
 80121fe:	6078      	str	r0, [r7, #4]
 8012200:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	2b00      	cmp	r3, #0
 8012206:	d10a      	bne.n	801221e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8012208:	f04f 0350 	mov.w	r3, #80	; 0x50
 801220c:	f383 8811 	msr	BASEPRI, r3
 8012210:	f3bf 8f6f 	isb	sy
 8012214:	f3bf 8f4f 	dsb	sy
 8012218:	60fb      	str	r3, [r7, #12]
}
 801221a:	bf00      	nop
 801221c:	e7fe      	b.n	801221c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801221e:	4b07      	ldr	r3, [pc, #28]	; (801223c <vTaskPlaceOnEventList+0x44>)
 8012220:	681b      	ldr	r3, [r3, #0]
 8012222:	3318      	adds	r3, #24
 8012224:	4619      	mov	r1, r3
 8012226:	6878      	ldr	r0, [r7, #4]
 8012228:	f7fe fd91 	bl	8010d4e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801222c:	2101      	movs	r1, #1
 801222e:	6838      	ldr	r0, [r7, #0]
 8012230:	f000 fb32 	bl	8012898 <prvAddCurrentTaskToDelayedList>
}
 8012234:	bf00      	nop
 8012236:	3710      	adds	r7, #16
 8012238:	46bd      	mov	sp, r7
 801223a:	bd80      	pop	{r7, pc}
 801223c:	24000e58 	.word	0x24000e58

08012240 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8012240:	b580      	push	{r7, lr}
 8012242:	b086      	sub	sp, #24
 8012244:	af00      	add	r7, sp, #0
 8012246:	60f8      	str	r0, [r7, #12]
 8012248:	60b9      	str	r1, [r7, #8]
 801224a:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 801224c:	68fb      	ldr	r3, [r7, #12]
 801224e:	2b00      	cmp	r3, #0
 8012250:	d10a      	bne.n	8012268 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 8012252:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012256:	f383 8811 	msr	BASEPRI, r3
 801225a:	f3bf 8f6f 	isb	sy
 801225e:	f3bf 8f4f 	dsb	sy
 8012262:	617b      	str	r3, [r7, #20]
}
 8012264:	bf00      	nop
 8012266:	e7fe      	b.n	8012266 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8012268:	4b11      	ldr	r3, [pc, #68]	; (80122b0 <vTaskPlaceOnUnorderedEventList+0x70>)
 801226a:	681b      	ldr	r3, [r3, #0]
 801226c:	2b00      	cmp	r3, #0
 801226e:	d10a      	bne.n	8012286 <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 8012270:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012274:	f383 8811 	msr	BASEPRI, r3
 8012278:	f3bf 8f6f 	isb	sy
 801227c:	f3bf 8f4f 	dsb	sy
 8012280:	613b      	str	r3, [r7, #16]
}
 8012282:	bf00      	nop
 8012284:	e7fe      	b.n	8012284 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8012286:	4b0b      	ldr	r3, [pc, #44]	; (80122b4 <vTaskPlaceOnUnorderedEventList+0x74>)
 8012288:	681b      	ldr	r3, [r3, #0]
 801228a:	68ba      	ldr	r2, [r7, #8]
 801228c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8012290:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012292:	4b08      	ldr	r3, [pc, #32]	; (80122b4 <vTaskPlaceOnUnorderedEventList+0x74>)
 8012294:	681b      	ldr	r3, [r3, #0]
 8012296:	3318      	adds	r3, #24
 8012298:	4619      	mov	r1, r3
 801229a:	68f8      	ldr	r0, [r7, #12]
 801229c:	f7fe fd33 	bl	8010d06 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80122a0:	2101      	movs	r1, #1
 80122a2:	6878      	ldr	r0, [r7, #4]
 80122a4:	f000 faf8 	bl	8012898 <prvAddCurrentTaskToDelayedList>
}
 80122a8:	bf00      	nop
 80122aa:	3718      	adds	r7, #24
 80122ac:	46bd      	mov	sp, r7
 80122ae:	bd80      	pop	{r7, pc}
 80122b0:	24001354 	.word	0x24001354
 80122b4:	24000e58 	.word	0x24000e58

080122b8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80122b8:	b580      	push	{r7, lr}
 80122ba:	b086      	sub	sp, #24
 80122bc:	af00      	add	r7, sp, #0
 80122be:	60f8      	str	r0, [r7, #12]
 80122c0:	60b9      	str	r1, [r7, #8]
 80122c2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80122c4:	68fb      	ldr	r3, [r7, #12]
 80122c6:	2b00      	cmp	r3, #0
 80122c8:	d10a      	bne.n	80122e0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80122ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80122ce:	f383 8811 	msr	BASEPRI, r3
 80122d2:	f3bf 8f6f 	isb	sy
 80122d6:	f3bf 8f4f 	dsb	sy
 80122da:	617b      	str	r3, [r7, #20]
}
 80122dc:	bf00      	nop
 80122de:	e7fe      	b.n	80122de <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80122e0:	4b0a      	ldr	r3, [pc, #40]	; (801230c <vTaskPlaceOnEventListRestricted+0x54>)
 80122e2:	681b      	ldr	r3, [r3, #0]
 80122e4:	3318      	adds	r3, #24
 80122e6:	4619      	mov	r1, r3
 80122e8:	68f8      	ldr	r0, [r7, #12]
 80122ea:	f7fe fd0c 	bl	8010d06 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80122ee:	687b      	ldr	r3, [r7, #4]
 80122f0:	2b00      	cmp	r3, #0
 80122f2:	d002      	beq.n	80122fa <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80122f4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80122f8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80122fa:	6879      	ldr	r1, [r7, #4]
 80122fc:	68b8      	ldr	r0, [r7, #8]
 80122fe:	f000 facb 	bl	8012898 <prvAddCurrentTaskToDelayedList>
	}
 8012302:	bf00      	nop
 8012304:	3718      	adds	r7, #24
 8012306:	46bd      	mov	sp, r7
 8012308:	bd80      	pop	{r7, pc}
 801230a:	bf00      	nop
 801230c:	24000e58 	.word	0x24000e58

08012310 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8012310:	b580      	push	{r7, lr}
 8012312:	b086      	sub	sp, #24
 8012314:	af00      	add	r7, sp, #0
 8012316:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012318:	687b      	ldr	r3, [r7, #4]
 801231a:	68db      	ldr	r3, [r3, #12]
 801231c:	68db      	ldr	r3, [r3, #12]
 801231e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8012320:	693b      	ldr	r3, [r7, #16]
 8012322:	2b00      	cmp	r3, #0
 8012324:	d10a      	bne.n	801233c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8012326:	f04f 0350 	mov.w	r3, #80	; 0x50
 801232a:	f383 8811 	msr	BASEPRI, r3
 801232e:	f3bf 8f6f 	isb	sy
 8012332:	f3bf 8f4f 	dsb	sy
 8012336:	60fb      	str	r3, [r7, #12]
}
 8012338:	bf00      	nop
 801233a:	e7fe      	b.n	801233a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801233c:	693b      	ldr	r3, [r7, #16]
 801233e:	3318      	adds	r3, #24
 8012340:	4618      	mov	r0, r3
 8012342:	f7fe fd3d 	bl	8010dc0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012346:	4b1e      	ldr	r3, [pc, #120]	; (80123c0 <xTaskRemoveFromEventList+0xb0>)
 8012348:	681b      	ldr	r3, [r3, #0]
 801234a:	2b00      	cmp	r3, #0
 801234c:	d11d      	bne.n	801238a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801234e:	693b      	ldr	r3, [r7, #16]
 8012350:	3304      	adds	r3, #4
 8012352:	4618      	mov	r0, r3
 8012354:	f7fe fd34 	bl	8010dc0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8012358:	693b      	ldr	r3, [r7, #16]
 801235a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801235c:	4b19      	ldr	r3, [pc, #100]	; (80123c4 <xTaskRemoveFromEventList+0xb4>)
 801235e:	681b      	ldr	r3, [r3, #0]
 8012360:	429a      	cmp	r2, r3
 8012362:	d903      	bls.n	801236c <xTaskRemoveFromEventList+0x5c>
 8012364:	693b      	ldr	r3, [r7, #16]
 8012366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012368:	4a16      	ldr	r2, [pc, #88]	; (80123c4 <xTaskRemoveFromEventList+0xb4>)
 801236a:	6013      	str	r3, [r2, #0]
 801236c:	693b      	ldr	r3, [r7, #16]
 801236e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012370:	4613      	mov	r3, r2
 8012372:	009b      	lsls	r3, r3, #2
 8012374:	4413      	add	r3, r2
 8012376:	009b      	lsls	r3, r3, #2
 8012378:	4a13      	ldr	r2, [pc, #76]	; (80123c8 <xTaskRemoveFromEventList+0xb8>)
 801237a:	441a      	add	r2, r3
 801237c:	693b      	ldr	r3, [r7, #16]
 801237e:	3304      	adds	r3, #4
 8012380:	4619      	mov	r1, r3
 8012382:	4610      	mov	r0, r2
 8012384:	f7fe fcbf 	bl	8010d06 <vListInsertEnd>
 8012388:	e005      	b.n	8012396 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801238a:	693b      	ldr	r3, [r7, #16]
 801238c:	3318      	adds	r3, #24
 801238e:	4619      	mov	r1, r3
 8012390:	480e      	ldr	r0, [pc, #56]	; (80123cc <xTaskRemoveFromEventList+0xbc>)
 8012392:	f7fe fcb8 	bl	8010d06 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012396:	693b      	ldr	r3, [r7, #16]
 8012398:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801239a:	4b0d      	ldr	r3, [pc, #52]	; (80123d0 <xTaskRemoveFromEventList+0xc0>)
 801239c:	681b      	ldr	r3, [r3, #0]
 801239e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80123a0:	429a      	cmp	r2, r3
 80123a2:	d905      	bls.n	80123b0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80123a4:	2301      	movs	r3, #1
 80123a6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80123a8:	4b0a      	ldr	r3, [pc, #40]	; (80123d4 <xTaskRemoveFromEventList+0xc4>)
 80123aa:	2201      	movs	r2, #1
 80123ac:	601a      	str	r2, [r3, #0]
 80123ae:	e001      	b.n	80123b4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80123b0:	2300      	movs	r3, #0
 80123b2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80123b4:	697b      	ldr	r3, [r7, #20]
}
 80123b6:	4618      	mov	r0, r3
 80123b8:	3718      	adds	r7, #24
 80123ba:	46bd      	mov	sp, r7
 80123bc:	bd80      	pop	{r7, pc}
 80123be:	bf00      	nop
 80123c0:	24001354 	.word	0x24001354
 80123c4:	24001334 	.word	0x24001334
 80123c8:	24000e5c 	.word	0x24000e5c
 80123cc:	240012ec 	.word	0x240012ec
 80123d0:	24000e58 	.word	0x24000e58
 80123d4:	24001340 	.word	0x24001340

080123d8 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 80123d8:	b580      	push	{r7, lr}
 80123da:	b086      	sub	sp, #24
 80123dc:	af00      	add	r7, sp, #0
 80123de:	6078      	str	r0, [r7, #4]
 80123e0:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 80123e2:	4b29      	ldr	r3, [pc, #164]	; (8012488 <vTaskRemoveFromUnorderedEventList+0xb0>)
 80123e4:	681b      	ldr	r3, [r3, #0]
 80123e6:	2b00      	cmp	r3, #0
 80123e8:	d10a      	bne.n	8012400 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 80123ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80123ee:	f383 8811 	msr	BASEPRI, r3
 80123f2:	f3bf 8f6f 	isb	sy
 80123f6:	f3bf 8f4f 	dsb	sy
 80123fa:	613b      	str	r3, [r7, #16]
}
 80123fc:	bf00      	nop
 80123fe:	e7fe      	b.n	80123fe <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8012400:	683b      	ldr	r3, [r7, #0]
 8012402:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801240a:	687b      	ldr	r3, [r7, #4]
 801240c:	68db      	ldr	r3, [r3, #12]
 801240e:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8012410:	697b      	ldr	r3, [r7, #20]
 8012412:	2b00      	cmp	r3, #0
 8012414:	d10a      	bne.n	801242c <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 8012416:	f04f 0350 	mov.w	r3, #80	; 0x50
 801241a:	f383 8811 	msr	BASEPRI, r3
 801241e:	f3bf 8f6f 	isb	sy
 8012422:	f3bf 8f4f 	dsb	sy
 8012426:	60fb      	str	r3, [r7, #12]
}
 8012428:	bf00      	nop
 801242a:	e7fe      	b.n	801242a <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 801242c:	6878      	ldr	r0, [r7, #4]
 801242e:	f7fe fcc7 	bl	8010dc0 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8012432:	697b      	ldr	r3, [r7, #20]
 8012434:	3304      	adds	r3, #4
 8012436:	4618      	mov	r0, r3
 8012438:	f7fe fcc2 	bl	8010dc0 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 801243c:	697b      	ldr	r3, [r7, #20]
 801243e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012440:	4b12      	ldr	r3, [pc, #72]	; (801248c <vTaskRemoveFromUnorderedEventList+0xb4>)
 8012442:	681b      	ldr	r3, [r3, #0]
 8012444:	429a      	cmp	r2, r3
 8012446:	d903      	bls.n	8012450 <vTaskRemoveFromUnorderedEventList+0x78>
 8012448:	697b      	ldr	r3, [r7, #20]
 801244a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801244c:	4a0f      	ldr	r2, [pc, #60]	; (801248c <vTaskRemoveFromUnorderedEventList+0xb4>)
 801244e:	6013      	str	r3, [r2, #0]
 8012450:	697b      	ldr	r3, [r7, #20]
 8012452:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012454:	4613      	mov	r3, r2
 8012456:	009b      	lsls	r3, r3, #2
 8012458:	4413      	add	r3, r2
 801245a:	009b      	lsls	r3, r3, #2
 801245c:	4a0c      	ldr	r2, [pc, #48]	; (8012490 <vTaskRemoveFromUnorderedEventList+0xb8>)
 801245e:	441a      	add	r2, r3
 8012460:	697b      	ldr	r3, [r7, #20]
 8012462:	3304      	adds	r3, #4
 8012464:	4619      	mov	r1, r3
 8012466:	4610      	mov	r0, r2
 8012468:	f7fe fc4d 	bl	8010d06 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801246c:	697b      	ldr	r3, [r7, #20]
 801246e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012470:	4b08      	ldr	r3, [pc, #32]	; (8012494 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8012472:	681b      	ldr	r3, [r3, #0]
 8012474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012476:	429a      	cmp	r2, r3
 8012478:	d902      	bls.n	8012480 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 801247a:	4b07      	ldr	r3, [pc, #28]	; (8012498 <vTaskRemoveFromUnorderedEventList+0xc0>)
 801247c:	2201      	movs	r2, #1
 801247e:	601a      	str	r2, [r3, #0]
	}
}
 8012480:	bf00      	nop
 8012482:	3718      	adds	r7, #24
 8012484:	46bd      	mov	sp, r7
 8012486:	bd80      	pop	{r7, pc}
 8012488:	24001354 	.word	0x24001354
 801248c:	24001334 	.word	0x24001334
 8012490:	24000e5c 	.word	0x24000e5c
 8012494:	24000e58 	.word	0x24000e58
 8012498:	24001340 	.word	0x24001340

0801249c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 801249c:	b480      	push	{r7}
 801249e:	b083      	sub	sp, #12
 80124a0:	af00      	add	r7, sp, #0
 80124a2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80124a4:	4b06      	ldr	r3, [pc, #24]	; (80124c0 <vTaskInternalSetTimeOutState+0x24>)
 80124a6:	681a      	ldr	r2, [r3, #0]
 80124a8:	687b      	ldr	r3, [r7, #4]
 80124aa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80124ac:	4b05      	ldr	r3, [pc, #20]	; (80124c4 <vTaskInternalSetTimeOutState+0x28>)
 80124ae:	681a      	ldr	r2, [r3, #0]
 80124b0:	687b      	ldr	r3, [r7, #4]
 80124b2:	605a      	str	r2, [r3, #4]
}
 80124b4:	bf00      	nop
 80124b6:	370c      	adds	r7, #12
 80124b8:	46bd      	mov	sp, r7
 80124ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124be:	4770      	bx	lr
 80124c0:	24001344 	.word	0x24001344
 80124c4:	24001330 	.word	0x24001330

080124c8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80124c8:	b580      	push	{r7, lr}
 80124ca:	b088      	sub	sp, #32
 80124cc:	af00      	add	r7, sp, #0
 80124ce:	6078      	str	r0, [r7, #4]
 80124d0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80124d2:	687b      	ldr	r3, [r7, #4]
 80124d4:	2b00      	cmp	r3, #0
 80124d6:	d10a      	bne.n	80124ee <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80124d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80124dc:	f383 8811 	msr	BASEPRI, r3
 80124e0:	f3bf 8f6f 	isb	sy
 80124e4:	f3bf 8f4f 	dsb	sy
 80124e8:	613b      	str	r3, [r7, #16]
}
 80124ea:	bf00      	nop
 80124ec:	e7fe      	b.n	80124ec <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80124ee:	683b      	ldr	r3, [r7, #0]
 80124f0:	2b00      	cmp	r3, #0
 80124f2:	d10a      	bne.n	801250a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80124f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80124f8:	f383 8811 	msr	BASEPRI, r3
 80124fc:	f3bf 8f6f 	isb	sy
 8012500:	f3bf 8f4f 	dsb	sy
 8012504:	60fb      	str	r3, [r7, #12]
}
 8012506:	bf00      	nop
 8012508:	e7fe      	b.n	8012508 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 801250a:	f000 feb3 	bl	8013274 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801250e:	4b1d      	ldr	r3, [pc, #116]	; (8012584 <xTaskCheckForTimeOut+0xbc>)
 8012510:	681b      	ldr	r3, [r3, #0]
 8012512:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8012514:	687b      	ldr	r3, [r7, #4]
 8012516:	685b      	ldr	r3, [r3, #4]
 8012518:	69ba      	ldr	r2, [r7, #24]
 801251a:	1ad3      	subs	r3, r2, r3
 801251c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801251e:	683b      	ldr	r3, [r7, #0]
 8012520:	681b      	ldr	r3, [r3, #0]
 8012522:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012526:	d102      	bne.n	801252e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8012528:	2300      	movs	r3, #0
 801252a:	61fb      	str	r3, [r7, #28]
 801252c:	e023      	b.n	8012576 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801252e:	687b      	ldr	r3, [r7, #4]
 8012530:	681a      	ldr	r2, [r3, #0]
 8012532:	4b15      	ldr	r3, [pc, #84]	; (8012588 <xTaskCheckForTimeOut+0xc0>)
 8012534:	681b      	ldr	r3, [r3, #0]
 8012536:	429a      	cmp	r2, r3
 8012538:	d007      	beq.n	801254a <xTaskCheckForTimeOut+0x82>
 801253a:	687b      	ldr	r3, [r7, #4]
 801253c:	685b      	ldr	r3, [r3, #4]
 801253e:	69ba      	ldr	r2, [r7, #24]
 8012540:	429a      	cmp	r2, r3
 8012542:	d302      	bcc.n	801254a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8012544:	2301      	movs	r3, #1
 8012546:	61fb      	str	r3, [r7, #28]
 8012548:	e015      	b.n	8012576 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801254a:	683b      	ldr	r3, [r7, #0]
 801254c:	681b      	ldr	r3, [r3, #0]
 801254e:	697a      	ldr	r2, [r7, #20]
 8012550:	429a      	cmp	r2, r3
 8012552:	d20b      	bcs.n	801256c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8012554:	683b      	ldr	r3, [r7, #0]
 8012556:	681a      	ldr	r2, [r3, #0]
 8012558:	697b      	ldr	r3, [r7, #20]
 801255a:	1ad2      	subs	r2, r2, r3
 801255c:	683b      	ldr	r3, [r7, #0]
 801255e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8012560:	6878      	ldr	r0, [r7, #4]
 8012562:	f7ff ff9b 	bl	801249c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8012566:	2300      	movs	r3, #0
 8012568:	61fb      	str	r3, [r7, #28]
 801256a:	e004      	b.n	8012576 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 801256c:	683b      	ldr	r3, [r7, #0]
 801256e:	2200      	movs	r2, #0
 8012570:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8012572:	2301      	movs	r3, #1
 8012574:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8012576:	f000 fead 	bl	80132d4 <vPortExitCritical>

	return xReturn;
 801257a:	69fb      	ldr	r3, [r7, #28]
}
 801257c:	4618      	mov	r0, r3
 801257e:	3720      	adds	r7, #32
 8012580:	46bd      	mov	sp, r7
 8012582:	bd80      	pop	{r7, pc}
 8012584:	24001330 	.word	0x24001330
 8012588:	24001344 	.word	0x24001344

0801258c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 801258c:	b480      	push	{r7}
 801258e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8012590:	4b03      	ldr	r3, [pc, #12]	; (80125a0 <vTaskMissedYield+0x14>)
 8012592:	2201      	movs	r2, #1
 8012594:	601a      	str	r2, [r3, #0]
}
 8012596:	bf00      	nop
 8012598:	46bd      	mov	sp, r7
 801259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801259e:	4770      	bx	lr
 80125a0:	24001340 	.word	0x24001340

080125a4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80125a4:	b580      	push	{r7, lr}
 80125a6:	b082      	sub	sp, #8
 80125a8:	af00      	add	r7, sp, #0
 80125aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80125ac:	f000 f852 	bl	8012654 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80125b0:	4b06      	ldr	r3, [pc, #24]	; (80125cc <prvIdleTask+0x28>)
 80125b2:	681b      	ldr	r3, [r3, #0]
 80125b4:	2b01      	cmp	r3, #1
 80125b6:	d9f9      	bls.n	80125ac <prvIdleTask+0x8>
			{
				taskYIELD();
 80125b8:	4b05      	ldr	r3, [pc, #20]	; (80125d0 <prvIdleTask+0x2c>)
 80125ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80125be:	601a      	str	r2, [r3, #0]
 80125c0:	f3bf 8f4f 	dsb	sy
 80125c4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80125c8:	e7f0      	b.n	80125ac <prvIdleTask+0x8>
 80125ca:	bf00      	nop
 80125cc:	24000e5c 	.word	0x24000e5c
 80125d0:	e000ed04 	.word	0xe000ed04

080125d4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80125d4:	b580      	push	{r7, lr}
 80125d6:	b082      	sub	sp, #8
 80125d8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80125da:	2300      	movs	r3, #0
 80125dc:	607b      	str	r3, [r7, #4]
 80125de:	e00c      	b.n	80125fa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80125e0:	687a      	ldr	r2, [r7, #4]
 80125e2:	4613      	mov	r3, r2
 80125e4:	009b      	lsls	r3, r3, #2
 80125e6:	4413      	add	r3, r2
 80125e8:	009b      	lsls	r3, r3, #2
 80125ea:	4a12      	ldr	r2, [pc, #72]	; (8012634 <prvInitialiseTaskLists+0x60>)
 80125ec:	4413      	add	r3, r2
 80125ee:	4618      	mov	r0, r3
 80125f0:	f7fe fb5c 	bl	8010cac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80125f4:	687b      	ldr	r3, [r7, #4]
 80125f6:	3301      	adds	r3, #1
 80125f8:	607b      	str	r3, [r7, #4]
 80125fa:	687b      	ldr	r3, [r7, #4]
 80125fc:	2b37      	cmp	r3, #55	; 0x37
 80125fe:	d9ef      	bls.n	80125e0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8012600:	480d      	ldr	r0, [pc, #52]	; (8012638 <prvInitialiseTaskLists+0x64>)
 8012602:	f7fe fb53 	bl	8010cac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8012606:	480d      	ldr	r0, [pc, #52]	; (801263c <prvInitialiseTaskLists+0x68>)
 8012608:	f7fe fb50 	bl	8010cac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 801260c:	480c      	ldr	r0, [pc, #48]	; (8012640 <prvInitialiseTaskLists+0x6c>)
 801260e:	f7fe fb4d 	bl	8010cac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8012612:	480c      	ldr	r0, [pc, #48]	; (8012644 <prvInitialiseTaskLists+0x70>)
 8012614:	f7fe fb4a 	bl	8010cac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8012618:	480b      	ldr	r0, [pc, #44]	; (8012648 <prvInitialiseTaskLists+0x74>)
 801261a:	f7fe fb47 	bl	8010cac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801261e:	4b0b      	ldr	r3, [pc, #44]	; (801264c <prvInitialiseTaskLists+0x78>)
 8012620:	4a05      	ldr	r2, [pc, #20]	; (8012638 <prvInitialiseTaskLists+0x64>)
 8012622:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8012624:	4b0a      	ldr	r3, [pc, #40]	; (8012650 <prvInitialiseTaskLists+0x7c>)
 8012626:	4a05      	ldr	r2, [pc, #20]	; (801263c <prvInitialiseTaskLists+0x68>)
 8012628:	601a      	str	r2, [r3, #0]
}
 801262a:	bf00      	nop
 801262c:	3708      	adds	r7, #8
 801262e:	46bd      	mov	sp, r7
 8012630:	bd80      	pop	{r7, pc}
 8012632:	bf00      	nop
 8012634:	24000e5c 	.word	0x24000e5c
 8012638:	240012bc 	.word	0x240012bc
 801263c:	240012d0 	.word	0x240012d0
 8012640:	240012ec 	.word	0x240012ec
 8012644:	24001300 	.word	0x24001300
 8012648:	24001318 	.word	0x24001318
 801264c:	240012e4 	.word	0x240012e4
 8012650:	240012e8 	.word	0x240012e8

08012654 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8012654:	b580      	push	{r7, lr}
 8012656:	b082      	sub	sp, #8
 8012658:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801265a:	e019      	b.n	8012690 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 801265c:	f000 fe0a 	bl	8013274 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012660:	4b10      	ldr	r3, [pc, #64]	; (80126a4 <prvCheckTasksWaitingTermination+0x50>)
 8012662:	68db      	ldr	r3, [r3, #12]
 8012664:	68db      	ldr	r3, [r3, #12]
 8012666:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012668:	687b      	ldr	r3, [r7, #4]
 801266a:	3304      	adds	r3, #4
 801266c:	4618      	mov	r0, r3
 801266e:	f7fe fba7 	bl	8010dc0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8012672:	4b0d      	ldr	r3, [pc, #52]	; (80126a8 <prvCheckTasksWaitingTermination+0x54>)
 8012674:	681b      	ldr	r3, [r3, #0]
 8012676:	3b01      	subs	r3, #1
 8012678:	4a0b      	ldr	r2, [pc, #44]	; (80126a8 <prvCheckTasksWaitingTermination+0x54>)
 801267a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 801267c:	4b0b      	ldr	r3, [pc, #44]	; (80126ac <prvCheckTasksWaitingTermination+0x58>)
 801267e:	681b      	ldr	r3, [r3, #0]
 8012680:	3b01      	subs	r3, #1
 8012682:	4a0a      	ldr	r2, [pc, #40]	; (80126ac <prvCheckTasksWaitingTermination+0x58>)
 8012684:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8012686:	f000 fe25 	bl	80132d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801268a:	6878      	ldr	r0, [r7, #4]
 801268c:	f000 f810 	bl	80126b0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012690:	4b06      	ldr	r3, [pc, #24]	; (80126ac <prvCheckTasksWaitingTermination+0x58>)
 8012692:	681b      	ldr	r3, [r3, #0]
 8012694:	2b00      	cmp	r3, #0
 8012696:	d1e1      	bne.n	801265c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8012698:	bf00      	nop
 801269a:	bf00      	nop
 801269c:	3708      	adds	r7, #8
 801269e:	46bd      	mov	sp, r7
 80126a0:	bd80      	pop	{r7, pc}
 80126a2:	bf00      	nop
 80126a4:	24001300 	.word	0x24001300
 80126a8:	2400132c 	.word	0x2400132c
 80126ac:	24001314 	.word	0x24001314

080126b0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80126b0:	b580      	push	{r7, lr}
 80126b2:	b084      	sub	sp, #16
 80126b4:	af00      	add	r7, sp, #0
 80126b6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80126be:	2b00      	cmp	r3, #0
 80126c0:	d108      	bne.n	80126d4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80126c2:	687b      	ldr	r3, [r7, #4]
 80126c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80126c6:	4618      	mov	r0, r3
 80126c8:	f000 ffc2 	bl	8013650 <vPortFree>
				vPortFree( pxTCB );
 80126cc:	6878      	ldr	r0, [r7, #4]
 80126ce:	f000 ffbf 	bl	8013650 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80126d2:	e018      	b.n	8012706 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80126d4:	687b      	ldr	r3, [r7, #4]
 80126d6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80126da:	2b01      	cmp	r3, #1
 80126dc:	d103      	bne.n	80126e6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80126de:	6878      	ldr	r0, [r7, #4]
 80126e0:	f000 ffb6 	bl	8013650 <vPortFree>
	}
 80126e4:	e00f      	b.n	8012706 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80126e6:	687b      	ldr	r3, [r7, #4]
 80126e8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80126ec:	2b02      	cmp	r3, #2
 80126ee:	d00a      	beq.n	8012706 <prvDeleteTCB+0x56>
	__asm volatile
 80126f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80126f4:	f383 8811 	msr	BASEPRI, r3
 80126f8:	f3bf 8f6f 	isb	sy
 80126fc:	f3bf 8f4f 	dsb	sy
 8012700:	60fb      	str	r3, [r7, #12]
}
 8012702:	bf00      	nop
 8012704:	e7fe      	b.n	8012704 <prvDeleteTCB+0x54>
	}
 8012706:	bf00      	nop
 8012708:	3710      	adds	r7, #16
 801270a:	46bd      	mov	sp, r7
 801270c:	bd80      	pop	{r7, pc}
	...

08012710 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8012710:	b480      	push	{r7}
 8012712:	b083      	sub	sp, #12
 8012714:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012716:	4b0c      	ldr	r3, [pc, #48]	; (8012748 <prvResetNextTaskUnblockTime+0x38>)
 8012718:	681b      	ldr	r3, [r3, #0]
 801271a:	681b      	ldr	r3, [r3, #0]
 801271c:	2b00      	cmp	r3, #0
 801271e:	d104      	bne.n	801272a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8012720:	4b0a      	ldr	r3, [pc, #40]	; (801274c <prvResetNextTaskUnblockTime+0x3c>)
 8012722:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012726:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8012728:	e008      	b.n	801273c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801272a:	4b07      	ldr	r3, [pc, #28]	; (8012748 <prvResetNextTaskUnblockTime+0x38>)
 801272c:	681b      	ldr	r3, [r3, #0]
 801272e:	68db      	ldr	r3, [r3, #12]
 8012730:	68db      	ldr	r3, [r3, #12]
 8012732:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8012734:	687b      	ldr	r3, [r7, #4]
 8012736:	685b      	ldr	r3, [r3, #4]
 8012738:	4a04      	ldr	r2, [pc, #16]	; (801274c <prvResetNextTaskUnblockTime+0x3c>)
 801273a:	6013      	str	r3, [r2, #0]
}
 801273c:	bf00      	nop
 801273e:	370c      	adds	r7, #12
 8012740:	46bd      	mov	sp, r7
 8012742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012746:	4770      	bx	lr
 8012748:	240012e4 	.word	0x240012e4
 801274c:	2400134c 	.word	0x2400134c

08012750 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8012750:	b480      	push	{r7}
 8012752:	b083      	sub	sp, #12
 8012754:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8012756:	4b0b      	ldr	r3, [pc, #44]	; (8012784 <xTaskGetSchedulerState+0x34>)
 8012758:	681b      	ldr	r3, [r3, #0]
 801275a:	2b00      	cmp	r3, #0
 801275c:	d102      	bne.n	8012764 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801275e:	2301      	movs	r3, #1
 8012760:	607b      	str	r3, [r7, #4]
 8012762:	e008      	b.n	8012776 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012764:	4b08      	ldr	r3, [pc, #32]	; (8012788 <xTaskGetSchedulerState+0x38>)
 8012766:	681b      	ldr	r3, [r3, #0]
 8012768:	2b00      	cmp	r3, #0
 801276a:	d102      	bne.n	8012772 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 801276c:	2302      	movs	r3, #2
 801276e:	607b      	str	r3, [r7, #4]
 8012770:	e001      	b.n	8012776 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8012772:	2300      	movs	r3, #0
 8012774:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8012776:	687b      	ldr	r3, [r7, #4]
	}
 8012778:	4618      	mov	r0, r3
 801277a:	370c      	adds	r7, #12
 801277c:	46bd      	mov	sp, r7
 801277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012782:	4770      	bx	lr
 8012784:	24001338 	.word	0x24001338
 8012788:	24001354 	.word	0x24001354

0801278c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801278c:	b580      	push	{r7, lr}
 801278e:	b086      	sub	sp, #24
 8012790:	af00      	add	r7, sp, #0
 8012792:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8012794:	687b      	ldr	r3, [r7, #4]
 8012796:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8012798:	2300      	movs	r3, #0
 801279a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801279c:	687b      	ldr	r3, [r7, #4]
 801279e:	2b00      	cmp	r3, #0
 80127a0:	d056      	beq.n	8012850 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80127a2:	4b2e      	ldr	r3, [pc, #184]	; (801285c <xTaskPriorityDisinherit+0xd0>)
 80127a4:	681b      	ldr	r3, [r3, #0]
 80127a6:	693a      	ldr	r2, [r7, #16]
 80127a8:	429a      	cmp	r2, r3
 80127aa:	d00a      	beq.n	80127c2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80127ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80127b0:	f383 8811 	msr	BASEPRI, r3
 80127b4:	f3bf 8f6f 	isb	sy
 80127b8:	f3bf 8f4f 	dsb	sy
 80127bc:	60fb      	str	r3, [r7, #12]
}
 80127be:	bf00      	nop
 80127c0:	e7fe      	b.n	80127c0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80127c2:	693b      	ldr	r3, [r7, #16]
 80127c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80127c6:	2b00      	cmp	r3, #0
 80127c8:	d10a      	bne.n	80127e0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80127ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80127ce:	f383 8811 	msr	BASEPRI, r3
 80127d2:	f3bf 8f6f 	isb	sy
 80127d6:	f3bf 8f4f 	dsb	sy
 80127da:	60bb      	str	r3, [r7, #8]
}
 80127dc:	bf00      	nop
 80127de:	e7fe      	b.n	80127de <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80127e0:	693b      	ldr	r3, [r7, #16]
 80127e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80127e4:	1e5a      	subs	r2, r3, #1
 80127e6:	693b      	ldr	r3, [r7, #16]
 80127e8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80127ea:	693b      	ldr	r3, [r7, #16]
 80127ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80127ee:	693b      	ldr	r3, [r7, #16]
 80127f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80127f2:	429a      	cmp	r2, r3
 80127f4:	d02c      	beq.n	8012850 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80127f6:	693b      	ldr	r3, [r7, #16]
 80127f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80127fa:	2b00      	cmp	r3, #0
 80127fc:	d128      	bne.n	8012850 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80127fe:	693b      	ldr	r3, [r7, #16]
 8012800:	3304      	adds	r3, #4
 8012802:	4618      	mov	r0, r3
 8012804:	f7fe fadc 	bl	8010dc0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8012808:	693b      	ldr	r3, [r7, #16]
 801280a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801280c:	693b      	ldr	r3, [r7, #16]
 801280e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012810:	693b      	ldr	r3, [r7, #16]
 8012812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012814:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8012818:	693b      	ldr	r3, [r7, #16]
 801281a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801281c:	693b      	ldr	r3, [r7, #16]
 801281e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012820:	4b0f      	ldr	r3, [pc, #60]	; (8012860 <xTaskPriorityDisinherit+0xd4>)
 8012822:	681b      	ldr	r3, [r3, #0]
 8012824:	429a      	cmp	r2, r3
 8012826:	d903      	bls.n	8012830 <xTaskPriorityDisinherit+0xa4>
 8012828:	693b      	ldr	r3, [r7, #16]
 801282a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801282c:	4a0c      	ldr	r2, [pc, #48]	; (8012860 <xTaskPriorityDisinherit+0xd4>)
 801282e:	6013      	str	r3, [r2, #0]
 8012830:	693b      	ldr	r3, [r7, #16]
 8012832:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012834:	4613      	mov	r3, r2
 8012836:	009b      	lsls	r3, r3, #2
 8012838:	4413      	add	r3, r2
 801283a:	009b      	lsls	r3, r3, #2
 801283c:	4a09      	ldr	r2, [pc, #36]	; (8012864 <xTaskPriorityDisinherit+0xd8>)
 801283e:	441a      	add	r2, r3
 8012840:	693b      	ldr	r3, [r7, #16]
 8012842:	3304      	adds	r3, #4
 8012844:	4619      	mov	r1, r3
 8012846:	4610      	mov	r0, r2
 8012848:	f7fe fa5d 	bl	8010d06 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 801284c:	2301      	movs	r3, #1
 801284e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8012850:	697b      	ldr	r3, [r7, #20]
	}
 8012852:	4618      	mov	r0, r3
 8012854:	3718      	adds	r7, #24
 8012856:	46bd      	mov	sp, r7
 8012858:	bd80      	pop	{r7, pc}
 801285a:	bf00      	nop
 801285c:	24000e58 	.word	0x24000e58
 8012860:	24001334 	.word	0x24001334
 8012864:	24000e5c 	.word	0x24000e5c

08012868 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8012868:	b480      	push	{r7}
 801286a:	b083      	sub	sp, #12
 801286c:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 801286e:	4b09      	ldr	r3, [pc, #36]	; (8012894 <uxTaskResetEventItemValue+0x2c>)
 8012870:	681b      	ldr	r3, [r3, #0]
 8012872:	699b      	ldr	r3, [r3, #24]
 8012874:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012876:	4b07      	ldr	r3, [pc, #28]	; (8012894 <uxTaskResetEventItemValue+0x2c>)
 8012878:	681b      	ldr	r3, [r3, #0]
 801287a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801287c:	4b05      	ldr	r3, [pc, #20]	; (8012894 <uxTaskResetEventItemValue+0x2c>)
 801287e:	681b      	ldr	r3, [r3, #0]
 8012880:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 8012884:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8012886:	687b      	ldr	r3, [r7, #4]
}
 8012888:	4618      	mov	r0, r3
 801288a:	370c      	adds	r7, #12
 801288c:	46bd      	mov	sp, r7
 801288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012892:	4770      	bx	lr
 8012894:	24000e58 	.word	0x24000e58

08012898 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8012898:	b580      	push	{r7, lr}
 801289a:	b084      	sub	sp, #16
 801289c:	af00      	add	r7, sp, #0
 801289e:	6078      	str	r0, [r7, #4]
 80128a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80128a2:	4b21      	ldr	r3, [pc, #132]	; (8012928 <prvAddCurrentTaskToDelayedList+0x90>)
 80128a4:	681b      	ldr	r3, [r3, #0]
 80128a6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80128a8:	4b20      	ldr	r3, [pc, #128]	; (801292c <prvAddCurrentTaskToDelayedList+0x94>)
 80128aa:	681b      	ldr	r3, [r3, #0]
 80128ac:	3304      	adds	r3, #4
 80128ae:	4618      	mov	r0, r3
 80128b0:	f7fe fa86 	bl	8010dc0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80128b4:	687b      	ldr	r3, [r7, #4]
 80128b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80128ba:	d10a      	bne.n	80128d2 <prvAddCurrentTaskToDelayedList+0x3a>
 80128bc:	683b      	ldr	r3, [r7, #0]
 80128be:	2b00      	cmp	r3, #0
 80128c0:	d007      	beq.n	80128d2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80128c2:	4b1a      	ldr	r3, [pc, #104]	; (801292c <prvAddCurrentTaskToDelayedList+0x94>)
 80128c4:	681b      	ldr	r3, [r3, #0]
 80128c6:	3304      	adds	r3, #4
 80128c8:	4619      	mov	r1, r3
 80128ca:	4819      	ldr	r0, [pc, #100]	; (8012930 <prvAddCurrentTaskToDelayedList+0x98>)
 80128cc:	f7fe fa1b 	bl	8010d06 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80128d0:	e026      	b.n	8012920 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80128d2:	68fa      	ldr	r2, [r7, #12]
 80128d4:	687b      	ldr	r3, [r7, #4]
 80128d6:	4413      	add	r3, r2
 80128d8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80128da:	4b14      	ldr	r3, [pc, #80]	; (801292c <prvAddCurrentTaskToDelayedList+0x94>)
 80128dc:	681b      	ldr	r3, [r3, #0]
 80128de:	68ba      	ldr	r2, [r7, #8]
 80128e0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80128e2:	68ba      	ldr	r2, [r7, #8]
 80128e4:	68fb      	ldr	r3, [r7, #12]
 80128e6:	429a      	cmp	r2, r3
 80128e8:	d209      	bcs.n	80128fe <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80128ea:	4b12      	ldr	r3, [pc, #72]	; (8012934 <prvAddCurrentTaskToDelayedList+0x9c>)
 80128ec:	681a      	ldr	r2, [r3, #0]
 80128ee:	4b0f      	ldr	r3, [pc, #60]	; (801292c <prvAddCurrentTaskToDelayedList+0x94>)
 80128f0:	681b      	ldr	r3, [r3, #0]
 80128f2:	3304      	adds	r3, #4
 80128f4:	4619      	mov	r1, r3
 80128f6:	4610      	mov	r0, r2
 80128f8:	f7fe fa29 	bl	8010d4e <vListInsert>
}
 80128fc:	e010      	b.n	8012920 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80128fe:	4b0e      	ldr	r3, [pc, #56]	; (8012938 <prvAddCurrentTaskToDelayedList+0xa0>)
 8012900:	681a      	ldr	r2, [r3, #0]
 8012902:	4b0a      	ldr	r3, [pc, #40]	; (801292c <prvAddCurrentTaskToDelayedList+0x94>)
 8012904:	681b      	ldr	r3, [r3, #0]
 8012906:	3304      	adds	r3, #4
 8012908:	4619      	mov	r1, r3
 801290a:	4610      	mov	r0, r2
 801290c:	f7fe fa1f 	bl	8010d4e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8012910:	4b0a      	ldr	r3, [pc, #40]	; (801293c <prvAddCurrentTaskToDelayedList+0xa4>)
 8012912:	681b      	ldr	r3, [r3, #0]
 8012914:	68ba      	ldr	r2, [r7, #8]
 8012916:	429a      	cmp	r2, r3
 8012918:	d202      	bcs.n	8012920 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801291a:	4a08      	ldr	r2, [pc, #32]	; (801293c <prvAddCurrentTaskToDelayedList+0xa4>)
 801291c:	68bb      	ldr	r3, [r7, #8]
 801291e:	6013      	str	r3, [r2, #0]
}
 8012920:	bf00      	nop
 8012922:	3710      	adds	r7, #16
 8012924:	46bd      	mov	sp, r7
 8012926:	bd80      	pop	{r7, pc}
 8012928:	24001330 	.word	0x24001330
 801292c:	24000e58 	.word	0x24000e58
 8012930:	24001318 	.word	0x24001318
 8012934:	240012e8 	.word	0x240012e8
 8012938:	240012e4 	.word	0x240012e4
 801293c:	2400134c 	.word	0x2400134c

08012940 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8012940:	b580      	push	{r7, lr}
 8012942:	b08a      	sub	sp, #40	; 0x28
 8012944:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8012946:	2300      	movs	r3, #0
 8012948:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801294a:	f000 fb07 	bl	8012f5c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801294e:	4b1c      	ldr	r3, [pc, #112]	; (80129c0 <xTimerCreateTimerTask+0x80>)
 8012950:	681b      	ldr	r3, [r3, #0]
 8012952:	2b00      	cmp	r3, #0
 8012954:	d021      	beq.n	801299a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8012956:	2300      	movs	r3, #0
 8012958:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801295a:	2300      	movs	r3, #0
 801295c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801295e:	1d3a      	adds	r2, r7, #4
 8012960:	f107 0108 	add.w	r1, r7, #8
 8012964:	f107 030c 	add.w	r3, r7, #12
 8012968:	4618      	mov	r0, r3
 801296a:	f7fd ff97 	bl	801089c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801296e:	6879      	ldr	r1, [r7, #4]
 8012970:	68bb      	ldr	r3, [r7, #8]
 8012972:	68fa      	ldr	r2, [r7, #12]
 8012974:	9202      	str	r2, [sp, #8]
 8012976:	9301      	str	r3, [sp, #4]
 8012978:	2302      	movs	r3, #2
 801297a:	9300      	str	r3, [sp, #0]
 801297c:	2300      	movs	r3, #0
 801297e:	460a      	mov	r2, r1
 8012980:	4910      	ldr	r1, [pc, #64]	; (80129c4 <xTimerCreateTimerTask+0x84>)
 8012982:	4811      	ldr	r0, [pc, #68]	; (80129c8 <xTimerCreateTimerTask+0x88>)
 8012984:	f7ff f828 	bl	80119d8 <xTaskCreateStatic>
 8012988:	4603      	mov	r3, r0
 801298a:	4a10      	ldr	r2, [pc, #64]	; (80129cc <xTimerCreateTimerTask+0x8c>)
 801298c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801298e:	4b0f      	ldr	r3, [pc, #60]	; (80129cc <xTimerCreateTimerTask+0x8c>)
 8012990:	681b      	ldr	r3, [r3, #0]
 8012992:	2b00      	cmp	r3, #0
 8012994:	d001      	beq.n	801299a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8012996:	2301      	movs	r3, #1
 8012998:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 801299a:	697b      	ldr	r3, [r7, #20]
 801299c:	2b00      	cmp	r3, #0
 801299e:	d10a      	bne.n	80129b6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80129a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80129a4:	f383 8811 	msr	BASEPRI, r3
 80129a8:	f3bf 8f6f 	isb	sy
 80129ac:	f3bf 8f4f 	dsb	sy
 80129b0:	613b      	str	r3, [r7, #16]
}
 80129b2:	bf00      	nop
 80129b4:	e7fe      	b.n	80129b4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80129b6:	697b      	ldr	r3, [r7, #20]
}
 80129b8:	4618      	mov	r0, r3
 80129ba:	3718      	adds	r7, #24
 80129bc:	46bd      	mov	sp, r7
 80129be:	bd80      	pop	{r7, pc}
 80129c0:	24001388 	.word	0x24001388
 80129c4:	08014b60 	.word	0x08014b60
 80129c8:	08012b05 	.word	0x08012b05
 80129cc:	2400138c 	.word	0x2400138c

080129d0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80129d0:	b580      	push	{r7, lr}
 80129d2:	b08a      	sub	sp, #40	; 0x28
 80129d4:	af00      	add	r7, sp, #0
 80129d6:	60f8      	str	r0, [r7, #12]
 80129d8:	60b9      	str	r1, [r7, #8]
 80129da:	607a      	str	r2, [r7, #4]
 80129dc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80129de:	2300      	movs	r3, #0
 80129e0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80129e2:	68fb      	ldr	r3, [r7, #12]
 80129e4:	2b00      	cmp	r3, #0
 80129e6:	d10a      	bne.n	80129fe <xTimerGenericCommand+0x2e>
	__asm volatile
 80129e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80129ec:	f383 8811 	msr	BASEPRI, r3
 80129f0:	f3bf 8f6f 	isb	sy
 80129f4:	f3bf 8f4f 	dsb	sy
 80129f8:	623b      	str	r3, [r7, #32]
}
 80129fa:	bf00      	nop
 80129fc:	e7fe      	b.n	80129fc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80129fe:	4b1a      	ldr	r3, [pc, #104]	; (8012a68 <xTimerGenericCommand+0x98>)
 8012a00:	681b      	ldr	r3, [r3, #0]
 8012a02:	2b00      	cmp	r3, #0
 8012a04:	d02a      	beq.n	8012a5c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8012a06:	68bb      	ldr	r3, [r7, #8]
 8012a08:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8012a0a:	687b      	ldr	r3, [r7, #4]
 8012a0c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8012a0e:	68fb      	ldr	r3, [r7, #12]
 8012a10:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8012a12:	68bb      	ldr	r3, [r7, #8]
 8012a14:	2b05      	cmp	r3, #5
 8012a16:	dc18      	bgt.n	8012a4a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8012a18:	f7ff fe9a 	bl	8012750 <xTaskGetSchedulerState>
 8012a1c:	4603      	mov	r3, r0
 8012a1e:	2b02      	cmp	r3, #2
 8012a20:	d109      	bne.n	8012a36 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8012a22:	4b11      	ldr	r3, [pc, #68]	; (8012a68 <xTimerGenericCommand+0x98>)
 8012a24:	6818      	ldr	r0, [r3, #0]
 8012a26:	f107 0110 	add.w	r1, r7, #16
 8012a2a:	2300      	movs	r3, #0
 8012a2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012a2e:	f7fe fb2f 	bl	8011090 <xQueueGenericSend>
 8012a32:	6278      	str	r0, [r7, #36]	; 0x24
 8012a34:	e012      	b.n	8012a5c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8012a36:	4b0c      	ldr	r3, [pc, #48]	; (8012a68 <xTimerGenericCommand+0x98>)
 8012a38:	6818      	ldr	r0, [r3, #0]
 8012a3a:	f107 0110 	add.w	r1, r7, #16
 8012a3e:	2300      	movs	r3, #0
 8012a40:	2200      	movs	r2, #0
 8012a42:	f7fe fb25 	bl	8011090 <xQueueGenericSend>
 8012a46:	6278      	str	r0, [r7, #36]	; 0x24
 8012a48:	e008      	b.n	8012a5c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8012a4a:	4b07      	ldr	r3, [pc, #28]	; (8012a68 <xTimerGenericCommand+0x98>)
 8012a4c:	6818      	ldr	r0, [r3, #0]
 8012a4e:	f107 0110 	add.w	r1, r7, #16
 8012a52:	2300      	movs	r3, #0
 8012a54:	683a      	ldr	r2, [r7, #0]
 8012a56:	f7fe fc19 	bl	801128c <xQueueGenericSendFromISR>
 8012a5a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8012a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8012a5e:	4618      	mov	r0, r3
 8012a60:	3728      	adds	r7, #40	; 0x28
 8012a62:	46bd      	mov	sp, r7
 8012a64:	bd80      	pop	{r7, pc}
 8012a66:	bf00      	nop
 8012a68:	24001388 	.word	0x24001388

08012a6c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8012a6c:	b580      	push	{r7, lr}
 8012a6e:	b088      	sub	sp, #32
 8012a70:	af02      	add	r7, sp, #8
 8012a72:	6078      	str	r0, [r7, #4]
 8012a74:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012a76:	4b22      	ldr	r3, [pc, #136]	; (8012b00 <prvProcessExpiredTimer+0x94>)
 8012a78:	681b      	ldr	r3, [r3, #0]
 8012a7a:	68db      	ldr	r3, [r3, #12]
 8012a7c:	68db      	ldr	r3, [r3, #12]
 8012a7e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012a80:	697b      	ldr	r3, [r7, #20]
 8012a82:	3304      	adds	r3, #4
 8012a84:	4618      	mov	r0, r3
 8012a86:	f7fe f99b 	bl	8010dc0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012a8a:	697b      	ldr	r3, [r7, #20]
 8012a8c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012a90:	f003 0304 	and.w	r3, r3, #4
 8012a94:	2b00      	cmp	r3, #0
 8012a96:	d022      	beq.n	8012ade <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8012a98:	697b      	ldr	r3, [r7, #20]
 8012a9a:	699a      	ldr	r2, [r3, #24]
 8012a9c:	687b      	ldr	r3, [r7, #4]
 8012a9e:	18d1      	adds	r1, r2, r3
 8012aa0:	687b      	ldr	r3, [r7, #4]
 8012aa2:	683a      	ldr	r2, [r7, #0]
 8012aa4:	6978      	ldr	r0, [r7, #20]
 8012aa6:	f000 f8d1 	bl	8012c4c <prvInsertTimerInActiveList>
 8012aaa:	4603      	mov	r3, r0
 8012aac:	2b00      	cmp	r3, #0
 8012aae:	d01f      	beq.n	8012af0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012ab0:	2300      	movs	r3, #0
 8012ab2:	9300      	str	r3, [sp, #0]
 8012ab4:	2300      	movs	r3, #0
 8012ab6:	687a      	ldr	r2, [r7, #4]
 8012ab8:	2100      	movs	r1, #0
 8012aba:	6978      	ldr	r0, [r7, #20]
 8012abc:	f7ff ff88 	bl	80129d0 <xTimerGenericCommand>
 8012ac0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8012ac2:	693b      	ldr	r3, [r7, #16]
 8012ac4:	2b00      	cmp	r3, #0
 8012ac6:	d113      	bne.n	8012af0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8012ac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012acc:	f383 8811 	msr	BASEPRI, r3
 8012ad0:	f3bf 8f6f 	isb	sy
 8012ad4:	f3bf 8f4f 	dsb	sy
 8012ad8:	60fb      	str	r3, [r7, #12]
}
 8012ada:	bf00      	nop
 8012adc:	e7fe      	b.n	8012adc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012ade:	697b      	ldr	r3, [r7, #20]
 8012ae0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012ae4:	f023 0301 	bic.w	r3, r3, #1
 8012ae8:	b2da      	uxtb	r2, r3
 8012aea:	697b      	ldr	r3, [r7, #20]
 8012aec:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012af0:	697b      	ldr	r3, [r7, #20]
 8012af2:	6a1b      	ldr	r3, [r3, #32]
 8012af4:	6978      	ldr	r0, [r7, #20]
 8012af6:	4798      	blx	r3
}
 8012af8:	bf00      	nop
 8012afa:	3718      	adds	r7, #24
 8012afc:	46bd      	mov	sp, r7
 8012afe:	bd80      	pop	{r7, pc}
 8012b00:	24001380 	.word	0x24001380

08012b04 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8012b04:	b580      	push	{r7, lr}
 8012b06:	b084      	sub	sp, #16
 8012b08:	af00      	add	r7, sp, #0
 8012b0a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012b0c:	f107 0308 	add.w	r3, r7, #8
 8012b10:	4618      	mov	r0, r3
 8012b12:	f000 f857 	bl	8012bc4 <prvGetNextExpireTime>
 8012b16:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8012b18:	68bb      	ldr	r3, [r7, #8]
 8012b1a:	4619      	mov	r1, r3
 8012b1c:	68f8      	ldr	r0, [r7, #12]
 8012b1e:	f000 f803 	bl	8012b28 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8012b22:	f000 f8d5 	bl	8012cd0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012b26:	e7f1      	b.n	8012b0c <prvTimerTask+0x8>

08012b28 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8012b28:	b580      	push	{r7, lr}
 8012b2a:	b084      	sub	sp, #16
 8012b2c:	af00      	add	r7, sp, #0
 8012b2e:	6078      	str	r0, [r7, #4]
 8012b30:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8012b32:	f7ff f98d 	bl	8011e50 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8012b36:	f107 0308 	add.w	r3, r7, #8
 8012b3a:	4618      	mov	r0, r3
 8012b3c:	f000 f866 	bl	8012c0c <prvSampleTimeNow>
 8012b40:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8012b42:	68bb      	ldr	r3, [r7, #8]
 8012b44:	2b00      	cmp	r3, #0
 8012b46:	d130      	bne.n	8012baa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8012b48:	683b      	ldr	r3, [r7, #0]
 8012b4a:	2b00      	cmp	r3, #0
 8012b4c:	d10a      	bne.n	8012b64 <prvProcessTimerOrBlockTask+0x3c>
 8012b4e:	687a      	ldr	r2, [r7, #4]
 8012b50:	68fb      	ldr	r3, [r7, #12]
 8012b52:	429a      	cmp	r2, r3
 8012b54:	d806      	bhi.n	8012b64 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8012b56:	f7ff f989 	bl	8011e6c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8012b5a:	68f9      	ldr	r1, [r7, #12]
 8012b5c:	6878      	ldr	r0, [r7, #4]
 8012b5e:	f7ff ff85 	bl	8012a6c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8012b62:	e024      	b.n	8012bae <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8012b64:	683b      	ldr	r3, [r7, #0]
 8012b66:	2b00      	cmp	r3, #0
 8012b68:	d008      	beq.n	8012b7c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8012b6a:	4b13      	ldr	r3, [pc, #76]	; (8012bb8 <prvProcessTimerOrBlockTask+0x90>)
 8012b6c:	681b      	ldr	r3, [r3, #0]
 8012b6e:	681b      	ldr	r3, [r3, #0]
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	d101      	bne.n	8012b78 <prvProcessTimerOrBlockTask+0x50>
 8012b74:	2301      	movs	r3, #1
 8012b76:	e000      	b.n	8012b7a <prvProcessTimerOrBlockTask+0x52>
 8012b78:	2300      	movs	r3, #0
 8012b7a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8012b7c:	4b0f      	ldr	r3, [pc, #60]	; (8012bbc <prvProcessTimerOrBlockTask+0x94>)
 8012b7e:	6818      	ldr	r0, [r3, #0]
 8012b80:	687a      	ldr	r2, [r7, #4]
 8012b82:	68fb      	ldr	r3, [r7, #12]
 8012b84:	1ad3      	subs	r3, r2, r3
 8012b86:	683a      	ldr	r2, [r7, #0]
 8012b88:	4619      	mov	r1, r3
 8012b8a:	f7fe fef1 	bl	8011970 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8012b8e:	f7ff f96d 	bl	8011e6c <xTaskResumeAll>
 8012b92:	4603      	mov	r3, r0
 8012b94:	2b00      	cmp	r3, #0
 8012b96:	d10a      	bne.n	8012bae <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8012b98:	4b09      	ldr	r3, [pc, #36]	; (8012bc0 <prvProcessTimerOrBlockTask+0x98>)
 8012b9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012b9e:	601a      	str	r2, [r3, #0]
 8012ba0:	f3bf 8f4f 	dsb	sy
 8012ba4:	f3bf 8f6f 	isb	sy
}
 8012ba8:	e001      	b.n	8012bae <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8012baa:	f7ff f95f 	bl	8011e6c <xTaskResumeAll>
}
 8012bae:	bf00      	nop
 8012bb0:	3710      	adds	r7, #16
 8012bb2:	46bd      	mov	sp, r7
 8012bb4:	bd80      	pop	{r7, pc}
 8012bb6:	bf00      	nop
 8012bb8:	24001384 	.word	0x24001384
 8012bbc:	24001388 	.word	0x24001388
 8012bc0:	e000ed04 	.word	0xe000ed04

08012bc4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8012bc4:	b480      	push	{r7}
 8012bc6:	b085      	sub	sp, #20
 8012bc8:	af00      	add	r7, sp, #0
 8012bca:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8012bcc:	4b0e      	ldr	r3, [pc, #56]	; (8012c08 <prvGetNextExpireTime+0x44>)
 8012bce:	681b      	ldr	r3, [r3, #0]
 8012bd0:	681b      	ldr	r3, [r3, #0]
 8012bd2:	2b00      	cmp	r3, #0
 8012bd4:	d101      	bne.n	8012bda <prvGetNextExpireTime+0x16>
 8012bd6:	2201      	movs	r2, #1
 8012bd8:	e000      	b.n	8012bdc <prvGetNextExpireTime+0x18>
 8012bda:	2200      	movs	r2, #0
 8012bdc:	687b      	ldr	r3, [r7, #4]
 8012bde:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8012be0:	687b      	ldr	r3, [r7, #4]
 8012be2:	681b      	ldr	r3, [r3, #0]
 8012be4:	2b00      	cmp	r3, #0
 8012be6:	d105      	bne.n	8012bf4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012be8:	4b07      	ldr	r3, [pc, #28]	; (8012c08 <prvGetNextExpireTime+0x44>)
 8012bea:	681b      	ldr	r3, [r3, #0]
 8012bec:	68db      	ldr	r3, [r3, #12]
 8012bee:	681b      	ldr	r3, [r3, #0]
 8012bf0:	60fb      	str	r3, [r7, #12]
 8012bf2:	e001      	b.n	8012bf8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8012bf4:	2300      	movs	r3, #0
 8012bf6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8012bf8:	68fb      	ldr	r3, [r7, #12]
}
 8012bfa:	4618      	mov	r0, r3
 8012bfc:	3714      	adds	r7, #20
 8012bfe:	46bd      	mov	sp, r7
 8012c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c04:	4770      	bx	lr
 8012c06:	bf00      	nop
 8012c08:	24001380 	.word	0x24001380

08012c0c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8012c0c:	b580      	push	{r7, lr}
 8012c0e:	b084      	sub	sp, #16
 8012c10:	af00      	add	r7, sp, #0
 8012c12:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8012c14:	f7ff f9c8 	bl	8011fa8 <xTaskGetTickCount>
 8012c18:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8012c1a:	4b0b      	ldr	r3, [pc, #44]	; (8012c48 <prvSampleTimeNow+0x3c>)
 8012c1c:	681b      	ldr	r3, [r3, #0]
 8012c1e:	68fa      	ldr	r2, [r7, #12]
 8012c20:	429a      	cmp	r2, r3
 8012c22:	d205      	bcs.n	8012c30 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8012c24:	f000 f936 	bl	8012e94 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8012c28:	687b      	ldr	r3, [r7, #4]
 8012c2a:	2201      	movs	r2, #1
 8012c2c:	601a      	str	r2, [r3, #0]
 8012c2e:	e002      	b.n	8012c36 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8012c30:	687b      	ldr	r3, [r7, #4]
 8012c32:	2200      	movs	r2, #0
 8012c34:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8012c36:	4a04      	ldr	r2, [pc, #16]	; (8012c48 <prvSampleTimeNow+0x3c>)
 8012c38:	68fb      	ldr	r3, [r7, #12]
 8012c3a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8012c3c:	68fb      	ldr	r3, [r7, #12]
}
 8012c3e:	4618      	mov	r0, r3
 8012c40:	3710      	adds	r7, #16
 8012c42:	46bd      	mov	sp, r7
 8012c44:	bd80      	pop	{r7, pc}
 8012c46:	bf00      	nop
 8012c48:	24001390 	.word	0x24001390

08012c4c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8012c4c:	b580      	push	{r7, lr}
 8012c4e:	b086      	sub	sp, #24
 8012c50:	af00      	add	r7, sp, #0
 8012c52:	60f8      	str	r0, [r7, #12]
 8012c54:	60b9      	str	r1, [r7, #8]
 8012c56:	607a      	str	r2, [r7, #4]
 8012c58:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8012c5a:	2300      	movs	r3, #0
 8012c5c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8012c5e:	68fb      	ldr	r3, [r7, #12]
 8012c60:	68ba      	ldr	r2, [r7, #8]
 8012c62:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012c64:	68fb      	ldr	r3, [r7, #12]
 8012c66:	68fa      	ldr	r2, [r7, #12]
 8012c68:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8012c6a:	68ba      	ldr	r2, [r7, #8]
 8012c6c:	687b      	ldr	r3, [r7, #4]
 8012c6e:	429a      	cmp	r2, r3
 8012c70:	d812      	bhi.n	8012c98 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012c72:	687a      	ldr	r2, [r7, #4]
 8012c74:	683b      	ldr	r3, [r7, #0]
 8012c76:	1ad2      	subs	r2, r2, r3
 8012c78:	68fb      	ldr	r3, [r7, #12]
 8012c7a:	699b      	ldr	r3, [r3, #24]
 8012c7c:	429a      	cmp	r2, r3
 8012c7e:	d302      	bcc.n	8012c86 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8012c80:	2301      	movs	r3, #1
 8012c82:	617b      	str	r3, [r7, #20]
 8012c84:	e01b      	b.n	8012cbe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8012c86:	4b10      	ldr	r3, [pc, #64]	; (8012cc8 <prvInsertTimerInActiveList+0x7c>)
 8012c88:	681a      	ldr	r2, [r3, #0]
 8012c8a:	68fb      	ldr	r3, [r7, #12]
 8012c8c:	3304      	adds	r3, #4
 8012c8e:	4619      	mov	r1, r3
 8012c90:	4610      	mov	r0, r2
 8012c92:	f7fe f85c 	bl	8010d4e <vListInsert>
 8012c96:	e012      	b.n	8012cbe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8012c98:	687a      	ldr	r2, [r7, #4]
 8012c9a:	683b      	ldr	r3, [r7, #0]
 8012c9c:	429a      	cmp	r2, r3
 8012c9e:	d206      	bcs.n	8012cae <prvInsertTimerInActiveList+0x62>
 8012ca0:	68ba      	ldr	r2, [r7, #8]
 8012ca2:	683b      	ldr	r3, [r7, #0]
 8012ca4:	429a      	cmp	r2, r3
 8012ca6:	d302      	bcc.n	8012cae <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8012ca8:	2301      	movs	r3, #1
 8012caa:	617b      	str	r3, [r7, #20]
 8012cac:	e007      	b.n	8012cbe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012cae:	4b07      	ldr	r3, [pc, #28]	; (8012ccc <prvInsertTimerInActiveList+0x80>)
 8012cb0:	681a      	ldr	r2, [r3, #0]
 8012cb2:	68fb      	ldr	r3, [r7, #12]
 8012cb4:	3304      	adds	r3, #4
 8012cb6:	4619      	mov	r1, r3
 8012cb8:	4610      	mov	r0, r2
 8012cba:	f7fe f848 	bl	8010d4e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8012cbe:	697b      	ldr	r3, [r7, #20]
}
 8012cc0:	4618      	mov	r0, r3
 8012cc2:	3718      	adds	r7, #24
 8012cc4:	46bd      	mov	sp, r7
 8012cc6:	bd80      	pop	{r7, pc}
 8012cc8:	24001384 	.word	0x24001384
 8012ccc:	24001380 	.word	0x24001380

08012cd0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8012cd0:	b580      	push	{r7, lr}
 8012cd2:	b08e      	sub	sp, #56	; 0x38
 8012cd4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012cd6:	e0ca      	b.n	8012e6e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8012cd8:	687b      	ldr	r3, [r7, #4]
 8012cda:	2b00      	cmp	r3, #0
 8012cdc:	da18      	bge.n	8012d10 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8012cde:	1d3b      	adds	r3, r7, #4
 8012ce0:	3304      	adds	r3, #4
 8012ce2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8012ce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ce6:	2b00      	cmp	r3, #0
 8012ce8:	d10a      	bne.n	8012d00 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8012cea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012cee:	f383 8811 	msr	BASEPRI, r3
 8012cf2:	f3bf 8f6f 	isb	sy
 8012cf6:	f3bf 8f4f 	dsb	sy
 8012cfa:	61fb      	str	r3, [r7, #28]
}
 8012cfc:	bf00      	nop
 8012cfe:	e7fe      	b.n	8012cfe <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8012d00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d02:	681b      	ldr	r3, [r3, #0]
 8012d04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012d06:	6850      	ldr	r0, [r2, #4]
 8012d08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012d0a:	6892      	ldr	r2, [r2, #8]
 8012d0c:	4611      	mov	r1, r2
 8012d0e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8012d10:	687b      	ldr	r3, [r7, #4]
 8012d12:	2b00      	cmp	r3, #0
 8012d14:	f2c0 80aa 	blt.w	8012e6c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8012d18:	68fb      	ldr	r3, [r7, #12]
 8012d1a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8012d1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d1e:	695b      	ldr	r3, [r3, #20]
 8012d20:	2b00      	cmp	r3, #0
 8012d22:	d004      	beq.n	8012d2e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012d24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d26:	3304      	adds	r3, #4
 8012d28:	4618      	mov	r0, r3
 8012d2a:	f7fe f849 	bl	8010dc0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8012d2e:	463b      	mov	r3, r7
 8012d30:	4618      	mov	r0, r3
 8012d32:	f7ff ff6b 	bl	8012c0c <prvSampleTimeNow>
 8012d36:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8012d38:	687b      	ldr	r3, [r7, #4]
 8012d3a:	2b09      	cmp	r3, #9
 8012d3c:	f200 8097 	bhi.w	8012e6e <prvProcessReceivedCommands+0x19e>
 8012d40:	a201      	add	r2, pc, #4	; (adr r2, 8012d48 <prvProcessReceivedCommands+0x78>)
 8012d42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012d46:	bf00      	nop
 8012d48:	08012d71 	.word	0x08012d71
 8012d4c:	08012d71 	.word	0x08012d71
 8012d50:	08012d71 	.word	0x08012d71
 8012d54:	08012de5 	.word	0x08012de5
 8012d58:	08012df9 	.word	0x08012df9
 8012d5c:	08012e43 	.word	0x08012e43
 8012d60:	08012d71 	.word	0x08012d71
 8012d64:	08012d71 	.word	0x08012d71
 8012d68:	08012de5 	.word	0x08012de5
 8012d6c:	08012df9 	.word	0x08012df9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d72:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012d76:	f043 0301 	orr.w	r3, r3, #1
 8012d7a:	b2da      	uxtb	r2, r3
 8012d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d7e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8012d82:	68ba      	ldr	r2, [r7, #8]
 8012d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d86:	699b      	ldr	r3, [r3, #24]
 8012d88:	18d1      	adds	r1, r2, r3
 8012d8a:	68bb      	ldr	r3, [r7, #8]
 8012d8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012d8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012d90:	f7ff ff5c 	bl	8012c4c <prvInsertTimerInActiveList>
 8012d94:	4603      	mov	r3, r0
 8012d96:	2b00      	cmp	r3, #0
 8012d98:	d069      	beq.n	8012e6e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012d9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d9c:	6a1b      	ldr	r3, [r3, #32]
 8012d9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012da0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012da2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012da4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012da8:	f003 0304 	and.w	r3, r3, #4
 8012dac:	2b00      	cmp	r3, #0
 8012dae:	d05e      	beq.n	8012e6e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8012db0:	68ba      	ldr	r2, [r7, #8]
 8012db2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012db4:	699b      	ldr	r3, [r3, #24]
 8012db6:	441a      	add	r2, r3
 8012db8:	2300      	movs	r3, #0
 8012dba:	9300      	str	r3, [sp, #0]
 8012dbc:	2300      	movs	r3, #0
 8012dbe:	2100      	movs	r1, #0
 8012dc0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012dc2:	f7ff fe05 	bl	80129d0 <xTimerGenericCommand>
 8012dc6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8012dc8:	6a3b      	ldr	r3, [r7, #32]
 8012dca:	2b00      	cmp	r3, #0
 8012dcc:	d14f      	bne.n	8012e6e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8012dce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012dd2:	f383 8811 	msr	BASEPRI, r3
 8012dd6:	f3bf 8f6f 	isb	sy
 8012dda:	f3bf 8f4f 	dsb	sy
 8012dde:	61bb      	str	r3, [r7, #24]
}
 8012de0:	bf00      	nop
 8012de2:	e7fe      	b.n	8012de2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012de6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012dea:	f023 0301 	bic.w	r3, r3, #1
 8012dee:	b2da      	uxtb	r2, r3
 8012df0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012df2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8012df6:	e03a      	b.n	8012e6e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012df8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012dfa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012dfe:	f043 0301 	orr.w	r3, r3, #1
 8012e02:	b2da      	uxtb	r2, r3
 8012e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e06:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8012e0a:	68ba      	ldr	r2, [r7, #8]
 8012e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e0e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8012e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e12:	699b      	ldr	r3, [r3, #24]
 8012e14:	2b00      	cmp	r3, #0
 8012e16:	d10a      	bne.n	8012e2e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8012e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012e1c:	f383 8811 	msr	BASEPRI, r3
 8012e20:	f3bf 8f6f 	isb	sy
 8012e24:	f3bf 8f4f 	dsb	sy
 8012e28:	617b      	str	r3, [r7, #20]
}
 8012e2a:	bf00      	nop
 8012e2c:	e7fe      	b.n	8012e2c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8012e2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e30:	699a      	ldr	r2, [r3, #24]
 8012e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012e34:	18d1      	adds	r1, r2, r3
 8012e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012e38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012e3a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012e3c:	f7ff ff06 	bl	8012c4c <prvInsertTimerInActiveList>
					break;
 8012e40:	e015      	b.n	8012e6e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8012e42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e44:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012e48:	f003 0302 	and.w	r3, r3, #2
 8012e4c:	2b00      	cmp	r3, #0
 8012e4e:	d103      	bne.n	8012e58 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8012e50:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012e52:	f000 fbfd 	bl	8013650 <vPortFree>
 8012e56:	e00a      	b.n	8012e6e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012e58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e5a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012e5e:	f023 0301 	bic.w	r3, r3, #1
 8012e62:	b2da      	uxtb	r2, r3
 8012e64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e66:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8012e6a:	e000      	b.n	8012e6e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8012e6c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012e6e:	4b08      	ldr	r3, [pc, #32]	; (8012e90 <prvProcessReceivedCommands+0x1c0>)
 8012e70:	681b      	ldr	r3, [r3, #0]
 8012e72:	1d39      	adds	r1, r7, #4
 8012e74:	2200      	movs	r2, #0
 8012e76:	4618      	mov	r0, r3
 8012e78:	f7fe faa4 	bl	80113c4 <xQueueReceive>
 8012e7c:	4603      	mov	r3, r0
 8012e7e:	2b00      	cmp	r3, #0
 8012e80:	f47f af2a 	bne.w	8012cd8 <prvProcessReceivedCommands+0x8>
	}
}
 8012e84:	bf00      	nop
 8012e86:	bf00      	nop
 8012e88:	3730      	adds	r7, #48	; 0x30
 8012e8a:	46bd      	mov	sp, r7
 8012e8c:	bd80      	pop	{r7, pc}
 8012e8e:	bf00      	nop
 8012e90:	24001388 	.word	0x24001388

08012e94 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8012e94:	b580      	push	{r7, lr}
 8012e96:	b088      	sub	sp, #32
 8012e98:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012e9a:	e048      	b.n	8012f2e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012e9c:	4b2d      	ldr	r3, [pc, #180]	; (8012f54 <prvSwitchTimerLists+0xc0>)
 8012e9e:	681b      	ldr	r3, [r3, #0]
 8012ea0:	68db      	ldr	r3, [r3, #12]
 8012ea2:	681b      	ldr	r3, [r3, #0]
 8012ea4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012ea6:	4b2b      	ldr	r3, [pc, #172]	; (8012f54 <prvSwitchTimerLists+0xc0>)
 8012ea8:	681b      	ldr	r3, [r3, #0]
 8012eaa:	68db      	ldr	r3, [r3, #12]
 8012eac:	68db      	ldr	r3, [r3, #12]
 8012eae:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012eb0:	68fb      	ldr	r3, [r7, #12]
 8012eb2:	3304      	adds	r3, #4
 8012eb4:	4618      	mov	r0, r3
 8012eb6:	f7fd ff83 	bl	8010dc0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012eba:	68fb      	ldr	r3, [r7, #12]
 8012ebc:	6a1b      	ldr	r3, [r3, #32]
 8012ebe:	68f8      	ldr	r0, [r7, #12]
 8012ec0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012ec2:	68fb      	ldr	r3, [r7, #12]
 8012ec4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012ec8:	f003 0304 	and.w	r3, r3, #4
 8012ecc:	2b00      	cmp	r3, #0
 8012ece:	d02e      	beq.n	8012f2e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8012ed0:	68fb      	ldr	r3, [r7, #12]
 8012ed2:	699b      	ldr	r3, [r3, #24]
 8012ed4:	693a      	ldr	r2, [r7, #16]
 8012ed6:	4413      	add	r3, r2
 8012ed8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8012eda:	68ba      	ldr	r2, [r7, #8]
 8012edc:	693b      	ldr	r3, [r7, #16]
 8012ede:	429a      	cmp	r2, r3
 8012ee0:	d90e      	bls.n	8012f00 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8012ee2:	68fb      	ldr	r3, [r7, #12]
 8012ee4:	68ba      	ldr	r2, [r7, #8]
 8012ee6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012ee8:	68fb      	ldr	r3, [r7, #12]
 8012eea:	68fa      	ldr	r2, [r7, #12]
 8012eec:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012eee:	4b19      	ldr	r3, [pc, #100]	; (8012f54 <prvSwitchTimerLists+0xc0>)
 8012ef0:	681a      	ldr	r2, [r3, #0]
 8012ef2:	68fb      	ldr	r3, [r7, #12]
 8012ef4:	3304      	adds	r3, #4
 8012ef6:	4619      	mov	r1, r3
 8012ef8:	4610      	mov	r0, r2
 8012efa:	f7fd ff28 	bl	8010d4e <vListInsert>
 8012efe:	e016      	b.n	8012f2e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012f00:	2300      	movs	r3, #0
 8012f02:	9300      	str	r3, [sp, #0]
 8012f04:	2300      	movs	r3, #0
 8012f06:	693a      	ldr	r2, [r7, #16]
 8012f08:	2100      	movs	r1, #0
 8012f0a:	68f8      	ldr	r0, [r7, #12]
 8012f0c:	f7ff fd60 	bl	80129d0 <xTimerGenericCommand>
 8012f10:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8012f12:	687b      	ldr	r3, [r7, #4]
 8012f14:	2b00      	cmp	r3, #0
 8012f16:	d10a      	bne.n	8012f2e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8012f18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012f1c:	f383 8811 	msr	BASEPRI, r3
 8012f20:	f3bf 8f6f 	isb	sy
 8012f24:	f3bf 8f4f 	dsb	sy
 8012f28:	603b      	str	r3, [r7, #0]
}
 8012f2a:	bf00      	nop
 8012f2c:	e7fe      	b.n	8012f2c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012f2e:	4b09      	ldr	r3, [pc, #36]	; (8012f54 <prvSwitchTimerLists+0xc0>)
 8012f30:	681b      	ldr	r3, [r3, #0]
 8012f32:	681b      	ldr	r3, [r3, #0]
 8012f34:	2b00      	cmp	r3, #0
 8012f36:	d1b1      	bne.n	8012e9c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8012f38:	4b06      	ldr	r3, [pc, #24]	; (8012f54 <prvSwitchTimerLists+0xc0>)
 8012f3a:	681b      	ldr	r3, [r3, #0]
 8012f3c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8012f3e:	4b06      	ldr	r3, [pc, #24]	; (8012f58 <prvSwitchTimerLists+0xc4>)
 8012f40:	681b      	ldr	r3, [r3, #0]
 8012f42:	4a04      	ldr	r2, [pc, #16]	; (8012f54 <prvSwitchTimerLists+0xc0>)
 8012f44:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8012f46:	4a04      	ldr	r2, [pc, #16]	; (8012f58 <prvSwitchTimerLists+0xc4>)
 8012f48:	697b      	ldr	r3, [r7, #20]
 8012f4a:	6013      	str	r3, [r2, #0]
}
 8012f4c:	bf00      	nop
 8012f4e:	3718      	adds	r7, #24
 8012f50:	46bd      	mov	sp, r7
 8012f52:	bd80      	pop	{r7, pc}
 8012f54:	24001380 	.word	0x24001380
 8012f58:	24001384 	.word	0x24001384

08012f5c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8012f5c:	b580      	push	{r7, lr}
 8012f5e:	b082      	sub	sp, #8
 8012f60:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8012f62:	f000 f987 	bl	8013274 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8012f66:	4b15      	ldr	r3, [pc, #84]	; (8012fbc <prvCheckForValidListAndQueue+0x60>)
 8012f68:	681b      	ldr	r3, [r3, #0]
 8012f6a:	2b00      	cmp	r3, #0
 8012f6c:	d120      	bne.n	8012fb0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8012f6e:	4814      	ldr	r0, [pc, #80]	; (8012fc0 <prvCheckForValidListAndQueue+0x64>)
 8012f70:	f7fd fe9c 	bl	8010cac <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8012f74:	4813      	ldr	r0, [pc, #76]	; (8012fc4 <prvCheckForValidListAndQueue+0x68>)
 8012f76:	f7fd fe99 	bl	8010cac <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8012f7a:	4b13      	ldr	r3, [pc, #76]	; (8012fc8 <prvCheckForValidListAndQueue+0x6c>)
 8012f7c:	4a10      	ldr	r2, [pc, #64]	; (8012fc0 <prvCheckForValidListAndQueue+0x64>)
 8012f7e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8012f80:	4b12      	ldr	r3, [pc, #72]	; (8012fcc <prvCheckForValidListAndQueue+0x70>)
 8012f82:	4a10      	ldr	r2, [pc, #64]	; (8012fc4 <prvCheckForValidListAndQueue+0x68>)
 8012f84:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8012f86:	2300      	movs	r3, #0
 8012f88:	9300      	str	r3, [sp, #0]
 8012f8a:	4b11      	ldr	r3, [pc, #68]	; (8012fd0 <prvCheckForValidListAndQueue+0x74>)
 8012f8c:	4a11      	ldr	r2, [pc, #68]	; (8012fd4 <prvCheckForValidListAndQueue+0x78>)
 8012f8e:	2110      	movs	r1, #16
 8012f90:	200a      	movs	r0, #10
 8012f92:	f7fd ffa7 	bl	8010ee4 <xQueueGenericCreateStatic>
 8012f96:	4603      	mov	r3, r0
 8012f98:	4a08      	ldr	r2, [pc, #32]	; (8012fbc <prvCheckForValidListAndQueue+0x60>)
 8012f9a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8012f9c:	4b07      	ldr	r3, [pc, #28]	; (8012fbc <prvCheckForValidListAndQueue+0x60>)
 8012f9e:	681b      	ldr	r3, [r3, #0]
 8012fa0:	2b00      	cmp	r3, #0
 8012fa2:	d005      	beq.n	8012fb0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8012fa4:	4b05      	ldr	r3, [pc, #20]	; (8012fbc <prvCheckForValidListAndQueue+0x60>)
 8012fa6:	681b      	ldr	r3, [r3, #0]
 8012fa8:	490b      	ldr	r1, [pc, #44]	; (8012fd8 <prvCheckForValidListAndQueue+0x7c>)
 8012faa:	4618      	mov	r0, r3
 8012fac:	f7fe fcb6 	bl	801191c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012fb0:	f000 f990 	bl	80132d4 <vPortExitCritical>
}
 8012fb4:	bf00      	nop
 8012fb6:	46bd      	mov	sp, r7
 8012fb8:	bd80      	pop	{r7, pc}
 8012fba:	bf00      	nop
 8012fbc:	24001388 	.word	0x24001388
 8012fc0:	24001358 	.word	0x24001358
 8012fc4:	2400136c 	.word	0x2400136c
 8012fc8:	24001380 	.word	0x24001380
 8012fcc:	24001384 	.word	0x24001384
 8012fd0:	24001434 	.word	0x24001434
 8012fd4:	24001394 	.word	0x24001394
 8012fd8:	08014b68 	.word	0x08014b68

08012fdc <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8012fdc:	b580      	push	{r7, lr}
 8012fde:	b08a      	sub	sp, #40	; 0x28
 8012fe0:	af00      	add	r7, sp, #0
 8012fe2:	60f8      	str	r0, [r7, #12]
 8012fe4:	60b9      	str	r1, [r7, #8]
 8012fe6:	607a      	str	r2, [r7, #4]
 8012fe8:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8012fea:	f06f 0301 	mvn.w	r3, #1
 8012fee:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8012ff0:	68fb      	ldr	r3, [r7, #12]
 8012ff2:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8012ff4:	68bb      	ldr	r3, [r7, #8]
 8012ff6:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8012ff8:	687b      	ldr	r3, [r7, #4]
 8012ffa:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8012ffc:	4b06      	ldr	r3, [pc, #24]	; (8013018 <xTimerPendFunctionCallFromISR+0x3c>)
 8012ffe:	6818      	ldr	r0, [r3, #0]
 8013000:	f107 0114 	add.w	r1, r7, #20
 8013004:	2300      	movs	r3, #0
 8013006:	683a      	ldr	r2, [r7, #0]
 8013008:	f7fe f940 	bl	801128c <xQueueGenericSendFromISR>
 801300c:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 801300e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8013010:	4618      	mov	r0, r3
 8013012:	3728      	adds	r7, #40	; 0x28
 8013014:	46bd      	mov	sp, r7
 8013016:	bd80      	pop	{r7, pc}
 8013018:	24001388 	.word	0x24001388

0801301c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 801301c:	b480      	push	{r7}
 801301e:	b085      	sub	sp, #20
 8013020:	af00      	add	r7, sp, #0
 8013022:	60f8      	str	r0, [r7, #12]
 8013024:	60b9      	str	r1, [r7, #8]
 8013026:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8013028:	68fb      	ldr	r3, [r7, #12]
 801302a:	3b04      	subs	r3, #4
 801302c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801302e:	68fb      	ldr	r3, [r7, #12]
 8013030:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8013034:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013036:	68fb      	ldr	r3, [r7, #12]
 8013038:	3b04      	subs	r3, #4
 801303a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 801303c:	68bb      	ldr	r3, [r7, #8]
 801303e:	f023 0201 	bic.w	r2, r3, #1
 8013042:	68fb      	ldr	r3, [r7, #12]
 8013044:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013046:	68fb      	ldr	r3, [r7, #12]
 8013048:	3b04      	subs	r3, #4
 801304a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 801304c:	4a0c      	ldr	r2, [pc, #48]	; (8013080 <pxPortInitialiseStack+0x64>)
 801304e:	68fb      	ldr	r3, [r7, #12]
 8013050:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8013052:	68fb      	ldr	r3, [r7, #12]
 8013054:	3b14      	subs	r3, #20
 8013056:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8013058:	687a      	ldr	r2, [r7, #4]
 801305a:	68fb      	ldr	r3, [r7, #12]
 801305c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801305e:	68fb      	ldr	r3, [r7, #12]
 8013060:	3b04      	subs	r3, #4
 8013062:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8013064:	68fb      	ldr	r3, [r7, #12]
 8013066:	f06f 0202 	mvn.w	r2, #2
 801306a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801306c:	68fb      	ldr	r3, [r7, #12]
 801306e:	3b20      	subs	r3, #32
 8013070:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8013072:	68fb      	ldr	r3, [r7, #12]
}
 8013074:	4618      	mov	r0, r3
 8013076:	3714      	adds	r7, #20
 8013078:	46bd      	mov	sp, r7
 801307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801307e:	4770      	bx	lr
 8013080:	08013085 	.word	0x08013085

08013084 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8013084:	b480      	push	{r7}
 8013086:	b085      	sub	sp, #20
 8013088:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801308a:	2300      	movs	r3, #0
 801308c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801308e:	4b12      	ldr	r3, [pc, #72]	; (80130d8 <prvTaskExitError+0x54>)
 8013090:	681b      	ldr	r3, [r3, #0]
 8013092:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013096:	d00a      	beq.n	80130ae <prvTaskExitError+0x2a>
	__asm volatile
 8013098:	f04f 0350 	mov.w	r3, #80	; 0x50
 801309c:	f383 8811 	msr	BASEPRI, r3
 80130a0:	f3bf 8f6f 	isb	sy
 80130a4:	f3bf 8f4f 	dsb	sy
 80130a8:	60fb      	str	r3, [r7, #12]
}
 80130aa:	bf00      	nop
 80130ac:	e7fe      	b.n	80130ac <prvTaskExitError+0x28>
	__asm volatile
 80130ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80130b2:	f383 8811 	msr	BASEPRI, r3
 80130b6:	f3bf 8f6f 	isb	sy
 80130ba:	f3bf 8f4f 	dsb	sy
 80130be:	60bb      	str	r3, [r7, #8]
}
 80130c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80130c2:	bf00      	nop
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	2b00      	cmp	r3, #0
 80130c8:	d0fc      	beq.n	80130c4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80130ca:	bf00      	nop
 80130cc:	bf00      	nop
 80130ce:	3714      	adds	r7, #20
 80130d0:	46bd      	mov	sp, r7
 80130d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130d6:	4770      	bx	lr
 80130d8:	24000098 	.word	0x24000098
 80130dc:	00000000 	.word	0x00000000

080130e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80130e0:	4b07      	ldr	r3, [pc, #28]	; (8013100 <pxCurrentTCBConst2>)
 80130e2:	6819      	ldr	r1, [r3, #0]
 80130e4:	6808      	ldr	r0, [r1, #0]
 80130e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80130ea:	f380 8809 	msr	PSP, r0
 80130ee:	f3bf 8f6f 	isb	sy
 80130f2:	f04f 0000 	mov.w	r0, #0
 80130f6:	f380 8811 	msr	BASEPRI, r0
 80130fa:	4770      	bx	lr
 80130fc:	f3af 8000 	nop.w

08013100 <pxCurrentTCBConst2>:
 8013100:	24000e58 	.word	0x24000e58
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8013104:	bf00      	nop
 8013106:	bf00      	nop

08013108 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8013108:	4808      	ldr	r0, [pc, #32]	; (801312c <prvPortStartFirstTask+0x24>)
 801310a:	6800      	ldr	r0, [r0, #0]
 801310c:	6800      	ldr	r0, [r0, #0]
 801310e:	f380 8808 	msr	MSP, r0
 8013112:	f04f 0000 	mov.w	r0, #0
 8013116:	f380 8814 	msr	CONTROL, r0
 801311a:	b662      	cpsie	i
 801311c:	b661      	cpsie	f
 801311e:	f3bf 8f4f 	dsb	sy
 8013122:	f3bf 8f6f 	isb	sy
 8013126:	df00      	svc	0
 8013128:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801312a:	bf00      	nop
 801312c:	e000ed08 	.word	0xe000ed08

08013130 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8013130:	b580      	push	{r7, lr}
 8013132:	b086      	sub	sp, #24
 8013134:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8013136:	4b46      	ldr	r3, [pc, #280]	; (8013250 <xPortStartScheduler+0x120>)
 8013138:	681b      	ldr	r3, [r3, #0]
 801313a:	4a46      	ldr	r2, [pc, #280]	; (8013254 <xPortStartScheduler+0x124>)
 801313c:	4293      	cmp	r3, r2
 801313e:	d10a      	bne.n	8013156 <xPortStartScheduler+0x26>
	__asm volatile
 8013140:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013144:	f383 8811 	msr	BASEPRI, r3
 8013148:	f3bf 8f6f 	isb	sy
 801314c:	f3bf 8f4f 	dsb	sy
 8013150:	613b      	str	r3, [r7, #16]
}
 8013152:	bf00      	nop
 8013154:	e7fe      	b.n	8013154 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8013156:	4b3e      	ldr	r3, [pc, #248]	; (8013250 <xPortStartScheduler+0x120>)
 8013158:	681b      	ldr	r3, [r3, #0]
 801315a:	4a3f      	ldr	r2, [pc, #252]	; (8013258 <xPortStartScheduler+0x128>)
 801315c:	4293      	cmp	r3, r2
 801315e:	d10a      	bne.n	8013176 <xPortStartScheduler+0x46>
	__asm volatile
 8013160:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013164:	f383 8811 	msr	BASEPRI, r3
 8013168:	f3bf 8f6f 	isb	sy
 801316c:	f3bf 8f4f 	dsb	sy
 8013170:	60fb      	str	r3, [r7, #12]
}
 8013172:	bf00      	nop
 8013174:	e7fe      	b.n	8013174 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8013176:	4b39      	ldr	r3, [pc, #228]	; (801325c <xPortStartScheduler+0x12c>)
 8013178:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801317a:	697b      	ldr	r3, [r7, #20]
 801317c:	781b      	ldrb	r3, [r3, #0]
 801317e:	b2db      	uxtb	r3, r3
 8013180:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8013182:	697b      	ldr	r3, [r7, #20]
 8013184:	22ff      	movs	r2, #255	; 0xff
 8013186:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8013188:	697b      	ldr	r3, [r7, #20]
 801318a:	781b      	ldrb	r3, [r3, #0]
 801318c:	b2db      	uxtb	r3, r3
 801318e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8013190:	78fb      	ldrb	r3, [r7, #3]
 8013192:	b2db      	uxtb	r3, r3
 8013194:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8013198:	b2da      	uxtb	r2, r3
 801319a:	4b31      	ldr	r3, [pc, #196]	; (8013260 <xPortStartScheduler+0x130>)
 801319c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801319e:	4b31      	ldr	r3, [pc, #196]	; (8013264 <xPortStartScheduler+0x134>)
 80131a0:	2207      	movs	r2, #7
 80131a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80131a4:	e009      	b.n	80131ba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80131a6:	4b2f      	ldr	r3, [pc, #188]	; (8013264 <xPortStartScheduler+0x134>)
 80131a8:	681b      	ldr	r3, [r3, #0]
 80131aa:	3b01      	subs	r3, #1
 80131ac:	4a2d      	ldr	r2, [pc, #180]	; (8013264 <xPortStartScheduler+0x134>)
 80131ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80131b0:	78fb      	ldrb	r3, [r7, #3]
 80131b2:	b2db      	uxtb	r3, r3
 80131b4:	005b      	lsls	r3, r3, #1
 80131b6:	b2db      	uxtb	r3, r3
 80131b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80131ba:	78fb      	ldrb	r3, [r7, #3]
 80131bc:	b2db      	uxtb	r3, r3
 80131be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80131c2:	2b80      	cmp	r3, #128	; 0x80
 80131c4:	d0ef      	beq.n	80131a6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80131c6:	4b27      	ldr	r3, [pc, #156]	; (8013264 <xPortStartScheduler+0x134>)
 80131c8:	681b      	ldr	r3, [r3, #0]
 80131ca:	f1c3 0307 	rsb	r3, r3, #7
 80131ce:	2b04      	cmp	r3, #4
 80131d0:	d00a      	beq.n	80131e8 <xPortStartScheduler+0xb8>
	__asm volatile
 80131d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80131d6:	f383 8811 	msr	BASEPRI, r3
 80131da:	f3bf 8f6f 	isb	sy
 80131de:	f3bf 8f4f 	dsb	sy
 80131e2:	60bb      	str	r3, [r7, #8]
}
 80131e4:	bf00      	nop
 80131e6:	e7fe      	b.n	80131e6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80131e8:	4b1e      	ldr	r3, [pc, #120]	; (8013264 <xPortStartScheduler+0x134>)
 80131ea:	681b      	ldr	r3, [r3, #0]
 80131ec:	021b      	lsls	r3, r3, #8
 80131ee:	4a1d      	ldr	r2, [pc, #116]	; (8013264 <xPortStartScheduler+0x134>)
 80131f0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80131f2:	4b1c      	ldr	r3, [pc, #112]	; (8013264 <xPortStartScheduler+0x134>)
 80131f4:	681b      	ldr	r3, [r3, #0]
 80131f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80131fa:	4a1a      	ldr	r2, [pc, #104]	; (8013264 <xPortStartScheduler+0x134>)
 80131fc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80131fe:	687b      	ldr	r3, [r7, #4]
 8013200:	b2da      	uxtb	r2, r3
 8013202:	697b      	ldr	r3, [r7, #20]
 8013204:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8013206:	4b18      	ldr	r3, [pc, #96]	; (8013268 <xPortStartScheduler+0x138>)
 8013208:	681b      	ldr	r3, [r3, #0]
 801320a:	4a17      	ldr	r2, [pc, #92]	; (8013268 <xPortStartScheduler+0x138>)
 801320c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8013210:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8013212:	4b15      	ldr	r3, [pc, #84]	; (8013268 <xPortStartScheduler+0x138>)
 8013214:	681b      	ldr	r3, [r3, #0]
 8013216:	4a14      	ldr	r2, [pc, #80]	; (8013268 <xPortStartScheduler+0x138>)
 8013218:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801321c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 801321e:	f000 f8dd 	bl	80133dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8013222:	4b12      	ldr	r3, [pc, #72]	; (801326c <xPortStartScheduler+0x13c>)
 8013224:	2200      	movs	r2, #0
 8013226:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8013228:	f000 f8fc 	bl	8013424 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801322c:	4b10      	ldr	r3, [pc, #64]	; (8013270 <xPortStartScheduler+0x140>)
 801322e:	681b      	ldr	r3, [r3, #0]
 8013230:	4a0f      	ldr	r2, [pc, #60]	; (8013270 <xPortStartScheduler+0x140>)
 8013232:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8013236:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8013238:	f7ff ff66 	bl	8013108 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801323c:	f7fe ff7e 	bl	801213c <vTaskSwitchContext>
	prvTaskExitError();
 8013240:	f7ff ff20 	bl	8013084 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8013244:	2300      	movs	r3, #0
}
 8013246:	4618      	mov	r0, r3
 8013248:	3718      	adds	r7, #24
 801324a:	46bd      	mov	sp, r7
 801324c:	bd80      	pop	{r7, pc}
 801324e:	bf00      	nop
 8013250:	e000ed00 	.word	0xe000ed00
 8013254:	410fc271 	.word	0x410fc271
 8013258:	410fc270 	.word	0x410fc270
 801325c:	e000e400 	.word	0xe000e400
 8013260:	24001484 	.word	0x24001484
 8013264:	24001488 	.word	0x24001488
 8013268:	e000ed20 	.word	0xe000ed20
 801326c:	24000098 	.word	0x24000098
 8013270:	e000ef34 	.word	0xe000ef34

08013274 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8013274:	b480      	push	{r7}
 8013276:	b083      	sub	sp, #12
 8013278:	af00      	add	r7, sp, #0
	__asm volatile
 801327a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801327e:	f383 8811 	msr	BASEPRI, r3
 8013282:	f3bf 8f6f 	isb	sy
 8013286:	f3bf 8f4f 	dsb	sy
 801328a:	607b      	str	r3, [r7, #4]
}
 801328c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801328e:	4b0f      	ldr	r3, [pc, #60]	; (80132cc <vPortEnterCritical+0x58>)
 8013290:	681b      	ldr	r3, [r3, #0]
 8013292:	3301      	adds	r3, #1
 8013294:	4a0d      	ldr	r2, [pc, #52]	; (80132cc <vPortEnterCritical+0x58>)
 8013296:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8013298:	4b0c      	ldr	r3, [pc, #48]	; (80132cc <vPortEnterCritical+0x58>)
 801329a:	681b      	ldr	r3, [r3, #0]
 801329c:	2b01      	cmp	r3, #1
 801329e:	d10f      	bne.n	80132c0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80132a0:	4b0b      	ldr	r3, [pc, #44]	; (80132d0 <vPortEnterCritical+0x5c>)
 80132a2:	681b      	ldr	r3, [r3, #0]
 80132a4:	b2db      	uxtb	r3, r3
 80132a6:	2b00      	cmp	r3, #0
 80132a8:	d00a      	beq.n	80132c0 <vPortEnterCritical+0x4c>
	__asm volatile
 80132aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80132ae:	f383 8811 	msr	BASEPRI, r3
 80132b2:	f3bf 8f6f 	isb	sy
 80132b6:	f3bf 8f4f 	dsb	sy
 80132ba:	603b      	str	r3, [r7, #0]
}
 80132bc:	bf00      	nop
 80132be:	e7fe      	b.n	80132be <vPortEnterCritical+0x4a>
	}
}
 80132c0:	bf00      	nop
 80132c2:	370c      	adds	r7, #12
 80132c4:	46bd      	mov	sp, r7
 80132c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132ca:	4770      	bx	lr
 80132cc:	24000098 	.word	0x24000098
 80132d0:	e000ed04 	.word	0xe000ed04

080132d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80132d4:	b480      	push	{r7}
 80132d6:	b083      	sub	sp, #12
 80132d8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80132da:	4b12      	ldr	r3, [pc, #72]	; (8013324 <vPortExitCritical+0x50>)
 80132dc:	681b      	ldr	r3, [r3, #0]
 80132de:	2b00      	cmp	r3, #0
 80132e0:	d10a      	bne.n	80132f8 <vPortExitCritical+0x24>
	__asm volatile
 80132e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80132e6:	f383 8811 	msr	BASEPRI, r3
 80132ea:	f3bf 8f6f 	isb	sy
 80132ee:	f3bf 8f4f 	dsb	sy
 80132f2:	607b      	str	r3, [r7, #4]
}
 80132f4:	bf00      	nop
 80132f6:	e7fe      	b.n	80132f6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80132f8:	4b0a      	ldr	r3, [pc, #40]	; (8013324 <vPortExitCritical+0x50>)
 80132fa:	681b      	ldr	r3, [r3, #0]
 80132fc:	3b01      	subs	r3, #1
 80132fe:	4a09      	ldr	r2, [pc, #36]	; (8013324 <vPortExitCritical+0x50>)
 8013300:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8013302:	4b08      	ldr	r3, [pc, #32]	; (8013324 <vPortExitCritical+0x50>)
 8013304:	681b      	ldr	r3, [r3, #0]
 8013306:	2b00      	cmp	r3, #0
 8013308:	d105      	bne.n	8013316 <vPortExitCritical+0x42>
 801330a:	2300      	movs	r3, #0
 801330c:	603b      	str	r3, [r7, #0]
	__asm volatile
 801330e:	683b      	ldr	r3, [r7, #0]
 8013310:	f383 8811 	msr	BASEPRI, r3
}
 8013314:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8013316:	bf00      	nop
 8013318:	370c      	adds	r7, #12
 801331a:	46bd      	mov	sp, r7
 801331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013320:	4770      	bx	lr
 8013322:	bf00      	nop
 8013324:	24000098 	.word	0x24000098
	...

08013330 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8013330:	f3ef 8009 	mrs	r0, PSP
 8013334:	f3bf 8f6f 	isb	sy
 8013338:	4b15      	ldr	r3, [pc, #84]	; (8013390 <pxCurrentTCBConst>)
 801333a:	681a      	ldr	r2, [r3, #0]
 801333c:	f01e 0f10 	tst.w	lr, #16
 8013340:	bf08      	it	eq
 8013342:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013346:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801334a:	6010      	str	r0, [r2, #0]
 801334c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013350:	f04f 0050 	mov.w	r0, #80	; 0x50
 8013354:	f380 8811 	msr	BASEPRI, r0
 8013358:	f3bf 8f4f 	dsb	sy
 801335c:	f3bf 8f6f 	isb	sy
 8013360:	f7fe feec 	bl	801213c <vTaskSwitchContext>
 8013364:	f04f 0000 	mov.w	r0, #0
 8013368:	f380 8811 	msr	BASEPRI, r0
 801336c:	bc09      	pop	{r0, r3}
 801336e:	6819      	ldr	r1, [r3, #0]
 8013370:	6808      	ldr	r0, [r1, #0]
 8013372:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013376:	f01e 0f10 	tst.w	lr, #16
 801337a:	bf08      	it	eq
 801337c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8013380:	f380 8809 	msr	PSP, r0
 8013384:	f3bf 8f6f 	isb	sy
 8013388:	4770      	bx	lr
 801338a:	bf00      	nop
 801338c:	f3af 8000 	nop.w

08013390 <pxCurrentTCBConst>:
 8013390:	24000e58 	.word	0x24000e58
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8013394:	bf00      	nop
 8013396:	bf00      	nop

08013398 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8013398:	b580      	push	{r7, lr}
 801339a:	b082      	sub	sp, #8
 801339c:	af00      	add	r7, sp, #0
	__asm volatile
 801339e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80133a2:	f383 8811 	msr	BASEPRI, r3
 80133a6:	f3bf 8f6f 	isb	sy
 80133aa:	f3bf 8f4f 	dsb	sy
 80133ae:	607b      	str	r3, [r7, #4]
}
 80133b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80133b2:	f7fe fe09 	bl	8011fc8 <xTaskIncrementTick>
 80133b6:	4603      	mov	r3, r0
 80133b8:	2b00      	cmp	r3, #0
 80133ba:	d003      	beq.n	80133c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80133bc:	4b06      	ldr	r3, [pc, #24]	; (80133d8 <xPortSysTickHandler+0x40>)
 80133be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80133c2:	601a      	str	r2, [r3, #0]
 80133c4:	2300      	movs	r3, #0
 80133c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80133c8:	683b      	ldr	r3, [r7, #0]
 80133ca:	f383 8811 	msr	BASEPRI, r3
}
 80133ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80133d0:	bf00      	nop
 80133d2:	3708      	adds	r7, #8
 80133d4:	46bd      	mov	sp, r7
 80133d6:	bd80      	pop	{r7, pc}
 80133d8:	e000ed04 	.word	0xe000ed04

080133dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80133dc:	b480      	push	{r7}
 80133de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80133e0:	4b0b      	ldr	r3, [pc, #44]	; (8013410 <vPortSetupTimerInterrupt+0x34>)
 80133e2:	2200      	movs	r2, #0
 80133e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80133e6:	4b0b      	ldr	r3, [pc, #44]	; (8013414 <vPortSetupTimerInterrupt+0x38>)
 80133e8:	2200      	movs	r2, #0
 80133ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80133ec:	4b0a      	ldr	r3, [pc, #40]	; (8013418 <vPortSetupTimerInterrupt+0x3c>)
 80133ee:	681b      	ldr	r3, [r3, #0]
 80133f0:	4a0a      	ldr	r2, [pc, #40]	; (801341c <vPortSetupTimerInterrupt+0x40>)
 80133f2:	fba2 2303 	umull	r2, r3, r2, r3
 80133f6:	099b      	lsrs	r3, r3, #6
 80133f8:	4a09      	ldr	r2, [pc, #36]	; (8013420 <vPortSetupTimerInterrupt+0x44>)
 80133fa:	3b01      	subs	r3, #1
 80133fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80133fe:	4b04      	ldr	r3, [pc, #16]	; (8013410 <vPortSetupTimerInterrupt+0x34>)
 8013400:	2207      	movs	r2, #7
 8013402:	601a      	str	r2, [r3, #0]
}
 8013404:	bf00      	nop
 8013406:	46bd      	mov	sp, r7
 8013408:	f85d 7b04 	ldr.w	r7, [sp], #4
 801340c:	4770      	bx	lr
 801340e:	bf00      	nop
 8013410:	e000e010 	.word	0xe000e010
 8013414:	e000e018 	.word	0xe000e018
 8013418:	24000088 	.word	0x24000088
 801341c:	10624dd3 	.word	0x10624dd3
 8013420:	e000e014 	.word	0xe000e014

08013424 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8013424:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8013434 <vPortEnableVFP+0x10>
 8013428:	6801      	ldr	r1, [r0, #0]
 801342a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801342e:	6001      	str	r1, [r0, #0]
 8013430:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8013432:	bf00      	nop
 8013434:	e000ed88 	.word	0xe000ed88

08013438 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8013438:	b480      	push	{r7}
 801343a:	b085      	sub	sp, #20
 801343c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801343e:	f3ef 8305 	mrs	r3, IPSR
 8013442:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013444:	68fb      	ldr	r3, [r7, #12]
 8013446:	2b0f      	cmp	r3, #15
 8013448:	d914      	bls.n	8013474 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801344a:	4a17      	ldr	r2, [pc, #92]	; (80134a8 <vPortValidateInterruptPriority+0x70>)
 801344c:	68fb      	ldr	r3, [r7, #12]
 801344e:	4413      	add	r3, r2
 8013450:	781b      	ldrb	r3, [r3, #0]
 8013452:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013454:	4b15      	ldr	r3, [pc, #84]	; (80134ac <vPortValidateInterruptPriority+0x74>)
 8013456:	781b      	ldrb	r3, [r3, #0]
 8013458:	7afa      	ldrb	r2, [r7, #11]
 801345a:	429a      	cmp	r2, r3
 801345c:	d20a      	bcs.n	8013474 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 801345e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013462:	f383 8811 	msr	BASEPRI, r3
 8013466:	f3bf 8f6f 	isb	sy
 801346a:	f3bf 8f4f 	dsb	sy
 801346e:	607b      	str	r3, [r7, #4]
}
 8013470:	bf00      	nop
 8013472:	e7fe      	b.n	8013472 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8013474:	4b0e      	ldr	r3, [pc, #56]	; (80134b0 <vPortValidateInterruptPriority+0x78>)
 8013476:	681b      	ldr	r3, [r3, #0]
 8013478:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801347c:	4b0d      	ldr	r3, [pc, #52]	; (80134b4 <vPortValidateInterruptPriority+0x7c>)
 801347e:	681b      	ldr	r3, [r3, #0]
 8013480:	429a      	cmp	r2, r3
 8013482:	d90a      	bls.n	801349a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8013484:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013488:	f383 8811 	msr	BASEPRI, r3
 801348c:	f3bf 8f6f 	isb	sy
 8013490:	f3bf 8f4f 	dsb	sy
 8013494:	603b      	str	r3, [r7, #0]
}
 8013496:	bf00      	nop
 8013498:	e7fe      	b.n	8013498 <vPortValidateInterruptPriority+0x60>
	}
 801349a:	bf00      	nop
 801349c:	3714      	adds	r7, #20
 801349e:	46bd      	mov	sp, r7
 80134a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134a4:	4770      	bx	lr
 80134a6:	bf00      	nop
 80134a8:	e000e3f0 	.word	0xe000e3f0
 80134ac:	24001484 	.word	0x24001484
 80134b0:	e000ed0c 	.word	0xe000ed0c
 80134b4:	24001488 	.word	0x24001488

080134b8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80134b8:	b580      	push	{r7, lr}
 80134ba:	b08a      	sub	sp, #40	; 0x28
 80134bc:	af00      	add	r7, sp, #0
 80134be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80134c0:	2300      	movs	r3, #0
 80134c2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80134c4:	f7fe fcc4 	bl	8011e50 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80134c8:	4b5b      	ldr	r3, [pc, #364]	; (8013638 <pvPortMalloc+0x180>)
 80134ca:	681b      	ldr	r3, [r3, #0]
 80134cc:	2b00      	cmp	r3, #0
 80134ce:	d101      	bne.n	80134d4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80134d0:	f000 f920 	bl	8013714 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80134d4:	4b59      	ldr	r3, [pc, #356]	; (801363c <pvPortMalloc+0x184>)
 80134d6:	681a      	ldr	r2, [r3, #0]
 80134d8:	687b      	ldr	r3, [r7, #4]
 80134da:	4013      	ands	r3, r2
 80134dc:	2b00      	cmp	r3, #0
 80134de:	f040 8093 	bne.w	8013608 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80134e2:	687b      	ldr	r3, [r7, #4]
 80134e4:	2b00      	cmp	r3, #0
 80134e6:	d01d      	beq.n	8013524 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80134e8:	2208      	movs	r2, #8
 80134ea:	687b      	ldr	r3, [r7, #4]
 80134ec:	4413      	add	r3, r2
 80134ee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80134f0:	687b      	ldr	r3, [r7, #4]
 80134f2:	f003 0307 	and.w	r3, r3, #7
 80134f6:	2b00      	cmp	r3, #0
 80134f8:	d014      	beq.n	8013524 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80134fa:	687b      	ldr	r3, [r7, #4]
 80134fc:	f023 0307 	bic.w	r3, r3, #7
 8013500:	3308      	adds	r3, #8
 8013502:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013504:	687b      	ldr	r3, [r7, #4]
 8013506:	f003 0307 	and.w	r3, r3, #7
 801350a:	2b00      	cmp	r3, #0
 801350c:	d00a      	beq.n	8013524 <pvPortMalloc+0x6c>
	__asm volatile
 801350e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013512:	f383 8811 	msr	BASEPRI, r3
 8013516:	f3bf 8f6f 	isb	sy
 801351a:	f3bf 8f4f 	dsb	sy
 801351e:	617b      	str	r3, [r7, #20]
}
 8013520:	bf00      	nop
 8013522:	e7fe      	b.n	8013522 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8013524:	687b      	ldr	r3, [r7, #4]
 8013526:	2b00      	cmp	r3, #0
 8013528:	d06e      	beq.n	8013608 <pvPortMalloc+0x150>
 801352a:	4b45      	ldr	r3, [pc, #276]	; (8013640 <pvPortMalloc+0x188>)
 801352c:	681b      	ldr	r3, [r3, #0]
 801352e:	687a      	ldr	r2, [r7, #4]
 8013530:	429a      	cmp	r2, r3
 8013532:	d869      	bhi.n	8013608 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8013534:	4b43      	ldr	r3, [pc, #268]	; (8013644 <pvPortMalloc+0x18c>)
 8013536:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8013538:	4b42      	ldr	r3, [pc, #264]	; (8013644 <pvPortMalloc+0x18c>)
 801353a:	681b      	ldr	r3, [r3, #0]
 801353c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801353e:	e004      	b.n	801354a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8013540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013542:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8013544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013546:	681b      	ldr	r3, [r3, #0]
 8013548:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801354a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801354c:	685b      	ldr	r3, [r3, #4]
 801354e:	687a      	ldr	r2, [r7, #4]
 8013550:	429a      	cmp	r2, r3
 8013552:	d903      	bls.n	801355c <pvPortMalloc+0xa4>
 8013554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013556:	681b      	ldr	r3, [r3, #0]
 8013558:	2b00      	cmp	r3, #0
 801355a:	d1f1      	bne.n	8013540 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801355c:	4b36      	ldr	r3, [pc, #216]	; (8013638 <pvPortMalloc+0x180>)
 801355e:	681b      	ldr	r3, [r3, #0]
 8013560:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013562:	429a      	cmp	r2, r3
 8013564:	d050      	beq.n	8013608 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8013566:	6a3b      	ldr	r3, [r7, #32]
 8013568:	681b      	ldr	r3, [r3, #0]
 801356a:	2208      	movs	r2, #8
 801356c:	4413      	add	r3, r2
 801356e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013572:	681a      	ldr	r2, [r3, #0]
 8013574:	6a3b      	ldr	r3, [r7, #32]
 8013576:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8013578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801357a:	685a      	ldr	r2, [r3, #4]
 801357c:	687b      	ldr	r3, [r7, #4]
 801357e:	1ad2      	subs	r2, r2, r3
 8013580:	2308      	movs	r3, #8
 8013582:	005b      	lsls	r3, r3, #1
 8013584:	429a      	cmp	r2, r3
 8013586:	d91f      	bls.n	80135c8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8013588:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801358a:	687b      	ldr	r3, [r7, #4]
 801358c:	4413      	add	r3, r2
 801358e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013590:	69bb      	ldr	r3, [r7, #24]
 8013592:	f003 0307 	and.w	r3, r3, #7
 8013596:	2b00      	cmp	r3, #0
 8013598:	d00a      	beq.n	80135b0 <pvPortMalloc+0xf8>
	__asm volatile
 801359a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801359e:	f383 8811 	msr	BASEPRI, r3
 80135a2:	f3bf 8f6f 	isb	sy
 80135a6:	f3bf 8f4f 	dsb	sy
 80135aa:	613b      	str	r3, [r7, #16]
}
 80135ac:	bf00      	nop
 80135ae:	e7fe      	b.n	80135ae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80135b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80135b2:	685a      	ldr	r2, [r3, #4]
 80135b4:	687b      	ldr	r3, [r7, #4]
 80135b6:	1ad2      	subs	r2, r2, r3
 80135b8:	69bb      	ldr	r3, [r7, #24]
 80135ba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80135bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80135be:	687a      	ldr	r2, [r7, #4]
 80135c0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80135c2:	69b8      	ldr	r0, [r7, #24]
 80135c4:	f000 f908 	bl	80137d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80135c8:	4b1d      	ldr	r3, [pc, #116]	; (8013640 <pvPortMalloc+0x188>)
 80135ca:	681a      	ldr	r2, [r3, #0]
 80135cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80135ce:	685b      	ldr	r3, [r3, #4]
 80135d0:	1ad3      	subs	r3, r2, r3
 80135d2:	4a1b      	ldr	r2, [pc, #108]	; (8013640 <pvPortMalloc+0x188>)
 80135d4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80135d6:	4b1a      	ldr	r3, [pc, #104]	; (8013640 <pvPortMalloc+0x188>)
 80135d8:	681a      	ldr	r2, [r3, #0]
 80135da:	4b1b      	ldr	r3, [pc, #108]	; (8013648 <pvPortMalloc+0x190>)
 80135dc:	681b      	ldr	r3, [r3, #0]
 80135de:	429a      	cmp	r2, r3
 80135e0:	d203      	bcs.n	80135ea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80135e2:	4b17      	ldr	r3, [pc, #92]	; (8013640 <pvPortMalloc+0x188>)
 80135e4:	681b      	ldr	r3, [r3, #0]
 80135e6:	4a18      	ldr	r2, [pc, #96]	; (8013648 <pvPortMalloc+0x190>)
 80135e8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80135ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80135ec:	685a      	ldr	r2, [r3, #4]
 80135ee:	4b13      	ldr	r3, [pc, #76]	; (801363c <pvPortMalloc+0x184>)
 80135f0:	681b      	ldr	r3, [r3, #0]
 80135f2:	431a      	orrs	r2, r3
 80135f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80135f6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80135f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80135fa:	2200      	movs	r2, #0
 80135fc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80135fe:	4b13      	ldr	r3, [pc, #76]	; (801364c <pvPortMalloc+0x194>)
 8013600:	681b      	ldr	r3, [r3, #0]
 8013602:	3301      	adds	r3, #1
 8013604:	4a11      	ldr	r2, [pc, #68]	; (801364c <pvPortMalloc+0x194>)
 8013606:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8013608:	f7fe fc30 	bl	8011e6c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801360c:	69fb      	ldr	r3, [r7, #28]
 801360e:	f003 0307 	and.w	r3, r3, #7
 8013612:	2b00      	cmp	r3, #0
 8013614:	d00a      	beq.n	801362c <pvPortMalloc+0x174>
	__asm volatile
 8013616:	f04f 0350 	mov.w	r3, #80	; 0x50
 801361a:	f383 8811 	msr	BASEPRI, r3
 801361e:	f3bf 8f6f 	isb	sy
 8013622:	f3bf 8f4f 	dsb	sy
 8013626:	60fb      	str	r3, [r7, #12]
}
 8013628:	bf00      	nop
 801362a:	e7fe      	b.n	801362a <pvPortMalloc+0x172>
	return pvReturn;
 801362c:	69fb      	ldr	r3, [r7, #28]
}
 801362e:	4618      	mov	r0, r3
 8013630:	3728      	adds	r7, #40	; 0x28
 8013632:	46bd      	mov	sp, r7
 8013634:	bd80      	pop	{r7, pc}
 8013636:	bf00      	nop
 8013638:	24005094 	.word	0x24005094
 801363c:	240050a8 	.word	0x240050a8
 8013640:	24005098 	.word	0x24005098
 8013644:	2400508c 	.word	0x2400508c
 8013648:	2400509c 	.word	0x2400509c
 801364c:	240050a0 	.word	0x240050a0

08013650 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8013650:	b580      	push	{r7, lr}
 8013652:	b086      	sub	sp, #24
 8013654:	af00      	add	r7, sp, #0
 8013656:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8013658:	687b      	ldr	r3, [r7, #4]
 801365a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801365c:	687b      	ldr	r3, [r7, #4]
 801365e:	2b00      	cmp	r3, #0
 8013660:	d04d      	beq.n	80136fe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8013662:	2308      	movs	r3, #8
 8013664:	425b      	negs	r3, r3
 8013666:	697a      	ldr	r2, [r7, #20]
 8013668:	4413      	add	r3, r2
 801366a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801366c:	697b      	ldr	r3, [r7, #20]
 801366e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8013670:	693b      	ldr	r3, [r7, #16]
 8013672:	685a      	ldr	r2, [r3, #4]
 8013674:	4b24      	ldr	r3, [pc, #144]	; (8013708 <vPortFree+0xb8>)
 8013676:	681b      	ldr	r3, [r3, #0]
 8013678:	4013      	ands	r3, r2
 801367a:	2b00      	cmp	r3, #0
 801367c:	d10a      	bne.n	8013694 <vPortFree+0x44>
	__asm volatile
 801367e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013682:	f383 8811 	msr	BASEPRI, r3
 8013686:	f3bf 8f6f 	isb	sy
 801368a:	f3bf 8f4f 	dsb	sy
 801368e:	60fb      	str	r3, [r7, #12]
}
 8013690:	bf00      	nop
 8013692:	e7fe      	b.n	8013692 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8013694:	693b      	ldr	r3, [r7, #16]
 8013696:	681b      	ldr	r3, [r3, #0]
 8013698:	2b00      	cmp	r3, #0
 801369a:	d00a      	beq.n	80136b2 <vPortFree+0x62>
	__asm volatile
 801369c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80136a0:	f383 8811 	msr	BASEPRI, r3
 80136a4:	f3bf 8f6f 	isb	sy
 80136a8:	f3bf 8f4f 	dsb	sy
 80136ac:	60bb      	str	r3, [r7, #8]
}
 80136ae:	bf00      	nop
 80136b0:	e7fe      	b.n	80136b0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80136b2:	693b      	ldr	r3, [r7, #16]
 80136b4:	685a      	ldr	r2, [r3, #4]
 80136b6:	4b14      	ldr	r3, [pc, #80]	; (8013708 <vPortFree+0xb8>)
 80136b8:	681b      	ldr	r3, [r3, #0]
 80136ba:	4013      	ands	r3, r2
 80136bc:	2b00      	cmp	r3, #0
 80136be:	d01e      	beq.n	80136fe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80136c0:	693b      	ldr	r3, [r7, #16]
 80136c2:	681b      	ldr	r3, [r3, #0]
 80136c4:	2b00      	cmp	r3, #0
 80136c6:	d11a      	bne.n	80136fe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80136c8:	693b      	ldr	r3, [r7, #16]
 80136ca:	685a      	ldr	r2, [r3, #4]
 80136cc:	4b0e      	ldr	r3, [pc, #56]	; (8013708 <vPortFree+0xb8>)
 80136ce:	681b      	ldr	r3, [r3, #0]
 80136d0:	43db      	mvns	r3, r3
 80136d2:	401a      	ands	r2, r3
 80136d4:	693b      	ldr	r3, [r7, #16]
 80136d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80136d8:	f7fe fbba 	bl	8011e50 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80136dc:	693b      	ldr	r3, [r7, #16]
 80136de:	685a      	ldr	r2, [r3, #4]
 80136e0:	4b0a      	ldr	r3, [pc, #40]	; (801370c <vPortFree+0xbc>)
 80136e2:	681b      	ldr	r3, [r3, #0]
 80136e4:	4413      	add	r3, r2
 80136e6:	4a09      	ldr	r2, [pc, #36]	; (801370c <vPortFree+0xbc>)
 80136e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80136ea:	6938      	ldr	r0, [r7, #16]
 80136ec:	f000 f874 	bl	80137d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80136f0:	4b07      	ldr	r3, [pc, #28]	; (8013710 <vPortFree+0xc0>)
 80136f2:	681b      	ldr	r3, [r3, #0]
 80136f4:	3301      	adds	r3, #1
 80136f6:	4a06      	ldr	r2, [pc, #24]	; (8013710 <vPortFree+0xc0>)
 80136f8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80136fa:	f7fe fbb7 	bl	8011e6c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80136fe:	bf00      	nop
 8013700:	3718      	adds	r7, #24
 8013702:	46bd      	mov	sp, r7
 8013704:	bd80      	pop	{r7, pc}
 8013706:	bf00      	nop
 8013708:	240050a8 	.word	0x240050a8
 801370c:	24005098 	.word	0x24005098
 8013710:	240050a4 	.word	0x240050a4

08013714 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8013714:	b480      	push	{r7}
 8013716:	b085      	sub	sp, #20
 8013718:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801371a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 801371e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8013720:	4b27      	ldr	r3, [pc, #156]	; (80137c0 <prvHeapInit+0xac>)
 8013722:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8013724:	68fb      	ldr	r3, [r7, #12]
 8013726:	f003 0307 	and.w	r3, r3, #7
 801372a:	2b00      	cmp	r3, #0
 801372c:	d00c      	beq.n	8013748 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801372e:	68fb      	ldr	r3, [r7, #12]
 8013730:	3307      	adds	r3, #7
 8013732:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013734:	68fb      	ldr	r3, [r7, #12]
 8013736:	f023 0307 	bic.w	r3, r3, #7
 801373a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801373c:	68ba      	ldr	r2, [r7, #8]
 801373e:	68fb      	ldr	r3, [r7, #12]
 8013740:	1ad3      	subs	r3, r2, r3
 8013742:	4a1f      	ldr	r2, [pc, #124]	; (80137c0 <prvHeapInit+0xac>)
 8013744:	4413      	add	r3, r2
 8013746:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8013748:	68fb      	ldr	r3, [r7, #12]
 801374a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801374c:	4a1d      	ldr	r2, [pc, #116]	; (80137c4 <prvHeapInit+0xb0>)
 801374e:	687b      	ldr	r3, [r7, #4]
 8013750:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8013752:	4b1c      	ldr	r3, [pc, #112]	; (80137c4 <prvHeapInit+0xb0>)
 8013754:	2200      	movs	r2, #0
 8013756:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8013758:	687b      	ldr	r3, [r7, #4]
 801375a:	68ba      	ldr	r2, [r7, #8]
 801375c:	4413      	add	r3, r2
 801375e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8013760:	2208      	movs	r2, #8
 8013762:	68fb      	ldr	r3, [r7, #12]
 8013764:	1a9b      	subs	r3, r3, r2
 8013766:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013768:	68fb      	ldr	r3, [r7, #12]
 801376a:	f023 0307 	bic.w	r3, r3, #7
 801376e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8013770:	68fb      	ldr	r3, [r7, #12]
 8013772:	4a15      	ldr	r2, [pc, #84]	; (80137c8 <prvHeapInit+0xb4>)
 8013774:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8013776:	4b14      	ldr	r3, [pc, #80]	; (80137c8 <prvHeapInit+0xb4>)
 8013778:	681b      	ldr	r3, [r3, #0]
 801377a:	2200      	movs	r2, #0
 801377c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801377e:	4b12      	ldr	r3, [pc, #72]	; (80137c8 <prvHeapInit+0xb4>)
 8013780:	681b      	ldr	r3, [r3, #0]
 8013782:	2200      	movs	r2, #0
 8013784:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8013786:	687b      	ldr	r3, [r7, #4]
 8013788:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801378a:	683b      	ldr	r3, [r7, #0]
 801378c:	68fa      	ldr	r2, [r7, #12]
 801378e:	1ad2      	subs	r2, r2, r3
 8013790:	683b      	ldr	r3, [r7, #0]
 8013792:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8013794:	4b0c      	ldr	r3, [pc, #48]	; (80137c8 <prvHeapInit+0xb4>)
 8013796:	681a      	ldr	r2, [r3, #0]
 8013798:	683b      	ldr	r3, [r7, #0]
 801379a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801379c:	683b      	ldr	r3, [r7, #0]
 801379e:	685b      	ldr	r3, [r3, #4]
 80137a0:	4a0a      	ldr	r2, [pc, #40]	; (80137cc <prvHeapInit+0xb8>)
 80137a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80137a4:	683b      	ldr	r3, [r7, #0]
 80137a6:	685b      	ldr	r3, [r3, #4]
 80137a8:	4a09      	ldr	r2, [pc, #36]	; (80137d0 <prvHeapInit+0xbc>)
 80137aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80137ac:	4b09      	ldr	r3, [pc, #36]	; (80137d4 <prvHeapInit+0xc0>)
 80137ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80137b2:	601a      	str	r2, [r3, #0]
}
 80137b4:	bf00      	nop
 80137b6:	3714      	adds	r7, #20
 80137b8:	46bd      	mov	sp, r7
 80137ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137be:	4770      	bx	lr
 80137c0:	2400148c 	.word	0x2400148c
 80137c4:	2400508c 	.word	0x2400508c
 80137c8:	24005094 	.word	0x24005094
 80137cc:	2400509c 	.word	0x2400509c
 80137d0:	24005098 	.word	0x24005098
 80137d4:	240050a8 	.word	0x240050a8

080137d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80137d8:	b480      	push	{r7}
 80137da:	b085      	sub	sp, #20
 80137dc:	af00      	add	r7, sp, #0
 80137de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80137e0:	4b28      	ldr	r3, [pc, #160]	; (8013884 <prvInsertBlockIntoFreeList+0xac>)
 80137e2:	60fb      	str	r3, [r7, #12]
 80137e4:	e002      	b.n	80137ec <prvInsertBlockIntoFreeList+0x14>
 80137e6:	68fb      	ldr	r3, [r7, #12]
 80137e8:	681b      	ldr	r3, [r3, #0]
 80137ea:	60fb      	str	r3, [r7, #12]
 80137ec:	68fb      	ldr	r3, [r7, #12]
 80137ee:	681b      	ldr	r3, [r3, #0]
 80137f0:	687a      	ldr	r2, [r7, #4]
 80137f2:	429a      	cmp	r2, r3
 80137f4:	d8f7      	bhi.n	80137e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80137f6:	68fb      	ldr	r3, [r7, #12]
 80137f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80137fa:	68fb      	ldr	r3, [r7, #12]
 80137fc:	685b      	ldr	r3, [r3, #4]
 80137fe:	68ba      	ldr	r2, [r7, #8]
 8013800:	4413      	add	r3, r2
 8013802:	687a      	ldr	r2, [r7, #4]
 8013804:	429a      	cmp	r2, r3
 8013806:	d108      	bne.n	801381a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8013808:	68fb      	ldr	r3, [r7, #12]
 801380a:	685a      	ldr	r2, [r3, #4]
 801380c:	687b      	ldr	r3, [r7, #4]
 801380e:	685b      	ldr	r3, [r3, #4]
 8013810:	441a      	add	r2, r3
 8013812:	68fb      	ldr	r3, [r7, #12]
 8013814:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8013816:	68fb      	ldr	r3, [r7, #12]
 8013818:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801381a:	687b      	ldr	r3, [r7, #4]
 801381c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801381e:	687b      	ldr	r3, [r7, #4]
 8013820:	685b      	ldr	r3, [r3, #4]
 8013822:	68ba      	ldr	r2, [r7, #8]
 8013824:	441a      	add	r2, r3
 8013826:	68fb      	ldr	r3, [r7, #12]
 8013828:	681b      	ldr	r3, [r3, #0]
 801382a:	429a      	cmp	r2, r3
 801382c:	d118      	bne.n	8013860 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801382e:	68fb      	ldr	r3, [r7, #12]
 8013830:	681a      	ldr	r2, [r3, #0]
 8013832:	4b15      	ldr	r3, [pc, #84]	; (8013888 <prvInsertBlockIntoFreeList+0xb0>)
 8013834:	681b      	ldr	r3, [r3, #0]
 8013836:	429a      	cmp	r2, r3
 8013838:	d00d      	beq.n	8013856 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801383a:	687b      	ldr	r3, [r7, #4]
 801383c:	685a      	ldr	r2, [r3, #4]
 801383e:	68fb      	ldr	r3, [r7, #12]
 8013840:	681b      	ldr	r3, [r3, #0]
 8013842:	685b      	ldr	r3, [r3, #4]
 8013844:	441a      	add	r2, r3
 8013846:	687b      	ldr	r3, [r7, #4]
 8013848:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801384a:	68fb      	ldr	r3, [r7, #12]
 801384c:	681b      	ldr	r3, [r3, #0]
 801384e:	681a      	ldr	r2, [r3, #0]
 8013850:	687b      	ldr	r3, [r7, #4]
 8013852:	601a      	str	r2, [r3, #0]
 8013854:	e008      	b.n	8013868 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8013856:	4b0c      	ldr	r3, [pc, #48]	; (8013888 <prvInsertBlockIntoFreeList+0xb0>)
 8013858:	681a      	ldr	r2, [r3, #0]
 801385a:	687b      	ldr	r3, [r7, #4]
 801385c:	601a      	str	r2, [r3, #0]
 801385e:	e003      	b.n	8013868 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8013860:	68fb      	ldr	r3, [r7, #12]
 8013862:	681a      	ldr	r2, [r3, #0]
 8013864:	687b      	ldr	r3, [r7, #4]
 8013866:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8013868:	68fa      	ldr	r2, [r7, #12]
 801386a:	687b      	ldr	r3, [r7, #4]
 801386c:	429a      	cmp	r2, r3
 801386e:	d002      	beq.n	8013876 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8013870:	68fb      	ldr	r3, [r7, #12]
 8013872:	687a      	ldr	r2, [r7, #4]
 8013874:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013876:	bf00      	nop
 8013878:	3714      	adds	r7, #20
 801387a:	46bd      	mov	sp, r7
 801387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013880:	4770      	bx	lr
 8013882:	bf00      	nop
 8013884:	2400508c 	.word	0x2400508c
 8013888:	24005094 	.word	0x24005094

0801388c <__errno>:
 801388c:	4b01      	ldr	r3, [pc, #4]	; (8013894 <__errno+0x8>)
 801388e:	6818      	ldr	r0, [r3, #0]
 8013890:	4770      	bx	lr
 8013892:	bf00      	nop
 8013894:	2400009c 	.word	0x2400009c

08013898 <__libc_init_array>:
 8013898:	b570      	push	{r4, r5, r6, lr}
 801389a:	4d0d      	ldr	r5, [pc, #52]	; (80138d0 <__libc_init_array+0x38>)
 801389c:	4c0d      	ldr	r4, [pc, #52]	; (80138d4 <__libc_init_array+0x3c>)
 801389e:	1b64      	subs	r4, r4, r5
 80138a0:	10a4      	asrs	r4, r4, #2
 80138a2:	2600      	movs	r6, #0
 80138a4:	42a6      	cmp	r6, r4
 80138a6:	d109      	bne.n	80138bc <__libc_init_array+0x24>
 80138a8:	4d0b      	ldr	r5, [pc, #44]	; (80138d8 <__libc_init_array+0x40>)
 80138aa:	4c0c      	ldr	r4, [pc, #48]	; (80138dc <__libc_init_array+0x44>)
 80138ac:	f001 f842 	bl	8014934 <_init>
 80138b0:	1b64      	subs	r4, r4, r5
 80138b2:	10a4      	asrs	r4, r4, #2
 80138b4:	2600      	movs	r6, #0
 80138b6:	42a6      	cmp	r6, r4
 80138b8:	d105      	bne.n	80138c6 <__libc_init_array+0x2e>
 80138ba:	bd70      	pop	{r4, r5, r6, pc}
 80138bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80138c0:	4798      	blx	r3
 80138c2:	3601      	adds	r6, #1
 80138c4:	e7ee      	b.n	80138a4 <__libc_init_array+0xc>
 80138c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80138ca:	4798      	blx	r3
 80138cc:	3601      	adds	r6, #1
 80138ce:	e7f2      	b.n	80138b6 <__libc_init_array+0x1e>
 80138d0:	08014d04 	.word	0x08014d04
 80138d4:	08014d04 	.word	0x08014d04
 80138d8:	08014d04 	.word	0x08014d04
 80138dc:	08014d08 	.word	0x08014d08

080138e0 <malloc>:
 80138e0:	4b02      	ldr	r3, [pc, #8]	; (80138ec <malloc+0xc>)
 80138e2:	4601      	mov	r1, r0
 80138e4:	6818      	ldr	r0, [r3, #0]
 80138e6:	f000 b88d 	b.w	8013a04 <_malloc_r>
 80138ea:	bf00      	nop
 80138ec:	2400009c 	.word	0x2400009c

080138f0 <free>:
 80138f0:	4b02      	ldr	r3, [pc, #8]	; (80138fc <free+0xc>)
 80138f2:	4601      	mov	r1, r0
 80138f4:	6818      	ldr	r0, [r3, #0]
 80138f6:	f000 b819 	b.w	801392c <_free_r>
 80138fa:	bf00      	nop
 80138fc:	2400009c 	.word	0x2400009c

08013900 <memcpy>:
 8013900:	440a      	add	r2, r1
 8013902:	4291      	cmp	r1, r2
 8013904:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8013908:	d100      	bne.n	801390c <memcpy+0xc>
 801390a:	4770      	bx	lr
 801390c:	b510      	push	{r4, lr}
 801390e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013912:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013916:	4291      	cmp	r1, r2
 8013918:	d1f9      	bne.n	801390e <memcpy+0xe>
 801391a:	bd10      	pop	{r4, pc}

0801391c <memset>:
 801391c:	4402      	add	r2, r0
 801391e:	4603      	mov	r3, r0
 8013920:	4293      	cmp	r3, r2
 8013922:	d100      	bne.n	8013926 <memset+0xa>
 8013924:	4770      	bx	lr
 8013926:	f803 1b01 	strb.w	r1, [r3], #1
 801392a:	e7f9      	b.n	8013920 <memset+0x4>

0801392c <_free_r>:
 801392c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801392e:	2900      	cmp	r1, #0
 8013930:	d044      	beq.n	80139bc <_free_r+0x90>
 8013932:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013936:	9001      	str	r0, [sp, #4]
 8013938:	2b00      	cmp	r3, #0
 801393a:	f1a1 0404 	sub.w	r4, r1, #4
 801393e:	bfb8      	it	lt
 8013940:	18e4      	addlt	r4, r4, r3
 8013942:	f000 fc51 	bl	80141e8 <__malloc_lock>
 8013946:	4a1e      	ldr	r2, [pc, #120]	; (80139c0 <_free_r+0x94>)
 8013948:	9801      	ldr	r0, [sp, #4]
 801394a:	6813      	ldr	r3, [r2, #0]
 801394c:	b933      	cbnz	r3, 801395c <_free_r+0x30>
 801394e:	6063      	str	r3, [r4, #4]
 8013950:	6014      	str	r4, [r2, #0]
 8013952:	b003      	add	sp, #12
 8013954:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013958:	f000 bc4c 	b.w	80141f4 <__malloc_unlock>
 801395c:	42a3      	cmp	r3, r4
 801395e:	d908      	bls.n	8013972 <_free_r+0x46>
 8013960:	6825      	ldr	r5, [r4, #0]
 8013962:	1961      	adds	r1, r4, r5
 8013964:	428b      	cmp	r3, r1
 8013966:	bf01      	itttt	eq
 8013968:	6819      	ldreq	r1, [r3, #0]
 801396a:	685b      	ldreq	r3, [r3, #4]
 801396c:	1949      	addeq	r1, r1, r5
 801396e:	6021      	streq	r1, [r4, #0]
 8013970:	e7ed      	b.n	801394e <_free_r+0x22>
 8013972:	461a      	mov	r2, r3
 8013974:	685b      	ldr	r3, [r3, #4]
 8013976:	b10b      	cbz	r3, 801397c <_free_r+0x50>
 8013978:	42a3      	cmp	r3, r4
 801397a:	d9fa      	bls.n	8013972 <_free_r+0x46>
 801397c:	6811      	ldr	r1, [r2, #0]
 801397e:	1855      	adds	r5, r2, r1
 8013980:	42a5      	cmp	r5, r4
 8013982:	d10b      	bne.n	801399c <_free_r+0x70>
 8013984:	6824      	ldr	r4, [r4, #0]
 8013986:	4421      	add	r1, r4
 8013988:	1854      	adds	r4, r2, r1
 801398a:	42a3      	cmp	r3, r4
 801398c:	6011      	str	r1, [r2, #0]
 801398e:	d1e0      	bne.n	8013952 <_free_r+0x26>
 8013990:	681c      	ldr	r4, [r3, #0]
 8013992:	685b      	ldr	r3, [r3, #4]
 8013994:	6053      	str	r3, [r2, #4]
 8013996:	4421      	add	r1, r4
 8013998:	6011      	str	r1, [r2, #0]
 801399a:	e7da      	b.n	8013952 <_free_r+0x26>
 801399c:	d902      	bls.n	80139a4 <_free_r+0x78>
 801399e:	230c      	movs	r3, #12
 80139a0:	6003      	str	r3, [r0, #0]
 80139a2:	e7d6      	b.n	8013952 <_free_r+0x26>
 80139a4:	6825      	ldr	r5, [r4, #0]
 80139a6:	1961      	adds	r1, r4, r5
 80139a8:	428b      	cmp	r3, r1
 80139aa:	bf04      	itt	eq
 80139ac:	6819      	ldreq	r1, [r3, #0]
 80139ae:	685b      	ldreq	r3, [r3, #4]
 80139b0:	6063      	str	r3, [r4, #4]
 80139b2:	bf04      	itt	eq
 80139b4:	1949      	addeq	r1, r1, r5
 80139b6:	6021      	streq	r1, [r4, #0]
 80139b8:	6054      	str	r4, [r2, #4]
 80139ba:	e7ca      	b.n	8013952 <_free_r+0x26>
 80139bc:	b003      	add	sp, #12
 80139be:	bd30      	pop	{r4, r5, pc}
 80139c0:	240050ac 	.word	0x240050ac

080139c4 <sbrk_aligned>:
 80139c4:	b570      	push	{r4, r5, r6, lr}
 80139c6:	4e0e      	ldr	r6, [pc, #56]	; (8013a00 <sbrk_aligned+0x3c>)
 80139c8:	460c      	mov	r4, r1
 80139ca:	6831      	ldr	r1, [r6, #0]
 80139cc:	4605      	mov	r5, r0
 80139ce:	b911      	cbnz	r1, 80139d6 <sbrk_aligned+0x12>
 80139d0:	f000 f91a 	bl	8013c08 <_sbrk_r>
 80139d4:	6030      	str	r0, [r6, #0]
 80139d6:	4621      	mov	r1, r4
 80139d8:	4628      	mov	r0, r5
 80139da:	f000 f915 	bl	8013c08 <_sbrk_r>
 80139de:	1c43      	adds	r3, r0, #1
 80139e0:	d00a      	beq.n	80139f8 <sbrk_aligned+0x34>
 80139e2:	1cc4      	adds	r4, r0, #3
 80139e4:	f024 0403 	bic.w	r4, r4, #3
 80139e8:	42a0      	cmp	r0, r4
 80139ea:	d007      	beq.n	80139fc <sbrk_aligned+0x38>
 80139ec:	1a21      	subs	r1, r4, r0
 80139ee:	4628      	mov	r0, r5
 80139f0:	f000 f90a 	bl	8013c08 <_sbrk_r>
 80139f4:	3001      	adds	r0, #1
 80139f6:	d101      	bne.n	80139fc <sbrk_aligned+0x38>
 80139f8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80139fc:	4620      	mov	r0, r4
 80139fe:	bd70      	pop	{r4, r5, r6, pc}
 8013a00:	240050b0 	.word	0x240050b0

08013a04 <_malloc_r>:
 8013a04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013a08:	1ccd      	adds	r5, r1, #3
 8013a0a:	f025 0503 	bic.w	r5, r5, #3
 8013a0e:	3508      	adds	r5, #8
 8013a10:	2d0c      	cmp	r5, #12
 8013a12:	bf38      	it	cc
 8013a14:	250c      	movcc	r5, #12
 8013a16:	2d00      	cmp	r5, #0
 8013a18:	4607      	mov	r7, r0
 8013a1a:	db01      	blt.n	8013a20 <_malloc_r+0x1c>
 8013a1c:	42a9      	cmp	r1, r5
 8013a1e:	d905      	bls.n	8013a2c <_malloc_r+0x28>
 8013a20:	230c      	movs	r3, #12
 8013a22:	603b      	str	r3, [r7, #0]
 8013a24:	2600      	movs	r6, #0
 8013a26:	4630      	mov	r0, r6
 8013a28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013a2c:	4e2e      	ldr	r6, [pc, #184]	; (8013ae8 <_malloc_r+0xe4>)
 8013a2e:	f000 fbdb 	bl	80141e8 <__malloc_lock>
 8013a32:	6833      	ldr	r3, [r6, #0]
 8013a34:	461c      	mov	r4, r3
 8013a36:	bb34      	cbnz	r4, 8013a86 <_malloc_r+0x82>
 8013a38:	4629      	mov	r1, r5
 8013a3a:	4638      	mov	r0, r7
 8013a3c:	f7ff ffc2 	bl	80139c4 <sbrk_aligned>
 8013a40:	1c43      	adds	r3, r0, #1
 8013a42:	4604      	mov	r4, r0
 8013a44:	d14d      	bne.n	8013ae2 <_malloc_r+0xde>
 8013a46:	6834      	ldr	r4, [r6, #0]
 8013a48:	4626      	mov	r6, r4
 8013a4a:	2e00      	cmp	r6, #0
 8013a4c:	d140      	bne.n	8013ad0 <_malloc_r+0xcc>
 8013a4e:	6823      	ldr	r3, [r4, #0]
 8013a50:	4631      	mov	r1, r6
 8013a52:	4638      	mov	r0, r7
 8013a54:	eb04 0803 	add.w	r8, r4, r3
 8013a58:	f000 f8d6 	bl	8013c08 <_sbrk_r>
 8013a5c:	4580      	cmp	r8, r0
 8013a5e:	d13a      	bne.n	8013ad6 <_malloc_r+0xd2>
 8013a60:	6821      	ldr	r1, [r4, #0]
 8013a62:	3503      	adds	r5, #3
 8013a64:	1a6d      	subs	r5, r5, r1
 8013a66:	f025 0503 	bic.w	r5, r5, #3
 8013a6a:	3508      	adds	r5, #8
 8013a6c:	2d0c      	cmp	r5, #12
 8013a6e:	bf38      	it	cc
 8013a70:	250c      	movcc	r5, #12
 8013a72:	4629      	mov	r1, r5
 8013a74:	4638      	mov	r0, r7
 8013a76:	f7ff ffa5 	bl	80139c4 <sbrk_aligned>
 8013a7a:	3001      	adds	r0, #1
 8013a7c:	d02b      	beq.n	8013ad6 <_malloc_r+0xd2>
 8013a7e:	6823      	ldr	r3, [r4, #0]
 8013a80:	442b      	add	r3, r5
 8013a82:	6023      	str	r3, [r4, #0]
 8013a84:	e00e      	b.n	8013aa4 <_malloc_r+0xa0>
 8013a86:	6822      	ldr	r2, [r4, #0]
 8013a88:	1b52      	subs	r2, r2, r5
 8013a8a:	d41e      	bmi.n	8013aca <_malloc_r+0xc6>
 8013a8c:	2a0b      	cmp	r2, #11
 8013a8e:	d916      	bls.n	8013abe <_malloc_r+0xba>
 8013a90:	1961      	adds	r1, r4, r5
 8013a92:	42a3      	cmp	r3, r4
 8013a94:	6025      	str	r5, [r4, #0]
 8013a96:	bf18      	it	ne
 8013a98:	6059      	strne	r1, [r3, #4]
 8013a9a:	6863      	ldr	r3, [r4, #4]
 8013a9c:	bf08      	it	eq
 8013a9e:	6031      	streq	r1, [r6, #0]
 8013aa0:	5162      	str	r2, [r4, r5]
 8013aa2:	604b      	str	r3, [r1, #4]
 8013aa4:	4638      	mov	r0, r7
 8013aa6:	f104 060b 	add.w	r6, r4, #11
 8013aaa:	f000 fba3 	bl	80141f4 <__malloc_unlock>
 8013aae:	f026 0607 	bic.w	r6, r6, #7
 8013ab2:	1d23      	adds	r3, r4, #4
 8013ab4:	1af2      	subs	r2, r6, r3
 8013ab6:	d0b6      	beq.n	8013a26 <_malloc_r+0x22>
 8013ab8:	1b9b      	subs	r3, r3, r6
 8013aba:	50a3      	str	r3, [r4, r2]
 8013abc:	e7b3      	b.n	8013a26 <_malloc_r+0x22>
 8013abe:	6862      	ldr	r2, [r4, #4]
 8013ac0:	42a3      	cmp	r3, r4
 8013ac2:	bf0c      	ite	eq
 8013ac4:	6032      	streq	r2, [r6, #0]
 8013ac6:	605a      	strne	r2, [r3, #4]
 8013ac8:	e7ec      	b.n	8013aa4 <_malloc_r+0xa0>
 8013aca:	4623      	mov	r3, r4
 8013acc:	6864      	ldr	r4, [r4, #4]
 8013ace:	e7b2      	b.n	8013a36 <_malloc_r+0x32>
 8013ad0:	4634      	mov	r4, r6
 8013ad2:	6876      	ldr	r6, [r6, #4]
 8013ad4:	e7b9      	b.n	8013a4a <_malloc_r+0x46>
 8013ad6:	230c      	movs	r3, #12
 8013ad8:	603b      	str	r3, [r7, #0]
 8013ada:	4638      	mov	r0, r7
 8013adc:	f000 fb8a 	bl	80141f4 <__malloc_unlock>
 8013ae0:	e7a1      	b.n	8013a26 <_malloc_r+0x22>
 8013ae2:	6025      	str	r5, [r4, #0]
 8013ae4:	e7de      	b.n	8013aa4 <_malloc_r+0xa0>
 8013ae6:	bf00      	nop
 8013ae8:	240050ac 	.word	0x240050ac

08013aec <iprintf>:
 8013aec:	b40f      	push	{r0, r1, r2, r3}
 8013aee:	4b0a      	ldr	r3, [pc, #40]	; (8013b18 <iprintf+0x2c>)
 8013af0:	b513      	push	{r0, r1, r4, lr}
 8013af2:	681c      	ldr	r4, [r3, #0]
 8013af4:	b124      	cbz	r4, 8013b00 <iprintf+0x14>
 8013af6:	69a3      	ldr	r3, [r4, #24]
 8013af8:	b913      	cbnz	r3, 8013b00 <iprintf+0x14>
 8013afa:	4620      	mov	r0, r4
 8013afc:	f000 fa6e 	bl	8013fdc <__sinit>
 8013b00:	ab05      	add	r3, sp, #20
 8013b02:	9a04      	ldr	r2, [sp, #16]
 8013b04:	68a1      	ldr	r1, [r4, #8]
 8013b06:	9301      	str	r3, [sp, #4]
 8013b08:	4620      	mov	r0, r4
 8013b0a:	f000 fba3 	bl	8014254 <_vfiprintf_r>
 8013b0e:	b002      	add	sp, #8
 8013b10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013b14:	b004      	add	sp, #16
 8013b16:	4770      	bx	lr
 8013b18:	2400009c 	.word	0x2400009c

08013b1c <_puts_r>:
 8013b1c:	b570      	push	{r4, r5, r6, lr}
 8013b1e:	460e      	mov	r6, r1
 8013b20:	4605      	mov	r5, r0
 8013b22:	b118      	cbz	r0, 8013b2c <_puts_r+0x10>
 8013b24:	6983      	ldr	r3, [r0, #24]
 8013b26:	b90b      	cbnz	r3, 8013b2c <_puts_r+0x10>
 8013b28:	f000 fa58 	bl	8013fdc <__sinit>
 8013b2c:	69ab      	ldr	r3, [r5, #24]
 8013b2e:	68ac      	ldr	r4, [r5, #8]
 8013b30:	b913      	cbnz	r3, 8013b38 <_puts_r+0x1c>
 8013b32:	4628      	mov	r0, r5
 8013b34:	f000 fa52 	bl	8013fdc <__sinit>
 8013b38:	4b2c      	ldr	r3, [pc, #176]	; (8013bec <_puts_r+0xd0>)
 8013b3a:	429c      	cmp	r4, r3
 8013b3c:	d120      	bne.n	8013b80 <_puts_r+0x64>
 8013b3e:	686c      	ldr	r4, [r5, #4]
 8013b40:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013b42:	07db      	lsls	r3, r3, #31
 8013b44:	d405      	bmi.n	8013b52 <_puts_r+0x36>
 8013b46:	89a3      	ldrh	r3, [r4, #12]
 8013b48:	0598      	lsls	r0, r3, #22
 8013b4a:	d402      	bmi.n	8013b52 <_puts_r+0x36>
 8013b4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013b4e:	f000 fae3 	bl	8014118 <__retarget_lock_acquire_recursive>
 8013b52:	89a3      	ldrh	r3, [r4, #12]
 8013b54:	0719      	lsls	r1, r3, #28
 8013b56:	d51d      	bpl.n	8013b94 <_puts_r+0x78>
 8013b58:	6923      	ldr	r3, [r4, #16]
 8013b5a:	b1db      	cbz	r3, 8013b94 <_puts_r+0x78>
 8013b5c:	3e01      	subs	r6, #1
 8013b5e:	68a3      	ldr	r3, [r4, #8]
 8013b60:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8013b64:	3b01      	subs	r3, #1
 8013b66:	60a3      	str	r3, [r4, #8]
 8013b68:	bb39      	cbnz	r1, 8013bba <_puts_r+0x9e>
 8013b6a:	2b00      	cmp	r3, #0
 8013b6c:	da38      	bge.n	8013be0 <_puts_r+0xc4>
 8013b6e:	4622      	mov	r2, r4
 8013b70:	210a      	movs	r1, #10
 8013b72:	4628      	mov	r0, r5
 8013b74:	f000 f858 	bl	8013c28 <__swbuf_r>
 8013b78:	3001      	adds	r0, #1
 8013b7a:	d011      	beq.n	8013ba0 <_puts_r+0x84>
 8013b7c:	250a      	movs	r5, #10
 8013b7e:	e011      	b.n	8013ba4 <_puts_r+0x88>
 8013b80:	4b1b      	ldr	r3, [pc, #108]	; (8013bf0 <_puts_r+0xd4>)
 8013b82:	429c      	cmp	r4, r3
 8013b84:	d101      	bne.n	8013b8a <_puts_r+0x6e>
 8013b86:	68ac      	ldr	r4, [r5, #8]
 8013b88:	e7da      	b.n	8013b40 <_puts_r+0x24>
 8013b8a:	4b1a      	ldr	r3, [pc, #104]	; (8013bf4 <_puts_r+0xd8>)
 8013b8c:	429c      	cmp	r4, r3
 8013b8e:	bf08      	it	eq
 8013b90:	68ec      	ldreq	r4, [r5, #12]
 8013b92:	e7d5      	b.n	8013b40 <_puts_r+0x24>
 8013b94:	4621      	mov	r1, r4
 8013b96:	4628      	mov	r0, r5
 8013b98:	f000 f898 	bl	8013ccc <__swsetup_r>
 8013b9c:	2800      	cmp	r0, #0
 8013b9e:	d0dd      	beq.n	8013b5c <_puts_r+0x40>
 8013ba0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8013ba4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013ba6:	07da      	lsls	r2, r3, #31
 8013ba8:	d405      	bmi.n	8013bb6 <_puts_r+0x9a>
 8013baa:	89a3      	ldrh	r3, [r4, #12]
 8013bac:	059b      	lsls	r3, r3, #22
 8013bae:	d402      	bmi.n	8013bb6 <_puts_r+0x9a>
 8013bb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013bb2:	f000 fab2 	bl	801411a <__retarget_lock_release_recursive>
 8013bb6:	4628      	mov	r0, r5
 8013bb8:	bd70      	pop	{r4, r5, r6, pc}
 8013bba:	2b00      	cmp	r3, #0
 8013bbc:	da04      	bge.n	8013bc8 <_puts_r+0xac>
 8013bbe:	69a2      	ldr	r2, [r4, #24]
 8013bc0:	429a      	cmp	r2, r3
 8013bc2:	dc06      	bgt.n	8013bd2 <_puts_r+0xb6>
 8013bc4:	290a      	cmp	r1, #10
 8013bc6:	d004      	beq.n	8013bd2 <_puts_r+0xb6>
 8013bc8:	6823      	ldr	r3, [r4, #0]
 8013bca:	1c5a      	adds	r2, r3, #1
 8013bcc:	6022      	str	r2, [r4, #0]
 8013bce:	7019      	strb	r1, [r3, #0]
 8013bd0:	e7c5      	b.n	8013b5e <_puts_r+0x42>
 8013bd2:	4622      	mov	r2, r4
 8013bd4:	4628      	mov	r0, r5
 8013bd6:	f000 f827 	bl	8013c28 <__swbuf_r>
 8013bda:	3001      	adds	r0, #1
 8013bdc:	d1bf      	bne.n	8013b5e <_puts_r+0x42>
 8013bde:	e7df      	b.n	8013ba0 <_puts_r+0x84>
 8013be0:	6823      	ldr	r3, [r4, #0]
 8013be2:	250a      	movs	r5, #10
 8013be4:	1c5a      	adds	r2, r3, #1
 8013be6:	6022      	str	r2, [r4, #0]
 8013be8:	701d      	strb	r5, [r3, #0]
 8013bea:	e7db      	b.n	8013ba4 <_puts_r+0x88>
 8013bec:	08014c88 	.word	0x08014c88
 8013bf0:	08014ca8 	.word	0x08014ca8
 8013bf4:	08014c68 	.word	0x08014c68

08013bf8 <puts>:
 8013bf8:	4b02      	ldr	r3, [pc, #8]	; (8013c04 <puts+0xc>)
 8013bfa:	4601      	mov	r1, r0
 8013bfc:	6818      	ldr	r0, [r3, #0]
 8013bfe:	f7ff bf8d 	b.w	8013b1c <_puts_r>
 8013c02:	bf00      	nop
 8013c04:	2400009c 	.word	0x2400009c

08013c08 <_sbrk_r>:
 8013c08:	b538      	push	{r3, r4, r5, lr}
 8013c0a:	4d06      	ldr	r5, [pc, #24]	; (8013c24 <_sbrk_r+0x1c>)
 8013c0c:	2300      	movs	r3, #0
 8013c0e:	4604      	mov	r4, r0
 8013c10:	4608      	mov	r0, r1
 8013c12:	602b      	str	r3, [r5, #0]
 8013c14:	f7ee ff5e 	bl	8002ad4 <_sbrk>
 8013c18:	1c43      	adds	r3, r0, #1
 8013c1a:	d102      	bne.n	8013c22 <_sbrk_r+0x1a>
 8013c1c:	682b      	ldr	r3, [r5, #0]
 8013c1e:	b103      	cbz	r3, 8013c22 <_sbrk_r+0x1a>
 8013c20:	6023      	str	r3, [r4, #0]
 8013c22:	bd38      	pop	{r3, r4, r5, pc}
 8013c24:	240050b8 	.word	0x240050b8

08013c28 <__swbuf_r>:
 8013c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013c2a:	460e      	mov	r6, r1
 8013c2c:	4614      	mov	r4, r2
 8013c2e:	4605      	mov	r5, r0
 8013c30:	b118      	cbz	r0, 8013c3a <__swbuf_r+0x12>
 8013c32:	6983      	ldr	r3, [r0, #24]
 8013c34:	b90b      	cbnz	r3, 8013c3a <__swbuf_r+0x12>
 8013c36:	f000 f9d1 	bl	8013fdc <__sinit>
 8013c3a:	4b21      	ldr	r3, [pc, #132]	; (8013cc0 <__swbuf_r+0x98>)
 8013c3c:	429c      	cmp	r4, r3
 8013c3e:	d12b      	bne.n	8013c98 <__swbuf_r+0x70>
 8013c40:	686c      	ldr	r4, [r5, #4]
 8013c42:	69a3      	ldr	r3, [r4, #24]
 8013c44:	60a3      	str	r3, [r4, #8]
 8013c46:	89a3      	ldrh	r3, [r4, #12]
 8013c48:	071a      	lsls	r2, r3, #28
 8013c4a:	d52f      	bpl.n	8013cac <__swbuf_r+0x84>
 8013c4c:	6923      	ldr	r3, [r4, #16]
 8013c4e:	b36b      	cbz	r3, 8013cac <__swbuf_r+0x84>
 8013c50:	6923      	ldr	r3, [r4, #16]
 8013c52:	6820      	ldr	r0, [r4, #0]
 8013c54:	1ac0      	subs	r0, r0, r3
 8013c56:	6963      	ldr	r3, [r4, #20]
 8013c58:	b2f6      	uxtb	r6, r6
 8013c5a:	4283      	cmp	r3, r0
 8013c5c:	4637      	mov	r7, r6
 8013c5e:	dc04      	bgt.n	8013c6a <__swbuf_r+0x42>
 8013c60:	4621      	mov	r1, r4
 8013c62:	4628      	mov	r0, r5
 8013c64:	f000 f926 	bl	8013eb4 <_fflush_r>
 8013c68:	bb30      	cbnz	r0, 8013cb8 <__swbuf_r+0x90>
 8013c6a:	68a3      	ldr	r3, [r4, #8]
 8013c6c:	3b01      	subs	r3, #1
 8013c6e:	60a3      	str	r3, [r4, #8]
 8013c70:	6823      	ldr	r3, [r4, #0]
 8013c72:	1c5a      	adds	r2, r3, #1
 8013c74:	6022      	str	r2, [r4, #0]
 8013c76:	701e      	strb	r6, [r3, #0]
 8013c78:	6963      	ldr	r3, [r4, #20]
 8013c7a:	3001      	adds	r0, #1
 8013c7c:	4283      	cmp	r3, r0
 8013c7e:	d004      	beq.n	8013c8a <__swbuf_r+0x62>
 8013c80:	89a3      	ldrh	r3, [r4, #12]
 8013c82:	07db      	lsls	r3, r3, #31
 8013c84:	d506      	bpl.n	8013c94 <__swbuf_r+0x6c>
 8013c86:	2e0a      	cmp	r6, #10
 8013c88:	d104      	bne.n	8013c94 <__swbuf_r+0x6c>
 8013c8a:	4621      	mov	r1, r4
 8013c8c:	4628      	mov	r0, r5
 8013c8e:	f000 f911 	bl	8013eb4 <_fflush_r>
 8013c92:	b988      	cbnz	r0, 8013cb8 <__swbuf_r+0x90>
 8013c94:	4638      	mov	r0, r7
 8013c96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013c98:	4b0a      	ldr	r3, [pc, #40]	; (8013cc4 <__swbuf_r+0x9c>)
 8013c9a:	429c      	cmp	r4, r3
 8013c9c:	d101      	bne.n	8013ca2 <__swbuf_r+0x7a>
 8013c9e:	68ac      	ldr	r4, [r5, #8]
 8013ca0:	e7cf      	b.n	8013c42 <__swbuf_r+0x1a>
 8013ca2:	4b09      	ldr	r3, [pc, #36]	; (8013cc8 <__swbuf_r+0xa0>)
 8013ca4:	429c      	cmp	r4, r3
 8013ca6:	bf08      	it	eq
 8013ca8:	68ec      	ldreq	r4, [r5, #12]
 8013caa:	e7ca      	b.n	8013c42 <__swbuf_r+0x1a>
 8013cac:	4621      	mov	r1, r4
 8013cae:	4628      	mov	r0, r5
 8013cb0:	f000 f80c 	bl	8013ccc <__swsetup_r>
 8013cb4:	2800      	cmp	r0, #0
 8013cb6:	d0cb      	beq.n	8013c50 <__swbuf_r+0x28>
 8013cb8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8013cbc:	e7ea      	b.n	8013c94 <__swbuf_r+0x6c>
 8013cbe:	bf00      	nop
 8013cc0:	08014c88 	.word	0x08014c88
 8013cc4:	08014ca8 	.word	0x08014ca8
 8013cc8:	08014c68 	.word	0x08014c68

08013ccc <__swsetup_r>:
 8013ccc:	4b32      	ldr	r3, [pc, #200]	; (8013d98 <__swsetup_r+0xcc>)
 8013cce:	b570      	push	{r4, r5, r6, lr}
 8013cd0:	681d      	ldr	r5, [r3, #0]
 8013cd2:	4606      	mov	r6, r0
 8013cd4:	460c      	mov	r4, r1
 8013cd6:	b125      	cbz	r5, 8013ce2 <__swsetup_r+0x16>
 8013cd8:	69ab      	ldr	r3, [r5, #24]
 8013cda:	b913      	cbnz	r3, 8013ce2 <__swsetup_r+0x16>
 8013cdc:	4628      	mov	r0, r5
 8013cde:	f000 f97d 	bl	8013fdc <__sinit>
 8013ce2:	4b2e      	ldr	r3, [pc, #184]	; (8013d9c <__swsetup_r+0xd0>)
 8013ce4:	429c      	cmp	r4, r3
 8013ce6:	d10f      	bne.n	8013d08 <__swsetup_r+0x3c>
 8013ce8:	686c      	ldr	r4, [r5, #4]
 8013cea:	89a3      	ldrh	r3, [r4, #12]
 8013cec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013cf0:	0719      	lsls	r1, r3, #28
 8013cf2:	d42c      	bmi.n	8013d4e <__swsetup_r+0x82>
 8013cf4:	06dd      	lsls	r5, r3, #27
 8013cf6:	d411      	bmi.n	8013d1c <__swsetup_r+0x50>
 8013cf8:	2309      	movs	r3, #9
 8013cfa:	6033      	str	r3, [r6, #0]
 8013cfc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8013d00:	81a3      	strh	r3, [r4, #12]
 8013d02:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013d06:	e03e      	b.n	8013d86 <__swsetup_r+0xba>
 8013d08:	4b25      	ldr	r3, [pc, #148]	; (8013da0 <__swsetup_r+0xd4>)
 8013d0a:	429c      	cmp	r4, r3
 8013d0c:	d101      	bne.n	8013d12 <__swsetup_r+0x46>
 8013d0e:	68ac      	ldr	r4, [r5, #8]
 8013d10:	e7eb      	b.n	8013cea <__swsetup_r+0x1e>
 8013d12:	4b24      	ldr	r3, [pc, #144]	; (8013da4 <__swsetup_r+0xd8>)
 8013d14:	429c      	cmp	r4, r3
 8013d16:	bf08      	it	eq
 8013d18:	68ec      	ldreq	r4, [r5, #12]
 8013d1a:	e7e6      	b.n	8013cea <__swsetup_r+0x1e>
 8013d1c:	0758      	lsls	r0, r3, #29
 8013d1e:	d512      	bpl.n	8013d46 <__swsetup_r+0x7a>
 8013d20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013d22:	b141      	cbz	r1, 8013d36 <__swsetup_r+0x6a>
 8013d24:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013d28:	4299      	cmp	r1, r3
 8013d2a:	d002      	beq.n	8013d32 <__swsetup_r+0x66>
 8013d2c:	4630      	mov	r0, r6
 8013d2e:	f7ff fdfd 	bl	801392c <_free_r>
 8013d32:	2300      	movs	r3, #0
 8013d34:	6363      	str	r3, [r4, #52]	; 0x34
 8013d36:	89a3      	ldrh	r3, [r4, #12]
 8013d38:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013d3c:	81a3      	strh	r3, [r4, #12]
 8013d3e:	2300      	movs	r3, #0
 8013d40:	6063      	str	r3, [r4, #4]
 8013d42:	6923      	ldr	r3, [r4, #16]
 8013d44:	6023      	str	r3, [r4, #0]
 8013d46:	89a3      	ldrh	r3, [r4, #12]
 8013d48:	f043 0308 	orr.w	r3, r3, #8
 8013d4c:	81a3      	strh	r3, [r4, #12]
 8013d4e:	6923      	ldr	r3, [r4, #16]
 8013d50:	b94b      	cbnz	r3, 8013d66 <__swsetup_r+0x9a>
 8013d52:	89a3      	ldrh	r3, [r4, #12]
 8013d54:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013d58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013d5c:	d003      	beq.n	8013d66 <__swsetup_r+0x9a>
 8013d5e:	4621      	mov	r1, r4
 8013d60:	4630      	mov	r0, r6
 8013d62:	f000 fa01 	bl	8014168 <__smakebuf_r>
 8013d66:	89a0      	ldrh	r0, [r4, #12]
 8013d68:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013d6c:	f010 0301 	ands.w	r3, r0, #1
 8013d70:	d00a      	beq.n	8013d88 <__swsetup_r+0xbc>
 8013d72:	2300      	movs	r3, #0
 8013d74:	60a3      	str	r3, [r4, #8]
 8013d76:	6963      	ldr	r3, [r4, #20]
 8013d78:	425b      	negs	r3, r3
 8013d7a:	61a3      	str	r3, [r4, #24]
 8013d7c:	6923      	ldr	r3, [r4, #16]
 8013d7e:	b943      	cbnz	r3, 8013d92 <__swsetup_r+0xc6>
 8013d80:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013d84:	d1ba      	bne.n	8013cfc <__swsetup_r+0x30>
 8013d86:	bd70      	pop	{r4, r5, r6, pc}
 8013d88:	0781      	lsls	r1, r0, #30
 8013d8a:	bf58      	it	pl
 8013d8c:	6963      	ldrpl	r3, [r4, #20]
 8013d8e:	60a3      	str	r3, [r4, #8]
 8013d90:	e7f4      	b.n	8013d7c <__swsetup_r+0xb0>
 8013d92:	2000      	movs	r0, #0
 8013d94:	e7f7      	b.n	8013d86 <__swsetup_r+0xba>
 8013d96:	bf00      	nop
 8013d98:	2400009c 	.word	0x2400009c
 8013d9c:	08014c88 	.word	0x08014c88
 8013da0:	08014ca8 	.word	0x08014ca8
 8013da4:	08014c68 	.word	0x08014c68

08013da8 <__sflush_r>:
 8013da8:	898a      	ldrh	r2, [r1, #12]
 8013daa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013dae:	4605      	mov	r5, r0
 8013db0:	0710      	lsls	r0, r2, #28
 8013db2:	460c      	mov	r4, r1
 8013db4:	d458      	bmi.n	8013e68 <__sflush_r+0xc0>
 8013db6:	684b      	ldr	r3, [r1, #4]
 8013db8:	2b00      	cmp	r3, #0
 8013dba:	dc05      	bgt.n	8013dc8 <__sflush_r+0x20>
 8013dbc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013dbe:	2b00      	cmp	r3, #0
 8013dc0:	dc02      	bgt.n	8013dc8 <__sflush_r+0x20>
 8013dc2:	2000      	movs	r0, #0
 8013dc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013dc8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013dca:	2e00      	cmp	r6, #0
 8013dcc:	d0f9      	beq.n	8013dc2 <__sflush_r+0x1a>
 8013dce:	2300      	movs	r3, #0
 8013dd0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013dd4:	682f      	ldr	r7, [r5, #0]
 8013dd6:	602b      	str	r3, [r5, #0]
 8013dd8:	d032      	beq.n	8013e40 <__sflush_r+0x98>
 8013dda:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013ddc:	89a3      	ldrh	r3, [r4, #12]
 8013dde:	075a      	lsls	r2, r3, #29
 8013de0:	d505      	bpl.n	8013dee <__sflush_r+0x46>
 8013de2:	6863      	ldr	r3, [r4, #4]
 8013de4:	1ac0      	subs	r0, r0, r3
 8013de6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013de8:	b10b      	cbz	r3, 8013dee <__sflush_r+0x46>
 8013dea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013dec:	1ac0      	subs	r0, r0, r3
 8013dee:	2300      	movs	r3, #0
 8013df0:	4602      	mov	r2, r0
 8013df2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013df4:	6a21      	ldr	r1, [r4, #32]
 8013df6:	4628      	mov	r0, r5
 8013df8:	47b0      	blx	r6
 8013dfa:	1c43      	adds	r3, r0, #1
 8013dfc:	89a3      	ldrh	r3, [r4, #12]
 8013dfe:	d106      	bne.n	8013e0e <__sflush_r+0x66>
 8013e00:	6829      	ldr	r1, [r5, #0]
 8013e02:	291d      	cmp	r1, #29
 8013e04:	d82c      	bhi.n	8013e60 <__sflush_r+0xb8>
 8013e06:	4a2a      	ldr	r2, [pc, #168]	; (8013eb0 <__sflush_r+0x108>)
 8013e08:	40ca      	lsrs	r2, r1
 8013e0a:	07d6      	lsls	r6, r2, #31
 8013e0c:	d528      	bpl.n	8013e60 <__sflush_r+0xb8>
 8013e0e:	2200      	movs	r2, #0
 8013e10:	6062      	str	r2, [r4, #4]
 8013e12:	04d9      	lsls	r1, r3, #19
 8013e14:	6922      	ldr	r2, [r4, #16]
 8013e16:	6022      	str	r2, [r4, #0]
 8013e18:	d504      	bpl.n	8013e24 <__sflush_r+0x7c>
 8013e1a:	1c42      	adds	r2, r0, #1
 8013e1c:	d101      	bne.n	8013e22 <__sflush_r+0x7a>
 8013e1e:	682b      	ldr	r3, [r5, #0]
 8013e20:	b903      	cbnz	r3, 8013e24 <__sflush_r+0x7c>
 8013e22:	6560      	str	r0, [r4, #84]	; 0x54
 8013e24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013e26:	602f      	str	r7, [r5, #0]
 8013e28:	2900      	cmp	r1, #0
 8013e2a:	d0ca      	beq.n	8013dc2 <__sflush_r+0x1a>
 8013e2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013e30:	4299      	cmp	r1, r3
 8013e32:	d002      	beq.n	8013e3a <__sflush_r+0x92>
 8013e34:	4628      	mov	r0, r5
 8013e36:	f7ff fd79 	bl	801392c <_free_r>
 8013e3a:	2000      	movs	r0, #0
 8013e3c:	6360      	str	r0, [r4, #52]	; 0x34
 8013e3e:	e7c1      	b.n	8013dc4 <__sflush_r+0x1c>
 8013e40:	6a21      	ldr	r1, [r4, #32]
 8013e42:	2301      	movs	r3, #1
 8013e44:	4628      	mov	r0, r5
 8013e46:	47b0      	blx	r6
 8013e48:	1c41      	adds	r1, r0, #1
 8013e4a:	d1c7      	bne.n	8013ddc <__sflush_r+0x34>
 8013e4c:	682b      	ldr	r3, [r5, #0]
 8013e4e:	2b00      	cmp	r3, #0
 8013e50:	d0c4      	beq.n	8013ddc <__sflush_r+0x34>
 8013e52:	2b1d      	cmp	r3, #29
 8013e54:	d001      	beq.n	8013e5a <__sflush_r+0xb2>
 8013e56:	2b16      	cmp	r3, #22
 8013e58:	d101      	bne.n	8013e5e <__sflush_r+0xb6>
 8013e5a:	602f      	str	r7, [r5, #0]
 8013e5c:	e7b1      	b.n	8013dc2 <__sflush_r+0x1a>
 8013e5e:	89a3      	ldrh	r3, [r4, #12]
 8013e60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013e64:	81a3      	strh	r3, [r4, #12]
 8013e66:	e7ad      	b.n	8013dc4 <__sflush_r+0x1c>
 8013e68:	690f      	ldr	r7, [r1, #16]
 8013e6a:	2f00      	cmp	r7, #0
 8013e6c:	d0a9      	beq.n	8013dc2 <__sflush_r+0x1a>
 8013e6e:	0793      	lsls	r3, r2, #30
 8013e70:	680e      	ldr	r6, [r1, #0]
 8013e72:	bf08      	it	eq
 8013e74:	694b      	ldreq	r3, [r1, #20]
 8013e76:	600f      	str	r7, [r1, #0]
 8013e78:	bf18      	it	ne
 8013e7a:	2300      	movne	r3, #0
 8013e7c:	eba6 0807 	sub.w	r8, r6, r7
 8013e80:	608b      	str	r3, [r1, #8]
 8013e82:	f1b8 0f00 	cmp.w	r8, #0
 8013e86:	dd9c      	ble.n	8013dc2 <__sflush_r+0x1a>
 8013e88:	6a21      	ldr	r1, [r4, #32]
 8013e8a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013e8c:	4643      	mov	r3, r8
 8013e8e:	463a      	mov	r2, r7
 8013e90:	4628      	mov	r0, r5
 8013e92:	47b0      	blx	r6
 8013e94:	2800      	cmp	r0, #0
 8013e96:	dc06      	bgt.n	8013ea6 <__sflush_r+0xfe>
 8013e98:	89a3      	ldrh	r3, [r4, #12]
 8013e9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013e9e:	81a3      	strh	r3, [r4, #12]
 8013ea0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013ea4:	e78e      	b.n	8013dc4 <__sflush_r+0x1c>
 8013ea6:	4407      	add	r7, r0
 8013ea8:	eba8 0800 	sub.w	r8, r8, r0
 8013eac:	e7e9      	b.n	8013e82 <__sflush_r+0xda>
 8013eae:	bf00      	nop
 8013eb0:	20400001 	.word	0x20400001

08013eb4 <_fflush_r>:
 8013eb4:	b538      	push	{r3, r4, r5, lr}
 8013eb6:	690b      	ldr	r3, [r1, #16]
 8013eb8:	4605      	mov	r5, r0
 8013eba:	460c      	mov	r4, r1
 8013ebc:	b913      	cbnz	r3, 8013ec4 <_fflush_r+0x10>
 8013ebe:	2500      	movs	r5, #0
 8013ec0:	4628      	mov	r0, r5
 8013ec2:	bd38      	pop	{r3, r4, r5, pc}
 8013ec4:	b118      	cbz	r0, 8013ece <_fflush_r+0x1a>
 8013ec6:	6983      	ldr	r3, [r0, #24]
 8013ec8:	b90b      	cbnz	r3, 8013ece <_fflush_r+0x1a>
 8013eca:	f000 f887 	bl	8013fdc <__sinit>
 8013ece:	4b14      	ldr	r3, [pc, #80]	; (8013f20 <_fflush_r+0x6c>)
 8013ed0:	429c      	cmp	r4, r3
 8013ed2:	d11b      	bne.n	8013f0c <_fflush_r+0x58>
 8013ed4:	686c      	ldr	r4, [r5, #4]
 8013ed6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013eda:	2b00      	cmp	r3, #0
 8013edc:	d0ef      	beq.n	8013ebe <_fflush_r+0xa>
 8013ede:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8013ee0:	07d0      	lsls	r0, r2, #31
 8013ee2:	d404      	bmi.n	8013eee <_fflush_r+0x3a>
 8013ee4:	0599      	lsls	r1, r3, #22
 8013ee6:	d402      	bmi.n	8013eee <_fflush_r+0x3a>
 8013ee8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013eea:	f000 f915 	bl	8014118 <__retarget_lock_acquire_recursive>
 8013eee:	4628      	mov	r0, r5
 8013ef0:	4621      	mov	r1, r4
 8013ef2:	f7ff ff59 	bl	8013da8 <__sflush_r>
 8013ef6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013ef8:	07da      	lsls	r2, r3, #31
 8013efa:	4605      	mov	r5, r0
 8013efc:	d4e0      	bmi.n	8013ec0 <_fflush_r+0xc>
 8013efe:	89a3      	ldrh	r3, [r4, #12]
 8013f00:	059b      	lsls	r3, r3, #22
 8013f02:	d4dd      	bmi.n	8013ec0 <_fflush_r+0xc>
 8013f04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013f06:	f000 f908 	bl	801411a <__retarget_lock_release_recursive>
 8013f0a:	e7d9      	b.n	8013ec0 <_fflush_r+0xc>
 8013f0c:	4b05      	ldr	r3, [pc, #20]	; (8013f24 <_fflush_r+0x70>)
 8013f0e:	429c      	cmp	r4, r3
 8013f10:	d101      	bne.n	8013f16 <_fflush_r+0x62>
 8013f12:	68ac      	ldr	r4, [r5, #8]
 8013f14:	e7df      	b.n	8013ed6 <_fflush_r+0x22>
 8013f16:	4b04      	ldr	r3, [pc, #16]	; (8013f28 <_fflush_r+0x74>)
 8013f18:	429c      	cmp	r4, r3
 8013f1a:	bf08      	it	eq
 8013f1c:	68ec      	ldreq	r4, [r5, #12]
 8013f1e:	e7da      	b.n	8013ed6 <_fflush_r+0x22>
 8013f20:	08014c88 	.word	0x08014c88
 8013f24:	08014ca8 	.word	0x08014ca8
 8013f28:	08014c68 	.word	0x08014c68

08013f2c <std>:
 8013f2c:	2300      	movs	r3, #0
 8013f2e:	b510      	push	{r4, lr}
 8013f30:	4604      	mov	r4, r0
 8013f32:	e9c0 3300 	strd	r3, r3, [r0]
 8013f36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013f3a:	6083      	str	r3, [r0, #8]
 8013f3c:	8181      	strh	r1, [r0, #12]
 8013f3e:	6643      	str	r3, [r0, #100]	; 0x64
 8013f40:	81c2      	strh	r2, [r0, #14]
 8013f42:	6183      	str	r3, [r0, #24]
 8013f44:	4619      	mov	r1, r3
 8013f46:	2208      	movs	r2, #8
 8013f48:	305c      	adds	r0, #92	; 0x5c
 8013f4a:	f7ff fce7 	bl	801391c <memset>
 8013f4e:	4b05      	ldr	r3, [pc, #20]	; (8013f64 <std+0x38>)
 8013f50:	6263      	str	r3, [r4, #36]	; 0x24
 8013f52:	4b05      	ldr	r3, [pc, #20]	; (8013f68 <std+0x3c>)
 8013f54:	62a3      	str	r3, [r4, #40]	; 0x28
 8013f56:	4b05      	ldr	r3, [pc, #20]	; (8013f6c <std+0x40>)
 8013f58:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013f5a:	4b05      	ldr	r3, [pc, #20]	; (8013f70 <std+0x44>)
 8013f5c:	6224      	str	r4, [r4, #32]
 8013f5e:	6323      	str	r3, [r4, #48]	; 0x30
 8013f60:	bd10      	pop	{r4, pc}
 8013f62:	bf00      	nop
 8013f64:	080147dd 	.word	0x080147dd
 8013f68:	080147ff 	.word	0x080147ff
 8013f6c:	08014837 	.word	0x08014837
 8013f70:	0801485b 	.word	0x0801485b

08013f74 <_cleanup_r>:
 8013f74:	4901      	ldr	r1, [pc, #4]	; (8013f7c <_cleanup_r+0x8>)
 8013f76:	f000 b8af 	b.w	80140d8 <_fwalk_reent>
 8013f7a:	bf00      	nop
 8013f7c:	08013eb5 	.word	0x08013eb5

08013f80 <__sfmoreglue>:
 8013f80:	b570      	push	{r4, r5, r6, lr}
 8013f82:	2268      	movs	r2, #104	; 0x68
 8013f84:	1e4d      	subs	r5, r1, #1
 8013f86:	4355      	muls	r5, r2
 8013f88:	460e      	mov	r6, r1
 8013f8a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8013f8e:	f7ff fd39 	bl	8013a04 <_malloc_r>
 8013f92:	4604      	mov	r4, r0
 8013f94:	b140      	cbz	r0, 8013fa8 <__sfmoreglue+0x28>
 8013f96:	2100      	movs	r1, #0
 8013f98:	e9c0 1600 	strd	r1, r6, [r0]
 8013f9c:	300c      	adds	r0, #12
 8013f9e:	60a0      	str	r0, [r4, #8]
 8013fa0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8013fa4:	f7ff fcba 	bl	801391c <memset>
 8013fa8:	4620      	mov	r0, r4
 8013faa:	bd70      	pop	{r4, r5, r6, pc}

08013fac <__sfp_lock_acquire>:
 8013fac:	4801      	ldr	r0, [pc, #4]	; (8013fb4 <__sfp_lock_acquire+0x8>)
 8013fae:	f000 b8b3 	b.w	8014118 <__retarget_lock_acquire_recursive>
 8013fb2:	bf00      	nop
 8013fb4:	240050b5 	.word	0x240050b5

08013fb8 <__sfp_lock_release>:
 8013fb8:	4801      	ldr	r0, [pc, #4]	; (8013fc0 <__sfp_lock_release+0x8>)
 8013fba:	f000 b8ae 	b.w	801411a <__retarget_lock_release_recursive>
 8013fbe:	bf00      	nop
 8013fc0:	240050b5 	.word	0x240050b5

08013fc4 <__sinit_lock_acquire>:
 8013fc4:	4801      	ldr	r0, [pc, #4]	; (8013fcc <__sinit_lock_acquire+0x8>)
 8013fc6:	f000 b8a7 	b.w	8014118 <__retarget_lock_acquire_recursive>
 8013fca:	bf00      	nop
 8013fcc:	240050b6 	.word	0x240050b6

08013fd0 <__sinit_lock_release>:
 8013fd0:	4801      	ldr	r0, [pc, #4]	; (8013fd8 <__sinit_lock_release+0x8>)
 8013fd2:	f000 b8a2 	b.w	801411a <__retarget_lock_release_recursive>
 8013fd6:	bf00      	nop
 8013fd8:	240050b6 	.word	0x240050b6

08013fdc <__sinit>:
 8013fdc:	b510      	push	{r4, lr}
 8013fde:	4604      	mov	r4, r0
 8013fe0:	f7ff fff0 	bl	8013fc4 <__sinit_lock_acquire>
 8013fe4:	69a3      	ldr	r3, [r4, #24]
 8013fe6:	b11b      	cbz	r3, 8013ff0 <__sinit+0x14>
 8013fe8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013fec:	f7ff bff0 	b.w	8013fd0 <__sinit_lock_release>
 8013ff0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8013ff4:	6523      	str	r3, [r4, #80]	; 0x50
 8013ff6:	4b13      	ldr	r3, [pc, #76]	; (8014044 <__sinit+0x68>)
 8013ff8:	4a13      	ldr	r2, [pc, #76]	; (8014048 <__sinit+0x6c>)
 8013ffa:	681b      	ldr	r3, [r3, #0]
 8013ffc:	62a2      	str	r2, [r4, #40]	; 0x28
 8013ffe:	42a3      	cmp	r3, r4
 8014000:	bf04      	itt	eq
 8014002:	2301      	moveq	r3, #1
 8014004:	61a3      	streq	r3, [r4, #24]
 8014006:	4620      	mov	r0, r4
 8014008:	f000 f820 	bl	801404c <__sfp>
 801400c:	6060      	str	r0, [r4, #4]
 801400e:	4620      	mov	r0, r4
 8014010:	f000 f81c 	bl	801404c <__sfp>
 8014014:	60a0      	str	r0, [r4, #8]
 8014016:	4620      	mov	r0, r4
 8014018:	f000 f818 	bl	801404c <__sfp>
 801401c:	2200      	movs	r2, #0
 801401e:	60e0      	str	r0, [r4, #12]
 8014020:	2104      	movs	r1, #4
 8014022:	6860      	ldr	r0, [r4, #4]
 8014024:	f7ff ff82 	bl	8013f2c <std>
 8014028:	68a0      	ldr	r0, [r4, #8]
 801402a:	2201      	movs	r2, #1
 801402c:	2109      	movs	r1, #9
 801402e:	f7ff ff7d 	bl	8013f2c <std>
 8014032:	68e0      	ldr	r0, [r4, #12]
 8014034:	2202      	movs	r2, #2
 8014036:	2112      	movs	r1, #18
 8014038:	f7ff ff78 	bl	8013f2c <std>
 801403c:	2301      	movs	r3, #1
 801403e:	61a3      	str	r3, [r4, #24]
 8014040:	e7d2      	b.n	8013fe8 <__sinit+0xc>
 8014042:	bf00      	nop
 8014044:	08014c64 	.word	0x08014c64
 8014048:	08013f75 	.word	0x08013f75

0801404c <__sfp>:
 801404c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801404e:	4607      	mov	r7, r0
 8014050:	f7ff ffac 	bl	8013fac <__sfp_lock_acquire>
 8014054:	4b1e      	ldr	r3, [pc, #120]	; (80140d0 <__sfp+0x84>)
 8014056:	681e      	ldr	r6, [r3, #0]
 8014058:	69b3      	ldr	r3, [r6, #24]
 801405a:	b913      	cbnz	r3, 8014062 <__sfp+0x16>
 801405c:	4630      	mov	r0, r6
 801405e:	f7ff ffbd 	bl	8013fdc <__sinit>
 8014062:	3648      	adds	r6, #72	; 0x48
 8014064:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8014068:	3b01      	subs	r3, #1
 801406a:	d503      	bpl.n	8014074 <__sfp+0x28>
 801406c:	6833      	ldr	r3, [r6, #0]
 801406e:	b30b      	cbz	r3, 80140b4 <__sfp+0x68>
 8014070:	6836      	ldr	r6, [r6, #0]
 8014072:	e7f7      	b.n	8014064 <__sfp+0x18>
 8014074:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8014078:	b9d5      	cbnz	r5, 80140b0 <__sfp+0x64>
 801407a:	4b16      	ldr	r3, [pc, #88]	; (80140d4 <__sfp+0x88>)
 801407c:	60e3      	str	r3, [r4, #12]
 801407e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8014082:	6665      	str	r5, [r4, #100]	; 0x64
 8014084:	f000 f847 	bl	8014116 <__retarget_lock_init_recursive>
 8014088:	f7ff ff96 	bl	8013fb8 <__sfp_lock_release>
 801408c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8014090:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8014094:	6025      	str	r5, [r4, #0]
 8014096:	61a5      	str	r5, [r4, #24]
 8014098:	2208      	movs	r2, #8
 801409a:	4629      	mov	r1, r5
 801409c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80140a0:	f7ff fc3c 	bl	801391c <memset>
 80140a4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80140a8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80140ac:	4620      	mov	r0, r4
 80140ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80140b0:	3468      	adds	r4, #104	; 0x68
 80140b2:	e7d9      	b.n	8014068 <__sfp+0x1c>
 80140b4:	2104      	movs	r1, #4
 80140b6:	4638      	mov	r0, r7
 80140b8:	f7ff ff62 	bl	8013f80 <__sfmoreglue>
 80140bc:	4604      	mov	r4, r0
 80140be:	6030      	str	r0, [r6, #0]
 80140c0:	2800      	cmp	r0, #0
 80140c2:	d1d5      	bne.n	8014070 <__sfp+0x24>
 80140c4:	f7ff ff78 	bl	8013fb8 <__sfp_lock_release>
 80140c8:	230c      	movs	r3, #12
 80140ca:	603b      	str	r3, [r7, #0]
 80140cc:	e7ee      	b.n	80140ac <__sfp+0x60>
 80140ce:	bf00      	nop
 80140d0:	08014c64 	.word	0x08014c64
 80140d4:	ffff0001 	.word	0xffff0001

080140d8 <_fwalk_reent>:
 80140d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80140dc:	4606      	mov	r6, r0
 80140de:	4688      	mov	r8, r1
 80140e0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80140e4:	2700      	movs	r7, #0
 80140e6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80140ea:	f1b9 0901 	subs.w	r9, r9, #1
 80140ee:	d505      	bpl.n	80140fc <_fwalk_reent+0x24>
 80140f0:	6824      	ldr	r4, [r4, #0]
 80140f2:	2c00      	cmp	r4, #0
 80140f4:	d1f7      	bne.n	80140e6 <_fwalk_reent+0xe>
 80140f6:	4638      	mov	r0, r7
 80140f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80140fc:	89ab      	ldrh	r3, [r5, #12]
 80140fe:	2b01      	cmp	r3, #1
 8014100:	d907      	bls.n	8014112 <_fwalk_reent+0x3a>
 8014102:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014106:	3301      	adds	r3, #1
 8014108:	d003      	beq.n	8014112 <_fwalk_reent+0x3a>
 801410a:	4629      	mov	r1, r5
 801410c:	4630      	mov	r0, r6
 801410e:	47c0      	blx	r8
 8014110:	4307      	orrs	r7, r0
 8014112:	3568      	adds	r5, #104	; 0x68
 8014114:	e7e9      	b.n	80140ea <_fwalk_reent+0x12>

08014116 <__retarget_lock_init_recursive>:
 8014116:	4770      	bx	lr

08014118 <__retarget_lock_acquire_recursive>:
 8014118:	4770      	bx	lr

0801411a <__retarget_lock_release_recursive>:
 801411a:	4770      	bx	lr

0801411c <__swhatbuf_r>:
 801411c:	b570      	push	{r4, r5, r6, lr}
 801411e:	460e      	mov	r6, r1
 8014120:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014124:	2900      	cmp	r1, #0
 8014126:	b096      	sub	sp, #88	; 0x58
 8014128:	4614      	mov	r4, r2
 801412a:	461d      	mov	r5, r3
 801412c:	da08      	bge.n	8014140 <__swhatbuf_r+0x24>
 801412e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8014132:	2200      	movs	r2, #0
 8014134:	602a      	str	r2, [r5, #0]
 8014136:	061a      	lsls	r2, r3, #24
 8014138:	d410      	bmi.n	801415c <__swhatbuf_r+0x40>
 801413a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801413e:	e00e      	b.n	801415e <__swhatbuf_r+0x42>
 8014140:	466a      	mov	r2, sp
 8014142:	f000 fbb1 	bl	80148a8 <_fstat_r>
 8014146:	2800      	cmp	r0, #0
 8014148:	dbf1      	blt.n	801412e <__swhatbuf_r+0x12>
 801414a:	9a01      	ldr	r2, [sp, #4]
 801414c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8014150:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8014154:	425a      	negs	r2, r3
 8014156:	415a      	adcs	r2, r3
 8014158:	602a      	str	r2, [r5, #0]
 801415a:	e7ee      	b.n	801413a <__swhatbuf_r+0x1e>
 801415c:	2340      	movs	r3, #64	; 0x40
 801415e:	2000      	movs	r0, #0
 8014160:	6023      	str	r3, [r4, #0]
 8014162:	b016      	add	sp, #88	; 0x58
 8014164:	bd70      	pop	{r4, r5, r6, pc}
	...

08014168 <__smakebuf_r>:
 8014168:	898b      	ldrh	r3, [r1, #12]
 801416a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801416c:	079d      	lsls	r5, r3, #30
 801416e:	4606      	mov	r6, r0
 8014170:	460c      	mov	r4, r1
 8014172:	d507      	bpl.n	8014184 <__smakebuf_r+0x1c>
 8014174:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8014178:	6023      	str	r3, [r4, #0]
 801417a:	6123      	str	r3, [r4, #16]
 801417c:	2301      	movs	r3, #1
 801417e:	6163      	str	r3, [r4, #20]
 8014180:	b002      	add	sp, #8
 8014182:	bd70      	pop	{r4, r5, r6, pc}
 8014184:	ab01      	add	r3, sp, #4
 8014186:	466a      	mov	r2, sp
 8014188:	f7ff ffc8 	bl	801411c <__swhatbuf_r>
 801418c:	9900      	ldr	r1, [sp, #0]
 801418e:	4605      	mov	r5, r0
 8014190:	4630      	mov	r0, r6
 8014192:	f7ff fc37 	bl	8013a04 <_malloc_r>
 8014196:	b948      	cbnz	r0, 80141ac <__smakebuf_r+0x44>
 8014198:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801419c:	059a      	lsls	r2, r3, #22
 801419e:	d4ef      	bmi.n	8014180 <__smakebuf_r+0x18>
 80141a0:	f023 0303 	bic.w	r3, r3, #3
 80141a4:	f043 0302 	orr.w	r3, r3, #2
 80141a8:	81a3      	strh	r3, [r4, #12]
 80141aa:	e7e3      	b.n	8014174 <__smakebuf_r+0xc>
 80141ac:	4b0d      	ldr	r3, [pc, #52]	; (80141e4 <__smakebuf_r+0x7c>)
 80141ae:	62b3      	str	r3, [r6, #40]	; 0x28
 80141b0:	89a3      	ldrh	r3, [r4, #12]
 80141b2:	6020      	str	r0, [r4, #0]
 80141b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80141b8:	81a3      	strh	r3, [r4, #12]
 80141ba:	9b00      	ldr	r3, [sp, #0]
 80141bc:	6163      	str	r3, [r4, #20]
 80141be:	9b01      	ldr	r3, [sp, #4]
 80141c0:	6120      	str	r0, [r4, #16]
 80141c2:	b15b      	cbz	r3, 80141dc <__smakebuf_r+0x74>
 80141c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80141c8:	4630      	mov	r0, r6
 80141ca:	f000 fb7f 	bl	80148cc <_isatty_r>
 80141ce:	b128      	cbz	r0, 80141dc <__smakebuf_r+0x74>
 80141d0:	89a3      	ldrh	r3, [r4, #12]
 80141d2:	f023 0303 	bic.w	r3, r3, #3
 80141d6:	f043 0301 	orr.w	r3, r3, #1
 80141da:	81a3      	strh	r3, [r4, #12]
 80141dc:	89a0      	ldrh	r0, [r4, #12]
 80141de:	4305      	orrs	r5, r0
 80141e0:	81a5      	strh	r5, [r4, #12]
 80141e2:	e7cd      	b.n	8014180 <__smakebuf_r+0x18>
 80141e4:	08013f75 	.word	0x08013f75

080141e8 <__malloc_lock>:
 80141e8:	4801      	ldr	r0, [pc, #4]	; (80141f0 <__malloc_lock+0x8>)
 80141ea:	f7ff bf95 	b.w	8014118 <__retarget_lock_acquire_recursive>
 80141ee:	bf00      	nop
 80141f0:	240050b4 	.word	0x240050b4

080141f4 <__malloc_unlock>:
 80141f4:	4801      	ldr	r0, [pc, #4]	; (80141fc <__malloc_unlock+0x8>)
 80141f6:	f7ff bf90 	b.w	801411a <__retarget_lock_release_recursive>
 80141fa:	bf00      	nop
 80141fc:	240050b4 	.word	0x240050b4

08014200 <__sfputc_r>:
 8014200:	6893      	ldr	r3, [r2, #8]
 8014202:	3b01      	subs	r3, #1
 8014204:	2b00      	cmp	r3, #0
 8014206:	b410      	push	{r4}
 8014208:	6093      	str	r3, [r2, #8]
 801420a:	da08      	bge.n	801421e <__sfputc_r+0x1e>
 801420c:	6994      	ldr	r4, [r2, #24]
 801420e:	42a3      	cmp	r3, r4
 8014210:	db01      	blt.n	8014216 <__sfputc_r+0x16>
 8014212:	290a      	cmp	r1, #10
 8014214:	d103      	bne.n	801421e <__sfputc_r+0x1e>
 8014216:	f85d 4b04 	ldr.w	r4, [sp], #4
 801421a:	f7ff bd05 	b.w	8013c28 <__swbuf_r>
 801421e:	6813      	ldr	r3, [r2, #0]
 8014220:	1c58      	adds	r0, r3, #1
 8014222:	6010      	str	r0, [r2, #0]
 8014224:	7019      	strb	r1, [r3, #0]
 8014226:	4608      	mov	r0, r1
 8014228:	f85d 4b04 	ldr.w	r4, [sp], #4
 801422c:	4770      	bx	lr

0801422e <__sfputs_r>:
 801422e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014230:	4606      	mov	r6, r0
 8014232:	460f      	mov	r7, r1
 8014234:	4614      	mov	r4, r2
 8014236:	18d5      	adds	r5, r2, r3
 8014238:	42ac      	cmp	r4, r5
 801423a:	d101      	bne.n	8014240 <__sfputs_r+0x12>
 801423c:	2000      	movs	r0, #0
 801423e:	e007      	b.n	8014250 <__sfputs_r+0x22>
 8014240:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014244:	463a      	mov	r2, r7
 8014246:	4630      	mov	r0, r6
 8014248:	f7ff ffda 	bl	8014200 <__sfputc_r>
 801424c:	1c43      	adds	r3, r0, #1
 801424e:	d1f3      	bne.n	8014238 <__sfputs_r+0xa>
 8014250:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014254 <_vfiprintf_r>:
 8014254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014258:	460d      	mov	r5, r1
 801425a:	b09d      	sub	sp, #116	; 0x74
 801425c:	4614      	mov	r4, r2
 801425e:	4698      	mov	r8, r3
 8014260:	4606      	mov	r6, r0
 8014262:	b118      	cbz	r0, 801426c <_vfiprintf_r+0x18>
 8014264:	6983      	ldr	r3, [r0, #24]
 8014266:	b90b      	cbnz	r3, 801426c <_vfiprintf_r+0x18>
 8014268:	f7ff feb8 	bl	8013fdc <__sinit>
 801426c:	4b89      	ldr	r3, [pc, #548]	; (8014494 <_vfiprintf_r+0x240>)
 801426e:	429d      	cmp	r5, r3
 8014270:	d11b      	bne.n	80142aa <_vfiprintf_r+0x56>
 8014272:	6875      	ldr	r5, [r6, #4]
 8014274:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014276:	07d9      	lsls	r1, r3, #31
 8014278:	d405      	bmi.n	8014286 <_vfiprintf_r+0x32>
 801427a:	89ab      	ldrh	r3, [r5, #12]
 801427c:	059a      	lsls	r2, r3, #22
 801427e:	d402      	bmi.n	8014286 <_vfiprintf_r+0x32>
 8014280:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014282:	f7ff ff49 	bl	8014118 <__retarget_lock_acquire_recursive>
 8014286:	89ab      	ldrh	r3, [r5, #12]
 8014288:	071b      	lsls	r3, r3, #28
 801428a:	d501      	bpl.n	8014290 <_vfiprintf_r+0x3c>
 801428c:	692b      	ldr	r3, [r5, #16]
 801428e:	b9eb      	cbnz	r3, 80142cc <_vfiprintf_r+0x78>
 8014290:	4629      	mov	r1, r5
 8014292:	4630      	mov	r0, r6
 8014294:	f7ff fd1a 	bl	8013ccc <__swsetup_r>
 8014298:	b1c0      	cbz	r0, 80142cc <_vfiprintf_r+0x78>
 801429a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801429c:	07dc      	lsls	r4, r3, #31
 801429e:	d50e      	bpl.n	80142be <_vfiprintf_r+0x6a>
 80142a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80142a4:	b01d      	add	sp, #116	; 0x74
 80142a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80142aa:	4b7b      	ldr	r3, [pc, #492]	; (8014498 <_vfiprintf_r+0x244>)
 80142ac:	429d      	cmp	r5, r3
 80142ae:	d101      	bne.n	80142b4 <_vfiprintf_r+0x60>
 80142b0:	68b5      	ldr	r5, [r6, #8]
 80142b2:	e7df      	b.n	8014274 <_vfiprintf_r+0x20>
 80142b4:	4b79      	ldr	r3, [pc, #484]	; (801449c <_vfiprintf_r+0x248>)
 80142b6:	429d      	cmp	r5, r3
 80142b8:	bf08      	it	eq
 80142ba:	68f5      	ldreq	r5, [r6, #12]
 80142bc:	e7da      	b.n	8014274 <_vfiprintf_r+0x20>
 80142be:	89ab      	ldrh	r3, [r5, #12]
 80142c0:	0598      	lsls	r0, r3, #22
 80142c2:	d4ed      	bmi.n	80142a0 <_vfiprintf_r+0x4c>
 80142c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80142c6:	f7ff ff28 	bl	801411a <__retarget_lock_release_recursive>
 80142ca:	e7e9      	b.n	80142a0 <_vfiprintf_r+0x4c>
 80142cc:	2300      	movs	r3, #0
 80142ce:	9309      	str	r3, [sp, #36]	; 0x24
 80142d0:	2320      	movs	r3, #32
 80142d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80142d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80142da:	2330      	movs	r3, #48	; 0x30
 80142dc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80144a0 <_vfiprintf_r+0x24c>
 80142e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80142e4:	f04f 0901 	mov.w	r9, #1
 80142e8:	4623      	mov	r3, r4
 80142ea:	469a      	mov	sl, r3
 80142ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80142f0:	b10a      	cbz	r2, 80142f6 <_vfiprintf_r+0xa2>
 80142f2:	2a25      	cmp	r2, #37	; 0x25
 80142f4:	d1f9      	bne.n	80142ea <_vfiprintf_r+0x96>
 80142f6:	ebba 0b04 	subs.w	fp, sl, r4
 80142fa:	d00b      	beq.n	8014314 <_vfiprintf_r+0xc0>
 80142fc:	465b      	mov	r3, fp
 80142fe:	4622      	mov	r2, r4
 8014300:	4629      	mov	r1, r5
 8014302:	4630      	mov	r0, r6
 8014304:	f7ff ff93 	bl	801422e <__sfputs_r>
 8014308:	3001      	adds	r0, #1
 801430a:	f000 80aa 	beq.w	8014462 <_vfiprintf_r+0x20e>
 801430e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014310:	445a      	add	r2, fp
 8014312:	9209      	str	r2, [sp, #36]	; 0x24
 8014314:	f89a 3000 	ldrb.w	r3, [sl]
 8014318:	2b00      	cmp	r3, #0
 801431a:	f000 80a2 	beq.w	8014462 <_vfiprintf_r+0x20e>
 801431e:	2300      	movs	r3, #0
 8014320:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014324:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014328:	f10a 0a01 	add.w	sl, sl, #1
 801432c:	9304      	str	r3, [sp, #16]
 801432e:	9307      	str	r3, [sp, #28]
 8014330:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014334:	931a      	str	r3, [sp, #104]	; 0x68
 8014336:	4654      	mov	r4, sl
 8014338:	2205      	movs	r2, #5
 801433a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801433e:	4858      	ldr	r0, [pc, #352]	; (80144a0 <_vfiprintf_r+0x24c>)
 8014340:	f7eb ffce 	bl	80002e0 <memchr>
 8014344:	9a04      	ldr	r2, [sp, #16]
 8014346:	b9d8      	cbnz	r0, 8014380 <_vfiprintf_r+0x12c>
 8014348:	06d1      	lsls	r1, r2, #27
 801434a:	bf44      	itt	mi
 801434c:	2320      	movmi	r3, #32
 801434e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014352:	0713      	lsls	r3, r2, #28
 8014354:	bf44      	itt	mi
 8014356:	232b      	movmi	r3, #43	; 0x2b
 8014358:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801435c:	f89a 3000 	ldrb.w	r3, [sl]
 8014360:	2b2a      	cmp	r3, #42	; 0x2a
 8014362:	d015      	beq.n	8014390 <_vfiprintf_r+0x13c>
 8014364:	9a07      	ldr	r2, [sp, #28]
 8014366:	4654      	mov	r4, sl
 8014368:	2000      	movs	r0, #0
 801436a:	f04f 0c0a 	mov.w	ip, #10
 801436e:	4621      	mov	r1, r4
 8014370:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014374:	3b30      	subs	r3, #48	; 0x30
 8014376:	2b09      	cmp	r3, #9
 8014378:	d94e      	bls.n	8014418 <_vfiprintf_r+0x1c4>
 801437a:	b1b0      	cbz	r0, 80143aa <_vfiprintf_r+0x156>
 801437c:	9207      	str	r2, [sp, #28]
 801437e:	e014      	b.n	80143aa <_vfiprintf_r+0x156>
 8014380:	eba0 0308 	sub.w	r3, r0, r8
 8014384:	fa09 f303 	lsl.w	r3, r9, r3
 8014388:	4313      	orrs	r3, r2
 801438a:	9304      	str	r3, [sp, #16]
 801438c:	46a2      	mov	sl, r4
 801438e:	e7d2      	b.n	8014336 <_vfiprintf_r+0xe2>
 8014390:	9b03      	ldr	r3, [sp, #12]
 8014392:	1d19      	adds	r1, r3, #4
 8014394:	681b      	ldr	r3, [r3, #0]
 8014396:	9103      	str	r1, [sp, #12]
 8014398:	2b00      	cmp	r3, #0
 801439a:	bfbb      	ittet	lt
 801439c:	425b      	neglt	r3, r3
 801439e:	f042 0202 	orrlt.w	r2, r2, #2
 80143a2:	9307      	strge	r3, [sp, #28]
 80143a4:	9307      	strlt	r3, [sp, #28]
 80143a6:	bfb8      	it	lt
 80143a8:	9204      	strlt	r2, [sp, #16]
 80143aa:	7823      	ldrb	r3, [r4, #0]
 80143ac:	2b2e      	cmp	r3, #46	; 0x2e
 80143ae:	d10c      	bne.n	80143ca <_vfiprintf_r+0x176>
 80143b0:	7863      	ldrb	r3, [r4, #1]
 80143b2:	2b2a      	cmp	r3, #42	; 0x2a
 80143b4:	d135      	bne.n	8014422 <_vfiprintf_r+0x1ce>
 80143b6:	9b03      	ldr	r3, [sp, #12]
 80143b8:	1d1a      	adds	r2, r3, #4
 80143ba:	681b      	ldr	r3, [r3, #0]
 80143bc:	9203      	str	r2, [sp, #12]
 80143be:	2b00      	cmp	r3, #0
 80143c0:	bfb8      	it	lt
 80143c2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80143c6:	3402      	adds	r4, #2
 80143c8:	9305      	str	r3, [sp, #20]
 80143ca:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80144b0 <_vfiprintf_r+0x25c>
 80143ce:	7821      	ldrb	r1, [r4, #0]
 80143d0:	2203      	movs	r2, #3
 80143d2:	4650      	mov	r0, sl
 80143d4:	f7eb ff84 	bl	80002e0 <memchr>
 80143d8:	b140      	cbz	r0, 80143ec <_vfiprintf_r+0x198>
 80143da:	2340      	movs	r3, #64	; 0x40
 80143dc:	eba0 000a 	sub.w	r0, r0, sl
 80143e0:	fa03 f000 	lsl.w	r0, r3, r0
 80143e4:	9b04      	ldr	r3, [sp, #16]
 80143e6:	4303      	orrs	r3, r0
 80143e8:	3401      	adds	r4, #1
 80143ea:	9304      	str	r3, [sp, #16]
 80143ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80143f0:	482c      	ldr	r0, [pc, #176]	; (80144a4 <_vfiprintf_r+0x250>)
 80143f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80143f6:	2206      	movs	r2, #6
 80143f8:	f7eb ff72 	bl	80002e0 <memchr>
 80143fc:	2800      	cmp	r0, #0
 80143fe:	d03f      	beq.n	8014480 <_vfiprintf_r+0x22c>
 8014400:	4b29      	ldr	r3, [pc, #164]	; (80144a8 <_vfiprintf_r+0x254>)
 8014402:	bb1b      	cbnz	r3, 801444c <_vfiprintf_r+0x1f8>
 8014404:	9b03      	ldr	r3, [sp, #12]
 8014406:	3307      	adds	r3, #7
 8014408:	f023 0307 	bic.w	r3, r3, #7
 801440c:	3308      	adds	r3, #8
 801440e:	9303      	str	r3, [sp, #12]
 8014410:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014412:	443b      	add	r3, r7
 8014414:	9309      	str	r3, [sp, #36]	; 0x24
 8014416:	e767      	b.n	80142e8 <_vfiprintf_r+0x94>
 8014418:	fb0c 3202 	mla	r2, ip, r2, r3
 801441c:	460c      	mov	r4, r1
 801441e:	2001      	movs	r0, #1
 8014420:	e7a5      	b.n	801436e <_vfiprintf_r+0x11a>
 8014422:	2300      	movs	r3, #0
 8014424:	3401      	adds	r4, #1
 8014426:	9305      	str	r3, [sp, #20]
 8014428:	4619      	mov	r1, r3
 801442a:	f04f 0c0a 	mov.w	ip, #10
 801442e:	4620      	mov	r0, r4
 8014430:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014434:	3a30      	subs	r2, #48	; 0x30
 8014436:	2a09      	cmp	r2, #9
 8014438:	d903      	bls.n	8014442 <_vfiprintf_r+0x1ee>
 801443a:	2b00      	cmp	r3, #0
 801443c:	d0c5      	beq.n	80143ca <_vfiprintf_r+0x176>
 801443e:	9105      	str	r1, [sp, #20]
 8014440:	e7c3      	b.n	80143ca <_vfiprintf_r+0x176>
 8014442:	fb0c 2101 	mla	r1, ip, r1, r2
 8014446:	4604      	mov	r4, r0
 8014448:	2301      	movs	r3, #1
 801444a:	e7f0      	b.n	801442e <_vfiprintf_r+0x1da>
 801444c:	ab03      	add	r3, sp, #12
 801444e:	9300      	str	r3, [sp, #0]
 8014450:	462a      	mov	r2, r5
 8014452:	4b16      	ldr	r3, [pc, #88]	; (80144ac <_vfiprintf_r+0x258>)
 8014454:	a904      	add	r1, sp, #16
 8014456:	4630      	mov	r0, r6
 8014458:	f3af 8000 	nop.w
 801445c:	4607      	mov	r7, r0
 801445e:	1c78      	adds	r0, r7, #1
 8014460:	d1d6      	bne.n	8014410 <_vfiprintf_r+0x1bc>
 8014462:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014464:	07d9      	lsls	r1, r3, #31
 8014466:	d405      	bmi.n	8014474 <_vfiprintf_r+0x220>
 8014468:	89ab      	ldrh	r3, [r5, #12]
 801446a:	059a      	lsls	r2, r3, #22
 801446c:	d402      	bmi.n	8014474 <_vfiprintf_r+0x220>
 801446e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014470:	f7ff fe53 	bl	801411a <__retarget_lock_release_recursive>
 8014474:	89ab      	ldrh	r3, [r5, #12]
 8014476:	065b      	lsls	r3, r3, #25
 8014478:	f53f af12 	bmi.w	80142a0 <_vfiprintf_r+0x4c>
 801447c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801447e:	e711      	b.n	80142a4 <_vfiprintf_r+0x50>
 8014480:	ab03      	add	r3, sp, #12
 8014482:	9300      	str	r3, [sp, #0]
 8014484:	462a      	mov	r2, r5
 8014486:	4b09      	ldr	r3, [pc, #36]	; (80144ac <_vfiprintf_r+0x258>)
 8014488:	a904      	add	r1, sp, #16
 801448a:	4630      	mov	r0, r6
 801448c:	f000 f880 	bl	8014590 <_printf_i>
 8014490:	e7e4      	b.n	801445c <_vfiprintf_r+0x208>
 8014492:	bf00      	nop
 8014494:	08014c88 	.word	0x08014c88
 8014498:	08014ca8 	.word	0x08014ca8
 801449c:	08014c68 	.word	0x08014c68
 80144a0:	08014cc8 	.word	0x08014cc8
 80144a4:	08014cd2 	.word	0x08014cd2
 80144a8:	00000000 	.word	0x00000000
 80144ac:	0801422f 	.word	0x0801422f
 80144b0:	08014cce 	.word	0x08014cce

080144b4 <_printf_common>:
 80144b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80144b8:	4616      	mov	r6, r2
 80144ba:	4699      	mov	r9, r3
 80144bc:	688a      	ldr	r2, [r1, #8]
 80144be:	690b      	ldr	r3, [r1, #16]
 80144c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80144c4:	4293      	cmp	r3, r2
 80144c6:	bfb8      	it	lt
 80144c8:	4613      	movlt	r3, r2
 80144ca:	6033      	str	r3, [r6, #0]
 80144cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80144d0:	4607      	mov	r7, r0
 80144d2:	460c      	mov	r4, r1
 80144d4:	b10a      	cbz	r2, 80144da <_printf_common+0x26>
 80144d6:	3301      	adds	r3, #1
 80144d8:	6033      	str	r3, [r6, #0]
 80144da:	6823      	ldr	r3, [r4, #0]
 80144dc:	0699      	lsls	r1, r3, #26
 80144de:	bf42      	ittt	mi
 80144e0:	6833      	ldrmi	r3, [r6, #0]
 80144e2:	3302      	addmi	r3, #2
 80144e4:	6033      	strmi	r3, [r6, #0]
 80144e6:	6825      	ldr	r5, [r4, #0]
 80144e8:	f015 0506 	ands.w	r5, r5, #6
 80144ec:	d106      	bne.n	80144fc <_printf_common+0x48>
 80144ee:	f104 0a19 	add.w	sl, r4, #25
 80144f2:	68e3      	ldr	r3, [r4, #12]
 80144f4:	6832      	ldr	r2, [r6, #0]
 80144f6:	1a9b      	subs	r3, r3, r2
 80144f8:	42ab      	cmp	r3, r5
 80144fa:	dc26      	bgt.n	801454a <_printf_common+0x96>
 80144fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8014500:	1e13      	subs	r3, r2, #0
 8014502:	6822      	ldr	r2, [r4, #0]
 8014504:	bf18      	it	ne
 8014506:	2301      	movne	r3, #1
 8014508:	0692      	lsls	r2, r2, #26
 801450a:	d42b      	bmi.n	8014564 <_printf_common+0xb0>
 801450c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014510:	4649      	mov	r1, r9
 8014512:	4638      	mov	r0, r7
 8014514:	47c0      	blx	r8
 8014516:	3001      	adds	r0, #1
 8014518:	d01e      	beq.n	8014558 <_printf_common+0xa4>
 801451a:	6823      	ldr	r3, [r4, #0]
 801451c:	68e5      	ldr	r5, [r4, #12]
 801451e:	6832      	ldr	r2, [r6, #0]
 8014520:	f003 0306 	and.w	r3, r3, #6
 8014524:	2b04      	cmp	r3, #4
 8014526:	bf08      	it	eq
 8014528:	1aad      	subeq	r5, r5, r2
 801452a:	68a3      	ldr	r3, [r4, #8]
 801452c:	6922      	ldr	r2, [r4, #16]
 801452e:	bf0c      	ite	eq
 8014530:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014534:	2500      	movne	r5, #0
 8014536:	4293      	cmp	r3, r2
 8014538:	bfc4      	itt	gt
 801453a:	1a9b      	subgt	r3, r3, r2
 801453c:	18ed      	addgt	r5, r5, r3
 801453e:	2600      	movs	r6, #0
 8014540:	341a      	adds	r4, #26
 8014542:	42b5      	cmp	r5, r6
 8014544:	d11a      	bne.n	801457c <_printf_common+0xc8>
 8014546:	2000      	movs	r0, #0
 8014548:	e008      	b.n	801455c <_printf_common+0xa8>
 801454a:	2301      	movs	r3, #1
 801454c:	4652      	mov	r2, sl
 801454e:	4649      	mov	r1, r9
 8014550:	4638      	mov	r0, r7
 8014552:	47c0      	blx	r8
 8014554:	3001      	adds	r0, #1
 8014556:	d103      	bne.n	8014560 <_printf_common+0xac>
 8014558:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801455c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014560:	3501      	adds	r5, #1
 8014562:	e7c6      	b.n	80144f2 <_printf_common+0x3e>
 8014564:	18e1      	adds	r1, r4, r3
 8014566:	1c5a      	adds	r2, r3, #1
 8014568:	2030      	movs	r0, #48	; 0x30
 801456a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801456e:	4422      	add	r2, r4
 8014570:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8014574:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8014578:	3302      	adds	r3, #2
 801457a:	e7c7      	b.n	801450c <_printf_common+0x58>
 801457c:	2301      	movs	r3, #1
 801457e:	4622      	mov	r2, r4
 8014580:	4649      	mov	r1, r9
 8014582:	4638      	mov	r0, r7
 8014584:	47c0      	blx	r8
 8014586:	3001      	adds	r0, #1
 8014588:	d0e6      	beq.n	8014558 <_printf_common+0xa4>
 801458a:	3601      	adds	r6, #1
 801458c:	e7d9      	b.n	8014542 <_printf_common+0x8e>
	...

08014590 <_printf_i>:
 8014590:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014594:	7e0f      	ldrb	r7, [r1, #24]
 8014596:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8014598:	2f78      	cmp	r7, #120	; 0x78
 801459a:	4691      	mov	r9, r2
 801459c:	4680      	mov	r8, r0
 801459e:	460c      	mov	r4, r1
 80145a0:	469a      	mov	sl, r3
 80145a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80145a6:	d807      	bhi.n	80145b8 <_printf_i+0x28>
 80145a8:	2f62      	cmp	r7, #98	; 0x62
 80145aa:	d80a      	bhi.n	80145c2 <_printf_i+0x32>
 80145ac:	2f00      	cmp	r7, #0
 80145ae:	f000 80d8 	beq.w	8014762 <_printf_i+0x1d2>
 80145b2:	2f58      	cmp	r7, #88	; 0x58
 80145b4:	f000 80a3 	beq.w	80146fe <_printf_i+0x16e>
 80145b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80145bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80145c0:	e03a      	b.n	8014638 <_printf_i+0xa8>
 80145c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80145c6:	2b15      	cmp	r3, #21
 80145c8:	d8f6      	bhi.n	80145b8 <_printf_i+0x28>
 80145ca:	a101      	add	r1, pc, #4	; (adr r1, 80145d0 <_printf_i+0x40>)
 80145cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80145d0:	08014629 	.word	0x08014629
 80145d4:	0801463d 	.word	0x0801463d
 80145d8:	080145b9 	.word	0x080145b9
 80145dc:	080145b9 	.word	0x080145b9
 80145e0:	080145b9 	.word	0x080145b9
 80145e4:	080145b9 	.word	0x080145b9
 80145e8:	0801463d 	.word	0x0801463d
 80145ec:	080145b9 	.word	0x080145b9
 80145f0:	080145b9 	.word	0x080145b9
 80145f4:	080145b9 	.word	0x080145b9
 80145f8:	080145b9 	.word	0x080145b9
 80145fc:	08014749 	.word	0x08014749
 8014600:	0801466d 	.word	0x0801466d
 8014604:	0801472b 	.word	0x0801472b
 8014608:	080145b9 	.word	0x080145b9
 801460c:	080145b9 	.word	0x080145b9
 8014610:	0801476b 	.word	0x0801476b
 8014614:	080145b9 	.word	0x080145b9
 8014618:	0801466d 	.word	0x0801466d
 801461c:	080145b9 	.word	0x080145b9
 8014620:	080145b9 	.word	0x080145b9
 8014624:	08014733 	.word	0x08014733
 8014628:	682b      	ldr	r3, [r5, #0]
 801462a:	1d1a      	adds	r2, r3, #4
 801462c:	681b      	ldr	r3, [r3, #0]
 801462e:	602a      	str	r2, [r5, #0]
 8014630:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014634:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014638:	2301      	movs	r3, #1
 801463a:	e0a3      	b.n	8014784 <_printf_i+0x1f4>
 801463c:	6820      	ldr	r0, [r4, #0]
 801463e:	6829      	ldr	r1, [r5, #0]
 8014640:	0606      	lsls	r6, r0, #24
 8014642:	f101 0304 	add.w	r3, r1, #4
 8014646:	d50a      	bpl.n	801465e <_printf_i+0xce>
 8014648:	680e      	ldr	r6, [r1, #0]
 801464a:	602b      	str	r3, [r5, #0]
 801464c:	2e00      	cmp	r6, #0
 801464e:	da03      	bge.n	8014658 <_printf_i+0xc8>
 8014650:	232d      	movs	r3, #45	; 0x2d
 8014652:	4276      	negs	r6, r6
 8014654:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014658:	485e      	ldr	r0, [pc, #376]	; (80147d4 <_printf_i+0x244>)
 801465a:	230a      	movs	r3, #10
 801465c:	e019      	b.n	8014692 <_printf_i+0x102>
 801465e:	680e      	ldr	r6, [r1, #0]
 8014660:	602b      	str	r3, [r5, #0]
 8014662:	f010 0f40 	tst.w	r0, #64	; 0x40
 8014666:	bf18      	it	ne
 8014668:	b236      	sxthne	r6, r6
 801466a:	e7ef      	b.n	801464c <_printf_i+0xbc>
 801466c:	682b      	ldr	r3, [r5, #0]
 801466e:	6820      	ldr	r0, [r4, #0]
 8014670:	1d19      	adds	r1, r3, #4
 8014672:	6029      	str	r1, [r5, #0]
 8014674:	0601      	lsls	r1, r0, #24
 8014676:	d501      	bpl.n	801467c <_printf_i+0xec>
 8014678:	681e      	ldr	r6, [r3, #0]
 801467a:	e002      	b.n	8014682 <_printf_i+0xf2>
 801467c:	0646      	lsls	r6, r0, #25
 801467e:	d5fb      	bpl.n	8014678 <_printf_i+0xe8>
 8014680:	881e      	ldrh	r6, [r3, #0]
 8014682:	4854      	ldr	r0, [pc, #336]	; (80147d4 <_printf_i+0x244>)
 8014684:	2f6f      	cmp	r7, #111	; 0x6f
 8014686:	bf0c      	ite	eq
 8014688:	2308      	moveq	r3, #8
 801468a:	230a      	movne	r3, #10
 801468c:	2100      	movs	r1, #0
 801468e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8014692:	6865      	ldr	r5, [r4, #4]
 8014694:	60a5      	str	r5, [r4, #8]
 8014696:	2d00      	cmp	r5, #0
 8014698:	bfa2      	ittt	ge
 801469a:	6821      	ldrge	r1, [r4, #0]
 801469c:	f021 0104 	bicge.w	r1, r1, #4
 80146a0:	6021      	strge	r1, [r4, #0]
 80146a2:	b90e      	cbnz	r6, 80146a8 <_printf_i+0x118>
 80146a4:	2d00      	cmp	r5, #0
 80146a6:	d04d      	beq.n	8014744 <_printf_i+0x1b4>
 80146a8:	4615      	mov	r5, r2
 80146aa:	fbb6 f1f3 	udiv	r1, r6, r3
 80146ae:	fb03 6711 	mls	r7, r3, r1, r6
 80146b2:	5dc7      	ldrb	r7, [r0, r7]
 80146b4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80146b8:	4637      	mov	r7, r6
 80146ba:	42bb      	cmp	r3, r7
 80146bc:	460e      	mov	r6, r1
 80146be:	d9f4      	bls.n	80146aa <_printf_i+0x11a>
 80146c0:	2b08      	cmp	r3, #8
 80146c2:	d10b      	bne.n	80146dc <_printf_i+0x14c>
 80146c4:	6823      	ldr	r3, [r4, #0]
 80146c6:	07de      	lsls	r6, r3, #31
 80146c8:	d508      	bpl.n	80146dc <_printf_i+0x14c>
 80146ca:	6923      	ldr	r3, [r4, #16]
 80146cc:	6861      	ldr	r1, [r4, #4]
 80146ce:	4299      	cmp	r1, r3
 80146d0:	bfde      	ittt	le
 80146d2:	2330      	movle	r3, #48	; 0x30
 80146d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80146d8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80146dc:	1b52      	subs	r2, r2, r5
 80146de:	6122      	str	r2, [r4, #16]
 80146e0:	f8cd a000 	str.w	sl, [sp]
 80146e4:	464b      	mov	r3, r9
 80146e6:	aa03      	add	r2, sp, #12
 80146e8:	4621      	mov	r1, r4
 80146ea:	4640      	mov	r0, r8
 80146ec:	f7ff fee2 	bl	80144b4 <_printf_common>
 80146f0:	3001      	adds	r0, #1
 80146f2:	d14c      	bne.n	801478e <_printf_i+0x1fe>
 80146f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80146f8:	b004      	add	sp, #16
 80146fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80146fe:	4835      	ldr	r0, [pc, #212]	; (80147d4 <_printf_i+0x244>)
 8014700:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8014704:	6829      	ldr	r1, [r5, #0]
 8014706:	6823      	ldr	r3, [r4, #0]
 8014708:	f851 6b04 	ldr.w	r6, [r1], #4
 801470c:	6029      	str	r1, [r5, #0]
 801470e:	061d      	lsls	r5, r3, #24
 8014710:	d514      	bpl.n	801473c <_printf_i+0x1ac>
 8014712:	07df      	lsls	r7, r3, #31
 8014714:	bf44      	itt	mi
 8014716:	f043 0320 	orrmi.w	r3, r3, #32
 801471a:	6023      	strmi	r3, [r4, #0]
 801471c:	b91e      	cbnz	r6, 8014726 <_printf_i+0x196>
 801471e:	6823      	ldr	r3, [r4, #0]
 8014720:	f023 0320 	bic.w	r3, r3, #32
 8014724:	6023      	str	r3, [r4, #0]
 8014726:	2310      	movs	r3, #16
 8014728:	e7b0      	b.n	801468c <_printf_i+0xfc>
 801472a:	6823      	ldr	r3, [r4, #0]
 801472c:	f043 0320 	orr.w	r3, r3, #32
 8014730:	6023      	str	r3, [r4, #0]
 8014732:	2378      	movs	r3, #120	; 0x78
 8014734:	4828      	ldr	r0, [pc, #160]	; (80147d8 <_printf_i+0x248>)
 8014736:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801473a:	e7e3      	b.n	8014704 <_printf_i+0x174>
 801473c:	0659      	lsls	r1, r3, #25
 801473e:	bf48      	it	mi
 8014740:	b2b6      	uxthmi	r6, r6
 8014742:	e7e6      	b.n	8014712 <_printf_i+0x182>
 8014744:	4615      	mov	r5, r2
 8014746:	e7bb      	b.n	80146c0 <_printf_i+0x130>
 8014748:	682b      	ldr	r3, [r5, #0]
 801474a:	6826      	ldr	r6, [r4, #0]
 801474c:	6961      	ldr	r1, [r4, #20]
 801474e:	1d18      	adds	r0, r3, #4
 8014750:	6028      	str	r0, [r5, #0]
 8014752:	0635      	lsls	r5, r6, #24
 8014754:	681b      	ldr	r3, [r3, #0]
 8014756:	d501      	bpl.n	801475c <_printf_i+0x1cc>
 8014758:	6019      	str	r1, [r3, #0]
 801475a:	e002      	b.n	8014762 <_printf_i+0x1d2>
 801475c:	0670      	lsls	r0, r6, #25
 801475e:	d5fb      	bpl.n	8014758 <_printf_i+0x1c8>
 8014760:	8019      	strh	r1, [r3, #0]
 8014762:	2300      	movs	r3, #0
 8014764:	6123      	str	r3, [r4, #16]
 8014766:	4615      	mov	r5, r2
 8014768:	e7ba      	b.n	80146e0 <_printf_i+0x150>
 801476a:	682b      	ldr	r3, [r5, #0]
 801476c:	1d1a      	adds	r2, r3, #4
 801476e:	602a      	str	r2, [r5, #0]
 8014770:	681d      	ldr	r5, [r3, #0]
 8014772:	6862      	ldr	r2, [r4, #4]
 8014774:	2100      	movs	r1, #0
 8014776:	4628      	mov	r0, r5
 8014778:	f7eb fdb2 	bl	80002e0 <memchr>
 801477c:	b108      	cbz	r0, 8014782 <_printf_i+0x1f2>
 801477e:	1b40      	subs	r0, r0, r5
 8014780:	6060      	str	r0, [r4, #4]
 8014782:	6863      	ldr	r3, [r4, #4]
 8014784:	6123      	str	r3, [r4, #16]
 8014786:	2300      	movs	r3, #0
 8014788:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801478c:	e7a8      	b.n	80146e0 <_printf_i+0x150>
 801478e:	6923      	ldr	r3, [r4, #16]
 8014790:	462a      	mov	r2, r5
 8014792:	4649      	mov	r1, r9
 8014794:	4640      	mov	r0, r8
 8014796:	47d0      	blx	sl
 8014798:	3001      	adds	r0, #1
 801479a:	d0ab      	beq.n	80146f4 <_printf_i+0x164>
 801479c:	6823      	ldr	r3, [r4, #0]
 801479e:	079b      	lsls	r3, r3, #30
 80147a0:	d413      	bmi.n	80147ca <_printf_i+0x23a>
 80147a2:	68e0      	ldr	r0, [r4, #12]
 80147a4:	9b03      	ldr	r3, [sp, #12]
 80147a6:	4298      	cmp	r0, r3
 80147a8:	bfb8      	it	lt
 80147aa:	4618      	movlt	r0, r3
 80147ac:	e7a4      	b.n	80146f8 <_printf_i+0x168>
 80147ae:	2301      	movs	r3, #1
 80147b0:	4632      	mov	r2, r6
 80147b2:	4649      	mov	r1, r9
 80147b4:	4640      	mov	r0, r8
 80147b6:	47d0      	blx	sl
 80147b8:	3001      	adds	r0, #1
 80147ba:	d09b      	beq.n	80146f4 <_printf_i+0x164>
 80147bc:	3501      	adds	r5, #1
 80147be:	68e3      	ldr	r3, [r4, #12]
 80147c0:	9903      	ldr	r1, [sp, #12]
 80147c2:	1a5b      	subs	r3, r3, r1
 80147c4:	42ab      	cmp	r3, r5
 80147c6:	dcf2      	bgt.n	80147ae <_printf_i+0x21e>
 80147c8:	e7eb      	b.n	80147a2 <_printf_i+0x212>
 80147ca:	2500      	movs	r5, #0
 80147cc:	f104 0619 	add.w	r6, r4, #25
 80147d0:	e7f5      	b.n	80147be <_printf_i+0x22e>
 80147d2:	bf00      	nop
 80147d4:	08014cd9 	.word	0x08014cd9
 80147d8:	08014cea 	.word	0x08014cea

080147dc <__sread>:
 80147dc:	b510      	push	{r4, lr}
 80147de:	460c      	mov	r4, r1
 80147e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80147e4:	f000 f894 	bl	8014910 <_read_r>
 80147e8:	2800      	cmp	r0, #0
 80147ea:	bfab      	itete	ge
 80147ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80147ee:	89a3      	ldrhlt	r3, [r4, #12]
 80147f0:	181b      	addge	r3, r3, r0
 80147f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80147f6:	bfac      	ite	ge
 80147f8:	6563      	strge	r3, [r4, #84]	; 0x54
 80147fa:	81a3      	strhlt	r3, [r4, #12]
 80147fc:	bd10      	pop	{r4, pc}

080147fe <__swrite>:
 80147fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014802:	461f      	mov	r7, r3
 8014804:	898b      	ldrh	r3, [r1, #12]
 8014806:	05db      	lsls	r3, r3, #23
 8014808:	4605      	mov	r5, r0
 801480a:	460c      	mov	r4, r1
 801480c:	4616      	mov	r6, r2
 801480e:	d505      	bpl.n	801481c <__swrite+0x1e>
 8014810:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014814:	2302      	movs	r3, #2
 8014816:	2200      	movs	r2, #0
 8014818:	f000 f868 	bl	80148ec <_lseek_r>
 801481c:	89a3      	ldrh	r3, [r4, #12]
 801481e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014822:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8014826:	81a3      	strh	r3, [r4, #12]
 8014828:	4632      	mov	r2, r6
 801482a:	463b      	mov	r3, r7
 801482c:	4628      	mov	r0, r5
 801482e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014832:	f000 b817 	b.w	8014864 <_write_r>

08014836 <__sseek>:
 8014836:	b510      	push	{r4, lr}
 8014838:	460c      	mov	r4, r1
 801483a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801483e:	f000 f855 	bl	80148ec <_lseek_r>
 8014842:	1c43      	adds	r3, r0, #1
 8014844:	89a3      	ldrh	r3, [r4, #12]
 8014846:	bf15      	itete	ne
 8014848:	6560      	strne	r0, [r4, #84]	; 0x54
 801484a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801484e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8014852:	81a3      	strheq	r3, [r4, #12]
 8014854:	bf18      	it	ne
 8014856:	81a3      	strhne	r3, [r4, #12]
 8014858:	bd10      	pop	{r4, pc}

0801485a <__sclose>:
 801485a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801485e:	f000 b813 	b.w	8014888 <_close_r>
	...

08014864 <_write_r>:
 8014864:	b538      	push	{r3, r4, r5, lr}
 8014866:	4d07      	ldr	r5, [pc, #28]	; (8014884 <_write_r+0x20>)
 8014868:	4604      	mov	r4, r0
 801486a:	4608      	mov	r0, r1
 801486c:	4611      	mov	r1, r2
 801486e:	2200      	movs	r2, #0
 8014870:	602a      	str	r2, [r5, #0]
 8014872:	461a      	mov	r2, r3
 8014874:	f7ee f8dd 	bl	8002a32 <_write>
 8014878:	1c43      	adds	r3, r0, #1
 801487a:	d102      	bne.n	8014882 <_write_r+0x1e>
 801487c:	682b      	ldr	r3, [r5, #0]
 801487e:	b103      	cbz	r3, 8014882 <_write_r+0x1e>
 8014880:	6023      	str	r3, [r4, #0]
 8014882:	bd38      	pop	{r3, r4, r5, pc}
 8014884:	240050b8 	.word	0x240050b8

08014888 <_close_r>:
 8014888:	b538      	push	{r3, r4, r5, lr}
 801488a:	4d06      	ldr	r5, [pc, #24]	; (80148a4 <_close_r+0x1c>)
 801488c:	2300      	movs	r3, #0
 801488e:	4604      	mov	r4, r0
 8014890:	4608      	mov	r0, r1
 8014892:	602b      	str	r3, [r5, #0]
 8014894:	f7ee f8e9 	bl	8002a6a <_close>
 8014898:	1c43      	adds	r3, r0, #1
 801489a:	d102      	bne.n	80148a2 <_close_r+0x1a>
 801489c:	682b      	ldr	r3, [r5, #0]
 801489e:	b103      	cbz	r3, 80148a2 <_close_r+0x1a>
 80148a0:	6023      	str	r3, [r4, #0]
 80148a2:	bd38      	pop	{r3, r4, r5, pc}
 80148a4:	240050b8 	.word	0x240050b8

080148a8 <_fstat_r>:
 80148a8:	b538      	push	{r3, r4, r5, lr}
 80148aa:	4d07      	ldr	r5, [pc, #28]	; (80148c8 <_fstat_r+0x20>)
 80148ac:	2300      	movs	r3, #0
 80148ae:	4604      	mov	r4, r0
 80148b0:	4608      	mov	r0, r1
 80148b2:	4611      	mov	r1, r2
 80148b4:	602b      	str	r3, [r5, #0]
 80148b6:	f7ee f8e4 	bl	8002a82 <_fstat>
 80148ba:	1c43      	adds	r3, r0, #1
 80148bc:	d102      	bne.n	80148c4 <_fstat_r+0x1c>
 80148be:	682b      	ldr	r3, [r5, #0]
 80148c0:	b103      	cbz	r3, 80148c4 <_fstat_r+0x1c>
 80148c2:	6023      	str	r3, [r4, #0]
 80148c4:	bd38      	pop	{r3, r4, r5, pc}
 80148c6:	bf00      	nop
 80148c8:	240050b8 	.word	0x240050b8

080148cc <_isatty_r>:
 80148cc:	b538      	push	{r3, r4, r5, lr}
 80148ce:	4d06      	ldr	r5, [pc, #24]	; (80148e8 <_isatty_r+0x1c>)
 80148d0:	2300      	movs	r3, #0
 80148d2:	4604      	mov	r4, r0
 80148d4:	4608      	mov	r0, r1
 80148d6:	602b      	str	r3, [r5, #0]
 80148d8:	f7ee f8e3 	bl	8002aa2 <_isatty>
 80148dc:	1c43      	adds	r3, r0, #1
 80148de:	d102      	bne.n	80148e6 <_isatty_r+0x1a>
 80148e0:	682b      	ldr	r3, [r5, #0]
 80148e2:	b103      	cbz	r3, 80148e6 <_isatty_r+0x1a>
 80148e4:	6023      	str	r3, [r4, #0]
 80148e6:	bd38      	pop	{r3, r4, r5, pc}
 80148e8:	240050b8 	.word	0x240050b8

080148ec <_lseek_r>:
 80148ec:	b538      	push	{r3, r4, r5, lr}
 80148ee:	4d07      	ldr	r5, [pc, #28]	; (801490c <_lseek_r+0x20>)
 80148f0:	4604      	mov	r4, r0
 80148f2:	4608      	mov	r0, r1
 80148f4:	4611      	mov	r1, r2
 80148f6:	2200      	movs	r2, #0
 80148f8:	602a      	str	r2, [r5, #0]
 80148fa:	461a      	mov	r2, r3
 80148fc:	f7ee f8dc 	bl	8002ab8 <_lseek>
 8014900:	1c43      	adds	r3, r0, #1
 8014902:	d102      	bne.n	801490a <_lseek_r+0x1e>
 8014904:	682b      	ldr	r3, [r5, #0]
 8014906:	b103      	cbz	r3, 801490a <_lseek_r+0x1e>
 8014908:	6023      	str	r3, [r4, #0]
 801490a:	bd38      	pop	{r3, r4, r5, pc}
 801490c:	240050b8 	.word	0x240050b8

08014910 <_read_r>:
 8014910:	b538      	push	{r3, r4, r5, lr}
 8014912:	4d07      	ldr	r5, [pc, #28]	; (8014930 <_read_r+0x20>)
 8014914:	4604      	mov	r4, r0
 8014916:	4608      	mov	r0, r1
 8014918:	4611      	mov	r1, r2
 801491a:	2200      	movs	r2, #0
 801491c:	602a      	str	r2, [r5, #0]
 801491e:	461a      	mov	r2, r3
 8014920:	f7ee f86a 	bl	80029f8 <_read>
 8014924:	1c43      	adds	r3, r0, #1
 8014926:	d102      	bne.n	801492e <_read_r+0x1e>
 8014928:	682b      	ldr	r3, [r5, #0]
 801492a:	b103      	cbz	r3, 801492e <_read_r+0x1e>
 801492c:	6023      	str	r3, [r4, #0]
 801492e:	bd38      	pop	{r3, r4, r5, pc}
 8014930:	240050b8 	.word	0x240050b8

08014934 <_init>:
 8014934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014936:	bf00      	nop
 8014938:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801493a:	bc08      	pop	{r3}
 801493c:	469e      	mov	lr, r3
 801493e:	4770      	bx	lr

08014940 <_fini>:
 8014940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014942:	bf00      	nop
 8014944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014946:	bc08      	pop	{r3}
 8014948:	469e      	mov	lr, r3
 801494a:	4770      	bx	lr
