<html><body>
<pre>
 
cpldfit:  version J.39                              Xilinx Inc.
                                  Fitter Report
Design Name: USBAER_top_level                    Date:  2-25-2008,  2:26PM
Device Used: XC2C256-6-VQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
203/256 ( 79%) 545 /896  ( 61%) 428 /640  ( 67%) 172/256 ( 67%) 69 /80  ( 86%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1      10/16     20/40    56/56*    1/ 5    0/1      1/1*     0/1      0/1
FB2      16/16*    35/40    48/56     4/ 6    0/1      1/1*     0/1      1/1*
FB3      16/16*    25/40    54/56     1/ 4    0/1      1/1*     0/1      0/1
FB4      16/16*    38/40*   49/56     5/ 6    0/1      1/1*     0/1      1/1*
FB5      16/16*    29/40    48/56     0/ 2    0/1      1/1*     0/1      0/1
FB6      16/16*    31/40    47/56     0/ 5    0/1      1/1*     0/1      0/1
FB7      16/16*    35/40    38/56     1/ 6    0/1      1/1*     0/1      0/1
FB8      16/16*    24/40    36/56     0/ 6    0/1      1/1*     0/1      0/1
FB9      16/16*    38/40*   45/56     5/ 5*   0/1      1/1*     0/1      1/1*
FB10     15/16     37/40    34/56     5/ 7    0/1      1/1*     0/1      1/1*
FB11     16/16*    23/40    22/56     4/ 4*   0/1      1/1*     0/1      0/1
FB12     11/16     37/40    30/56     2/ 4    0/1      1/1*     0/1      1/1*
FB13      8/16     19/40    17/56     0/ 4    0/1      1/1*     0/1      0/1
FB14      6/16     25/40     8/56     0/ 5    0/1      1/1*     0/1      0/1
FB15      5/16      4/40     6/56     0/ 6    0/1      1/1*     0/1      0/1
FB16      4/16      8/40     7/56     1/ 5    0/1      1/1*     0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total   203/256   428/640  545/896   29/80    0/16    16/16     0/16     5/16

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         
Used/Tot    Used/Tot    Used/Tot    
1/3         0/1         0/4

Signal 'ClockxCI' mapped onto global clock net GCK1.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   39          39    |  I/O              :    60     70
Output        :   29          29    |  GCK/IO           :     3      3
Bidirectional :    0           0    |  GTS/IO           :     3      4
GCK           :    1           1    |  GSR/IO           :     1      1
GTS           :    0           0    |  CDR/IO           :     1      1
GSR           :    0           0    |  DGE/IO           :     1      1
                 ----        ----
        Total     69          69

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld:1007 - Removing unused input(s) 'FifoOutEmptyxSBI'.  The input(s)
   are unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'PC1xSI'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'RunSynthesizerxSI'.  The input(s)
   are unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:310 - Cannot apply TIMESPEC AUTO_TS_2033 =
   FROM:INT_CLK_ClockxCI:TO:INT_TNM_FifoAddressxDO<0>:28.0 because of one of the
   following: (a) a signal name was not found; (b) a signal was removed or
   renamed due to optimization; (c) there is no path between the FROM node and
   TO node in the TIMESPEC.
WARNING:Cpld:310 - Cannot apply TIMESPEC AUTO_TS_2034 =
   FROM:INT_CLK_ClockxCI:TO:INT_TNM_FifoAddressxDO<1>:28.0 because of one of the
   following: (a) a signal name was not found; (b) a signal was removed or
   renamed due to optimization; (c) there is no path between the FROM node and
   TO node in the TIMESPEC.
WARNING:Cpld:310 - Cannot apply TIMESPEC AUTO_TS_2037 =
   FROM:INT_CLK_ClockxCI:TO:INT_TNM_FifoOutputEnablexEBO:23.0 because of one of
   the following: (a) a signal name was not found; (b) a signal was removed or
   renamed due to optimization; (c) there is no path between the FROM node and
   TO node in the TIMESPEC.
WARNING:Cpld:310 - Cannot apply TIMESPEC AUTO_TS_2039 =
   FROM:INT_CLK_ClockxCI:TO:INT_TNM_FifoReadxEBO:15.1 because of one of the
   following: (a) a signal name was not found; (b) a signal was removed or
   renamed due to optimization; (c) there is no path between the FROM node and
   TO node in the TIMESPEC.
*************************  Summary of Mapped Logic  ************************

** 29 Outputs **

Signal                                    Total Total Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                                      Pts   Inps          No.   Type      Use     STD      Style     Rate Use     State
TimestampMasterxSO                        2     3     FB1_14  94    I/O       O       LVCMOS33           FAST         
FifoDataxDIO<7>                           3     5     FB2_5   3     GTS/I/O   O       LVCMOS33 KPR       FAST         
FifoDataxDIO<6>                           3     5     FB2_12  4     GTS/I/O   O       LVCMOS33 KPR       FAST         
FifoDataxDIO<5>                           3     5     FB2_14  6     I/O       O       LVCMOS33 KPR       FAST         
FifoDataxDIO<4>                           3     5     FB2_15  7     I/O       O       LVCMOS33 KPR       FAST         
Interrupt0xSB0                            0     0     FB3_16  90    I/O       O       LVCMOS33           FAST         
FifoDataxDIO<3>                           3     5     FB4_1   8     I/O       O       LVCMOS33 KPR       FAST         
FifoDataxDIO<2>                           3     5     FB4_2   9     I/O       O       LVCMOS33 KPR       FAST         
FifoDataxDIO<1>                           3     5     FB4_3   10    I/O       O       LVCMOS33 KPR       FAST         
FifoDataxDIO<0>                           3     5     FB4_5   11    I/O       O       LVCMOS33 KPR       FAST         
FifoWritexEBO                             1     2     FB4_6   12    I/O       O       LVCMOS33           FAST         
SynchOutxSO                               7     10    FB7_13  15    I/O       O       LVCMOS33           FAST         
FifoDataxDIO<11>                          3     5     FB9_1   78    I/O       O       LVCMOS33 KPR       FAST         
FifoDataxDIO<10>                          3     5     FB9_2   79    I/O       O       LVCMOS33 KPR       FAST         
FifoDataxDIO<9>                           3     5     FB9_4   80    I/O       O       LVCMOS33 KPR       FAST         
FifoDataxDIO<8>                           3     5     FB9_6   81    I/O       O       LVCMOS33 KPR       FAST         
FifoPktEndxSBO                            1     2     FB9_12  82    I/O       O       LVCMOS33           FAST         
LEDxSO                                    2     3     FB10_3  74    I/O       O       LVCMOS33           FAST         
FifoReadxEBO                              0     0     FB10_4  73    I/O       O       LVCMOS33           FAST         
FifoDataxDIO<12>                          3     5     FB10_5  72    I/O       O       LVCMOS33 KPR       FAST         
FifoDataxDIO<13>                          3     5     FB10_6  71    I/O       O       LVCMOS33 KPR       FAST         
FifoDataxDIO<14>                          3     5     FB10_12 70    I/O       O       LVCMOS33 KPR       FAST         
FifoAddressxDO<1>                         0     0     FB11_11 85    I/O       O       LVCMOS33           FAST         
FifoAddressxDO<0>                         0     0     FB11_12 86    I/O       O       LVCMOS33           FAST         
FifoOutputEnablexEBO                      0     0     FB11_13 87    I/O       O       LVCMOS33           FAST         
Interrupt1xSB0                            1     2     FB11_14 89    I/O       O       LVCMOS33           FAST         
FifoDataxDIO<15>                          3     5     FB12_11 68    I/O       O       LVCMOS33 KPR       FAST         
AERMonitorACKxSBO2                        4     6     FB12_13 67    I/O       O       LVCMOS33           SLOW         
AERMonitorACKxSBO                         4     6     FB16_5  43    I/O       O       LVCMOS33           SLOW         

** 174 Buried Nodes **

Signal                                    Total Total Loc     Reg     Reg Init
Name                                      Pts   Inps          Use     State
N_PZ_1155                                 2     3     FB1_4           
uSynchStateMachine/DividerxDP<3>          5     8     FB1_5   TFF     RESET
ActualTimestampxD<2>                      6     11    FB1_7   TFF     RESET
uSynchStateMachine/DividerxDP<4>          6     11    FB1_8   TFF     RESET
uSynchStateMachine/DividerxDP<1>          13    13    FB1_9   DFF     RESET
uSynchStateMachine/DividerxDP<0>          10    14    FB1_10  DFF     RESET
uSynchStateMachine/StatexDP_FFd2          7     12    FB1_11  DFF     RESET
uSynchStateMachine/StatexDP_FFd1          6     12    FB1_15  DFF     RESET
uSynchStateMachine/StatexDP_FFd3          3     4     FB1_16  DFF     RESET
FifoAddressRegOutxD<0>                    5     9     FB2_1   TFF     RESET
MonitorSelect                             3     7     FB2_2   TFF     RESET
uMergerStateMachine/r.State_FFd1          3     7     FB2_3   DFF     RESET
MonitorEventReadyxS<0>                    4     11    FB2_4   DFF     RESET
MonitorEventReadyxS<1>                    4     11    FB2_6   DFF     RESET
EventReady                                4     10    FB2_7   TFF     RESET
uMergerStateMachine/r.State_FFd2          4     9     FB2_8   DFF     RESET
FifoAddressRegOutxD<15>                   3     6     FB2_9   DEFF    RESET
FifoAddressRegOutxD<7>                    5     9     FB2_10  TFF     RESET
FifoAddressRegOutxD<6>                    5     9     FB2_11  TFF     RESET
FifoAddressRegOutxD<5>                    5     9     FB2_13  TFF     RESET
FifoAddressRegOutxD<4>                    5     9     FB2_16  TFF     RESET
ActualTimestampxD<8>                      6     17    FB3_1   TFF     RESET
ActualTimestampxD<7>                      6     16    FB3_2   TFF     RESET
ActualTimestampxD<6>                      6     15    FB3_3   TFF     RESET
ActualTimestampxD<5>                      6     14    FB3_4   TFF     RESET
ActualTimestampxD<11>                     6     20    FB3_5   TFF     RESET
ActualTimestampxD<4>                      6     13    FB3_6   TFF     RESET
ActualTimestampxD<3>                      6     12    FB3_7   TFF     RESET
ActualTimestampxD<1>                      3     6     FB3_8   TFF     RESET
ActualTimestampxD<0>                      3     5     FB3_9   TFF     RESET
uTimestampCounter/MSbDelayedxDP           2     2     FB3_10  DFF     RESET
uSynchStateMachine/SyncInxS               1     1     FB3_11  DDFF    RESET
ActualTimestampxD<10>                     6     19    FB3_12  TFF     RESET
uMonitorStateMachine2/AERREQxSB           1     1     FB3_13  DDFF    RESET
ActualTimestampxD<9>                      6     18    FB3_14  TFF     RESET
uMonitorStateMachine/AERREQxSB            1     1     FB3_15  DDFF    RESET
FifoTimestampRegOutxD<15>                 4     6     FB4_4   TFF     RESET
FifoTimestampRegOutxD<14>                 4     6     FB4_7   TFF     RESET
FifoAddressRegOutxD<14>                   5     9     FB4_8   TFF     RESET
FifoAddressRegOutxD<13>                   5     9     FB4_9   TFF     RESET

Signal                                    Total Total Loc     Reg     Reg Init
Name                                      Pts   Inps          Use     State
FifoAddressRegOutxD<12>                   5     9     FB4_10  TFF     RESET
FifoAddressRegOutxD<11>                   5     9     FB4_11  TFF     RESET
FifoAddressRegOutxD<10>                   5     9     FB4_12  TFF     RESET
uSynchStateMachine/SyncInxSN              0     0     FB4_13  DDFF    RESET
FifoAddressRegOutxD<3>                    5     9     FB4_14  TFF     RESET
FifoAddressRegOutxD<2>                    5     9     FB4_15  TFF     RESET
FifoAddressRegOutxD<1>                    5     9     FB4_16  TFF     RESET
MonitorTimestampxD<6>                     3     5     FB5_1   DEFF    RESET
MonitorTimestampxD<5>                     3     5     FB5_2   DEFF    RESET
MonitorTimestampxD<4>                     3     5     FB5_3   DEFF    RESET
MonitorTimestampxD<7>                     3     5     FB5_4   DEFF    RESET
MonitorTimestampxD<3>                     3     5     FB5_5   DEFF    RESET
MonitorAddressxD<7>                       6     12    FB5_6   DEFF    RESET
MonitorTimestampxD<2>                     3     5     FB5_7   DEFF    RESET
MonitorTimestampxD<1>                     3     5     FB5_8   DEFF    RESET
ActualTimestampxD<12>                     6     21    FB5_9   TFF     RESET
ActualTimestampxD<13>                     6     22    FB5_10  TFF     RESET
uTimestampCounter/CountxDP_0_14           6     23    FB5_11  TFF     RESET
MonitorTimestampxD<13>                    3     5     FB5_12  DEFF    RESET
MonitorTimestampxD<12>                    3     5     FB5_13  DEFF    RESET
MonitorTimestampxD<11>                    3     5     FB5_14  DEFF    RESET
MonitorTimestampxD<10>                    3     5     FB5_15  DEFF    RESET
MonitorTimestampxD<0>                     3     5     FB5_16  DEFF    RESET
uMonitorStateMachine2/StatexDP_FFd2       3     8     FB6_1   TFF     RESET
MonitorAddressxD<9>                       6     9     FB6_2   DEFF    RESET
uMonitorStateMachine2/StatexDP_FFd3       7     9     FB6_3   TFF     RESET
MonitorAddressxD<6>                       6     9     FB6_4   DEFF    RESET
uMonitorStateMachine/StatexDP_FFd2        3     8     FB6_5   TFF     RESET
uMonitorStateMachine/StatexDP_FFd3        7     9     FB6_6   TFF     RESET
MissedEventxS<0>                          2     10    FB6_7   TFF     RESET
uMonitorStateMachine/MissedEventsxDP<2>   2     9     FB6_8   TFF     RESET
uMonitorStateMachine/MissedEventsxDP<1>   2     8     FB6_9   TFF     RESET
uMonitorStateMachine/StatexDP_FFd1        3     7     FB6_10  TFF     RESET
uMonitorStateMachine/MissedEventsxDP<0>   2     7     FB6_11  TFF     RESET
MonitorAddressxD<10>                      6     9     FB6_12  DEFF    RESET
MonitorTimestampxD<9>                     3     5     FB6_13  DEFF    RESET
MonitorAddressxD<5>                       4     8     FB6_14  DEFF    RESET
MonitorTimestampxD<8>                     3     5     FB6_15  DEFF    RESET
MonitorAddressxD<11>                      3     6     FB6_16  DEFF    RESET
uEarlyPaketTimer/CountxDP<13>             3     18    FB7_1   TFF     RESET

Signal                                    Total Total Loc     Reg     Reg Init
Name                                      Pts   Inps          Use     State
uEarlyPaketTimer/CountxDP<12>             3     17    FB7_2   TFF     RESET
uEarlyPaketTimer/CountxDP<11>             3     16    FB7_3   TFF     RESET
uEarlyPaketTimer/CountxDP<10>             3     15    FB7_4   TFF     RESET
MonitorAddressxD<8>                       3     9     FB7_5   DEFF    RESET
uEarlyPaketTimer/CountxDP<17>             3     22    FB7_6   TFF     RESET
uEarlyPaketTimer/CountxDP<9>              3     14    FB7_7   TFF     RESET
uEarlyPaketTimer/CountxDP<8>              3     9     FB7_8   TFF     RESET
uEarlyPaketTimer/CountxDP<7>              3     8     FB7_9   TFF     RESET
uEarlyPaketTimer/CountxDP<6>              3     7     FB7_10  DFF     RESET
uEarlyPaketTimer/CountxDP<16>             3     21    FB7_11  TFF     RESET
uEarlyPaketTimer/CountxDP<15>             3     20    FB7_12  TFF     RESET
uEarlyPaketTimer/CountxDP<14>             3     19    FB7_14  TFF     RESET
uEarlyPaketTimer/CountxDP<5>              3     6     FB7_15  DFF     RESET
uEarlyPaketTimer/CountxDP<4>              3     5     FB7_16  DFF     RESET
MonitorTimestampxD2<5>                    3     5     FB8_1   DEFF    RESET
MonitorTimestampxD2<4>                    3     5     FB8_2   DEFF    RESET
MonitorTimestampxD2<3>                    3     5     FB8_3   DEFF    RESET
MonitorTimestampxD2<2>                    3     5     FB8_4   DEFF    RESET
MonitorTimestampxD2<1>                    3     5     FB8_5   DEFF    RESET
MonitorAddressxD<4>                       4     6     FB8_6   DEFF    RESET
MonitorTimestampxD2<13>                   3     5     FB8_7   DEFF    RESET
MonitorTimestampxD2<12>                   3     5     FB8_8   DEFF    RESET
MonitorTimestampxD2<11>                   3     5     FB8_9   DEFF    RESET
MonitorTimestampxD2<10>                   3     5     FB8_10  DEFF    RESET
MonitorAddressxD<12>                      3     6     FB8_11  DEFF    RESET
MonitorAddressxD<3>                       3     6     FB8_12  DEFF    RESET
MonitorAddressxD<13>                      3     7     FB8_13  DEFF    RESET
MonitorAddressxD<2>                       4     7     FB8_14  DEFF    RESET
MonitorAddressxD<14>                      4     7     FB8_15  DEFF    RESET
MonitorTimestampxD2<0>                    3     5     FB8_16  DEFF    RESET
uEventCounter/CountxDP<6>                 3     11    FB9_3   TFF     RESET
uEventCounter/CountxDP<7>                 4     13    FB9_5   TFF     RESET
uEventCounter/CountxDP<0>                 3     6     FB9_7   TFF     RESET
uEarlyPaketTimer/CountxDP<0>              3     6     FB9_8   DFF     RESET
uFifoStateMachine/TimestampOverflowxDP    4     8     FB9_9   DFF     RESET
uFifoStateMachine/StatexDP_FFd1           5     11    FB9_10  TFF     RESET
uFifoStateMachine/StatexDP_FFd3           5     10    FB9_11  DFF     RESET
uFifoStateMachine/StatexDP_FFd2           6     10    FB9_13  DFF     RESET
uFifoStateMachine/TimestampResetxDP       3     7     FB9_14  DFF     RESET
FifoAddressRegOutxD<9>                    5     9     FB9_15  TFF     RESET

Signal                                    Total Total Loc     Reg     Reg Init
Name                                      Pts   Inps          Use     State
FifoAddressRegOutxD<8>                    5     9     FB9_16  TFF     RESET
FifoTimestampRegOutxD<0>                  4     8     FB10_2  DFF     RESET
FifoTimestampRegOutxD<13>                 4     8     FB10_7  DFF     RESET
FifoTimestampRegOutxD<12>                 4     8     FB10_8  DFF     RESET
N_PZ_1095                                 1     8     FB10_9          
uEventCounter/CountxDP<5>                 3     10    FB10_10 TFF     RESET
uEventCounter/CountxDP<4>                 3     9     FB10_11 TFF     RESET
uEventCounter/CountxDP<3>                 3     8     FB10_13 TFF     RESET
uEventCounter/CountxDP<2>                 3     7     FB10_14 TFF     RESET
uEventCounter/CountxDP<1>                 3     6     FB10_15 TFF     RESET
uSynchStateMachine/DividerxDP<2>          4     5     FB10_16 DFF     RESET
uEarlyPaketTimer/CountxDP<3>              3     9     FB11_1  DFF     RESET
uEarlyPaketTimer/CountxDP<2>              3     7     FB11_2  DFF     RESET
uEarlyPaketTimer/CountxDP<1>              3     6     FB11_3  DFF     RESET
MissedEventxS<1>                          2     10    FB11_4  TFF     RESET
uMonitorStateMachine2/MissedEventsxDP<2>  2     9     FB11_5  TFF     RESET
uMonitorStateMachine2/MissedEventsxDP<1>  2     8     FB11_6  TFF     RESET
uMonitorStateMachine2/StatexDP_FFd1       3     7     FB11_7  TFF     RESET
uMonitorStateMachine2/MissedEventsxDP<0>  2     7     FB11_8  TFF     RESET
MonitorTimestampxD2<9>                    3     5     FB11_9  DEFF    RESET
MonitorTimestampxD2<8>                    3     5     FB11_10 DEFF    RESET
MonitorTimestampxD2<7>                    3     5     FB11_15 DEFF    RESET
MonitorTimestampxD2<6>                    3     5     FB11_16 DEFF    RESET
FifoTimestampRegOutxD<5>                  4     8     FB12_6  DFF     RESET
FifoTimestampRegOutxD<4>                  4     8     FB12_7  DFF     RESET
FifoTimestampRegOutxD<3>                  4     8     FB12_8  DFF     RESET
FifoTimestampRegOutxD<2>                  4     8     FB12_9  DFF     RESET
FifoTimestampRegOutxD<1>                  4     8     FB12_10 DFF     RESET
FifoTimestampRegOutxD<11>                 4     8     FB12_12 DFF     RESET
uMonitorStateMachine2/AERMonitorREQxSBN   0     0     FB12_14 DDFF    RESET
MonitorAddressxD2<0>                      2     4     FB12_15 DEFF    RESET
FifoTimestampRegOutxD<10>                 4     8     FB12_16 DFF     RESET
MonitorAddressxD2<5>                      2     4     FB13_2  DEFF    RESET
MonitorAddressxD2<11>                     2     4     FB13_4  DEFF    RESET
MonitorAddressxD2<4>                      2     4     FB13_6  DEFF    RESET
FifoTimestampRegOutxD<9>                  4     8     FB13_12 DFF     RESET
MonitorAddressxD2<12>                     2     4     FB13_13 DEFF    RESET
FifoTimestampRegOutxD<8>                  4     8     FB13_14 DFF     RESET
FifoTimestampRegOutxD<7>                  4     8     FB13_15 DFF     RESET
FifoTimestampRegOutxD<6>                  4     8     FB13_16 DFF     RESET

Signal                                    Total Total Loc     Reg     Reg Init
Name                                      Pts   Inps          Use     State
MonitorAddressxD2<10>                     2     4     FB14_1  DEFF    RESET
MonitorAddressxD2<6>                      2     4     FB14_3  DEFF    RESET
MonitorAddressxD2<9>                      2     4     FB14_5  DEFF    RESET
MonitorAddressxD2<7>                      2     4     FB14_14 DEFF    RESET
MonitorAddressxD2<8>                      2     4     FB14_15 DEFF    RESET
uEarlyPaketTimer/CountxDP<18>             3     23    FB14_16 DFF     RESET
MonitorAddressxD2<3>                      2     4     FB15_11 DEFF    RESET
MonitorAddressxD2<13>                     2     4     FB15_12 DEFF    RESET
MonitorAddressxD2<2>                      2     4     FB15_13 DEFF    RESET
MonitorAddressxD2<14>                     2     4     FB15_14 DEFF    RESET
MonitorAddressxD2<1>                      2     4     FB15_15 DEFF    RESET
uMonitorStateMachine/AERMonitorREQxSBN    0     0     FB16_6  DDFF    RESET
MonitorAddressxD<0>                       2     4     FB16_11 DEFF    RESET
MonitorAddressxD<1>                       2     4     FB16_13 DEFF    RESET

** 40 Inputs **

Signal                                    Loc     Pin   Pin       Pin     I/O      I/O
Name                                              No.   Type      Use     STD      Style
ResetxRBI                                 FB1_3   99    GSR/I/O   I       LVCMOS33 KPR
TriggerModexSI                            FB1_12  96    I/O       I       LVCMOS33 KPR
TimestampTickxSI                          FB1_13  95    I/O       I       LVCMOS33 KPR
FifoInFullxSBI                            FB2_1   1     GTS/I/O   I       LVCMOS33 KPR
HostResetTimestampxSI                     FB3_12  92    I/O       I       LVCMOS33 KPR
RunMonitorxSI                             FB3_14  91    I/O       I       LVCMOS33 KPR
SyncInxAI                                 FB4_13  13    I/O       I       LVCMOS33 KPR
ClockxCI                                  FB5_4   23    GCK/I/O   GCK     LVCMOS33 KPR
AERMonitorAddressxDI<7>                   FB5_6   22    GCK/I/O   I       LVCMOS33 KPR
AERMonitorAddressxDI<9>                   FB6_2   24    CDR/I/O   I       LVCMOS33 KPR
AERMonitorAddressxDI<6>                   FB6_4   27    GCK/I/O   I       LVCMOS33 KPR
AERMonitorAddressxDI<10>                  FB6_12  28    DGE/I/O   I       LVCMOS33 KPR
AERMonitorAddressxDI<5>                   FB6_14  29    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI<11>                  FB6_16  30    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI<8>                   FB7_5   19    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI<4>                   FB8_6   32    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI<12>                  FB8_11  33    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI<3>                   FB8_12  34    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI<13>                  FB8_13  35    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI<2>                   FB8_14  36    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI<14>                  FB8_15  37    I/O       I       LVCMOS33 KPR
AERMonitorREQxABI2                        FB12_14 66    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<0>                  FB12_15 65    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<5>                  FB13_2  53    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<11>                 FB13_4  54    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<4>                  FB13_6  55    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<12>                 FB13_13 56    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<10>                 FB14_1  52    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<6>                  FB14_3  50    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<9>                  FB14_5  49    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<7>                  FB14_14 46    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<8>                  FB14_15 44    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<3>                  FB15_11 58    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<13>                 FB15_12 59    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<2>                  FB15_13 60    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<14>                 FB15_14 61    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<1>                  FB15_15 63    I/O       I       LVCMOS33 KPR
AERMonitorREQxABI                         FB16_6  42    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI<0>                   FB16_11 41    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI<1>                   FB16_13 39    I/O       I       LVCMOS33 KPR

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               20/20
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   56/0
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB1_1        (b)           
(unused)                      0     FB1_2        (b)           
(unused)                      0     FB1_3   99   GSR/I/O I     
N_PZ_1155                     2     FB1_4        (b)     (b)               
uSynchStateMachine/DividerxDP<3>
                              5     FB1_5        (b)     (b)               
(unused)                      0     FB1_6   97   I/O           
ActualTimestampxD<2>          6     FB1_7        (b)     (b)        +      
uSynchStateMachine/DividerxDP<4>
                              6     FB1_8        (b)     (b)               
uSynchStateMachine/DividerxDP<1>
                              13    FB1_9        (b)     (b)               
uSynchStateMachine/DividerxDP<0>
                              10    FB1_10       (b)     (b)               
uSynchStateMachine/StatexDP_FFd2
                              7     FB1_11       (b)     (b)               
(unused)                      0     FB1_12  96   I/O     I     
(unused)                      0     FB1_13  95   I/O     I     
TimestampMasterxSO            2     FB1_14  94   I/O     O                 
uSynchStateMachine/StatexDP_FFd1
                              6     FB1_15       (b)     (b)               
uSynchStateMachine/StatexDP_FFd3
                              3     FB1_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: ActualTimestampxD<0>        8: MonitorAddressxD<9>.COMB          15: uSynchStateMachine/DividerxDP<3> 
  2: ActualTimestampxD<1>        9: N_PZ_1155                         16: uSynchStateMachine/DividerxDP<4> 
  3: HostResetTimestampxSI      10: ResetxRBI                         17: uSynchStateMachine/StatexDP_FFd1 
  4: MonitorAddressxD<11>.COMB  11: TimestampTickxSI                  18: uSynchStateMachine/StatexDP_FFd2 
  5: MonitorAddressxD<5>.COMB   12: uSynchStateMachine/DividerxDP<0>  19: uSynchStateMachine/StatexDP_FFd3 
  6: MonitorAddressxD<6>.COMB   13: uSynchStateMachine/DividerxDP<1>  20: uSynchStateMachine/SyncInxS 
  7: MonitorAddressxD<7>.COMB   14: uSynchStateMachine/DividerxDP<2> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
N_PZ_1155         ................XXX..................... 3       
uSynchStateMachine/DividerxDP<3> 
                  ...XX..X..X..XXXX....................... 8       
ActualTimestampxD<2> 
                  XX.X..X...X..XXXXXX..................... 11      
uSynchStateMachine/DividerxDP<4> 
                  ...XX..X..XXXXXXX.X..................... 11      
uSynchStateMachine/DividerxDP<1> 
                  ...XXXX...X.XXXXXXXX.................... 13      
uSynchStateMachine/DividerxDP<0> 
                  ..XX.X..XXXX.XXXXXXX.................... 14      
uSynchStateMachine/StatexDP_FFd2 
                  ..X.....XX.XXXXXXXXX.................... 12      
TimestampMasterxSO 
                  ................XXX..................... 3       
uSynchStateMachine/StatexDP_FFd1 
                  ..X...X.XX..XXXXXXXX.................... 12      
uSynchStateMachine/StatexDP_FFd3 
                  ................XXXX.................... 4       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               35/5
Number of function block control terms used/remaining:        2/2
Number of PLA product terms used/remaining:                   48/8
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
FifoAddressRegOutxD<0>        5     FB2_1   1    GTS/I/O I          +      
MonitorSelect                 3     FB2_2        (b)     (b)        +      
uMergerStateMachine/r.State_FFd1
                              3     FB2_3   2    GTS/I/O (b)        +      
MonitorEventReadyxS<0>        4     FB2_4        (b)     (b)        +      
FifoDataxDIO<7>               3     FB2_5   3    GTS/I/O O                  +  
MonitorEventReadyxS<1>        4     FB2_6        (b)     (b)        +      
EventReady                    4     FB2_7        (b)     (b)        +      
uMergerStateMachine/r.State_FFd2
                              4     FB2_8        (b)     (b)        +      
FifoAddressRegOutxD<15>       3     FB2_9        (b)     (b)        +      
FifoAddressRegOutxD<7>        5     FB2_10       (b)     (b)        +      
FifoAddressRegOutxD<6>        5     FB2_11       (b)     (b)        +      
FifoDataxDIO<6>               3     FB2_12  4    GTS/I/O O                  +  
FifoAddressRegOutxD<5>        5     FB2_13       (b)     (b)        +      
FifoDataxDIO<5>               3     FB2_14  6    I/O     O                  +  
FifoDataxDIO<4>               3     FB2_15  7    I/O     O                  +  
FifoAddressRegOutxD<4>        5     FB2_16       (b)     (b)        +      

Signals Used by Logic in Function Block
  1: EventReady                13: MonitorAddressxD2<5>       25: N_PZ_1155 
  2: FifoAddressRegOutxD<0>    14: MonitorAddressxD2<6>       26: ResetxRBI 
  3: FifoAddressRegOutxD<4>    15: MonitorAddressxD2<7>       27: uFifoStateMachine/StatexDP_FFd1 
  4: FifoAddressRegOutxD<5>    16: MonitorAddressxD<0>        28: uFifoStateMachine/StatexDP_FFd2 
  5: FifoAddressRegOutxD<6>    17: MonitorAddressxD<13>.COMB  29: uFifoStateMachine/StatexDP_FFd3 
  6: FifoAddressRegOutxD<7>    18: MonitorAddressxD<4>        30: uMergerStateMachine/r.State_FFd1 
  7: FifoTimestampRegOutxD<4>  19: MonitorAddressxD<5>        31: uMergerStateMachine/r.State_FFd2 
  8: FifoTimestampRegOutxD<5>  20: MonitorAddressxD<6>        32: uMonitorStateMachine/StatexDP_FFd2 
  9: FifoTimestampRegOutxD<6>  21: MonitorAddressxD<7>        33: uMonitorStateMachine/StatexDP_FFd3 
 10: FifoTimestampRegOutxD<7>  22: MonitorEventReadyxS<0>     34: uMonitorStateMachine2/StatexDP_FFd2 
 11: MonitorAddressxD2<0>      23: MonitorEventReadyxS<1>     35: uMonitorStateMachine2/StatexDP_FFd3 
 12: MonitorAddressxD2<4>      24: MonitorSelect             

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
FifoAddressRegOutxD<0> 
                  .X........X....X.......XXXXXX........... 9       
MonitorSelect     .....................XXXXX...XX......... 7       
uMergerStateMachine/r.State_FFd1 
                  .....................XXXXX...XX......... 7       
MonitorEventReadyxS<0> 
                  .....................X.XXXXXXXXXX....... 11      
FifoDataxDIO<7>   .....X...X......X.........XX............ 5       
MonitorEventReadyxS<1> 
                  ......................XXXXXXXXX..XX..... 11      
EventReady        X.....................XXXXXXXXX......... 10      
uMergerStateMachine/r.State_FFd2 
                  ......................XXXXXXXXX......... 9       
FifoAddressRegOutxD<15> 
                  .......................XXXXXX........... 6       
FifoAddressRegOutxD<7> 
                  .....X........X.....X..XXXXXX........... 9       
FifoAddressRegOutxD<6> 
                  ....X........X.....X...XXXXXX........... 9       
FifoDataxDIO<6>   ....X...X.......X.........XX............ 5       
FifoAddressRegOutxD<5> 
                  ...X........X.....X....XXXXXX........... 9       
FifoDataxDIO<5>   ...X...X........X.........XX............ 5       
FifoDataxDIO<4>   ..X...X.........X.........XX............ 5       
FifoAddressRegOutxD<4> 
                  ..X........X.....X.....XXXXXX........... 9       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               25/15
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   54/2
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
ActualTimestampxD<8>          6     FB3_1        (b)     (b)        +      
ActualTimestampxD<7>          6     FB3_2        (b)     (b)        +      
ActualTimestampxD<6>          6     FB3_3        (b)     (b)        +      
ActualTimestampxD<5>          6     FB3_4        (b)     (b)        +      
ActualTimestampxD<11>         6     FB3_5   93   I/O     (b)        +      
ActualTimestampxD<4>          6     FB3_6        (b)     (b)        +      
ActualTimestampxD<3>          6     FB3_7        (b)     (b)        +      
ActualTimestampxD<1>          3     FB3_8        (b)     (b)        +      
ActualTimestampxD<0>          3     FB3_9        (b)     (b)        +      
uTimestampCounter/MSbDelayedxDP
                              2     FB3_10       (b)     (b)        +      
uSynchStateMachine/SyncInxS   1     FB3_11       (b)     (b)               
ActualTimestampxD<10>         6     FB3_12  92   I/O     I          +      
uMonitorStateMachine2/AERREQxSB
                              1     FB3_13       (b)     (b)               
ActualTimestampxD<9>          6     FB3_14  91   I/O     I          +      
uMonitorStateMachine/AERREQxSB
                              1     FB3_15       (b)     (b)               
Interrupt0xSB0                0     FB3_16  90   I/O     O                 

Signals Used by Logic in Function Block
  1: ActualTimestampxD<0>   10: ActualTimestampxD<8>                     18: uSynchStateMachine/DividerxDP<2> 
  2: ActualTimestampxD<10>  11: ActualTimestampxD<9>                     19: uSynchStateMachine/DividerxDP<3> 
  3: ActualTimestampxD<1>   12: MonitorAddressxD<10>.COMB                20: uSynchStateMachine/DividerxDP<4> 
  4: ActualTimestampxD<2>   13: MonitorAddressxD<11>.COMB                21: uSynchStateMachine/StatexDP_FFd1 
  5: ActualTimestampxD<3>   14: MonitorAddressxD<7>.COMB                 22: uSynchStateMachine/StatexDP_FFd2 
  6: ActualTimestampxD<4>   15: TimestampTickxSI                         23: uSynchStateMachine/StatexDP_FFd3 
  7: ActualTimestampxD<5>   16: uMonitorStateMachine/AERMonitorREQxSBN   24: uSynchStateMachine/SyncInxSN 
  8: ActualTimestampxD<6>   17: uMonitorStateMachine2/AERMonitorREQxSBN  25: uTimestampCounter/CountxDP_0_14 
  9: ActualTimestampxD<7>  

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
ActualTimestampxD<8> 
                  X.XXXXXXX...XXX..XXXXXX................. 17      
ActualTimestampxD<7> 
                  X.XXXXXX....XXX..XXXXXX................. 16      
ActualTimestampxD<6> 
                  X.XXXXX.....XXX..XXXXXX................. 15      
ActualTimestampxD<5> 
                  X.XXXX......XXX..XXXXXX................. 14      
ActualTimestampxD<11> 
                  XXXXXXXXXXX.XXX..XXXXXX................. 20      
ActualTimestampxD<4> 
                  X.XXX.......XXX..XXXXXX................. 13      
ActualTimestampxD<3> 
                  X.XX........XXX..XXXXXX................. 12      
ActualTimestampxD<1> 
                  X..........X.X......XXX................. 6       
ActualTimestampxD<0> 
                  ...........X.X......XXX................. 5       
uTimestampCounter/MSbDelayedxDP 
                  .............X..........X............... 2       
uSynchStateMachine/SyncInxS 
                  .......................X................ 1       
ActualTimestampxD<10> 
                  X.XXXXXXXXX.XXX..XXXXXX................. 19      
uMonitorStateMachine2/AERREQxSB 
                  ................X....................... 1       
ActualTimestampxD<9> 
                  X.XXXXXXXX..XXX..XXXXXX................. 18      
uMonitorStateMachine/AERREQxSB 
                  ...............X........................ 1       
Interrupt0xSB0    ........................................ 0       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               38/2
Number of function block control terms used/remaining:        2/2
Number of PLA product terms used/remaining:                   49/7
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
FifoDataxDIO<3>               3     FB4_1   8    I/O     O                  +  
FifoDataxDIO<2>               3     FB4_2   9    I/O     O                  +  
FifoDataxDIO<1>               3     FB4_3   10   I/O     O                  +  
FifoTimestampRegOutxD<15>     4     FB4_4        (b)     (b)        +      
FifoDataxDIO<0>               3     FB4_5   11   I/O     O                  +  
FifoWritexEBO                 1     FB4_6   12   I/O     O                 
FifoTimestampRegOutxD<14>     4     FB4_7        (b)     (b)        +      
FifoAddressRegOutxD<14>       5     FB4_8        (b)     (b)        +      
FifoAddressRegOutxD<13>       5     FB4_9        (b)     (b)        +      
FifoAddressRegOutxD<12>       5     FB4_10       (b)     (b)        +      
FifoAddressRegOutxD<11>       5     FB4_11       (b)     (b)        +      
FifoAddressRegOutxD<10>       5     FB4_12       (b)     (b)        +      
uSynchStateMachine/SyncInxSN  0     FB4_13  13   I/O     I                 
FifoAddressRegOutxD<3>        5     FB4_14       (b)     (b)        +      
FifoAddressRegOutxD<2>        5     FB4_15       (b)     (b)        +      
FifoAddressRegOutxD<1>        5     FB4_16       (b)     (b)        +      

Signals Used by Logic in Function Block
  1: FifoAddressRegOutxD<0>     14: FifoTimestampRegOutxD<2>  27: MonitorAddressxD<13> 
  2: FifoAddressRegOutxD<10>    15: FifoTimestampRegOutxD<3>  28: MonitorAddressxD<13>.COMB 
  3: FifoAddressRegOutxD<11>    16: MonitorAddressxD2<10>     29: MonitorAddressxD<14> 
  4: FifoAddressRegOutxD<12>    17: MonitorAddressxD2<11>     30: MonitorAddressxD<1> 
  5: FifoAddressRegOutxD<13>    18: MonitorAddressxD2<12>     31: MonitorAddressxD<2> 
  6: FifoAddressRegOutxD<14>    19: MonitorAddressxD2<13>     32: MonitorAddressxD<3> 
  7: FifoAddressRegOutxD<1>     20: MonitorAddressxD2<14>     33: MonitorSelect 
  8: FifoAddressRegOutxD<2>     21: MonitorAddressxD2<1>      34: N_PZ_1155 
  9: FifoAddressRegOutxD<3>     22: MonitorAddressxD2<2>      35: ResetxRBI 
 10: FifoTimestampRegOutxD<0>   23: MonitorAddressxD2<3>      36: uFifoStateMachine/StatexDP_FFd1 
 11: FifoTimestampRegOutxD<14>  24: MonitorAddressxD<10>      37: uFifoStateMachine/StatexDP_FFd2 
 12: FifoTimestampRegOutxD<15>  25: MonitorAddressxD<11>      38: uFifoStateMachine/StatexDP_FFd3 
 13: FifoTimestampRegOutxD<1>   26: MonitorAddressxD<12>     

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
FifoDataxDIO<3>   ........X.....X............X.......XX... 5       
FifoDataxDIO<2>   .......X.....X.............X.......XX... 5       
FifoDataxDIO<1>   ......X.....X..............X.......XX... 5       
FifoTimestampRegOutxD<15> 
                  ...........X.....................XXXXX.. 6       
FifoDataxDIO<0>   X........X.................X.......XX... 5       
FifoWritexEBO     ...................................XX... 2       
FifoTimestampRegOutxD<14> 
                  ..........X......................XXXXX.. 6       
FifoAddressRegOutxD<14> 
                  .....X.............X........X...XXXXXX.. 9       
FifoAddressRegOutxD<13> 
                  ....X.............X.......X.....XXXXXX.. 9       
FifoAddressRegOutxD<12> 
                  ...X.............X.......X......XXXXXX.. 9       
FifoAddressRegOutxD<11> 
                  ..X.............X.......X.......XXXXXX.. 9       
FifoAddressRegOutxD<10> 
                  .X.............X.......X........XXXXXX.. 9       
FifoAddressRegOutxD<3> 
                  ........X.............X........XXXXXXX.. 9       
FifoAddressRegOutxD<2> 
                  .......X.............X........X.XXXXXX.. 9       
FifoAddressRegOutxD<1> 
                  ......X.............X........X..XXXXXX.. 9       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB5  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               29/11
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   48/8
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
MonitorTimestampxD<6>         3     FB5_1        (b)     (b)        +      
MonitorTimestampxD<5>         3     FB5_2        (b)     (b)        +      
MonitorTimestampxD<4>         3     FB5_3        (b)     (b)        +      
MonitorTimestampxD<7>         3     FB5_4   23   GCK/I/O GCK        +      
MonitorTimestampxD<3>         3     FB5_5        (b)     (b)        +      
MonitorAddressxD<7>           6     FB5_6   22   GCK/I/O I          +      
MonitorTimestampxD<2>         3     FB5_7        (b)     (b)        +      
MonitorTimestampxD<1>         3     FB5_8        (b)     (b)        +      
ActualTimestampxD<12>         6     FB5_9        (b)     (b)               
ActualTimestampxD<13>         6     FB5_10       (b)     (b)               
uTimestampCounter/CountxDP_0_14
                              6     FB5_11       (b)     (b)               
MonitorTimestampxD<13>        3     FB5_12       (b)     (b)        +      
MonitorTimestampxD<12>        3     FB5_13       (b)     (b)        +      
MonitorTimestampxD<11>        3     FB5_14       (b)     (b)        +      
MonitorTimestampxD<10>        3     FB5_15       (b)     (b)        +      
MonitorTimestampxD<0>         3     FB5_16       (b)     (b)        +      

Signals Used by Logic in Function Block
  1: ActualTimestampxD<0>   11: ActualTimestampxD<6>                21: uMonitorStateMachine/StatexDP_FFd3 
  2: ActualTimestampxD<10>  12: ActualTimestampxD<7>                22: uSynchStateMachine/DividerxDP<0> 
  3: ActualTimestampxD<11>  13: ActualTimestampxD<8>                23: uSynchStateMachine/DividerxDP<1> 
  4: ActualTimestampxD<12>  14: ActualTimestampxD<9>                24: uSynchStateMachine/DividerxDP<2> 
  5: ActualTimestampxD<13>  15: MonitorAddressxD<11>.COMB           25: uSynchStateMachine/DividerxDP<3> 
  6: ActualTimestampxD<1>   16: MonitorAddressxD<7>.COMB            26: uSynchStateMachine/DividerxDP<4> 
  7: ActualTimestampxD<2>   17: N_PZ_1155                           27: uSynchStateMachine/StatexDP_FFd1 
  8: ActualTimestampxD<3>   18: ResetxRBI                           28: uSynchStateMachine/StatexDP_FFd2 
  9: ActualTimestampxD<4>   19: TimestampTickxSI                    29: uSynchStateMachine/StatexDP_FFd3 
 10: ActualTimestampxD<5>   20: uMonitorStateMachine/StatexDP_FFd2 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
MonitorTimestampxD<6> 
                  ..........X.....XX.XX................... 5       
MonitorTimestampxD<5> 
                  .........X......XX.XX................... 5       
MonitorTimestampxD<4> 
                  ........X.......XX.XX................... 5       
MonitorTimestampxD<7> 
                  ...........X....XX.XX................... 5       
MonitorTimestampxD<3> 
                  .......X........XX.XX................... 5       
MonitorAddressxD<7> 
                  ................XX.XXXXXXXXXX........... 12      
MonitorTimestampxD<2> 
                  ......X.........XX.XX................... 5       
MonitorTimestampxD<1> 
                  .....X..........XX.XX................... 5       
ActualTimestampxD<12> 
                  XXX..XXXXXXXXXXX..X....XXXXXX........... 21      
ActualTimestampxD<13> 
                  XXXX.XXXXXXXXXXX..X....XXXXXX........... 22      
uTimestampCounter/CountxDP_0_14 
                  XXXXXXXXXXXXXXXX..X....XXXXXX........... 23      
MonitorTimestampxD<13> 
                  ....X...........XX.XX................... 5       
MonitorTimestampxD<12> 
                  ...X............XX.XX................... 5       
MonitorTimestampxD<11> 
                  ..X.............XX.XX................... 5       
MonitorTimestampxD<10> 
                  .X..............XX.XX................... 5       
MonitorTimestampxD<0> 
                  X...............XX.XX................... 5       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB6  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               31/9
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   47/9
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
uMonitorStateMachine2/StatexDP_FFd2
                              3     FB6_1        (b)     (b)        +      
MonitorAddressxD<9>           6     FB6_2   24   CDR/I/O I          +      
uMonitorStateMachine2/StatexDP_FFd3
                              7     FB6_3        (b)     (b)        +      
MonitorAddressxD<6>           6     FB6_4   27   GCK/I/O I          +      
uMonitorStateMachine/StatexDP_FFd2
                              3     FB6_5        (b)     (b)        +      
uMonitorStateMachine/StatexDP_FFd3
                              7     FB6_6        (b)     (b)        +      
MissedEventxS<0>              2     FB6_7        (b)     (b)        +      
uMonitorStateMachine/MissedEventsxDP<2>
                              2     FB6_8        (b)     (b)        +      
uMonitorStateMachine/MissedEventsxDP<1>
                              2     FB6_9        (b)     (b)        +      
uMonitorStateMachine/StatexDP_FFd1
                              3     FB6_10       (b)     (b)        +      
uMonitorStateMachine/MissedEventsxDP<0>
                              2     FB6_11       (b)     (b)        +      
MonitorAddressxD<10>          6     FB6_12  28   DGE/I/O I          +      
MonitorTimestampxD<9>         3     FB6_13       (b)     (b)        +      
MonitorAddressxD<5>           4     FB6_14  29   I/O     I          +      
MonitorTimestampxD<8>         3     FB6_15       (b)     (b)        +      
MonitorAddressxD<11>          3     FB6_16  30   I/O     I          +      

Signals Used by Logic in Function Block
  1: ActualTimestampxD<8>       12: uMonitorStateMachine/AERREQxSB           22: uMonitorStateMachine2/StatexDP_FFd3 
  2: ActualTimestampxD<9>       13: uMonitorStateMachine/MissedEventsxDP<0>  23: uSynchStateMachine/DividerxDP<0> 
  3: FifoInFullxSBI             14: uMonitorStateMachine/MissedEventsxDP<1>  24: uSynchStateMachine/DividerxDP<1> 
  4: HostResetTimestampxSI      15: uMonitorStateMachine/MissedEventsxDP<2>  25: uSynchStateMachine/DividerxDP<2> 
  5: MonitorAddressxD<11>.COMB  16: uMonitorStateMachine/StatexDP_FFd1       26: uSynchStateMachine/DividerxDP<3> 
  6: MonitorAddressxD<4>.COMB   17: uMonitorStateMachine/StatexDP_FFd2       27: uSynchStateMachine/DividerxDP<4> 
  7: MonitorEventReadyxS<0>     18: uMonitorStateMachine/StatexDP_FFd3       28: uSynchStateMachine/StatexDP_FFd1 
  8: MonitorEventReadyxS<1>     19: uMonitorStateMachine2/AERREQxSB          29: uSynchStateMachine/StatexDP_FFd2 
  9: N_PZ_1155                  20: uMonitorStateMachine2/StatexDP_FFd1      30: uSynchStateMachine/StatexDP_FFd3 
 10: ResetxRBI                  21: uMonitorStateMachine2/StatexDP_FFd2      31: uSynchStateMachine/SyncInxS 
 11: TimestampTickxSI          

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
uMonitorStateMachine2/StatexDP_FFd2 
                  .....X.XXX........XXXX.................. 8       
MonitorAddressxD<9> 
                  ...X....XX......XX.........XXXX......... 9       
uMonitorStateMachine2/StatexDP_FFd3 
                  ..X..X.XXX........XXXX.................. 9       
MonitorAddressxD<6> 
                  ...X....XXX.....XX.......XX...X......... 9       
uMonitorStateMachine/StatexDP_FFd2 
                  .....XX.XX.X...XXX...................... 8       
uMonitorStateMachine/StatexDP_FFd3 
                  ..X..XX.XX.X...XXX...................... 9       
MissedEventxS<0>  ..X.....XX.XXXXXXX...................... 10      
uMonitorStateMachine/MissedEventsxDP<2> 
                  ..X.....XX.XXX.XXX...................... 9       
uMonitorStateMachine/MissedEventsxDP<1> 
                  ..X.....XX.XX..XXX...................... 8       
uMonitorStateMachine/StatexDP_FFd1 
                  ..X.....XX.X...XXX...................... 7       
uMonitorStateMachine/MissedEventsxDP<0> 
                  ..X.....XX.X...XXX...................... 7       
MonitorAddressxD<10> 
                  ....X...XXX.....XX......XXX............. 9       
MonitorTimestampxD<9> 
                  .X......XX......XX...................... 5       
MonitorAddressxD<5> 
                  ........XX......XX....XX...X.X.......... 8       
MonitorTimestampxD<8> 
                  X.......XX......XX...................... 5       
MonitorAddressxD<11> 
                  ........XX......XX....XX................ 6       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB7  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               35/5
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   38/18
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
uEarlyPaketTimer/CountxDP<13> 3     FB7_1        (b)     (b)        +      
uEarlyPaketTimer/CountxDP<12> 3     FB7_2        (b)     (b)        +      
uEarlyPaketTimer/CountxDP<11> 3     FB7_3        (b)     (b)        +      
uEarlyPaketTimer/CountxDP<10> 3     FB7_4        (b)     (b)        +      
MonitorAddressxD<8>           3     FB7_5   19   I/O     I          +      
uEarlyPaketTimer/CountxDP<17> 3     FB7_6   18   I/O     (b)        +      
uEarlyPaketTimer/CountxDP<9>  3     FB7_7        (b)     (b)        +      
uEarlyPaketTimer/CountxDP<8>  3     FB7_8        (b)     (b)        +      
uEarlyPaketTimer/CountxDP<7>  3     FB7_9        (b)     (b)        +      
uEarlyPaketTimer/CountxDP<6>  3     FB7_10       (b)     (b)        +      
uEarlyPaketTimer/CountxDP<16> 3     FB7_11  17   I/O     (b)        +      
uEarlyPaketTimer/CountxDP<15> 3     FB7_12  16   I/O     (b)        +      
SynchOutxSO                   7     FB7_13  15   I/O     O                 
uEarlyPaketTimer/CountxDP<14> 3     FB7_14  14   I/O     (b)        +      
uEarlyPaketTimer/CountxDP<5>  3     FB7_15       (b)     (b)        +      
uEarlyPaketTimer/CountxDP<4>  3     FB7_16       (b)     (b)        +      

Signals Used by Logic in Function Block
  1: MonitorAddressxD<12>.COMB      13: uEarlyPaketTimer/CountxDP<15>  25: uEarlyPaketTimer/CountxDP<9> 
  2: MonitorAddressxD<8>.COMB       14: uEarlyPaketTimer/CountxDP<16>  26: uMonitorStateMachine/StatexDP_FFd2 
  3: N_PZ_1155                      15: uEarlyPaketTimer/CountxDP<17>  27: uMonitorStateMachine/StatexDP_FFd3 
  4: ResetxRBI                      16: uEarlyPaketTimer/CountxDP<18>  28: uSynchStateMachine/DividerxDP<0> 
  5: SyncInxAI                      17: uEarlyPaketTimer/CountxDP<1>   29: uSynchStateMachine/DividerxDP<1> 
  6: TimestampTickxSI               18: uEarlyPaketTimer/CountxDP<2>   30: uSynchStateMachine/DividerxDP<2> 
  7: uEarlyPaketTimer/CountxDP<0>   19: uEarlyPaketTimer/CountxDP<3>   31: uSynchStateMachine/DividerxDP<3> 
  8: uEarlyPaketTimer/CountxDP<10>  20: uEarlyPaketTimer/CountxDP<4>   32: uSynchStateMachine/DividerxDP<4> 
  9: uEarlyPaketTimer/CountxDP<11>  21: uEarlyPaketTimer/CountxDP<5>   33: uSynchStateMachine/StatexDP_FFd1 
 10: uEarlyPaketTimer/CountxDP<12>  22: uEarlyPaketTimer/CountxDP<6>   34: uSynchStateMachine/StatexDP_FFd2 
 11: uEarlyPaketTimer/CountxDP<13>  23: uEarlyPaketTimer/CountxDP<7>   35: uSynchStateMachine/StatexDP_FFd3 
 12: uEarlyPaketTimer/CountxDP<14>  24: uEarlyPaketTimer/CountxDP<8>  

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
uEarlyPaketTimer/CountxDP<13> 
                  X.XX..XXXXX....XXXXXXXXXX............... 18      
uEarlyPaketTimer/CountxDP<12> 
                  X.XX..XXXX.....XXXXXXXXXX............... 17      
uEarlyPaketTimer/CountxDP<11> 
                  X.XX..XXX......XXXXXXXXXX............... 16      
uEarlyPaketTimer/CountxDP<10> 
                  X.XX..XX.......XXXXXXXXXX............... 15      
MonitorAddressxD<8> 
                  ..XX..X........XXXX......XX............. 9       
uEarlyPaketTimer/CountxDP<17> 
                  X.XX..XXXXXXXXXXXXXXXXXXX............... 22      
uEarlyPaketTimer/CountxDP<9> 
                  X.XX..X........XXXXXXXXXX............... 14      
uEarlyPaketTimer/CountxDP<8> 
                  XXXX...............XXXXX................ 9       
uEarlyPaketTimer/CountxDP<7> 
                  XXXX...............XXXX................. 8       
uEarlyPaketTimer/CountxDP<6> 
                  XXXX...............XXX.................. 7       
uEarlyPaketTimer/CountxDP<16> 
                  X.XX..XXXXXXXX.XXXXXXXXXX............... 21      
uEarlyPaketTimer/CountxDP<15> 
                  X.XX..XXXXXXX..XXXXXXXXXX............... 20      
SynchOutxSO       ....XX.....................XXXXXXXX..... 10      
uEarlyPaketTimer/CountxDP<14> 
                  X.XX..XXXXXX...XXXXXXXXXX............... 19      
uEarlyPaketTimer/CountxDP<5> 
                  XXXX...............XX................... 6       
uEarlyPaketTimer/CountxDP<4> 
                  XXXX...............X.................... 5       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB8  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               24/16
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   36/20
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
MonitorTimestampxD2<5>        3     FB8_1        (b)     (b)        +      
MonitorTimestampxD2<4>        3     FB8_2        (b)     (b)        +      
MonitorTimestampxD2<3>        3     FB8_3        (b)     (b)        +      
MonitorTimestampxD2<2>        3     FB8_4        (b)     (b)        +      
MonitorTimestampxD2<1>        3     FB8_5        (b)     (b)        +      
MonitorAddressxD<4>           4     FB8_6   32   I/O     I          +      
MonitorTimestampxD2<13>       3     FB8_7        (b)     (b)        +      
MonitorTimestampxD2<12>       3     FB8_8        (b)     (b)        +      
MonitorTimestampxD2<11>       3     FB8_9        (b)     (b)        +      
MonitorTimestampxD2<10>       3     FB8_10       (b)     (b)        +      
MonitorAddressxD<12>          3     FB8_11  33   I/O     I          +      
MonitorAddressxD<3>           3     FB8_12  34   I/O     I          +      
MonitorAddressxD<13>          3     FB8_13  35   I/O     I          +      
MonitorAddressxD<2>           4     FB8_14  36   I/O     I          +      
MonitorAddressxD<14>          4     FB8_15  37   I/O     I          +      
MonitorTimestampxD2<0>        3     FB8_16       (b)     (b)        +      

Signals Used by Logic in Function Block
  1: ActualTimestampxD<0>    9: ActualTimestampxD<4>      17: TriggerModexSI 
  2: ActualTimestampxD<10>  10: ActualTimestampxD<5>      18: uFifoStateMachine/StatexDP_FFd1 
  3: ActualTimestampxD<11>  11: MonitorAddressxD<2>.COMB  19: uFifoStateMachine/StatexDP_FFd2 
  4: ActualTimestampxD<12>  12: MonitorAddressxD<3>.COMB  20: uFifoStateMachine/StatexDP_FFd3 
  5: ActualTimestampxD<13>  13: N_PZ_1095                 21: uMonitorStateMachine/StatexDP_FFd2 
  6: ActualTimestampxD<1>   14: N_PZ_1155                 22: uMonitorStateMachine/StatexDP_FFd3 
  7: ActualTimestampxD<2>   15: ResetxRBI                 23: uMonitorStateMachine2/StatexDP_FFd2 
  8: ActualTimestampxD<3>   16: RunMonitorxSI             24: uMonitorStateMachine2/StatexDP_FFd3 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
MonitorTimestampxD2<5> 
                  .........X...XX.......XX................ 5       
MonitorTimestampxD2<4> 
                  ........X....XX.......XX................ 5       
MonitorTimestampxD2<3> 
                  .......X.....XX.......XX................ 5       
MonitorTimestampxD2<2> 
                  ......X......XX.......XX................ 5       
MonitorTimestampxD2<1> 
                  .....X.......XX.......XX................ 5       
MonitorAddressxD<4> 
                  .............XXXX...XX.................. 6       
MonitorTimestampxD2<13> 
                  ....X........XX.......XX................ 5       
MonitorTimestampxD2<12> 
                  ...X.........XX.......XX................ 5       
MonitorTimestampxD2<11> 
                  ..X..........XX.......XX................ 5       
MonitorTimestampxD2<10> 
                  .X...........XX.......XX................ 5       
MonitorAddressxD<12> 
                  ...........XXXX.....XX.................. 6       
MonitorAddressxD<3> 
                  .............XX...XXXX.................. 6       
MonitorAddressxD<13> 
                  .............XX..XXXXX.................. 7       
MonitorAddressxD<2> 
                  .............XX..XXXXX.................. 7       
MonitorAddressxD<14> 
                  ..........X..XX..X.XXX.................. 7       
MonitorTimestampxD2<0> 
                  X............XX.......XX................ 5       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB9  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               38/2
Number of function block control terms used/remaining:        2/2
Number of PLA product terms used/remaining:                   45/11
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
FifoDataxDIO<11>              3     FB9_1   78   I/O     O                  +  
FifoDataxDIO<10>              3     FB9_2   79   I/O     O                  +  
uEventCounter/CountxDP<6>     3     FB9_3        (b)     (b)        +      
FifoDataxDIO<9>               3     FB9_4   80   I/O     O                  +  
uEventCounter/CountxDP<7>     4     FB9_5        (b)     (b)        +      
FifoDataxDIO<8>               3     FB9_6   81   I/O     O                  +  
uEventCounter/CountxDP<0>     3     FB9_7        (b)     (b)        +      
uEarlyPaketTimer/CountxDP<0>  3     FB9_8        (b)     (b)        +      
uFifoStateMachine/TimestampOverflowxDP
                              4     FB9_9        (b)     (b)        +      
uFifoStateMachine/StatexDP_FFd1
                              5     FB9_10       (b)     (b)        +      
uFifoStateMachine/StatexDP_FFd3
                              5     FB9_11       (b)     (b)        +      
FifoPktEndxSBO                1     FB9_12  82   I/O     O                 
uFifoStateMachine/StatexDP_FFd2
                              6     FB9_13       (b)     (b)        +      
uFifoStateMachine/TimestampResetxDP
                              3     FB9_14       (b)     (b)        +      
FifoAddressRegOutxD<9>        5     FB9_15       (b)     (b)        +      
FifoAddressRegOutxD<8>        5     FB9_16       (b)     (b)        +      

Signals Used by Logic in Function Block
  1: EventReady                 14: MonitorAddressxD<3>.COMB       27: uEventCounter/CountxDP<3> 
  2: FifoAddressRegOutxD<10>    15: MonitorAddressxD<7>.COMB       28: uEventCounter/CountxDP<4> 
  3: FifoAddressRegOutxD<11>    16: MonitorAddressxD<8>            29: uEventCounter/CountxDP<5> 
  4: FifoAddressRegOutxD<8>     17: MonitorAddressxD<9>            30: uEventCounter/CountxDP<6> 
  5: FifoAddressRegOutxD<9>     18: MonitorSelect                  31: uEventCounter/CountxDP<7> 
  6: FifoInFullxSBI             19: N_PZ_1095                      32: uFifoStateMachine/StatexDP_FFd1 
  7: FifoTimestampRegOutxD<10>  20: N_PZ_1155                      33: uFifoStateMachine/StatexDP_FFd2 
  8: FifoTimestampRegOutxD<11>  21: ResetxRBI                      34: uFifoStateMachine/StatexDP_FFd3 
  9: FifoTimestampRegOutxD<8>   22: uEarlyPaketTimer/CountxDP<0>   35: uFifoStateMachine/TimestampOverflowxDP 
 10: FifoTimestampRegOutxD<9>   23: uEarlyPaketTimer/CountxDP<18>  36: uFifoStateMachine/TimestampResetxDP 
 11: MonitorAddressxD2<8>       24: uEventCounter/CountxDP<0>      37: uTimestampCounter/CountxDP_0_14 
 12: MonitorAddressxD2<9>       25: uEventCounter/CountxDP<1>      38: uTimestampCounter/MSbDelayedxDP 
 13: MonitorAddressxD<13>.COMB  26: uEventCounter/CountxDP<2>     

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
FifoDataxDIO<11>  ..X....X....X..................XX....... 5       
FifoDataxDIO<10>  .X....X.....X..................XX....... 5       
uEventCounter/CountxDP<6> 
                  ............XX.....XX..XXXXXXX.......... 11      
FifoDataxDIO<9>   ....X....X..X..................XX....... 5       
uEventCounter/CountxDP<7> 
                  ............XX....XXX..XXXXXXXX......... 13      
FifoDataxDIO<8>   ...X....X...X..................XX....... 5       
uEventCounter/CountxDP<0> 
                  ............XX....XXX..X................ 6       
uEarlyPaketTimer/CountxDP<0> 
                  .............X....XXXXX................. 6       
uFifoStateMachine/TimestampOverflowxDP 
                  ...................XX..........XXXX.XX.. 8       
uFifoStateMachine/StatexDP_FFd1 
                  X....X............XXX.X........XXXXX.... 11      
uFifoStateMachine/StatexDP_FFd3 
                  .....X............XXX.X........XXXXX.... 10      
FifoPktEndxSBO    ................................XX...... 2       
uFifoStateMachine/StatexDP_FFd2 
                  .....X............XXX.X........XXXXX.... 10      
uFifoStateMachine/TimestampResetxDP 
                  ..............X....XX..........XXX.X.... 7       
FifoAddressRegOutxD<9> 
                  ....X......X....XX.XX..........XXX...... 9       
FifoAddressRegOutxD<8> 
                  ...X......X....X.X.XX..........XXX...... 9       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB10 ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               37/3
Number of function block control terms used/remaining:        2/2
Number of PLA product terms used/remaining:                   34/22
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB10_1  77   I/O           
FifoTimestampRegOutxD<0>      4     FB10_2  76   I/O     (b)        +      
LEDxSO                        2     FB10_3  74   I/O     O                 
FifoReadxEBO                  0     FB10_4  73   I/O     O                 
FifoDataxDIO<12>              3     FB10_5  72   I/O     O                  +  
FifoDataxDIO<13>              3     FB10_6  71   I/O     O                  +  
FifoTimestampRegOutxD<13>     4     FB10_7       (b)     (b)        +      
FifoTimestampRegOutxD<12>     4     FB10_8       (b)     (b)        +      
N_PZ_1095                     1     FB10_9       (b)     (b)               
uEventCounter/CountxDP<5>     3     FB10_10      (b)     (b)        +      
uEventCounter/CountxDP<4>     3     FB10_11      (b)     (b)        +      
FifoDataxDIO<14>              3     FB10_12 70   I/O     O                  +  
uEventCounter/CountxDP<3>     3     FB10_13      (b)     (b)        +      
uEventCounter/CountxDP<2>     3     FB10_14      (b)     (b)        +      
uEventCounter/CountxDP<1>     3     FB10_15      (b)     (b)        +      
uSynchStateMachine/DividerxDP<2>
                              4     FB10_16      (b)     (b)               

Signals Used by Logic in Function Block
  1: FifoAddressRegOutxD<12>    14: MonitorAddressxD<9>.COMB   26: uEventCounter/CountxDP<2> 
  2: FifoAddressRegOutxD<13>    15: MonitorSelect              27: uEventCounter/CountxDP<3> 
  3: FifoAddressRegOutxD<14>    16: MonitorTimestampxD2<0>     28: uEventCounter/CountxDP<4> 
  4: FifoTimestampRegOutxD<0>   17: MonitorTimestampxD2<12>    29: uEventCounter/CountxDP<5> 
  5: FifoTimestampRegOutxD<12>  18: MonitorTimestampxD2<13>    30: uEventCounter/CountxDP<6> 
  6: FifoTimestampRegOutxD<13>  19: MonitorTimestampxD<0>      31: uEventCounter/CountxDP<7> 
  7: FifoTimestampRegOutxD<14>  20: MonitorTimestampxD<12>     32: uFifoStateMachine/StatexDP_FFd1 
  8: MonitorAddressxD<10>.COMB  21: MonitorTimestampxD<13>     33: uFifoStateMachine/StatexDP_FFd2 
  9: MonitorAddressxD<13>.COMB  22: N_PZ_1155                  34: uSynchStateMachine/DividerxDP<2> 
 10: MonitorAddressxD<14>.COMB  23: ResetxRBI                  35: uSynchStateMachine/StatexDP_FFd1 
 11: MonitorAddressxD<2>.COMB   24: uEventCounter/CountxDP<0>  36: uSynchStateMachine/StatexDP_FFd2 
 12: MonitorAddressxD<3>.COMB   25: uEventCounter/CountxDP<1>  37: uSynchStateMachine/StatexDP_FFd3 
 13: MonitorAddressxD<5>.COMB  

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
FifoTimestampRegOutxD<0> 
                  ...X.....XX...XX..X..XX................. 8       
LEDxSO            ..................................XXX... 3       
FifoReadxEBO      ........................................ 0       
FifoDataxDIO<12>  X...X...X......................XX....... 5       
FifoDataxDIO<13>  .X...X..X......................XX....... 5       
FifoTimestampRegOutxD<13> 
                  .....X...XX...X..X..XXX................. 8       
FifoTimestampRegOutxD<12> 
                  ....X....XX...X.X..X.XX................. 8       
N_PZ_1095         .......................XXXXXXXX......... 8       
uEventCounter/CountxDP<5> 
                  ........X..X.........XXXXXXXX........... 10      
uEventCounter/CountxDP<4> 
                  ........X..X.........XXXXXXX............ 9       
FifoDataxDIO<14>  ..X...X.X......................XX....... 5       
uEventCounter/CountxDP<3> 
                  ........X..X.........XXXXXX............. 8       
uEventCounter/CountxDP<2> 
                  ........X..X.........XXXXX.............. 7       
uEventCounter/CountxDP<1> 
                  ........X..X.........XXXX............... 6       
uSynchStateMachine/DividerxDP<2> 
                  .......X....XX...................XX..... 5       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB11 ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               23/17
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   22/34
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
uEarlyPaketTimer/CountxDP<3>  3     FB11_1       (b)     (b)        +      
uEarlyPaketTimer/CountxDP<2>  3     FB11_2       (b)     (b)        +      
uEarlyPaketTimer/CountxDP<1>  3     FB11_3       (b)     (b)        +      
MissedEventxS<1>              2     FB11_4       (b)     (b)        +      
uMonitorStateMachine2/MissedEventsxDP<2>
                              2     FB11_5       (b)     (b)        +      
uMonitorStateMachine2/MissedEventsxDP<1>
                              2     FB11_6       (b)     (b)        +      
uMonitorStateMachine2/StatexDP_FFd1
                              3     FB11_7       (b)     (b)        +      
uMonitorStateMachine2/MissedEventsxDP<0>
                              2     FB11_8       (b)     (b)        +      
MonitorTimestampxD2<9>        3     FB11_9       (b)     (b)        +      
MonitorTimestampxD2<8>        3     FB11_10      (b)     (b)        +      
FifoAddressxDO<1>             0     FB11_11 85   I/O     O                 
FifoAddressxDO<0>             0     FB11_12 86   I/O     O                 
FifoOutputEnablexEBO          0     FB11_13 87   I/O     O                 
Interrupt1xSB0                1     FB11_14 89   I/O     O                 
MonitorTimestampxD2<7>        3     FB11_15      (b)     (b)        +      
MonitorTimestampxD2<6>        3     FB11_16      (b)     (b)        +      

Signals Used by Logic in Function Block
  1: ActualTimestampxD<6>        9: MonitorAddressxD<8>.COMB       17: uMonitorStateMachine2/AERREQxSB 
  2: ActualTimestampxD<7>       10: N_PZ_1155                      18: uMonitorStateMachine2/MissedEventsxDP<0> 
  3: ActualTimestampxD<8>       11: ResetxRBI                      19: uMonitorStateMachine2/MissedEventsxDP<1> 
  4: ActualTimestampxD<9>       12: uEarlyPaketTimer/CountxDP<0>   20: uMonitorStateMachine2/MissedEventsxDP<2> 
  5: FifoInFullxSBI             13: uEarlyPaketTimer/CountxDP<18>  21: uMonitorStateMachine2/StatexDP_FFd1 
  6: MissedEventxS<0>           14: uEarlyPaketTimer/CountxDP<1>   22: uMonitorStateMachine2/StatexDP_FFd2 
  7: MissedEventxS<1>           15: uEarlyPaketTimer/CountxDP<2>   23: uMonitorStateMachine2/StatexDP_FFd3 
  8: MonitorAddressxD<12>.COMB  16: uEarlyPaketTimer/CountxDP<3>  

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
uEarlyPaketTimer/CountxDP<3> 
                  .......XXXXXXXXX........................ 9       
uEarlyPaketTimer/CountxDP<2> 
                  .......X.XXXXXX......................... 7       
uEarlyPaketTimer/CountxDP<1> 
                  .......X.XXXXX.......................... 6       
MissedEventxS<1>  ....X....XX.....XXXXXXX................. 10      
uMonitorStateMachine2/MissedEventsxDP<2> 
                  ....X....XX.....XXX.XXX................. 9       
uMonitorStateMachine2/MissedEventsxDP<1> 
                  ....X....XX.....XX..XXX................. 8       
uMonitorStateMachine2/StatexDP_FFd1 
                  ....X....XX.....X...XXX................. 7       
uMonitorStateMachine2/MissedEventsxDP<0> 
                  ....X....XX.....X...XXX................. 7       
MonitorTimestampxD2<9> 
                  ...X.....XX..........XX................. 5       
MonitorTimestampxD2<8> 
                  ..X......XX..........XX................. 5       
FifoAddressxDO<1> 
                  ........................................ 0       
FifoAddressxDO<0> 
                  ........................................ 0       
FifoOutputEnablexEBO 
                  ........................................ 0       
Interrupt1xSB0    .....XX................................. 2       
MonitorTimestampxD2<7> 
                  .X.......XX..........XX................. 5       
MonitorTimestampxD2<6> 
                  X........XX..........XX................. 5       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB12 ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               37/3
Number of function block control terms used/remaining:        2/2
Number of PLA product terms used/remaining:                   30/26
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB12_1       (b)           
(unused)                      0     FB12_2       (b)           
(unused)                      0     FB12_3       (b)           
(unused)                      0     FB12_4       (b)           
(unused)                      0     FB12_5       (b)           
FifoTimestampRegOutxD<5>      4     FB12_6       (b)     (b)        +      
FifoTimestampRegOutxD<4>      4     FB12_7       (b)     (b)        +      
FifoTimestampRegOutxD<3>      4     FB12_8       (b)     (b)        +      
FifoTimestampRegOutxD<2>      4     FB12_9       (b)     (b)        +      
FifoTimestampRegOutxD<1>      4     FB12_10      (b)     (b)        +      
FifoDataxDIO<15>              3     FB12_11 68   I/O     O                  +  
FifoTimestampRegOutxD<11>     4     FB12_12      (b)     (b)        +      
AERMonitorACKxSBO2            4     FB12_13 67   I/O     O                 
uMonitorStateMachine2/AERMonitorREQxSBN
                              0     FB12_14 66   I/O     I                 
MonitorAddressxD2<0>          2     FB12_15 65   I/O     I          +      
FifoTimestampRegOutxD<10>     4     FB12_16      (b)     (b)        +      

Signals Used by Logic in Function Block
  1: AERMonitorREQxABI2         14: MonitorAddressxD<2>.COMB  26: MonitorTimestampxD<2> 
  2: FifoAddressRegOutxD<15>    15: MonitorSelect             27: MonitorTimestampxD<3> 
  3: FifoInFullxSBI             16: MonitorTimestampxD2<10>   28: MonitorTimestampxD<4> 
  4: FifoTimestampRegOutxD<10>  17: MonitorTimestampxD2<11>   29: MonitorTimestampxD<5> 
  5: FifoTimestampRegOutxD<11>  18: MonitorTimestampxD2<1>    30: N_PZ_1155 
  6: FifoTimestampRegOutxD<15>  19: MonitorTimestampxD2<2>    31: ResetxRBI 
  7: FifoTimestampRegOutxD<1>   20: MonitorTimestampxD2<3>    32: uFifoStateMachine/StatexDP_FFd1 
  8: FifoTimestampRegOutxD<2>   21: MonitorTimestampxD2<4>    33: uFifoStateMachine/StatexDP_FFd2 
  9: FifoTimestampRegOutxD<3>   22: MonitorTimestampxD2<5>    34: uMonitorStateMachine2/AERREQxSB 
 10: FifoTimestampRegOutxD<4>   23: MonitorTimestampxD<10>    35: uMonitorStateMachine2/StatexDP_FFd1 
 11: FifoTimestampRegOutxD<5>   24: MonitorTimestampxD<11>    36: uMonitorStateMachine2/StatexDP_FFd2 
 12: MonitorAddressxD<13>.COMB  25: MonitorTimestampxD<1>     37: uMonitorStateMachine2/StatexDP_FFd3 
 13: MonitorAddressxD<14>.COMB 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
FifoTimestampRegOutxD<5> 
                  ..........X.XXX......X......XXX......... 8       
FifoTimestampRegOutxD<4> 
                  .........X..XXX.....X......X.XX......... 8       
FifoTimestampRegOutxD<3> 
                  ........X...XXX....X......X..XX......... 8       
FifoTimestampRegOutxD<2> 
                  .......X....XXX...X......X...XX......... 8       
FifoTimestampRegOutxD<1> 
                  ......X.....XXX..X......X....XX......... 8       
FifoDataxDIO<15>  .X...X.....X...................XX....... 5       
FifoTimestampRegOutxD<11> 
                  ....X.......XXX.X......X.....XX......... 8       
AERMonitorACKxSBO2 
                  X.X..............................XXXX... 6       
FifoTimestampRegOutxD<10> 
                  ...X........XXXX......X......XX......... 8       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB13 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               19/21
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   17/39
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB13_1       (b)           
MonitorAddressxD2<5>          2     FB13_2  53   I/O     I          +      
(unused)                      0     FB13_3       (b)           
MonitorAddressxD2<11>         2     FB13_4  54   I/O     I          +      
(unused)                      0     FB13_5       (b)           
MonitorAddressxD2<4>          2     FB13_6  55   I/O     I          +      
(unused)                      0     FB13_7       (b)           
(unused)                      0     FB13_8       (b)           
(unused)                      0     FB13_9       (b)           
(unused)                      0     FB13_10      (b)           
(unused)                      0     FB13_11      (b)           
FifoTimestampRegOutxD<9>      4     FB13_12      (b)     (b)        +      
MonitorAddressxD2<12>         2     FB13_13 56   I/O     I          +      
FifoTimestampRegOutxD<8>      4     FB13_14      (b)     (b)        +      
FifoTimestampRegOutxD<7>      4     FB13_15      (b)     (b)        +      
FifoTimestampRegOutxD<6>      4     FB13_16      (b)     (b)        +      

Signals Used by Logic in Function Block
  1: FifoTimestampRegOutxD<6>    8: MonitorTimestampxD2<6>  14: MonitorTimestampxD<8> 
  2: FifoTimestampRegOutxD<7>    9: MonitorTimestampxD2<7>  15: MonitorTimestampxD<9> 
  3: FifoTimestampRegOutxD<8>   10: MonitorTimestampxD2<8>  16: N_PZ_1155 
  4: FifoTimestampRegOutxD<9>   11: MonitorTimestampxD2<9>  17: ResetxRBI 
  5: MonitorAddressxD<14>.COMB  12: MonitorTimestampxD<6>   18: uMonitorStateMachine2/StatexDP_FFd2 
  6: MonitorAddressxD<2>.COMB   13: MonitorTimestampxD<7>   19: uMonitorStateMachine2/StatexDP_FFd3 
  7: MonitorSelect             

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
FifoTimestampRegOutxD<9> 
                  ...XXXX...X...XXX....................... 8       
FifoTimestampRegOutxD<8> 
                  ..X.XXX..X...X.XX....................... 8       
FifoTimestampRegOutxD<7> 
                  .X..XXX.X...X..XX....................... 8       
FifoTimestampRegOutxD<6> 
                  X...XXXX...X...XX....................... 8       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB14 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               25/15
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   8/48
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
MonitorAddressxD2<10>         2     FB14_1  52   I/O     I          +      
(unused)                      0     FB14_2       (b)           
MonitorAddressxD2<6>          2     FB14_3  50   I/O     I          +      
(unused)                      0     FB14_4       (b)           
MonitorAddressxD2<9>          2     FB14_5  49   I/O     I          +      
(unused)                      0     FB14_6       (b)           
(unused)                      0     FB14_7       (b)           
(unused)                      0     FB14_8       (b)           
(unused)                      0     FB14_9       (b)           
(unused)                      0     FB14_10      (b)           
(unused)                      0     FB14_11      (b)           
(unused)                      0     FB14_12      (b)           
(unused)                      0     FB14_13      (b)           
MonitorAddressxD2<7>          2     FB14_14 46   I/O     I          +      
MonitorAddressxD2<8>          2     FB14_15 44   I/O     I          +      
uEarlyPaketTimer/CountxDP<18> 3     FB14_16      (b)     (b)        +      

Signals Used by Logic in Function Block
  1: MonitorAddressxD<3>.COMB       10: uEarlyPaketTimer/CountxDP<14>  18: uEarlyPaketTimer/CountxDP<4> 
  2: N_PZ_1095                      11: uEarlyPaketTimer/CountxDP<15>  19: uEarlyPaketTimer/CountxDP<5> 
  3: N_PZ_1155                      12: uEarlyPaketTimer/CountxDP<16>  20: uEarlyPaketTimer/CountxDP<6> 
  4: ResetxRBI                      13: uEarlyPaketTimer/CountxDP<17>  21: uEarlyPaketTimer/CountxDP<7> 
  5: uEarlyPaketTimer/CountxDP<0>   14: uEarlyPaketTimer/CountxDP<18>  22: uEarlyPaketTimer/CountxDP<8> 
  6: uEarlyPaketTimer/CountxDP<10>  15: uEarlyPaketTimer/CountxDP<1>   23: uEarlyPaketTimer/CountxDP<9> 
  7: uEarlyPaketTimer/CountxDP<11>  16: uEarlyPaketTimer/CountxDP<2>   24: uMonitorStateMachine2/StatexDP_FFd2 
  8: uEarlyPaketTimer/CountxDP<12>  17: uEarlyPaketTimer/CountxDP<3>   25: uMonitorStateMachine2/StatexDP_FFd3 
  9: uEarlyPaketTimer/CountxDP<13> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
uEarlyPaketTimer/CountxDP<18> 
                  XXXXXXXXXXXXXXXXXXXXXXX................. 23      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB15 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               4/36
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   6/50
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB15_1       (b)           
(unused)                      0     FB15_2       (b)           
(unused)                      0     FB15_3       (b)           
(unused)                      0     FB15_4       (b)           
(unused)                      0     FB15_5       (b)           
(unused)                      0     FB15_6       (b)           
(unused)                      0     FB15_7       (b)           
(unused)                      0     FB15_8       (b)           
(unused)                      0     FB15_9       (b)           
(unused)                      0     FB15_10      (b)           
MonitorAddressxD2<3>          2     FB15_11 58   I/O     I          +      
MonitorAddressxD2<13>         2     FB15_12 59   I/O     I          +      
MonitorAddressxD2<2>          2     FB15_13 60   I/O     I          +      
MonitorAddressxD2<14>         2     FB15_14 61   I/O     I          +      
MonitorAddressxD2<1>          2     FB15_15 63   I/O     I          +      
(unused)                      0     FB15_16 64   I/O           

Signals Used by Logic in Function Block
  1: N_PZ_1155          3: uMonitorStateMachine2/StatexDP_FFd2   4: uMonitorStateMachine2/StatexDP_FFd3 
  2: ResetxRBI        

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB16 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               8/32
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   7/49
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB16_1       (b)           
(unused)                      0     FB16_2       (b)           
(unused)                      0     FB16_3       (b)           
(unused)                      0     FB16_4       (b)           
AERMonitorACKxSBO             4     FB16_5  43   I/O     O                 
uMonitorStateMachine/AERMonitorREQxSBN
                              0     FB16_6  42   I/O     I                 
(unused)                      0     FB16_7       (b)           
(unused)                      0     FB16_8       (b)           
(unused)                      0     FB16_9       (b)           
(unused)                      0     FB16_10      (b)           
MonitorAddressxD<0>           2     FB16_11 41   I/O     I          +      
(unused)                      0     FB16_12 40   I/O           
MonitorAddressxD<1>           2     FB16_13 39   I/O     I          +      
(unused)                      0     FB16_14      (b)           
(unused)                      0     FB16_15      (b)           
(unused)                      0     FB16_16      (b)           

Signals Used by Logic in Function Block
  1: AERMonitorREQxABI   4: ResetxRBI                            7: uMonitorStateMachine/StatexDP_FFd2 
  2: FifoInFullxSBI      5: uMonitorStateMachine/AERREQxSB       8: uMonitorStateMachine/StatexDP_FFd3 
  3: N_PZ_1155           6: uMonitorStateMachine/StatexDP_FFd1 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
AERMonitorACKxSBO 
                  XX..XXXX................................ 6       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


AERMonitorACKxSBO2 <= ((uMonitorStateMachine2/StatexDP_FFd1 AND 
	uMonitorStateMachine2/AERREQxSB)
	OR (FifoInFullxSBI AND 
	uMonitorStateMachine2/StatexDP_FFd3 AND uMonitorStateMachine2/AERREQxSB)
	OR (NOT uMonitorStateMachine2/StatexDP_FFd2 AND 
	uMonitorStateMachine2/StatexDP_FFd3 AND NOT uMonitorStateMachine2/StatexDP_FFd1)
	OR (NOT uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd1 AND AERMonitorREQxABI2));


AERMonitorACKxSBO <= ((uMonitorStateMachine/StatexDP_FFd1 AND 
	uMonitorStateMachine/AERREQxSB)
	OR (AERMonitorREQxABI AND 
	NOT uMonitorStateMachine/StatexDP_FFd1 AND NOT uMonitorStateMachine/StatexDP_FFd2)
	OR (NOT uMonitorStateMachine/StatexDP_FFd1 AND 
	uMonitorStateMachine/StatexDP_FFd3 AND NOT uMonitorStateMachine/StatexDP_FFd2)
	OR (FifoInFullxSBI AND 
	uMonitorStateMachine/StatexDP_FFd3 AND uMonitorStateMachine/AERREQxSB));

FTCPE_ActualTimestampxD0: FTCPE port map (ActualTimestampxD(0),ActualTimestampxD_T(0),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
ActualTimestampxD_T(0) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd1)
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND MonitorAddressxD(10).COMB));

FTCPE_ActualTimestampxD1: FTCPE port map (ActualTimestampxD(1),ActualTimestampxD_T(1),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
ActualTimestampxD_T(1) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND MonitorAddressxD(10).COMB AND ActualTimestampxD(0)));

FTCPE_ActualTimestampxD2: FTCPE port map (ActualTimestampxD(2),ActualTimestampxD_T(2),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
ActualTimestampxD_T(2) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0) AND ActualTimestampxD(1))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(3) AND ActualTimestampxD(0) AND ActualTimestampxD(1))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(4) AND ActualTimestampxD(0) AND ActualTimestampxD(1))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND 
	ActualTimestampxD(1))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
	NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND ActualTimestampxD(1)));

FTCPE_ActualTimestampxD3: FTCPE port map (ActualTimestampxD(3),ActualTimestampxD_T(3),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
ActualTimestampxD_T(3) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(3) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(4) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(2))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
	NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2)));

FTCPE_ActualTimestampxD4: FTCPE port map (ActualTimestampxD(4),ActualTimestampxD_T(4),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
ActualTimestampxD_T(4) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(3) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(4) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
	NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3)));

FTCPE_ActualTimestampxD5: FTCPE port map (ActualTimestampxD(5),ActualTimestampxD_T(5),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
ActualTimestampxD_T(5) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(3) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(4) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
	NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4)));

FTCPE_ActualTimestampxD6: FTCPE port map (ActualTimestampxD(6),ActualTimestampxD_T(6),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
ActualTimestampxD_T(6) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
	ActualTimestampxD(5))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(3) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
	ActualTimestampxD(5))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(4) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
	ActualTimestampxD(5))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4) AND ActualTimestampxD(5))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
	NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
	ActualTimestampxD(5)));

FTCPE_ActualTimestampxD7: FTCPE port map (ActualTimestampxD(7),ActualTimestampxD_T(7),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
ActualTimestampxD_T(7) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
	ActualTimestampxD(5) AND ActualTimestampxD(6))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(3) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
	ActualTimestampxD(5) AND ActualTimestampxD(6))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(4) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
	ActualTimestampxD(5) AND ActualTimestampxD(6))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
	NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
	ActualTimestampxD(5) AND ActualTimestampxD(6)));

FTCPE_ActualTimestampxD8: FTCPE port map (ActualTimestampxD(8),ActualTimestampxD_T(8),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
ActualTimestampxD_T(8) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
	ActualTimestampxD(5) AND ActualTimestampxD(6) AND ActualTimestampxD(7))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(3) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
	ActualTimestampxD(5) AND ActualTimestampxD(6) AND ActualTimestampxD(7))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(4) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
	ActualTimestampxD(5) AND ActualTimestampxD(6) AND ActualTimestampxD(7))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
	ActualTimestampxD(7))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
	NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
	ActualTimestampxD(5) AND ActualTimestampxD(6) AND ActualTimestampxD(7)));

FTCPE_ActualTimestampxD9: FTCPE port map (ActualTimestampxD(9),ActualTimestampxD_T(9),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
ActualTimestampxD_T(9) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
	ActualTimestampxD(5) AND ActualTimestampxD(6) AND ActualTimestampxD(7) AND 
	ActualTimestampxD(8))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(3) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
	ActualTimestampxD(5) AND ActualTimestampxD(6) AND ActualTimestampxD(7) AND 
	ActualTimestampxD(8))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(4) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
	ActualTimestampxD(5) AND ActualTimestampxD(6) AND ActualTimestampxD(7) AND 
	ActualTimestampxD(8))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
	ActualTimestampxD(7) AND ActualTimestampxD(8))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
	NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
	ActualTimestampxD(5) AND ActualTimestampxD(6) AND ActualTimestampxD(7) AND 
	ActualTimestampxD(8)));

FTCPE_ActualTimestampxD10: FTCPE port map (ActualTimestampxD(10),ActualTimestampxD_T(10),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
ActualTimestampxD_T(10) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
	ActualTimestampxD(5) AND ActualTimestampxD(6) AND ActualTimestampxD(7) AND 
	ActualTimestampxD(8) AND ActualTimestampxD(9))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(3) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
	ActualTimestampxD(5) AND ActualTimestampxD(6) AND ActualTimestampxD(7) AND 
	ActualTimestampxD(8) AND ActualTimestampxD(9))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(4) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
	ActualTimestampxD(5) AND ActualTimestampxD(6) AND ActualTimestampxD(7) AND 
	ActualTimestampxD(8) AND ActualTimestampxD(9))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
	NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
	ActualTimestampxD(5) AND ActualTimestampxD(6) AND ActualTimestampxD(7) AND 
	ActualTimestampxD(8) AND ActualTimestampxD(9)));

FTCPE_ActualTimestampxD11: FTCPE port map (ActualTimestampxD(11),ActualTimestampxD_T(11),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
ActualTimestampxD_T(11) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(3) AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(4) AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND 
	ActualTimestampxD(10) AND ActualTimestampxD(1) AND ActualTimestampxD(2) AND 
	ActualTimestampxD(3) AND ActualTimestampxD(4) AND ActualTimestampxD(5) AND 
	ActualTimestampxD(6) AND ActualTimestampxD(7) AND ActualTimestampxD(8) AND 
	ActualTimestampxD(9))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
	NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9)));

FTCPE_ActualTimestampxD12: FTCPE port map (ActualTimestampxD(12),ActualTimestampxD_T(12),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
ActualTimestampxD_T(12) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9) AND 
	ActualTimestampxD(11))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(3) AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9) AND 
	ActualTimestampxD(11))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(4) AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9) AND 
	ActualTimestampxD(11))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND 
	ActualTimestampxD(10) AND ActualTimestampxD(1) AND ActualTimestampxD(2) AND 
	ActualTimestampxD(3) AND ActualTimestampxD(4) AND ActualTimestampxD(5) AND 
	ActualTimestampxD(6) AND ActualTimestampxD(7) AND ActualTimestampxD(8) AND 
	ActualTimestampxD(9) AND ActualTimestampxD(11))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
	NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9) AND 
	ActualTimestampxD(11)));

FTCPE_ActualTimestampxD13: FTCPE port map (ActualTimestampxD(13),ActualTimestampxD_T(13),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
ActualTimestampxD_T(13) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9) AND 
	ActualTimestampxD(11) AND ActualTimestampxD(12))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(3) AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9) AND 
	ActualTimestampxD(11) AND ActualTimestampxD(12))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(4) AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9) AND 
	ActualTimestampxD(11) AND ActualTimestampxD(12))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND 
	ActualTimestampxD(10) AND ActualTimestampxD(1) AND ActualTimestampxD(2) AND 
	ActualTimestampxD(3) AND ActualTimestampxD(4) AND ActualTimestampxD(5) AND 
	ActualTimestampxD(6) AND ActualTimestampxD(7) AND ActualTimestampxD(8) AND 
	ActualTimestampxD(9) AND ActualTimestampxD(11) AND ActualTimestampxD(12))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
	NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9) AND 
	ActualTimestampxD(11) AND ActualTimestampxD(12)));

FTCPE_EventReady: FTCPE port map (EventReady,EventReady_T,ClockxCI,EventReady_CLR,'0','1');
EventReady_T <= ((NOT EventReady AND uMergerStateMachine/r.State_FFd1)
	OR (NOT MonitorSelect AND MonitorEventReadyxS(1) AND 
	NOT EventReady AND NOT uMergerStateMachine/r.State_FFd2)
	OR (uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND EventReady AND 
	uMergerStateMachine/r.State_FFd2 AND NOT uMergerStateMachine/r.State_FFd1));
EventReady_CLR <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_FifoAddressRegOutxD0: FTCPE port map (FifoAddressRegOutxD(0),FifoAddressRegOutxD_T(0),ClockxCI,FifoAddressRegOutxD_CLR(0),'0','1');
FifoAddressRegOutxD_T(0) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	FifoAddressRegOutxD(0) AND NOT MonitorAddressxD2(0))
	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT FifoAddressRegOutxD(0) AND MonitorAddressxD2(0))
	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	FifoAddressRegOutxD(0) AND NOT MonitorAddressxD(0))
	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT FifoAddressRegOutxD(0) AND MonitorAddressxD(0)));
FifoAddressRegOutxD_CLR(0) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_FifoAddressRegOutxD1: FTCPE port map (FifoAddressRegOutxD(1),FifoAddressRegOutxD_T(1),ClockxCI,FifoAddressRegOutxD_CLR(1),'0','1');
FifoAddressRegOutxD_T(1) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	FifoAddressRegOutxD(1) AND NOT MonitorAddressxD2(1))
	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT FifoAddressRegOutxD(1) AND MonitorAddressxD2(1))
	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	FifoAddressRegOutxD(1) AND NOT MonitorAddressxD(1))
	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT FifoAddressRegOutxD(1) AND MonitorAddressxD(1)));
FifoAddressRegOutxD_CLR(1) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_FifoAddressRegOutxD2: FTCPE port map (FifoAddressRegOutxD(2),FifoAddressRegOutxD_T(2),ClockxCI,FifoAddressRegOutxD_CLR(2),'0','1');
FifoAddressRegOutxD_T(2) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	FifoAddressRegOutxD(2) AND NOT MonitorAddressxD2(2))
	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT FifoAddressRegOutxD(2) AND MonitorAddressxD2(2))
	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	MonitorAddressxD(2) AND NOT FifoAddressRegOutxD(2))
	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT MonitorAddressxD(2) AND FifoAddressRegOutxD(2)));
FifoAddressRegOutxD_CLR(2) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_FifoAddressRegOutxD3: FTCPE port map (FifoAddressRegOutxD(3),FifoAddressRegOutxD_T(3),ClockxCI,FifoAddressRegOutxD_CLR(3),'0','1');
FifoAddressRegOutxD_T(3) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	FifoAddressRegOutxD(3) AND NOT MonitorAddressxD2(3))
	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT FifoAddressRegOutxD(3) AND MonitorAddressxD2(3))
	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	MonitorAddressxD(3) AND NOT FifoAddressRegOutxD(3))
	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT MonitorAddressxD(3) AND FifoAddressRegOutxD(3)));
FifoAddressRegOutxD_CLR(3) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_FifoAddressRegOutxD4: FTCPE port map (FifoAddressRegOutxD(4),FifoAddressRegOutxD_T(4),ClockxCI,FifoAddressRegOutxD_CLR(4),'0','1');
FifoAddressRegOutxD_T(4) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	FifoAddressRegOutxD(4) AND NOT MonitorAddressxD2(4))
	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT FifoAddressRegOutxD(4) AND MonitorAddressxD2(4))
	OR (NOT MonitorSelect AND MonitorAddressxD(4) AND 
	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
	NOT uFifoStateMachine/StatexDP_FFd3 AND NOT FifoAddressRegOutxD(4))
	OR (NOT MonitorSelect AND NOT MonitorAddressxD(4) AND 
	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
	NOT uFifoStateMachine/StatexDP_FFd3 AND FifoAddressRegOutxD(4)));
FifoAddressRegOutxD_CLR(4) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_FifoAddressRegOutxD5: FTCPE port map (FifoAddressRegOutxD(5),FifoAddressRegOutxD_T(5),ClockxCI,FifoAddressRegOutxD_CLR(5),'0','1');
FifoAddressRegOutxD_T(5) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	FifoAddressRegOutxD(5) AND NOT MonitorAddressxD2(5))
	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT FifoAddressRegOutxD(5) AND MonitorAddressxD2(5))
	OR (NOT MonitorSelect AND MonitorAddressxD(5) AND 
	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
	NOT uFifoStateMachine/StatexDP_FFd3 AND NOT FifoAddressRegOutxD(5))
	OR (NOT MonitorSelect AND NOT MonitorAddressxD(5) AND 
	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
	NOT uFifoStateMachine/StatexDP_FFd3 AND FifoAddressRegOutxD(5)));
FifoAddressRegOutxD_CLR(5) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_FifoAddressRegOutxD6: FTCPE port map (FifoAddressRegOutxD(6),FifoAddressRegOutxD_T(6),ClockxCI,FifoAddressRegOutxD_CLR(6),'0','1');
FifoAddressRegOutxD_T(6) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	FifoAddressRegOutxD(6) AND NOT MonitorAddressxD2(6))
	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT FifoAddressRegOutxD(6) AND MonitorAddressxD2(6))
	OR (NOT MonitorSelect AND MonitorAddressxD(6) AND 
	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
	NOT uFifoStateMachine/StatexDP_FFd3 AND NOT FifoAddressRegOutxD(6))
	OR (NOT MonitorSelect AND NOT MonitorAddressxD(6) AND 
	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
	NOT uFifoStateMachine/StatexDP_FFd3 AND FifoAddressRegOutxD(6)));
FifoAddressRegOutxD_CLR(6) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_FifoAddressRegOutxD7: FTCPE port map (FifoAddressRegOutxD(7),FifoAddressRegOutxD_T(7),ClockxCI,FifoAddressRegOutxD_CLR(7),'0','1');
FifoAddressRegOutxD_T(7) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	FifoAddressRegOutxD(7) AND NOT MonitorAddressxD2(7))
	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT FifoAddressRegOutxD(7) AND MonitorAddressxD2(7))
	OR (NOT MonitorSelect AND MonitorAddressxD(7) AND 
	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
	NOT uFifoStateMachine/StatexDP_FFd3 AND NOT FifoAddressRegOutxD(7))
	OR (NOT MonitorSelect AND NOT MonitorAddressxD(7) AND 
	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
	NOT uFifoStateMachine/StatexDP_FFd3 AND FifoAddressRegOutxD(7)));
FifoAddressRegOutxD_CLR(7) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_FifoAddressRegOutxD8: FTCPE port map (FifoAddressRegOutxD(8),FifoAddressRegOutxD_T(8),ClockxCI,FifoAddressRegOutxD_CLR(8),'0','1');
FifoAddressRegOutxD_T(8) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	FifoAddressRegOutxD(8) AND NOT MonitorAddressxD2(8))
	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT FifoAddressRegOutxD(8) AND MonitorAddressxD2(8))
	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	MonitorAddressxD(8) AND NOT FifoAddressRegOutxD(8))
	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT MonitorAddressxD(8) AND FifoAddressRegOutxD(8)));
FifoAddressRegOutxD_CLR(8) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_FifoAddressRegOutxD9: FTCPE port map (FifoAddressRegOutxD(9),FifoAddressRegOutxD_T(9),ClockxCI,FifoAddressRegOutxD_CLR(9),'0','1');
FifoAddressRegOutxD_T(9) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	FifoAddressRegOutxD(9) AND NOT MonitorAddressxD2(9))
	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT FifoAddressRegOutxD(9) AND MonitorAddressxD2(9))
	OR (NOT MonitorSelect AND MonitorAddressxD(9) AND 
	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
	NOT uFifoStateMachine/StatexDP_FFd3 AND NOT FifoAddressRegOutxD(9))
	OR (NOT MonitorSelect AND NOT MonitorAddressxD(9) AND 
	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
	NOT uFifoStateMachine/StatexDP_FFd3 AND FifoAddressRegOutxD(9)));
FifoAddressRegOutxD_CLR(9) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_FifoAddressRegOutxD10: FTCPE port map (FifoAddressRegOutxD(10),FifoAddressRegOutxD_T(10),ClockxCI,FifoAddressRegOutxD_CLR(10),'0','1');
FifoAddressRegOutxD_T(10) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	FifoAddressRegOutxD(10) AND NOT MonitorAddressxD2(10))
	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT FifoAddressRegOutxD(10) AND MonitorAddressxD2(10))
	OR (NOT MonitorSelect AND MonitorAddressxD(10) AND 
	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
	NOT uFifoStateMachine/StatexDP_FFd3 AND NOT FifoAddressRegOutxD(10))
	OR (NOT MonitorSelect AND NOT MonitorAddressxD(10) AND 
	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
	NOT uFifoStateMachine/StatexDP_FFd3 AND FifoAddressRegOutxD(10)));
FifoAddressRegOutxD_CLR(10) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_FifoAddressRegOutxD11: FTCPE port map (FifoAddressRegOutxD(11),FifoAddressRegOutxD_T(11),ClockxCI,FifoAddressRegOutxD_CLR(11),'0','1');
FifoAddressRegOutxD_T(11) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	FifoAddressRegOutxD(11) AND NOT MonitorAddressxD2(11))
	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT FifoAddressRegOutxD(11) AND MonitorAddressxD2(11))
	OR (NOT MonitorSelect AND MonitorAddressxD(11) AND 
	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
	NOT uFifoStateMachine/StatexDP_FFd3 AND NOT FifoAddressRegOutxD(11))
	OR (NOT MonitorSelect AND NOT MonitorAddressxD(11) AND 
	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
	NOT uFifoStateMachine/StatexDP_FFd3 AND FifoAddressRegOutxD(11)));
FifoAddressRegOutxD_CLR(11) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_FifoAddressRegOutxD12: FTCPE port map (FifoAddressRegOutxD(12),FifoAddressRegOutxD_T(12),ClockxCI,FifoAddressRegOutxD_CLR(12),'0','1');
FifoAddressRegOutxD_T(12) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	FifoAddressRegOutxD(12) AND NOT MonitorAddressxD2(12))
	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT FifoAddressRegOutxD(12) AND MonitorAddressxD2(12))
	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	MonitorAddressxD(12) AND NOT FifoAddressRegOutxD(12))
	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT MonitorAddressxD(12) AND FifoAddressRegOutxD(12)));
FifoAddressRegOutxD_CLR(12) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_FifoAddressRegOutxD13: FTCPE port map (FifoAddressRegOutxD(13),FifoAddressRegOutxD_T(13),ClockxCI,FifoAddressRegOutxD_CLR(13),'0','1');
FifoAddressRegOutxD_T(13) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	FifoAddressRegOutxD(13) AND NOT MonitorAddressxD2(13))
	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT FifoAddressRegOutxD(13) AND MonitorAddressxD2(13))
	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	MonitorAddressxD(13) AND NOT FifoAddressRegOutxD(13))
	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT MonitorAddressxD(13) AND FifoAddressRegOutxD(13)));
FifoAddressRegOutxD_CLR(13) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_FifoAddressRegOutxD14: FTCPE port map (FifoAddressRegOutxD(14),FifoAddressRegOutxD_T(14),ClockxCI,FifoAddressRegOutxD_CLR(14),'0','1');
FifoAddressRegOutxD_T(14) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	FifoAddressRegOutxD(14) AND NOT MonitorAddressxD2(14))
	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT FifoAddressRegOutxD(14) AND MonitorAddressxD2(14))
	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	MonitorAddressxD(14) AND NOT FifoAddressRegOutxD(14))
	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT MonitorAddressxD(14) AND FifoAddressRegOutxD(14)));
FifoAddressRegOutxD_CLR(14) <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_FifoAddressRegOutxD15: FDCPE port map (FifoAddressRegOutxD(15),MonitorSelect,ClockxCI,FifoAddressRegOutxD_CLR(15),'0',FifoAddressRegOutxD_CE(15));
FifoAddressRegOutxD_CLR(15) <= (NOT ResetxRBI AND N_PZ_1155);
FifoAddressRegOutxD_CE(15) <= (uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3);


FifoAddressxDO(0) <= '0';


FifoAddressxDO(1) <= NOT ('0');


FifoDataxDIO_I(0) <= NOT (((MonitorAddressxD(13).COMB AND 
	NOT FifoAddressRegOutxD(0))
	OR (NOT MonitorAddressxD(13).COMB AND 
	NOT FifoTimestampRegOutxD(0))));
FifoDataxDIO(0) <= FifoDataxDIO_I(0) when FifoDataxDIO_OE(0) = '1' else 'Z';
FifoDataxDIO_OE(0) <= (uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd2);


FifoDataxDIO_I(1) <= NOT (((MonitorAddressxD(13).COMB AND 
	NOT FifoAddressRegOutxD(1))
	OR (NOT MonitorAddressxD(13).COMB AND 
	NOT FifoTimestampRegOutxD(1))));
FifoDataxDIO(1) <= FifoDataxDIO_I(1) when FifoDataxDIO_OE(1) = '1' else 'Z';
FifoDataxDIO_OE(1) <= (uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd2);


FifoDataxDIO_I(2) <= NOT (((MonitorAddressxD(13).COMB AND 
	NOT FifoAddressRegOutxD(2))
	OR (NOT MonitorAddressxD(13).COMB AND 
	NOT FifoTimestampRegOutxD(2))));
FifoDataxDIO(2) <= FifoDataxDIO_I(2) when FifoDataxDIO_OE(2) = '1' else 'Z';
FifoDataxDIO_OE(2) <= (uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd2);


FifoDataxDIO_I(3) <= NOT (((MonitorAddressxD(13).COMB AND 
	NOT FifoAddressRegOutxD(3))
	OR (NOT MonitorAddressxD(13).COMB AND 
	NOT FifoTimestampRegOutxD(3))));
FifoDataxDIO(3) <= FifoDataxDIO_I(3) when FifoDataxDIO_OE(3) = '1' else 'Z';
FifoDataxDIO_OE(3) <= (uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd2);


FifoDataxDIO_I(4) <= NOT (((MonitorAddressxD(13).COMB AND 
	NOT FifoAddressRegOutxD(4))
	OR (NOT MonitorAddressxD(13).COMB AND 
	NOT FifoTimestampRegOutxD(4))));
FifoDataxDIO(4) <= FifoDataxDIO_I(4) when FifoDataxDIO_OE(4) = '1' else 'Z';
FifoDataxDIO_OE(4) <= (uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd2);


FifoDataxDIO_I(5) <= NOT (((MonitorAddressxD(13).COMB AND 
	NOT FifoAddressRegOutxD(5))
	OR (NOT MonitorAddressxD(13).COMB AND 
	NOT FifoTimestampRegOutxD(5))));
FifoDataxDIO(5) <= FifoDataxDIO_I(5) when FifoDataxDIO_OE(5) = '1' else 'Z';
FifoDataxDIO_OE(5) <= (uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd2);


FifoDataxDIO_I(6) <= NOT (((MonitorAddressxD(13).COMB AND 
	NOT FifoAddressRegOutxD(6))
	OR (NOT MonitorAddressxD(13).COMB AND 
	NOT FifoTimestampRegOutxD(6))));
FifoDataxDIO(6) <= FifoDataxDIO_I(6) when FifoDataxDIO_OE(6) = '1' else 'Z';
FifoDataxDIO_OE(6) <= (uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd2);


FifoDataxDIO_I(7) <= NOT (((MonitorAddressxD(13).COMB AND 
	NOT FifoAddressRegOutxD(7))
	OR (NOT MonitorAddressxD(13).COMB AND 
	NOT FifoTimestampRegOutxD(7))));
FifoDataxDIO(7) <= FifoDataxDIO_I(7) when FifoDataxDIO_OE(7) = '1' else 'Z';
FifoDataxDIO_OE(7) <= (uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd2);


FifoDataxDIO_I(8) <= NOT (((MonitorAddressxD(13).COMB AND 
	NOT FifoAddressRegOutxD(8))
	OR (NOT MonitorAddressxD(13).COMB AND 
	NOT FifoTimestampRegOutxD(8))));
FifoDataxDIO(8) <= FifoDataxDIO_I(8) when FifoDataxDIO_OE(8) = '1' else 'Z';
FifoDataxDIO_OE(8) <= (uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd2);


FifoDataxDIO_I(9) <= NOT (((MonitorAddressxD(13).COMB AND 
	NOT FifoAddressRegOutxD(9))
	OR (NOT MonitorAddressxD(13).COMB AND 
	NOT FifoTimestampRegOutxD(9))));
FifoDataxDIO(9) <= FifoDataxDIO_I(9) when FifoDataxDIO_OE(9) = '1' else 'Z';
FifoDataxDIO_OE(9) <= (uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd2);


FifoDataxDIO_I(10) <= NOT (((MonitorAddressxD(13).COMB AND 
	NOT FifoAddressRegOutxD(10))
	OR (NOT MonitorAddressxD(13).COMB AND 
	NOT FifoTimestampRegOutxD(10))));
FifoDataxDIO(10) <= FifoDataxDIO_I(10) when FifoDataxDIO_OE(10) = '1' else 'Z';
FifoDataxDIO_OE(10) <= (uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd2);


FifoDataxDIO_I(11) <= NOT (((MonitorAddressxD(13).COMB AND 
	NOT FifoAddressRegOutxD(11))
	OR (NOT MonitorAddressxD(13).COMB AND 
	NOT FifoTimestampRegOutxD(11))));
FifoDataxDIO(11) <= FifoDataxDIO_I(11) when FifoDataxDIO_OE(11) = '1' else 'Z';
FifoDataxDIO_OE(11) <= (uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd2);


FifoDataxDIO_I(12) <= NOT (((MonitorAddressxD(13).COMB AND 
	NOT FifoAddressRegOutxD(12))
	OR (NOT MonitorAddressxD(13).COMB AND 
	NOT FifoTimestampRegOutxD(12))));
FifoDataxDIO(12) <= FifoDataxDIO_I(12) when FifoDataxDIO_OE(12) = '1' else 'Z';
FifoDataxDIO_OE(12) <= (uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd2);


FifoDataxDIO_I(13) <= NOT (((MonitorAddressxD(13).COMB AND 
	NOT FifoAddressRegOutxD(13))
	OR (NOT MonitorAddressxD(13).COMB AND 
	NOT FifoTimestampRegOutxD(13))));
FifoDataxDIO(13) <= FifoDataxDIO_I(13) when FifoDataxDIO_OE(13) = '1' else 'Z';
FifoDataxDIO_OE(13) <= (uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd2);


FifoDataxDIO_I(14) <= NOT (((MonitorAddressxD(13).COMB AND 
	NOT FifoAddressRegOutxD(14))
	OR (NOT MonitorAddressxD(13).COMB AND 
	NOT FifoTimestampRegOutxD(14))));
FifoDataxDIO(14) <= FifoDataxDIO_I(14) when FifoDataxDIO_OE(14) = '1' else 'Z';
FifoDataxDIO_OE(14) <= (uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd2);


FifoDataxDIO_I(15) <= NOT (((MonitorAddressxD(13).COMB AND 
	NOT FifoAddressRegOutxD(15))
	OR (NOT MonitorAddressxD(13).COMB AND 
	NOT FifoTimestampRegOutxD(15))));
FifoDataxDIO(15) <= FifoDataxDIO_I(15) when FifoDataxDIO_OE(15) = '1' else 'Z';
FifoDataxDIO_OE(15) <= (uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd2);


FifoOutputEnablexEBO <= NOT ('0');


FifoPktEndxSBO <= NOT ((NOT uFifoStateMachine/StatexDP_FFd2 AND 
	uFifoStateMachine/StatexDP_FFd3));


FifoReadxEBO <= NOT ('0');

FDCPE_FifoTimestampRegOutxD0: FDCPE port map (FifoTimestampRegOutxD(0),FifoTimestampRegOutxD_D(0),ClockxCI,FifoTimestampRegOutxD_CLR(0),'0','1');
FifoTimestampRegOutxD_D(0) <= NOT (((NOT FifoTimestampRegOutxD(0) AND 
	MonitorAddressxD(14).COMB)
	OR (MonitorSelect AND NOT MonitorTimestampxD2(0) AND 
	MonitorAddressxD(2).COMB)
	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
	NOT MonitorTimestampxD(0))));
FifoTimestampRegOutxD_CLR(0) <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_FifoTimestampRegOutxD1: FDCPE port map (FifoTimestampRegOutxD(1),FifoTimestampRegOutxD_D(1),ClockxCI,FifoTimestampRegOutxD_CLR(1),'0','1');
FifoTimestampRegOutxD_D(1) <= NOT (((MonitorAddressxD(14).COMB AND 
	NOT FifoTimestampRegOutxD(1))
	OR (MonitorSelect AND MonitorAddressxD(2).COMB AND 
	NOT MonitorTimestampxD2(1))
	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
	NOT MonitorTimestampxD(1))));
FifoTimestampRegOutxD_CLR(1) <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_FifoTimestampRegOutxD2: FDCPE port map (FifoTimestampRegOutxD(2),FifoTimestampRegOutxD_D(2),ClockxCI,FifoTimestampRegOutxD_CLR(2),'0','1');
FifoTimestampRegOutxD_D(2) <= NOT (((MonitorAddressxD(14).COMB AND 
	NOT FifoTimestampRegOutxD(2))
	OR (MonitorSelect AND MonitorAddressxD(2).COMB AND 
	NOT MonitorTimestampxD2(2))
	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
	NOT MonitorTimestampxD(2))));
FifoTimestampRegOutxD_CLR(2) <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_FifoTimestampRegOutxD3: FDCPE port map (FifoTimestampRegOutxD(3),FifoTimestampRegOutxD_D(3),ClockxCI,FifoTimestampRegOutxD_CLR(3),'0','1');
FifoTimestampRegOutxD_D(3) <= NOT (((MonitorAddressxD(14).COMB AND 
	NOT FifoTimestampRegOutxD(3))
	OR (MonitorSelect AND MonitorAddressxD(2).COMB AND 
	NOT MonitorTimestampxD2(3))
	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
	NOT MonitorTimestampxD(3))));
FifoTimestampRegOutxD_CLR(3) <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_FifoTimestampRegOutxD4: FDCPE port map (FifoTimestampRegOutxD(4),FifoTimestampRegOutxD_D(4),ClockxCI,FifoTimestampRegOutxD_CLR(4),'0','1');
FifoTimestampRegOutxD_D(4) <= NOT (((MonitorAddressxD(14).COMB AND 
	NOT FifoTimestampRegOutxD(4))
	OR (MonitorSelect AND MonitorAddressxD(2).COMB AND 
	NOT MonitorTimestampxD2(4))
	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
	NOT MonitorTimestampxD(4))));
FifoTimestampRegOutxD_CLR(4) <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_FifoTimestampRegOutxD5: FDCPE port map (FifoTimestampRegOutxD(5),FifoTimestampRegOutxD_D(5),ClockxCI,FifoTimestampRegOutxD_CLR(5),'0','1');
FifoTimestampRegOutxD_D(5) <= NOT (((MonitorAddressxD(14).COMB AND 
	NOT FifoTimestampRegOutxD(5))
	OR (MonitorSelect AND MonitorAddressxD(2).COMB AND 
	NOT MonitorTimestampxD2(5))
	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
	NOT MonitorTimestampxD(5))));
FifoTimestampRegOutxD_CLR(5) <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_FifoTimestampRegOutxD6: FDCPE port map (FifoTimestampRegOutxD(6),FifoTimestampRegOutxD_D(6),ClockxCI,FifoTimestampRegOutxD_CLR(6),'0','1');
FifoTimestampRegOutxD_D(6) <= NOT (((MonitorAddressxD(14).COMB AND 
	NOT FifoTimestampRegOutxD(6))
	OR (MonitorSelect AND MonitorAddressxD(2).COMB AND 
	NOT MonitorTimestampxD2(6))
	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
	NOT MonitorTimestampxD(6))));
FifoTimestampRegOutxD_CLR(6) <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_FifoTimestampRegOutxD7: FDCPE port map (FifoTimestampRegOutxD(7),FifoTimestampRegOutxD_D(7),ClockxCI,FifoTimestampRegOutxD_CLR(7),'0','1');
FifoTimestampRegOutxD_D(7) <= NOT (((MonitorAddressxD(14).COMB AND 
	NOT FifoTimestampRegOutxD(7))
	OR (MonitorSelect AND MonitorAddressxD(2).COMB AND 
	NOT MonitorTimestampxD2(7))
	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
	NOT MonitorTimestampxD(7))));
FifoTimestampRegOutxD_CLR(7) <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_FifoTimestampRegOutxD8: FDCPE port map (FifoTimestampRegOutxD(8),FifoTimestampRegOutxD_D(8),ClockxCI,FifoTimestampRegOutxD_CLR(8),'0','1');
FifoTimestampRegOutxD_D(8) <= NOT (((MonitorAddressxD(14).COMB AND 
	NOT FifoTimestampRegOutxD(8))
	OR (MonitorSelect AND MonitorAddressxD(2).COMB AND 
	NOT MonitorTimestampxD2(8))
	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
	NOT MonitorTimestampxD(8))));
FifoTimestampRegOutxD_CLR(8) <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_FifoTimestampRegOutxD9: FDCPE port map (FifoTimestampRegOutxD(9),FifoTimestampRegOutxD_D(9),ClockxCI,FifoTimestampRegOutxD_CLR(9),'0','1');
FifoTimestampRegOutxD_D(9) <= NOT (((MonitorAddressxD(14).COMB AND 
	NOT FifoTimestampRegOutxD(9))
	OR (MonitorSelect AND MonitorAddressxD(2).COMB AND 
	NOT MonitorTimestampxD2(9))
	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
	NOT MonitorTimestampxD(9))));
FifoTimestampRegOutxD_CLR(9) <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_FifoTimestampRegOutxD10: FDCPE port map (FifoTimestampRegOutxD(10),FifoTimestampRegOutxD_D(10),ClockxCI,FifoTimestampRegOutxD_CLR(10),'0','1');
FifoTimestampRegOutxD_D(10) <= NOT (((MonitorAddressxD(14).COMB AND 
	NOT FifoTimestampRegOutxD(10))
	OR (MonitorSelect AND MonitorAddressxD(2).COMB AND 
	NOT MonitorTimestampxD2(10))
	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
	NOT MonitorTimestampxD(10))));
FifoTimestampRegOutxD_CLR(10) <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_FifoTimestampRegOutxD11: FDCPE port map (FifoTimestampRegOutxD(11),FifoTimestampRegOutxD_D(11),ClockxCI,FifoTimestampRegOutxD_CLR(11),'0','1');
FifoTimestampRegOutxD_D(11) <= NOT (((MonitorAddressxD(14).COMB AND 
	NOT FifoTimestampRegOutxD(11))
	OR (MonitorSelect AND MonitorAddressxD(2).COMB AND 
	NOT MonitorTimestampxD2(11))
	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
	NOT MonitorTimestampxD(11))));
FifoTimestampRegOutxD_CLR(11) <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_FifoTimestampRegOutxD12: FDCPE port map (FifoTimestampRegOutxD(12),FifoTimestampRegOutxD_D(12),ClockxCI,FifoTimestampRegOutxD_CLR(12),'0','1');
FifoTimestampRegOutxD_D(12) <= NOT (((MonitorAddressxD(14).COMB AND 
	NOT FifoTimestampRegOutxD(12))
	OR (MonitorSelect AND MonitorAddressxD(2).COMB AND 
	NOT MonitorTimestampxD2(12))
	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
	NOT MonitorTimestampxD(12))));
FifoTimestampRegOutxD_CLR(12) <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_FifoTimestampRegOutxD13: FDCPE port map (FifoTimestampRegOutxD(13),FifoTimestampRegOutxD_D(13),ClockxCI,FifoTimestampRegOutxD_CLR(13),'0','1');
FifoTimestampRegOutxD_D(13) <= NOT (((MonitorAddressxD(14).COMB AND 
	NOT FifoTimestampRegOutxD(13))
	OR (MonitorSelect AND MonitorAddressxD(2).COMB AND 
	NOT MonitorTimestampxD2(13))
	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
	NOT MonitorTimestampxD(13))));
FifoTimestampRegOutxD_CLR(13) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_FifoTimestampRegOutxD14: FTCPE port map (FifoTimestampRegOutxD(14),FifoTimestampRegOutxD_T(14),ClockxCI,FifoTimestampRegOutxD_CLR(14),'0','1');
FifoTimestampRegOutxD_T(14) <= ((uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	FifoTimestampRegOutxD(14))
	OR (NOT uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd2 AND uFifoStateMachine/StatexDP_FFd3 AND 
	NOT FifoTimestampRegOutxD(14))
	OR (NOT uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	FifoTimestampRegOutxD(14)));
FifoTimestampRegOutxD_CLR(14) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_FifoTimestampRegOutxD15: FTCPE port map (FifoTimestampRegOutxD(15),FifoTimestampRegOutxD_T(15),ClockxCI,FifoTimestampRegOutxD_CLR(15),'0','1');
FifoTimestampRegOutxD_T(15) <= ((uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	FifoTimestampRegOutxD(15))
	OR (NOT uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd2 AND uFifoStateMachine/StatexDP_FFd3 AND 
	FifoTimestampRegOutxD(15))
	OR (NOT uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT FifoTimestampRegOutxD(15)));
FifoTimestampRegOutxD_CLR(15) <= (NOT ResetxRBI AND N_PZ_1155);


FifoWritexEBO <= NOT ((uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd2));


Interrupt0xSB0 <= NOT ('0');


Interrupt1xSB0 <= NOT ((NOT MissedEventxS(0) AND NOT MissedEventxS(1)));


LEDxSO <= ((NOT uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/StatexDP_FFd2)
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/StatexDP_FFd1));

FTCPE_MissedEventxS0: FTCPE port map (MissedEventxS(0),MissedEventxS_T(0),ClockxCI,MissedEventxS_CLR(0),'0','1');
MissedEventxS_T(0) <= (uMonitorStateMachine/StatexDP_FFd1 AND 
	NOT FifoInFullxSBI AND NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/AERREQxSB AND 
	uMonitorStateMachine/MissedEventsxDP(0) AND uMonitorStateMachine/MissedEventsxDP(1) AND 
	uMonitorStateMachine/MissedEventsxDP(2));
MissedEventxS_CLR(0) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_MissedEventxS1: FTCPE port map (MissedEventxS(1),MissedEventxS_T(1),ClockxCI,MissedEventxS_CLR(1),'0','1');
MissedEventxS_T(1) <= (NOT FifoInFullxSBI AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd3 AND 
	uMonitorStateMachine2/StatexDP_FFd1 AND NOT uMonitorStateMachine2/AERREQxSB AND 
	uMonitorStateMachine2/MissedEventsxDP(0) AND uMonitorStateMachine2/MissedEventsxDP(1) AND 
	uMonitorStateMachine2/MissedEventsxDP(2));
MissedEventxS_CLR(1) <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_MonitorAddressxD20: FDCPE port map (MonitorAddressxD2(0),AERMonitorAddressxDI2(0),ClockxCI,MonitorAddressxD2_CLR(0),'0',MonitorAddressxD2_CE(0));
MonitorAddressxD2_CLR(0) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD2_CE(0) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorAddressxD21: FDCPE port map (MonitorAddressxD2(1),AERMonitorAddressxDI2(1),ClockxCI,MonitorAddressxD2_CLR(1),'0',MonitorAddressxD2_CE(1));
MonitorAddressxD2_CLR(1) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD2_CE(1) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorAddressxD22: FDCPE port map (MonitorAddressxD2(2),AERMonitorAddressxDI2(2),ClockxCI,MonitorAddressxD2_CLR(2),'0',MonitorAddressxD2_CE(2));
MonitorAddressxD2_CLR(2) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD2_CE(2) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorAddressxD23: FDCPE port map (MonitorAddressxD2(3),AERMonitorAddressxDI2(3),ClockxCI,MonitorAddressxD2_CLR(3),'0',MonitorAddressxD2_CE(3));
MonitorAddressxD2_CLR(3) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD2_CE(3) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorAddressxD24: FDCPE port map (MonitorAddressxD2(4),AERMonitorAddressxDI2(4),ClockxCI,MonitorAddressxD2_CLR(4),'0',MonitorAddressxD2_CE(4));
MonitorAddressxD2_CLR(4) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD2_CE(4) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorAddressxD25: FDCPE port map (MonitorAddressxD2(5),AERMonitorAddressxDI2(5),ClockxCI,MonitorAddressxD2_CLR(5),'0',MonitorAddressxD2_CE(5));
MonitorAddressxD2_CLR(5) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD2_CE(5) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorAddressxD26: FDCPE port map (MonitorAddressxD2(6),AERMonitorAddressxDI2(6),ClockxCI,MonitorAddressxD2_CLR(6),'0',MonitorAddressxD2_CE(6));
MonitorAddressxD2_CLR(6) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD2_CE(6) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorAddressxD27: FDCPE port map (MonitorAddressxD2(7),AERMonitorAddressxDI2(7),ClockxCI,MonitorAddressxD2_CLR(7),'0',MonitorAddressxD2_CE(7));
MonitorAddressxD2_CLR(7) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD2_CE(7) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorAddressxD28: FDCPE port map (MonitorAddressxD2(8),AERMonitorAddressxDI2(8),ClockxCI,MonitorAddressxD2_CLR(8),'0',MonitorAddressxD2_CE(8));
MonitorAddressxD2_CLR(8) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD2_CE(8) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorAddressxD29: FDCPE port map (MonitorAddressxD2(9),AERMonitorAddressxDI2(9),ClockxCI,MonitorAddressxD2_CLR(9),'0',MonitorAddressxD2_CE(9));
MonitorAddressxD2_CLR(9) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD2_CE(9) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorAddressxD210: FDCPE port map (MonitorAddressxD2(10),AERMonitorAddressxDI2(10),ClockxCI,MonitorAddressxD2_CLR(10),'0',MonitorAddressxD2_CE(10));
MonitorAddressxD2_CLR(10) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD2_CE(10) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorAddressxD211: FDCPE port map (MonitorAddressxD2(11),AERMonitorAddressxDI2(11),ClockxCI,MonitorAddressxD2_CLR(11),'0',MonitorAddressxD2_CE(11));
MonitorAddressxD2_CLR(11) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD2_CE(11) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorAddressxD212: FDCPE port map (MonitorAddressxD2(12),AERMonitorAddressxDI2(12),ClockxCI,MonitorAddressxD2_CLR(12),'0',MonitorAddressxD2_CE(12));
MonitorAddressxD2_CLR(12) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD2_CE(12) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorAddressxD213: FDCPE port map (MonitorAddressxD2(13),AERMonitorAddressxDI2(13),ClockxCI,MonitorAddressxD2_CLR(13),'0',MonitorAddressxD2_CE(13));
MonitorAddressxD2_CLR(13) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD2_CE(13) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorAddressxD214: FDCPE port map (MonitorAddressxD2(14),AERMonitorAddressxDI2(14),ClockxCI,MonitorAddressxD2_CLR(14),'0',MonitorAddressxD2_CE(14));
MonitorAddressxD2_CLR(14) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD2_CE(14) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorAddressxD0: FDCPE port map (MonitorAddressxD(0),AERMonitorAddressxDI(0),ClockxCI,MonitorAddressxD_CLR(0),'0',MonitorAddressxD_CE(0));
MonitorAddressxD_CLR(0) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD_CE(0) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);

FDCPE_MonitorAddressxD1: FDCPE port map (MonitorAddressxD(1),AERMonitorAddressxDI(1),ClockxCI,MonitorAddressxD_CLR(1),'0',MonitorAddressxD_CE(1));
MonitorAddressxD_CLR(1) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD_CE(1) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);


MonitorAddressxD(2).COMB <= ((NOT uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd2)
	OR (uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3));FDCPE_MonitorAddressxD2: FDCPE port map (MonitorAddressxD(2),AERMonitorAddressxDI(2),ClockxCI,MonitorAddressxD_CLR(2),'0',MonitorAddressxD_CE(2));
MonitorAddressxD_CLR(2) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD_CE(2) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);


MonitorAddressxD(3).COMB <= (NOT uFifoStateMachine/StatexDP_FFd2 AND 
	uFifoStateMachine/StatexDP_FFd3);FDCPE_MonitorAddressxD3: FDCPE port map (MonitorAddressxD(3),AERMonitorAddressxDI(3),ClockxCI,MonitorAddressxD_CLR(3),'0',MonitorAddressxD_CE(3));
MonitorAddressxD_CLR(3) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD_CE(3) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);


MonitorAddressxD(4).COMB <= ((NOT N_PZ_1155 AND TriggerModexSI)
	OR (NOT TriggerModexSI AND RunMonitorxSI));FDCPE_MonitorAddressxD4: FDCPE port map (MonitorAddressxD(4),AERMonitorAddressxDI(4),ClockxCI,MonitorAddressxD_CLR(4),'0',MonitorAddressxD_CE(4));
MonitorAddressxD_CLR(4) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD_CE(4) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);


MonitorAddressxD(5).COMB <= ((uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/DividerxDP(1) AND uSynchStateMachine/DividerxDP(0))
	OR (NOT uSynchStateMachine/StatexDP_FFd1 AND 
	uSynchStateMachine/DividerxDP(1) AND uSynchStateMachine/DividerxDP(0)));FDCPE_MonitorAddressxD5: FDCPE port map (MonitorAddressxD(5),AERMonitorAddressxDI(5),ClockxCI,MonitorAddressxD_CLR(5),'0',MonitorAddressxD_CE(5));
MonitorAddressxD_CLR(5) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD_CE(5) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);


MonitorAddressxD(6).COMB <= ((NOT uSynchStateMachine/SyncInxS AND 
	NOT HostResetTimestampxSI AND NOT TimestampTickxSI)
	OR (NOT ResetxRBI AND N_PZ_1155 AND 
	NOT uSynchStateMachine/SyncInxS AND NOT TimestampTickxSI)
	OR (NOT uSynchStateMachine/SyncInxS AND 
	NOT HostResetTimestampxSI AND NOT uSynchStateMachine/DividerxDP(3) AND 
	NOT uSynchStateMachine/DividerxDP(4))
	OR (NOT ResetxRBI AND N_PZ_1155 AND 
	NOT uSynchStateMachine/SyncInxS AND NOT uSynchStateMachine/DividerxDP(3) AND 
	NOT uSynchStateMachine/DividerxDP(4)));FDCPE_MonitorAddressxD6: FDCPE port map (MonitorAddressxD(6),AERMonitorAddressxDI(6),ClockxCI,MonitorAddressxD_CLR(6),'0',MonitorAddressxD_CE(6));
MonitorAddressxD_CLR(6) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD_CE(6) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);


MonitorAddressxD(7).COMB <= ((uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/StatexDP_FFd2)
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2)
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd1 AND NOT uSynchStateMachine/DividerxDP(1) AND 
	NOT uSynchStateMachine/DividerxDP(2) AND NOT uSynchStateMachine/DividerxDP(3) AND 
	NOT uSynchStateMachine/DividerxDP(4))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd1 AND NOT uSynchStateMachine/DividerxDP(2) AND 
	NOT uSynchStateMachine/DividerxDP(3) AND NOT uSynchStateMachine/DividerxDP(4) AND 
	NOT uSynchStateMachine/DividerxDP(0)));FDCPE_MonitorAddressxD7: FDCPE port map (MonitorAddressxD(7),AERMonitorAddressxDI(7),ClockxCI,MonitorAddressxD_CLR(7),'0',MonitorAddressxD_CE(7));
MonitorAddressxD_CLR(7) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD_CE(7) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);


MonitorAddressxD(8).COMB <= (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3));FDCPE_MonitorAddressxD8: FDCPE port map (MonitorAddressxD(8),AERMonitorAddressxDI(8),ClockxCI,MonitorAddressxD_CLR(8),'0',MonitorAddressxD_CE(8));
MonitorAddressxD_CLR(8) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD_CE(8) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);


MonitorAddressxD(9).COMB <= ((uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/SyncInxS AND uSynchStateMachine/StatexDP_FFd1)
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/StatexDP_FFd1)
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS AND uSynchStateMachine/StatexDP_FFd2 AND 
	NOT HostResetTimestampxSI)
	OR (NOT ResetxRBI AND N_PZ_1155 AND 
	NOT uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/SyncInxS AND 
	uSynchStateMachine/StatexDP_FFd2));FDCPE_MonitorAddressxD9: FDCPE port map (MonitorAddressxD(9),AERMonitorAddressxDI(9),ClockxCI,MonitorAddressxD_CLR(9),'0',MonitorAddressxD_CE(9));
MonitorAddressxD_CLR(9) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD_CE(9) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);


MonitorAddressxD(10).COMB <= ((TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(3))
	OR (TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(4))
	OR (uSynchStateMachine/DividerxDP(2) AND 
	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB)
	OR (uSynchStateMachine/DividerxDP(2) AND 
	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
	NOT MonitorAddressxD(11).COMB));FDCPE_MonitorAddressxD10: FDCPE port map (MonitorAddressxD(10),AERMonitorAddressxDI(10),ClockxCI,MonitorAddressxD_CLR(10),'0',MonitorAddressxD_CE(10));
MonitorAddressxD_CLR(10) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD_CE(10) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);


MonitorAddressxD(11).COMB <= (NOT uSynchStateMachine/DividerxDP(1) AND 
	NOT uSynchStateMachine/DividerxDP(0));FDCPE_MonitorAddressxD11: FDCPE port map (MonitorAddressxD(11),AERMonitorAddressxDI(11),ClockxCI,MonitorAddressxD_CLR(11),'0',MonitorAddressxD_CE(11));
MonitorAddressxD_CLR(11) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD_CE(11) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);


MonitorAddressxD(12).COMB <= (NOT MonitorAddressxD(3).COMB AND NOT N_PZ_1095);FDCPE_MonitorAddressxD12: FDCPE port map (MonitorAddressxD(12),AERMonitorAddressxDI(12),ClockxCI,MonitorAddressxD_CLR(12),'0',MonitorAddressxD_CE(12));
MonitorAddressxD_CLR(12) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD_CE(12) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);


MonitorAddressxD(13).COMB <= (uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3);FDCPE_MonitorAddressxD13: FDCPE port map (MonitorAddressxD(13),AERMonitorAddressxDI(13),ClockxCI,MonitorAddressxD_CLR(13),'0',MonitorAddressxD_CE(13));
MonitorAddressxD_CLR(13) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD_CE(13) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);


MonitorAddressxD(14).COMB <= ((NOT MonitorAddressxD(2).COMB)
	OR (uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd3));FDCPE_MonitorAddressxD14: FDCPE port map (MonitorAddressxD(14),AERMonitorAddressxDI(14),ClockxCI,MonitorAddressxD_CLR(14),'0',MonitorAddressxD_CE(14));
MonitorAddressxD_CLR(14) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorAddressxD_CE(14) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);

FDCPE_MonitorEventReadyxS0: FDCPE port map (MonitorEventReadyxS(0),MonitorEventReadyxS_D(0),ClockxCI,MonitorEventReadyxS_CLR(0),'0','1');
MonitorEventReadyxS_D(0) <= NOT (((uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT MonitorEventReadyxS(0))
	OR (NOT uMonitorStateMachine/StatexDP_FFd2 AND 
	NOT MonitorEventReadyxS(0))
	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	uMergerStateMachine/r.State_FFd2 AND NOT uMergerStateMachine/r.State_FFd1)));
MonitorEventReadyxS_CLR(0) <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_MonitorEventReadyxS1: FDCPE port map (MonitorEventReadyxS(1),MonitorEventReadyxS_D(1),ClockxCI,MonitorEventReadyxS_CLR(1),'0','1');
MonitorEventReadyxS_D(1) <= NOT (((NOT MonitorEventReadyxS(1) AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2)
	OR (NOT MonitorEventReadyxS(1) AND 
	uMonitorStateMachine2/StatexDP_FFd3)
	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	uMergerStateMachine/r.State_FFd2 AND NOT uMergerStateMachine/r.State_FFd1)));
MonitorEventReadyxS_CLR(1) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_MonitorSelect: FTCPE port map (MonitorSelect,MonitorSelect_T,ClockxCI,MonitorSelect_CLR,'0','1');
MonitorSelect_T <= ((MonitorEventReadyxS(0) AND MonitorSelect AND 
	NOT uMergerStateMachine/r.State_FFd2 AND NOT uMergerStateMachine/r.State_FFd1)
	OR (NOT MonitorSelect AND MonitorEventReadyxS(1) AND 
	NOT uMergerStateMachine/r.State_FFd2 AND NOT uMergerStateMachine/r.State_FFd1));
MonitorSelect_CLR <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_MonitorTimestampxD20: FDCPE port map (MonitorTimestampxD2(0),ActualTimestampxD(0),ClockxCI,MonitorTimestampxD2_CLR(0),'0',MonitorTimestampxD2_CE(0));
MonitorTimestampxD2_CLR(0) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD2_CE(0) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorTimestampxD21: FDCPE port map (MonitorTimestampxD2(1),ActualTimestampxD(1),ClockxCI,MonitorTimestampxD2_CLR(1),'0',MonitorTimestampxD2_CE(1));
MonitorTimestampxD2_CLR(1) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD2_CE(1) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorTimestampxD22: FDCPE port map (MonitorTimestampxD2(2),ActualTimestampxD(2),ClockxCI,MonitorTimestampxD2_CLR(2),'0',MonitorTimestampxD2_CE(2));
MonitorTimestampxD2_CLR(2) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD2_CE(2) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorTimestampxD23: FDCPE port map (MonitorTimestampxD2(3),ActualTimestampxD(3),ClockxCI,MonitorTimestampxD2_CLR(3),'0',MonitorTimestampxD2_CE(3));
MonitorTimestampxD2_CLR(3) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD2_CE(3) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorTimestampxD24: FDCPE port map (MonitorTimestampxD2(4),ActualTimestampxD(4),ClockxCI,MonitorTimestampxD2_CLR(4),'0',MonitorTimestampxD2_CE(4));
MonitorTimestampxD2_CLR(4) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD2_CE(4) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorTimestampxD25: FDCPE port map (MonitorTimestampxD2(5),ActualTimestampxD(5),ClockxCI,MonitorTimestampxD2_CLR(5),'0',MonitorTimestampxD2_CE(5));
MonitorTimestampxD2_CLR(5) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD2_CE(5) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorTimestampxD26: FDCPE port map (MonitorTimestampxD2(6),ActualTimestampxD(6),ClockxCI,MonitorTimestampxD2_CLR(6),'0',MonitorTimestampxD2_CE(6));
MonitorTimestampxD2_CLR(6) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD2_CE(6) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorTimestampxD27: FDCPE port map (MonitorTimestampxD2(7),ActualTimestampxD(7),ClockxCI,MonitorTimestampxD2_CLR(7),'0',MonitorTimestampxD2_CE(7));
MonitorTimestampxD2_CLR(7) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD2_CE(7) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorTimestampxD28: FDCPE port map (MonitorTimestampxD2(8),ActualTimestampxD(8),ClockxCI,MonitorTimestampxD2_CLR(8),'0',MonitorTimestampxD2_CE(8));
MonitorTimestampxD2_CLR(8) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD2_CE(8) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorTimestampxD29: FDCPE port map (MonitorTimestampxD2(9),ActualTimestampxD(9),ClockxCI,MonitorTimestampxD2_CLR(9),'0',MonitorTimestampxD2_CE(9));
MonitorTimestampxD2_CLR(9) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD2_CE(9) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorTimestampxD210: FDCPE port map (MonitorTimestampxD2(10),ActualTimestampxD(10),ClockxCI,MonitorTimestampxD2_CLR(10),'0',MonitorTimestampxD2_CE(10));
MonitorTimestampxD2_CLR(10) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD2_CE(10) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorTimestampxD211: FDCPE port map (MonitorTimestampxD2(11),ActualTimestampxD(11),ClockxCI,MonitorTimestampxD2_CLR(11),'0',MonitorTimestampxD2_CE(11));
MonitorTimestampxD2_CLR(11) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD2_CE(11) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorTimestampxD212: FDCPE port map (MonitorTimestampxD2(12),ActualTimestampxD(12),ClockxCI,MonitorTimestampxD2_CLR(12),'0',MonitorTimestampxD2_CE(12));
MonitorTimestampxD2_CLR(12) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD2_CE(12) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorTimestampxD213: FDCPE port map (MonitorTimestampxD2(13),ActualTimestampxD(13),ClockxCI,MonitorTimestampxD2_CLR(13),'0',MonitorTimestampxD2_CE(13));
MonitorTimestampxD2_CLR(13) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD2_CE(13) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3);

FDCPE_MonitorTimestampxD0: FDCPE port map (MonitorTimestampxD(0),ActualTimestampxD(0),ClockxCI,MonitorTimestampxD_CLR(0),'0',MonitorTimestampxD_CE(0));
MonitorTimestampxD_CLR(0) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD_CE(0) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);

FDCPE_MonitorTimestampxD1: FDCPE port map (MonitorTimestampxD(1),ActualTimestampxD(1),ClockxCI,MonitorTimestampxD_CLR(1),'0',MonitorTimestampxD_CE(1));
MonitorTimestampxD_CLR(1) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD_CE(1) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);

FDCPE_MonitorTimestampxD2: FDCPE port map (MonitorTimestampxD(2),ActualTimestampxD(2),ClockxCI,MonitorTimestampxD_CLR(2),'0',MonitorTimestampxD_CE(2));
MonitorTimestampxD_CLR(2) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD_CE(2) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);

FDCPE_MonitorTimestampxD3: FDCPE port map (MonitorTimestampxD(3),ActualTimestampxD(3),ClockxCI,MonitorTimestampxD_CLR(3),'0',MonitorTimestampxD_CE(3));
MonitorTimestampxD_CLR(3) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD_CE(3) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);

FDCPE_MonitorTimestampxD4: FDCPE port map (MonitorTimestampxD(4),ActualTimestampxD(4),ClockxCI,MonitorTimestampxD_CLR(4),'0',MonitorTimestampxD_CE(4));
MonitorTimestampxD_CLR(4) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD_CE(4) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);

FDCPE_MonitorTimestampxD5: FDCPE port map (MonitorTimestampxD(5),ActualTimestampxD(5),ClockxCI,MonitorTimestampxD_CLR(5),'0',MonitorTimestampxD_CE(5));
MonitorTimestampxD_CLR(5) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD_CE(5) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);

FDCPE_MonitorTimestampxD6: FDCPE port map (MonitorTimestampxD(6),ActualTimestampxD(6),ClockxCI,MonitorTimestampxD_CLR(6),'0',MonitorTimestampxD_CE(6));
MonitorTimestampxD_CLR(6) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD_CE(6) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);

FDCPE_MonitorTimestampxD7: FDCPE port map (MonitorTimestampxD(7),ActualTimestampxD(7),ClockxCI,MonitorTimestampxD_CLR(7),'0',MonitorTimestampxD_CE(7));
MonitorTimestampxD_CLR(7) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD_CE(7) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);

FDCPE_MonitorTimestampxD8: FDCPE port map (MonitorTimestampxD(8),ActualTimestampxD(8),ClockxCI,MonitorTimestampxD_CLR(8),'0',MonitorTimestampxD_CE(8));
MonitorTimestampxD_CLR(8) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD_CE(8) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);

FDCPE_MonitorTimestampxD9: FDCPE port map (MonitorTimestampxD(9),ActualTimestampxD(9),ClockxCI,MonitorTimestampxD_CLR(9),'0',MonitorTimestampxD_CE(9));
MonitorTimestampxD_CLR(9) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD_CE(9) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);

FDCPE_MonitorTimestampxD10: FDCPE port map (MonitorTimestampxD(10),ActualTimestampxD(10),ClockxCI,MonitorTimestampxD_CLR(10),'0',MonitorTimestampxD_CE(10));
MonitorTimestampxD_CLR(10) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD_CE(10) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);

FDCPE_MonitorTimestampxD11: FDCPE port map (MonitorTimestampxD(11),ActualTimestampxD(11),ClockxCI,MonitorTimestampxD_CLR(11),'0',MonitorTimestampxD_CE(11));
MonitorTimestampxD_CLR(11) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD_CE(11) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);

FDCPE_MonitorTimestampxD12: FDCPE port map (MonitorTimestampxD(12),ActualTimestampxD(12),ClockxCI,MonitorTimestampxD_CLR(12),'0',MonitorTimestampxD_CE(12));
MonitorTimestampxD_CLR(12) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD_CE(12) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);

FDCPE_MonitorTimestampxD13: FDCPE port map (MonitorTimestampxD(13),ActualTimestampxD(13),ClockxCI,MonitorTimestampxD_CLR(13),'0',MonitorTimestampxD_CE(13));
MonitorTimestampxD_CLR(13) <= (NOT ResetxRBI AND N_PZ_1155);
MonitorTimestampxD_CE(13) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2);


N_PZ_1095 <= (NOT uEventCounter/CountxDP(0) AND 
	NOT uEventCounter/CountxDP(1) AND NOT uEventCounter/CountxDP(2) AND 
	NOT uEventCounter/CountxDP(3) AND NOT uEventCounter/CountxDP(4) AND 
	NOT uEventCounter/CountxDP(5) AND NOT uEventCounter/CountxDP(6) AND 
	uEventCounter/CountxDP(7));


N_PZ_1155 <= ((NOT uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/StatexDP_FFd2)
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/StatexDP_FFd1));


SynchOutxSO <= NOT (((uSynchStateMachine/StatexDP_FFd3 AND NOT SyncInxAI)
	OR (NOT uSynchStateMachine/StatexDP_FFd2 AND NOT SyncInxAI)
	OR (uSynchStateMachine/StatexDP_FFd1 AND NOT SyncInxAI)
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/StatexDP_FFd1)
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND NOT uSynchStateMachine/StatexDP_FFd1 AND 
	uSynchStateMachine/DividerxDP(1) AND NOT uSynchStateMachine/DividerxDP(2) AND 
	TimestampTickxSI AND NOT uSynchStateMachine/DividerxDP(3) AND 
	NOT uSynchStateMachine/DividerxDP(4))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND NOT uSynchStateMachine/StatexDP_FFd1 AND 
	uSynchStateMachine/DividerxDP(1) AND NOT uSynchStateMachine/DividerxDP(2) AND 
	NOT TimestampTickxSI AND uSynchStateMachine/DividerxDP(3) AND 
	uSynchStateMachine/DividerxDP(4) AND NOT uSynchStateMachine/DividerxDP(0))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND NOT uSynchStateMachine/StatexDP_FFd1 AND 
	NOT uSynchStateMachine/DividerxDP(1) AND NOT uSynchStateMachine/DividerxDP(2) AND 
	NOT TimestampTickxSI AND uSynchStateMachine/DividerxDP(3) AND 
	uSynchStateMachine/DividerxDP(4) AND uSynchStateMachine/DividerxDP(0))));


TimestampMasterxSO <= ((NOT uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/StatexDP_FFd2)
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/StatexDP_FFd1));

FDCPE_uEarlyPaketTimer/CountxDP0: FDCPE port map (uEarlyPaketTimer/CountxDP(0),uEarlyPaketTimer/CountxDP_D(0),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(0),'0','1');
uEarlyPaketTimer/CountxDP_D(0) <= ((uEarlyPaketTimer/CountxDP(18) AND 
	NOT MonitorAddressxD(3).COMB AND NOT N_PZ_1095 AND uEarlyPaketTimer/CountxDP(0))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT MonitorAddressxD(3).COMB AND NOT N_PZ_1095 AND NOT uEarlyPaketTimer/CountxDP(0)));
uEarlyPaketTimer/CountxDP_CLR(0) <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_uEarlyPaketTimer/CountxDP1: FDCPE port map (uEarlyPaketTimer/CountxDP(1),uEarlyPaketTimer/CountxDP_D(1),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(1),'0','1');
uEarlyPaketTimer/CountxDP_D(1) <= (uEarlyPaketTimer/CountxDP(1) AND 
	MonitorAddressxD(12).COMB)
	XOR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEarlyPaketTimer/CountxDP(0) AND MonitorAddressxD(12).COMB);
uEarlyPaketTimer/CountxDP_CLR(1) <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_uEarlyPaketTimer/CountxDP2: FDCPE port map (uEarlyPaketTimer/CountxDP(2),uEarlyPaketTimer/CountxDP_D(2),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(2),'0','1');
uEarlyPaketTimer/CountxDP_D(2) <= (MonitorAddressxD(12).COMB AND 
	uEarlyPaketTimer/CountxDP(2))
	XOR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	MonitorAddressxD(12).COMB);
uEarlyPaketTimer/CountxDP_CLR(2) <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_uEarlyPaketTimer/CountxDP3: FDCPE port map (uEarlyPaketTimer/CountxDP(3),uEarlyPaketTimer/CountxDP_D(3),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(3),'0','1');
uEarlyPaketTimer/CountxDP_D(3) <= ((MonitorAddressxD(12).COMB AND 
	uEarlyPaketTimer/CountxDP(3) AND NOT MonitorAddressxD(8).COMB)
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	MonitorAddressxD(12).COMB AND uEarlyPaketTimer/CountxDP(2) AND 
	NOT MonitorAddressxD(8).COMB));
uEarlyPaketTimer/CountxDP_CLR(3) <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_uEarlyPaketTimer/CountxDP4: FDCPE port map (uEarlyPaketTimer/CountxDP(4),uEarlyPaketTimer/CountxDP_D(4),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(4),'0','1');
uEarlyPaketTimer/CountxDP_D(4) <= ((MonitorAddressxD(12).COMB AND 
	MonitorAddressxD(8).COMB AND NOT uEarlyPaketTimer/CountxDP(4))
	OR (MonitorAddressxD(12).COMB AND 
	NOT MonitorAddressxD(8).COMB AND uEarlyPaketTimer/CountxDP(4)));
uEarlyPaketTimer/CountxDP_CLR(4) <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_uEarlyPaketTimer/CountxDP5: FDCPE port map (uEarlyPaketTimer/CountxDP(5),uEarlyPaketTimer/CountxDP_D(5),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(5),'0','1');
uEarlyPaketTimer/CountxDP_D(5) <= (MonitorAddressxD(12).COMB AND 
	uEarlyPaketTimer/CountxDP(5))
	XOR (MonitorAddressxD(12).COMB AND 
	MonitorAddressxD(8).COMB AND uEarlyPaketTimer/CountxDP(4));
uEarlyPaketTimer/CountxDP_CLR(5) <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_uEarlyPaketTimer/CountxDP6: FDCPE port map (uEarlyPaketTimer/CountxDP(6),uEarlyPaketTimer/CountxDP_D(6),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(6),'0','1');
uEarlyPaketTimer/CountxDP_D(6) <= (MonitorAddressxD(12).COMB AND 
	uEarlyPaketTimer/CountxDP(6))
	XOR (MonitorAddressxD(12).COMB AND 
	MonitorAddressxD(8).COMB AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5));
uEarlyPaketTimer/CountxDP_CLR(6) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uEarlyPaketTimer/CountxDP7: FTCPE port map (uEarlyPaketTimer/CountxDP(7),uEarlyPaketTimer/CountxDP_T(7),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(7),'0','1');
uEarlyPaketTimer/CountxDP_T(7) <= ((NOT MonitorAddressxD(12).COMB AND 
	uEarlyPaketTimer/CountxDP(7))
	OR (MonitorAddressxD(12).COMB AND 
	MonitorAddressxD(8).COMB AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6)));
uEarlyPaketTimer/CountxDP_CLR(7) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uEarlyPaketTimer/CountxDP8: FTCPE port map (uEarlyPaketTimer/CountxDP(8),uEarlyPaketTimer/CountxDP_T(8),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(8),'0','1');
uEarlyPaketTimer/CountxDP_T(8) <= ((NOT MonitorAddressxD(12).COMB AND 
	uEarlyPaketTimer/CountxDP(8))
	OR (MonitorAddressxD(12).COMB AND 
	MonitorAddressxD(8).COMB AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7)));
uEarlyPaketTimer/CountxDP_CLR(8) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uEarlyPaketTimer/CountxDP9: FTCPE port map (uEarlyPaketTimer/CountxDP(9),uEarlyPaketTimer/CountxDP_T(9),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(9),'0','1');
uEarlyPaketTimer/CountxDP_T(9) <= ((NOT MonitorAddressxD(12).COMB AND 
	uEarlyPaketTimer/CountxDP(9))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	MonitorAddressxD(12).COMB AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8)));
uEarlyPaketTimer/CountxDP_CLR(9) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uEarlyPaketTimer/CountxDP10: FTCPE port map (uEarlyPaketTimer/CountxDP(10),uEarlyPaketTimer/CountxDP_T(10),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(10),'0','1');
uEarlyPaketTimer/CountxDP_T(10) <= ((uEarlyPaketTimer/CountxDP(10) AND 
	NOT MonitorAddressxD(12).COMB)
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	MonitorAddressxD(12).COMB AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9)));
uEarlyPaketTimer/CountxDP_CLR(10) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uEarlyPaketTimer/CountxDP11: FTCPE port map (uEarlyPaketTimer/CountxDP(11),uEarlyPaketTimer/CountxDP_T(11),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(11),'0','1');
uEarlyPaketTimer/CountxDP_T(11) <= ((NOT MonitorAddressxD(12).COMB AND 
	uEarlyPaketTimer/CountxDP(11))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND MonitorAddressxD(12).COMB AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(8) AND uEarlyPaketTimer/CountxDP(9)));
uEarlyPaketTimer/CountxDP_CLR(11) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uEarlyPaketTimer/CountxDP12: FTCPE port map (uEarlyPaketTimer/CountxDP(12),uEarlyPaketTimer/CountxDP_T(12),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(12),'0','1');
uEarlyPaketTimer/CountxDP_T(12) <= ((NOT MonitorAddressxD(12).COMB AND 
	uEarlyPaketTimer/CountxDP(12))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND MonitorAddressxD(12).COMB AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(8) AND uEarlyPaketTimer/CountxDP(9) AND 
	uEarlyPaketTimer/CountxDP(11)));
uEarlyPaketTimer/CountxDP_CLR(12) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uEarlyPaketTimer/CountxDP13: FTCPE port map (uEarlyPaketTimer/CountxDP(13),uEarlyPaketTimer/CountxDP_T(13),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(13),'0','1');
uEarlyPaketTimer/CountxDP_T(13) <= ((NOT MonitorAddressxD(12).COMB AND 
	uEarlyPaketTimer/CountxDP(13))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND MonitorAddressxD(12).COMB AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(8) AND uEarlyPaketTimer/CountxDP(9) AND 
	uEarlyPaketTimer/CountxDP(11) AND uEarlyPaketTimer/CountxDP(12)));
uEarlyPaketTimer/CountxDP_CLR(13) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uEarlyPaketTimer/CountxDP14: FTCPE port map (uEarlyPaketTimer/CountxDP(14),uEarlyPaketTimer/CountxDP_T(14),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(14),'0','1');
uEarlyPaketTimer/CountxDP_T(14) <= ((NOT MonitorAddressxD(12).COMB AND 
	uEarlyPaketTimer/CountxDP(14))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND MonitorAddressxD(12).COMB AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(8) AND uEarlyPaketTimer/CountxDP(9) AND 
	uEarlyPaketTimer/CountxDP(11) AND uEarlyPaketTimer/CountxDP(12) AND 
	uEarlyPaketTimer/CountxDP(13)));
uEarlyPaketTimer/CountxDP_CLR(14) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uEarlyPaketTimer/CountxDP15: FTCPE port map (uEarlyPaketTimer/CountxDP(15),uEarlyPaketTimer/CountxDP_T(15),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(15),'0','1');
uEarlyPaketTimer/CountxDP_T(15) <= ((NOT MonitorAddressxD(12).COMB AND 
	uEarlyPaketTimer/CountxDP(15))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND MonitorAddressxD(12).COMB AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(8) AND uEarlyPaketTimer/CountxDP(9) AND 
	uEarlyPaketTimer/CountxDP(11) AND uEarlyPaketTimer/CountxDP(12) AND 
	uEarlyPaketTimer/CountxDP(13) AND uEarlyPaketTimer/CountxDP(14)));
uEarlyPaketTimer/CountxDP_CLR(15) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uEarlyPaketTimer/CountxDP16: FTCPE port map (uEarlyPaketTimer/CountxDP(16),uEarlyPaketTimer/CountxDP_T(16),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(16),'0','1');
uEarlyPaketTimer/CountxDP_T(16) <= ((NOT MonitorAddressxD(12).COMB AND 
	uEarlyPaketTimer/CountxDP(16))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND MonitorAddressxD(12).COMB AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(8) AND uEarlyPaketTimer/CountxDP(9) AND 
	uEarlyPaketTimer/CountxDP(11) AND uEarlyPaketTimer/CountxDP(12) AND 
	uEarlyPaketTimer/CountxDP(13) AND uEarlyPaketTimer/CountxDP(14) AND 
	uEarlyPaketTimer/CountxDP(15)));
uEarlyPaketTimer/CountxDP_CLR(16) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uEarlyPaketTimer/CountxDP17: FTCPE port map (uEarlyPaketTimer/CountxDP(17),uEarlyPaketTimer/CountxDP_T(17),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(17),'0','1');
uEarlyPaketTimer/CountxDP_T(17) <= ((NOT MonitorAddressxD(12).COMB AND 
	uEarlyPaketTimer/CountxDP(17))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND MonitorAddressxD(12).COMB AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(8) AND uEarlyPaketTimer/CountxDP(9) AND 
	uEarlyPaketTimer/CountxDP(11) AND uEarlyPaketTimer/CountxDP(12) AND 
	uEarlyPaketTimer/CountxDP(13) AND uEarlyPaketTimer/CountxDP(14) AND 
	uEarlyPaketTimer/CountxDP(15) AND uEarlyPaketTimer/CountxDP(16)));
uEarlyPaketTimer/CountxDP_CLR(17) <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_uEarlyPaketTimer/CountxDP18: FDCPE port map (uEarlyPaketTimer/CountxDP(18),uEarlyPaketTimer/CountxDP_D(18),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(18),'0','1');
uEarlyPaketTimer/CountxDP_D(18) <= ((uEarlyPaketTimer/CountxDP(18) AND 
	NOT MonitorAddressxD(3).COMB AND NOT N_PZ_1095)
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT MonitorAddressxD(3).COMB AND NOT N_PZ_1095 AND uEarlyPaketTimer/CountxDP(0) AND 
	uEarlyPaketTimer/CountxDP(10) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(8) AND uEarlyPaketTimer/CountxDP(9) AND 
	uEarlyPaketTimer/CountxDP(11) AND uEarlyPaketTimer/CountxDP(12) AND 
	uEarlyPaketTimer/CountxDP(13) AND uEarlyPaketTimer/CountxDP(14) AND 
	uEarlyPaketTimer/CountxDP(15) AND uEarlyPaketTimer/CountxDP(16) AND 
	uEarlyPaketTimer/CountxDP(17)));
uEarlyPaketTimer/CountxDP_CLR(18) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uEventCounter/CountxDP0: FTCPE port map (uEventCounter/CountxDP(0),uEventCounter/CountxDP_T(0),ClockxCI,uEventCounter/CountxDP_CLR(0),'0','1');
uEventCounter/CountxDP_T(0) <= ((MonitorAddressxD(3).COMB AND 
	uEventCounter/CountxDP(0))
	OR (NOT N_PZ_1095 AND MonitorAddressxD(13).COMB));
uEventCounter/CountxDP_CLR(0) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uEventCounter/CountxDP1: FTCPE port map (uEventCounter/CountxDP(1),uEventCounter/CountxDP_T(1),ClockxCI,uEventCounter/CountxDP_CLR(1),'0','1');
uEventCounter/CountxDP_T(1) <= ((MonitorAddressxD(3).COMB AND 
	uEventCounter/CountxDP(1))
	OR (uEventCounter/CountxDP(0) AND 
	MonitorAddressxD(13).COMB));
uEventCounter/CountxDP_CLR(1) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uEventCounter/CountxDP2: FTCPE port map (uEventCounter/CountxDP(2),uEventCounter/CountxDP_T(2),ClockxCI,uEventCounter/CountxDP_CLR(2),'0','1');
uEventCounter/CountxDP_T(2) <= ((MonitorAddressxD(3).COMB AND 
	uEventCounter/CountxDP(2))
	OR (uEventCounter/CountxDP(0) AND 
	MonitorAddressxD(13).COMB AND uEventCounter/CountxDP(1)));
uEventCounter/CountxDP_CLR(2) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uEventCounter/CountxDP3: FTCPE port map (uEventCounter/CountxDP(3),uEventCounter/CountxDP_T(3),ClockxCI,uEventCounter/CountxDP_CLR(3),'0','1');
uEventCounter/CountxDP_T(3) <= ((MonitorAddressxD(3).COMB AND 
	uEventCounter/CountxDP(3))
	OR (uEventCounter/CountxDP(0) AND 
	MonitorAddressxD(13).COMB AND uEventCounter/CountxDP(1) AND 
	uEventCounter/CountxDP(2)));
uEventCounter/CountxDP_CLR(3) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uEventCounter/CountxDP4: FTCPE port map (uEventCounter/CountxDP(4),uEventCounter/CountxDP_T(4),ClockxCI,uEventCounter/CountxDP_CLR(4),'0','1');
uEventCounter/CountxDP_T(4) <= ((MonitorAddressxD(3).COMB AND 
	uEventCounter/CountxDP(4))
	OR (uEventCounter/CountxDP(0) AND 
	MonitorAddressxD(13).COMB AND uEventCounter/CountxDP(1) AND 
	uEventCounter/CountxDP(2) AND uEventCounter/CountxDP(3)));
uEventCounter/CountxDP_CLR(4) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uEventCounter/CountxDP5: FTCPE port map (uEventCounter/CountxDP(5),uEventCounter/CountxDP_T(5),ClockxCI,uEventCounter/CountxDP_CLR(5),'0','1');
uEventCounter/CountxDP_T(5) <= ((MonitorAddressxD(3).COMB AND 
	uEventCounter/CountxDP(5))
	OR (uEventCounter/CountxDP(0) AND 
	MonitorAddressxD(13).COMB AND uEventCounter/CountxDP(1) AND 
	uEventCounter/CountxDP(2) AND uEventCounter/CountxDP(3) AND 
	uEventCounter/CountxDP(4)));
uEventCounter/CountxDP_CLR(5) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uEventCounter/CountxDP6: FTCPE port map (uEventCounter/CountxDP(6),uEventCounter/CountxDP_T(6),ClockxCI,uEventCounter/CountxDP_CLR(6),'0','1');
uEventCounter/CountxDP_T(6) <= ((MonitorAddressxD(3).COMB AND 
	uEventCounter/CountxDP(6))
	OR (uEventCounter/CountxDP(0) AND 
	MonitorAddressxD(13).COMB AND uEventCounter/CountxDP(1) AND 
	uEventCounter/CountxDP(2) AND uEventCounter/CountxDP(3) AND 
	uEventCounter/CountxDP(4) AND uEventCounter/CountxDP(5)));
uEventCounter/CountxDP_CLR(6) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uEventCounter/CountxDP7: FTCPE port map (uEventCounter/CountxDP(7),uEventCounter/CountxDP_T(7),ClockxCI,uEventCounter/CountxDP_CLR(7),'0','1');
uEventCounter/CountxDP_T(7) <= ((N_PZ_1095)
	OR (MonitorAddressxD(3).COMB AND 
	uEventCounter/CountxDP(7))
	OR (uEventCounter/CountxDP(0) AND 
	MonitorAddressxD(13).COMB AND uEventCounter/CountxDP(1) AND 
	uEventCounter/CountxDP(2) AND uEventCounter/CountxDP(3) AND 
	uEventCounter/CountxDP(4) AND uEventCounter/CountxDP(5) AND 
	uEventCounter/CountxDP(6)));
uEventCounter/CountxDP_CLR(7) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uFifoStateMachine/StatexDP_FFd1: FTCPE port map (uFifoStateMachine/StatexDP_FFd1,uFifoStateMachine/StatexDP_FFd1_T,ClockxCI,uFifoStateMachine/StatexDP_FFd1_CLR,'0','1');
uFifoStateMachine/StatexDP_FFd1_T <= ((uFifoStateMachine/StatexDP_FFd3)
	OR (NOT uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd2)
	OR (FifoInFullxSBI AND NOT uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/TimestampOverflowxDP AND NOT uFifoStateMachine/TimestampResetxDP AND 
	NOT uEarlyPaketTimer/CountxDP(18) AND EventReady)
	OR (FifoInFullxSBI AND NOT uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/TimestampOverflowxDP AND NOT uFifoStateMachine/TimestampResetxDP AND N_PZ_1095 AND 
	EventReady));
uFifoStateMachine/StatexDP_FFd1_CLR <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_uFifoStateMachine/StatexDP_FFd2: FDCPE port map (uFifoStateMachine/StatexDP_FFd2,uFifoStateMachine/StatexDP_FFd2_D,ClockxCI,uFifoStateMachine/StatexDP_FFd2_CLR,'0','1');
uFifoStateMachine/StatexDP_FFd2_D <= NOT (((uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd3)
	OR (NOT uFifoStateMachine/StatexDP_FFd2 AND 
	uFifoStateMachine/StatexDP_FFd3)
	OR (NOT FifoInFullxSBI AND NOT uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2)
	OR (NOT uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/TimestampOverflowxDP AND 
	NOT uFifoStateMachine/TimestampResetxDP)
	OR (NOT uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND uEarlyPaketTimer/CountxDP(18) AND NOT N_PZ_1095)));
uFifoStateMachine/StatexDP_FFd2_CLR <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_uFifoStateMachine/StatexDP_FFd3: FDCPE port map (uFifoStateMachine/StatexDP_FFd3,uFifoStateMachine/StatexDP_FFd3_D,ClockxCI,uFifoStateMachine/StatexDP_FFd3_CLR,'0','1');
uFifoStateMachine/StatexDP_FFd3_D <= ((uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3)
	OR (NOT uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND uFifoStateMachine/StatexDP_FFd3)
	OR (FifoInFullxSBI AND NOT uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/TimestampOverflowxDP AND 
	uFifoStateMachine/TimestampResetxDP)
	OR (FifoInFullxSBI AND NOT uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND uEarlyPaketTimer/CountxDP(18) AND NOT N_PZ_1095));
uFifoStateMachine/StatexDP_FFd3_CLR <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_uFifoStateMachine/TimestampOverflowxDP: FDCPE port map (uFifoStateMachine/TimestampOverflowxDP,uFifoStateMachine/TimestampOverflowxDP_D,ClockxCI,uFifoStateMachine/TimestampOverflowxDP_CLR,'0','1');
uFifoStateMachine/TimestampOverflowxDP_D <= NOT (((NOT uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3)
	OR (NOT uFifoStateMachine/TimestampOverflowxDP AND 
	uTimestampCounter/MSbDelayedxDP AND uTimestampCounter/CountxDP_0_14)
	OR (NOT uFifoStateMachine/TimestampOverflowxDP AND 
	NOT uTimestampCounter/MSbDelayedxDP AND NOT uTimestampCounter/CountxDP_0_14)));
uFifoStateMachine/TimestampOverflowxDP_CLR <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_uFifoStateMachine/TimestampResetxDP: FDCPE port map (uFifoStateMachine/TimestampResetxDP,uFifoStateMachine/TimestampResetxDP_D,ClockxCI,uFifoStateMachine/TimestampResetxDP_CLR,'0','1');
uFifoStateMachine/TimestampResetxDP_D <= NOT (((MonitorAddressxD(7).COMB AND 
	NOT uFifoStateMachine/TimestampResetxDP)
	OR (NOT uFifoStateMachine/StatexDP_FFd1 AND 
	uFifoStateMachine/StatexDP_FFd2 AND uFifoStateMachine/StatexDP_FFd3)));
uFifoStateMachine/TimestampResetxDP_CLR <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_uMergerStateMachine/r.State_FFd1: FDCPE port map (uMergerStateMachine/r.State_FFd1,uMergerStateMachine/r.State_FFd1_D,ClockxCI,uMergerStateMachine/r.State_FFd1_CLR,'0','1');
uMergerStateMachine/r.State_FFd1_D <= ((MonitorEventReadyxS(0) AND NOT MonitorEventReadyxS(1) AND 
	NOT uMergerStateMachine/r.State_FFd2 AND NOT uMergerStateMachine/r.State_FFd1)
	OR (MonitorSelect AND MonitorEventReadyxS(1) AND 
	NOT uMergerStateMachine/r.State_FFd2 AND NOT uMergerStateMachine/r.State_FFd1));
uMergerStateMachine/r.State_FFd1_CLR <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_uMergerStateMachine/r.State_FFd2: FDCPE port map (uMergerStateMachine/r.State_FFd2,uMergerStateMachine/r.State_FFd2_D,ClockxCI,uMergerStateMachine/r.State_FFd2_CLR,'0','1');
uMergerStateMachine/r.State_FFd2_D <= NOT (((MonitorSelect AND NOT uMergerStateMachine/r.State_FFd2 AND 
	NOT uMergerStateMachine/r.State_FFd1)
	OR (NOT MonitorEventReadyxS(1) AND 
	NOT uMergerStateMachine/r.State_FFd2 AND NOT uMergerStateMachine/r.State_FFd1)
	OR (uFifoStateMachine/StatexDP_FFd1 AND 
	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	uMergerStateMachine/r.State_FFd2 AND NOT uMergerStateMachine/r.State_FFd1)));
uMergerStateMachine/r.State_FFd2_CLR <= (NOT ResetxRBI AND N_PZ_1155);

FDDCPE_uMonitorStateMachine/AERMonitorREQxSBN: FDDCPE port map (uMonitorStateMachine/AERMonitorREQxSBN,AERMonitorREQxABI,ClockxCI,'0','0','1');

FDDCPE_uMonitorStateMachine/AERREQxSB: FDDCPE port map (uMonitorStateMachine/AERREQxSB,uMonitorStateMachine/AERMonitorREQxSBN,ClockxCI,'0','0','1');

FTCPE_uMonitorStateMachine/MissedEventsxDP0: FTCPE port map (uMonitorStateMachine/MissedEventsxDP(0),uMonitorStateMachine/MissedEventsxDP_T(0),ClockxCI,uMonitorStateMachine/MissedEventsxDP_CLR(0),'0','1');
uMonitorStateMachine/MissedEventsxDP_T(0) <= (uMonitorStateMachine/StatexDP_FFd1 AND 
	NOT FifoInFullxSBI AND NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/AERREQxSB);
uMonitorStateMachine/MissedEventsxDP_CLR(0) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uMonitorStateMachine/MissedEventsxDP1: FTCPE port map (uMonitorStateMachine/MissedEventsxDP(1),uMonitorStateMachine/MissedEventsxDP_T(1),ClockxCI,uMonitorStateMachine/MissedEventsxDP_CLR(1),'0','1');
uMonitorStateMachine/MissedEventsxDP_T(1) <= (uMonitorStateMachine/StatexDP_FFd1 AND 
	NOT FifoInFullxSBI AND NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/AERREQxSB AND 
	uMonitorStateMachine/MissedEventsxDP(0));
uMonitorStateMachine/MissedEventsxDP_CLR(1) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uMonitorStateMachine/MissedEventsxDP2: FTCPE port map (uMonitorStateMachine/MissedEventsxDP(2),uMonitorStateMachine/MissedEventsxDP_T(2),ClockxCI,uMonitorStateMachine/MissedEventsxDP_CLR(2),'0','1');
uMonitorStateMachine/MissedEventsxDP_T(2) <= (uMonitorStateMachine/StatexDP_FFd1 AND 
	NOT FifoInFullxSBI AND NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/AERREQxSB AND 
	uMonitorStateMachine/MissedEventsxDP(0) AND uMonitorStateMachine/MissedEventsxDP(1));
uMonitorStateMachine/MissedEventsxDP_CLR(2) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uMonitorStateMachine/StatexDP_FFd1: FTCPE port map (uMonitorStateMachine/StatexDP_FFd1,uMonitorStateMachine/StatexDP_FFd1_T,ClockxCI,uMonitorStateMachine/StatexDP_FFd1_CLR,'0','1');
uMonitorStateMachine/StatexDP_FFd1_T <= ((uMonitorStateMachine/StatexDP_FFd1 AND 
	FifoInFullxSBI AND NOT uMonitorStateMachine/StatexDP_FFd3)
	OR (NOT uMonitorStateMachine/StatexDP_FFd1 AND 
	NOT FifoInFullxSBI AND uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2 AND uMonitorStateMachine/AERREQxSB));
uMonitorStateMachine/StatexDP_FFd1_CLR <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uMonitorStateMachine/StatexDP_FFd2: FTCPE port map (uMonitorStateMachine/StatexDP_FFd2,uMonitorStateMachine/StatexDP_FFd2_T,ClockxCI,uMonitorStateMachine/StatexDP_FFd2_CLR,'0','1');
uMonitorStateMachine/StatexDP_FFd2_T <= ((uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2 AND uMonitorStateMachine/AERREQxSB)
	OR (NOT uMonitorStateMachine/StatexDP_FFd1 AND 
	uMonitorStateMachine/StatexDP_FFd3 AND NOT uMonitorStateMachine/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine/AERREQxSB AND NOT MonitorEventReadyxS(0) AND MonitorAddressxD(4).COMB));
uMonitorStateMachine/StatexDP_FFd2_CLR <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uMonitorStateMachine/StatexDP_FFd3: FTCPE port map (uMonitorStateMachine/StatexDP_FFd3,uMonitorStateMachine/StatexDP_FFd3_T,ClockxCI,uMonitorStateMachine/StatexDP_FFd3_CLR,'0','1');
uMonitorStateMachine/StatexDP_FFd3_T <= NOT (uMonitorStateMachine/StatexDP_FFd3
	XOR ((NOT uMonitorStateMachine/StatexDP_FFd1 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT MonitorAddressxD(4).COMB)
	OR (uMonitorStateMachine/StatexDP_FFd1 AND 
	NOT FifoInFullxSBI AND NOT uMonitorStateMachine/StatexDP_FFd2 AND 
	uMonitorStateMachine/AERREQxSB)
	OR (uMonitorStateMachine/StatexDP_FFd1 AND 
	uMonitorStateMachine/StatexDP_FFd3 AND NOT uMonitorStateMachine/StatexDP_FFd2 AND 
	uMonitorStateMachine/AERREQxSB)
	OR (NOT FifoInFullxSBI AND 
	uMonitorStateMachine/StatexDP_FFd3 AND uMonitorStateMachine/StatexDP_FFd2 AND 
	uMonitorStateMachine/AERREQxSB)
	OR (NOT uMonitorStateMachine/StatexDP_FFd1 AND 
	uMonitorStateMachine/StatexDP_FFd3 AND NOT uMonitorStateMachine/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine/AERREQxSB AND NOT MonitorEventReadyxS(0))));
uMonitorStateMachine/StatexDP_FFd3_CLR <= (NOT ResetxRBI AND N_PZ_1155);

FDDCPE_uMonitorStateMachine2/AERMonitorREQxSBN: FDDCPE port map (uMonitorStateMachine2/AERMonitorREQxSBN,AERMonitorREQxABI2,ClockxCI,'0','0','1');

FDDCPE_uMonitorStateMachine2/AERREQxSB: FDDCPE port map (uMonitorStateMachine2/AERREQxSB,uMonitorStateMachine2/AERMonitorREQxSBN,ClockxCI,'0','0','1');

FTCPE_uMonitorStateMachine2/MissedEventsxDP0: FTCPE port map (uMonitorStateMachine2/MissedEventsxDP(0),uMonitorStateMachine2/MissedEventsxDP_T(0),ClockxCI,uMonitorStateMachine2/MissedEventsxDP_CLR(0),'0','1');
uMonitorStateMachine2/MissedEventsxDP_T(0) <= (NOT FifoInFullxSBI AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd3 AND 
	uMonitorStateMachine2/StatexDP_FFd1 AND NOT uMonitorStateMachine2/AERREQxSB);
uMonitorStateMachine2/MissedEventsxDP_CLR(0) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uMonitorStateMachine2/MissedEventsxDP1: FTCPE port map (uMonitorStateMachine2/MissedEventsxDP(1),uMonitorStateMachine2/MissedEventsxDP_T(1),ClockxCI,uMonitorStateMachine2/MissedEventsxDP_CLR(1),'0','1');
uMonitorStateMachine2/MissedEventsxDP_T(1) <= (NOT FifoInFullxSBI AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd3 AND 
	uMonitorStateMachine2/StatexDP_FFd1 AND NOT uMonitorStateMachine2/AERREQxSB AND 
	uMonitorStateMachine2/MissedEventsxDP(0));
uMonitorStateMachine2/MissedEventsxDP_CLR(1) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uMonitorStateMachine2/MissedEventsxDP2: FTCPE port map (uMonitorStateMachine2/MissedEventsxDP(2),uMonitorStateMachine2/MissedEventsxDP_T(2),ClockxCI,uMonitorStateMachine2/MissedEventsxDP_CLR(2),'0','1');
uMonitorStateMachine2/MissedEventsxDP_T(2) <= (NOT FifoInFullxSBI AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd3 AND 
	uMonitorStateMachine2/StatexDP_FFd1 AND NOT uMonitorStateMachine2/AERREQxSB AND 
	uMonitorStateMachine2/MissedEventsxDP(0) AND uMonitorStateMachine2/MissedEventsxDP(1));
uMonitorStateMachine2/MissedEventsxDP_CLR(2) <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uMonitorStateMachine2/StatexDP_FFd1: FTCPE port map (uMonitorStateMachine2/StatexDP_FFd1,uMonitorStateMachine2/StatexDP_FFd1_T,ClockxCI,uMonitorStateMachine2/StatexDP_FFd1_CLR,'0','1');
uMonitorStateMachine2/StatexDP_FFd1_T <= ((FifoInFullxSBI AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3 AND uMonitorStateMachine2/StatexDP_FFd1)
	OR (NOT FifoInFullxSBI AND 
	uMonitorStateMachine2/StatexDP_FFd2 AND uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd1 AND uMonitorStateMachine2/AERREQxSB));
uMonitorStateMachine2/StatexDP_FFd1_CLR <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uMonitorStateMachine2/StatexDP_FFd2: FTCPE port map (uMonitorStateMachine2/StatexDP_FFd2,uMonitorStateMachine2/StatexDP_FFd2_T,ClockxCI,uMonitorStateMachine2/StatexDP_FFd2_CLR,'0','1');
uMonitorStateMachine2/StatexDP_FFd2_T <= ((uMonitorStateMachine2/StatexDP_FFd2 AND 
	uMonitorStateMachine2/StatexDP_FFd3 AND uMonitorStateMachine2/AERREQxSB)
	OR (NOT MonitorEventReadyxS(1) AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd1 AND NOT uMonitorStateMachine2/AERREQxSB AND 
	MonitorAddressxD(4).COMB));
uMonitorStateMachine2/StatexDP_FFd2_CLR <= (NOT ResetxRBI AND N_PZ_1155);

FTCPE_uMonitorStateMachine2/StatexDP_FFd3: FTCPE port map (uMonitorStateMachine2/StatexDP_FFd3,uMonitorStateMachine2/StatexDP_FFd3_T,ClockxCI,uMonitorStateMachine2/StatexDP_FFd3_CLR,'0','1');
uMonitorStateMachine2/StatexDP_FFd3_T <= NOT (uMonitorStateMachine2/StatexDP_FFd3
	XOR ((NOT uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd1 AND NOT MonitorAddressxD(4).COMB)
	OR (NOT FifoInFullxSBI AND 
	uMonitorStateMachine2/StatexDP_FFd2 AND uMonitorStateMachine2/StatexDP_FFd3 AND 
	uMonitorStateMachine2/AERREQxSB)
	OR (NOT FifoInFullxSBI AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND uMonitorStateMachine2/StatexDP_FFd1 AND 
	uMonitorStateMachine2/AERREQxSB)
	OR (NOT uMonitorStateMachine2/StatexDP_FFd2 AND 
	uMonitorStateMachine2/StatexDP_FFd3 AND uMonitorStateMachine2/StatexDP_FFd1 AND 
	uMonitorStateMachine2/AERREQxSB)
	OR (NOT MonitorEventReadyxS(1) AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd1 AND NOT uMonitorStateMachine2/AERREQxSB)));
uMonitorStateMachine2/StatexDP_FFd3_CLR <= (NOT ResetxRBI AND N_PZ_1155);

FDCPE_uSynchStateMachine/DividerxDP0: FDCPE port map (uSynchStateMachine/DividerxDP(0),uSynchStateMachine/DividerxDP_D(0),ClockxCI,'0','0','1');
uSynchStateMachine/DividerxDP_D(0) <= ((uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/SyncInxS AND uSynchStateMachine/StatexDP_FFd1 AND 
	NOT uSynchStateMachine/DividerxDP(0))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/StatexDP_FFd1 AND 
	uSynchStateMachine/DividerxDP(0))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND NOT uSynchStateMachine/StatexDP_FFd1 AND 
	MonitorAddressxD(11).COMB AND MonitorAddressxD(6).COMB)
	OR (uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd1 AND NOT uSynchStateMachine/DividerxDP(2) AND 
	NOT uSynchStateMachine/DividerxDP(3) AND NOT uSynchStateMachine/DividerxDP(4) AND 
	MonitorAddressxD(11).COMB)
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND NOT uSynchStateMachine/StatexDP_FFd1 AND 
	NOT uSynchStateMachine/DividerxDP(2) AND NOT uSynchStateMachine/DividerxDP(0) AND 
	MonitorAddressxD(6).COMB)
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS AND uSynchStateMachine/StatexDP_FFd2 AND 
	NOT HostResetTimestampxSI AND NOT uSynchStateMachine/StatexDP_FFd1 AND 
	NOT TimestampTickxSI AND NOT uSynchStateMachine/DividerxDP(3) AND 
	NOT uSynchStateMachine/DividerxDP(0))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS AND uSynchStateMachine/StatexDP_FFd2 AND 
	NOT HostResetTimestampxSI AND NOT uSynchStateMachine/StatexDP_FFd1 AND 
	NOT TimestampTickxSI AND NOT uSynchStateMachine/DividerxDP(4) AND 
	NOT uSynchStateMachine/DividerxDP(0))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS AND NOT uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd1 AND NOT uSynchStateMachine/DividerxDP(2) AND 
	NOT uSynchStateMachine/DividerxDP(3) AND NOT uSynchStateMachine/DividerxDP(4) AND 
	NOT uSynchStateMachine/DividerxDP(0))
	OR (NOT ResetxRBI AND N_PZ_1155 AND 
	NOT uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/SyncInxS AND 
	uSynchStateMachine/StatexDP_FFd2 AND NOT uSynchStateMachine/StatexDP_FFd1 AND 
	NOT TimestampTickxSI AND NOT uSynchStateMachine/DividerxDP(3) AND 
	NOT uSynchStateMachine/DividerxDP(0))
	OR (NOT ResetxRBI AND N_PZ_1155 AND 
	NOT uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/SyncInxS AND 
	uSynchStateMachine/StatexDP_FFd2 AND NOT uSynchStateMachine/StatexDP_FFd1 AND 
	NOT TimestampTickxSI AND NOT uSynchStateMachine/DividerxDP(4) AND 
	NOT uSynchStateMachine/DividerxDP(0)));

FDCPE_uSynchStateMachine/DividerxDP1: FDCPE port map (uSynchStateMachine/DividerxDP(1),uSynchStateMachine/DividerxDP_D(1),ClockxCI,'0','0','1');
uSynchStateMachine/DividerxDP_D(1) <= NOT (((MonitorAddressxD(5).COMB)
	OR (MonitorAddressxD(11).COMB)
	OR (uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/StatexDP_FFd1)
	OR (NOT uSynchStateMachine/StatexDP_FFd2 AND 
	NOT MonitorAddressxD(7).COMB)
	OR (NOT uSynchStateMachine/StatexDP_FFd1 AND 
	NOT MonitorAddressxD(6).COMB)
	OR (uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS AND uSynchStateMachine/DividerxDP(1))
	OR (uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS AND uSynchStateMachine/DividerxDP(2))
	OR (uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS AND uSynchStateMachine/DividerxDP(3))
	OR (uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS AND uSynchStateMachine/DividerxDP(4))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/SyncInxS AND NOT uSynchStateMachine/StatexDP_FFd2)
	OR (NOT uSynchStateMachine/StatexDP_FFd1 AND 
	uSynchStateMachine/DividerxDP(2) AND TimestampTickxSI)
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/StatexDP_FFd1 AND 
	NOT uSynchStateMachine/DividerxDP(1))
	OR (NOT uSynchStateMachine/StatexDP_FFd1 AND 
	uSynchStateMachine/DividerxDP(2) AND uSynchStateMachine/DividerxDP(3) AND 
	uSynchStateMachine/DividerxDP(4))));

FDCPE_uSynchStateMachine/DividerxDP2: FDCPE port map (uSynchStateMachine/DividerxDP(2),uSynchStateMachine/DividerxDP_D(2),ClockxCI,'0','0','1');
uSynchStateMachine/DividerxDP_D(2) <= NOT (((NOT MonitorAddressxD(9).COMB)
	OR (NOT uSynchStateMachine/StatexDP_FFd1 AND 
	MonitorAddressxD(10).COMB)
	OR (uSynchStateMachine/DividerxDP(2) AND 
	MonitorAddressxD(5).COMB)
	OR (NOT uSynchStateMachine/DividerxDP(2) AND 
	NOT MonitorAddressxD(5).COMB)));

FTCPE_uSynchStateMachine/DividerxDP3: FTCPE port map (uSynchStateMachine/DividerxDP(3),uSynchStateMachine/DividerxDP_T(3),ClockxCI,'0','0','1');
uSynchStateMachine/DividerxDP_T(3) <= ((NOT MonitorAddressxD(9).COMB AND 
	uSynchStateMachine/DividerxDP(3))
	OR (NOT uSynchStateMachine/StatexDP_FFd1 AND 
	TimestampTickxSI AND uSynchStateMachine/DividerxDP(3))
	OR (uSynchStateMachine/StatexDP_FFd1 AND 
	uSynchStateMachine/DividerxDP(2) AND MonitorAddressxD(5).COMB AND 
	MonitorAddressxD(9).COMB)
	OR (uSynchStateMachine/DividerxDP(2) AND 
	MonitorAddressxD(5).COMB AND MonitorAddressxD(9).COMB AND NOT TimestampTickxSI)
	OR (NOT uSynchStateMachine/StatexDP_FFd1 AND 
	uSynchStateMachine/DividerxDP(2) AND uSynchStateMachine/DividerxDP(3) AND 
	uSynchStateMachine/DividerxDP(4) AND NOT MonitorAddressxD(11).COMB));

FTCPE_uSynchStateMachine/DividerxDP4: FTCPE port map (uSynchStateMachine/DividerxDP(4),uSynchStateMachine/DividerxDP_T(4),ClockxCI,'0','0','1');
uSynchStateMachine/DividerxDP_T(4) <= ((NOT MonitorAddressxD(9).COMB AND 
	uSynchStateMachine/DividerxDP(4))
	OR (NOT uSynchStateMachine/StatexDP_FFd1 AND 
	TimestampTickxSI AND uSynchStateMachine/DividerxDP(4))
	OR (NOT uSynchStateMachine/StatexDP_FFd1 AND 
	uSynchStateMachine/DividerxDP(2) AND uSynchStateMachine/DividerxDP(3) AND 
	uSynchStateMachine/DividerxDP(4) AND NOT MonitorAddressxD(11).COMB)
	OR (uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/DividerxDP(1) AND uSynchStateMachine/DividerxDP(2) AND 
	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
	uSynchStateMachine/DividerxDP(0))
	OR (uSynchStateMachine/StatexDP_FFd1 AND 
	uSynchStateMachine/DividerxDP(2) AND MonitorAddressxD(5).COMB AND 
	MonitorAddressxD(9).COMB AND uSynchStateMachine/DividerxDP(3) AND 
	NOT uSynchStateMachine/DividerxDP(4))
	OR (uSynchStateMachine/DividerxDP(2) AND 
	MonitorAddressxD(5).COMB AND MonitorAddressxD(9).COMB AND NOT TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(3) AND NOT uSynchStateMachine/DividerxDP(4)));

FDCPE_uSynchStateMachine/StatexDP_FFd1: FDCPE port map (uSynchStateMachine/StatexDP_FFd1,uSynchStateMachine/StatexDP_FFd1_D,ClockxCI,'0','0','1');
uSynchStateMachine/StatexDP_FFd1_D <= ((uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/SyncInxS AND uSynchStateMachine/StatexDP_FFd1)
	OR (uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS AND NOT uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd1)
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS AND NOT uSynchStateMachine/StatexDP_FFd2 AND 
	MonitorAddressxD(7).COMB)
	OR (ResetxRBI AND NOT uSynchStateMachine/SyncInxS AND 
	HostResetTimestampxSI AND NOT uSynchStateMachine/StatexDP_FFd1 AND 
	MonitorAddressxD(7).COMB)
	OR (NOT N_PZ_1155 AND NOT uSynchStateMachine/SyncInxS AND 
	HostResetTimestampxSI AND NOT uSynchStateMachine/StatexDP_FFd1 AND 
	MonitorAddressxD(7).COMB)
	OR (uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd1 AND NOT uSynchStateMachine/DividerxDP(1) AND 
	NOT uSynchStateMachine/DividerxDP(2) AND NOT uSynchStateMachine/DividerxDP(3) AND 
	NOT uSynchStateMachine/DividerxDP(4)));

FDCPE_uSynchStateMachine/StatexDP_FFd2: FDCPE port map (uSynchStateMachine/StatexDP_FFd2,uSynchStateMachine/StatexDP_FFd2_D,ClockxCI,'0','0','1');
uSynchStateMachine/StatexDP_FFd2_D <= NOT (((uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/StatexDP_FFd1)
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/StatexDP_FFd1)
	OR (uSynchStateMachine/SyncInxS AND 
	NOT uSynchStateMachine/StatexDP_FFd2 AND NOT uSynchStateMachine/StatexDP_FFd1)
	OR (NOT ResetxRBI AND N_PZ_1155 AND 
	NOT uSynchStateMachine/SyncInxS AND NOT uSynchStateMachine/StatexDP_FFd1)
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS AND uSynchStateMachine/StatexDP_FFd2 AND 
	HostResetTimestampxSI)
	OR (NOT uSynchStateMachine/SyncInxS AND 
	uSynchStateMachine/StatexDP_FFd1 AND NOT uSynchStateMachine/DividerxDP(1) AND 
	NOT uSynchStateMachine/DividerxDP(2) AND NOT uSynchStateMachine/DividerxDP(3) AND 
	NOT uSynchStateMachine/DividerxDP(4))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS AND uSynchStateMachine/StatexDP_FFd1 AND 
	NOT uSynchStateMachine/DividerxDP(2) AND NOT uSynchStateMachine/DividerxDP(3) AND 
	NOT uSynchStateMachine/DividerxDP(4) AND NOT uSynchStateMachine/DividerxDP(0))));

FDCPE_uSynchStateMachine/StatexDP_FFd3: FDCPE port map (uSynchStateMachine/StatexDP_FFd3,uSynchStateMachine/StatexDP_FFd3_D,ClockxCI,'0','0','1');
uSynchStateMachine/StatexDP_FFd3_D <= NOT (((NOT uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS AND NOT uSynchStateMachine/StatexDP_FFd2)
	OR (NOT uSynchStateMachine/SyncInxS AND 
	uSynchStateMachine/StatexDP_FFd2 AND NOT uSynchStateMachine/StatexDP_FFd1)
	OR (uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/SyncInxS AND NOT uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd1)));

FDDCPE_uSynchStateMachine/SyncInxSN: FDDCPE port map (uSynchStateMachine/SyncInxSN,SyncInxAI,ClockxCI,'0','0','1');

FDDCPE_uSynchStateMachine/SyncInxS: FDDCPE port map (uSynchStateMachine/SyncInxS,uSynchStateMachine/SyncInxSN,ClockxCI,'0','0','1');

FTCPE_uTimestampCounter/CountxDP_0_14: FTCPE port map (uTimestampCounter/CountxDP_0_14,uTimestampCounter/CountxDP_0_14_T,ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
uTimestampCounter/CountxDP_0_14_T <= ((uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9) AND 
	ActualTimestampxD(11) AND ActualTimestampxD(12) AND ActualTimestampxD(13))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(3) AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9) AND 
	ActualTimestampxD(11) AND ActualTimestampxD(12) AND ActualTimestampxD(13))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
	uSynchStateMachine/DividerxDP(4) AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9) AND 
	ActualTimestampxD(11) AND ActualTimestampxD(12) AND ActualTimestampxD(13))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND 
	ActualTimestampxD(10) AND ActualTimestampxD(1) AND ActualTimestampxD(2) AND 
	ActualTimestampxD(3) AND ActualTimestampxD(4) AND ActualTimestampxD(5) AND 
	ActualTimestampxD(6) AND ActualTimestampxD(7) AND ActualTimestampxD(8) AND 
	ActualTimestampxD(9) AND ActualTimestampxD(11) AND ActualTimestampxD(12) AND 
	ActualTimestampxD(13))
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
	NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9) AND 
	ActualTimestampxD(11) AND ActualTimestampxD(12) AND ActualTimestampxD(13)));

FDCPE_uTimestampCounter/MSbDelayedxDP: FDCPE port map (uTimestampCounter/MSbDelayedxDP,uTimestampCounter/CountxDP_0_14,ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC2C256-6-VQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13                XC2C256-6-VQ100               63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 FifoInFullxSBI                   51 VCCIO-3.3                     
  2 KPR                              52 AERMonitorAddressxDI2<10>     
  3 FifoDataxDIO<7>                  53 AERMonitorAddressxDI2<5>      
  4 FifoDataxDIO<6>                  54 AERMonitorAddressxDI2<11>     
  5 VCCAUX                           55 AERMonitorAddressxDI2<4>      
  6 FifoDataxDIO<5>                  56 AERMonitorAddressxDI2<12>     
  7 FifoDataxDIO<4>                  57 VCC                           
  8 FifoDataxDIO<3>                  58 AERMonitorAddressxDI2<3>      
  9 FifoDataxDIO<2>                  59 AERMonitorAddressxDI2<13>     
 10 FifoDataxDIO<1>                  60 AERMonitorAddressxDI2<2>      
 11 FifoDataxDIO<0>                  61 AERMonitorAddressxDI2<14>     
 12 FifoWritexEBO                    62 GND                           
 13 SyncInxAI                        63 AERMonitorAddressxDI2<1>      
 14 KPR                              64 KPR                           
 15 SynchOutxSO                      65 AERMonitorAddressxDI2<0>      
 16 KPR                              66 AERMonitorREQxABI2            
 17 KPR                              67 AERMonitorACKxSBO2            
 18 KPR                              68 FifoDataxDIO<15>              
 19 AERMonitorAddressxDI<8>          69 GND                           
 20 VCCIO-3.3                        70 FifoDataxDIO<14>              
 21 GND                              71 FifoDataxDIO<13>              
 22 AERMonitorAddressxDI<7>          72 FifoDataxDIO<12>              
 23 ClockxCI                         73 FifoReadxEBO                  
 24 AERMonitorAddressxDI<9>          74 LEDxSO                        
 25 GND                              75 GND                           
 26 VCC                              76 KPR                           
 27 AERMonitorAddressxDI<6>          77 KPR                           
 28 AERMonitorAddressxDI<10>         78 FifoDataxDIO<11>              
 29 AERMonitorAddressxDI<5>          79 FifoDataxDIO<10>              
 30 AERMonitorAddressxDI<11>         80 FifoDataxDIO<9>               
 31 GND                              81 FifoDataxDIO<8>               
 32 AERMonitorAddressxDI<4>          82 FifoPktEndxSBO                
 33 AERMonitorAddressxDI<12>         83 TDO                           
 34 AERMonitorAddressxDI<3>          84 GND                           
 35 AERMonitorAddressxDI<13>         85 FifoAddressxDO<1>             
 36 AERMonitorAddressxDI<2>          86 FifoAddressxDO<0>             
 37 AERMonitorAddressxDI<14>         87 FifoOutputEnablexEBO          
 38 VCCIO-3.3                        88 VCCIO-3.3                     
 39 AERMonitorAddressxDI<1>          89 Interrupt1xSB0                
 40 KPR                              90 Interrupt0xSB0                
 41 AERMonitorAddressxDI<0>          91 RunMonitorxSI                 
 42 AERMonitorREQxABI                92 HostResetTimestampxSI         
 43 AERMonitorACKxSBO                93 KPR                           
 44 AERMonitorAddressxDI2<8>         94 TimestampMasterxSO            
 45 TDI                              95 TimestampTickxSI              
 46 AERMonitorAddressxDI2<7>         96 TriggerModexSI                
 47 TMS                              97 KPR                           
 48 TCK                              98 VCCIO-3.3                     
 49 AERMonitorAddressxDI2<9>         99 ResetxRBI                     
 50 AERMonitorAddressxDI2<6>        100 GND                           


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c256-6-VQ100
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : KEEPER
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 28
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
