# bpTPU
WIP of a SystemVerilog implementation of a Google TPU-inspired systolic array accelerator on an FPGA (Urbana Board).