$date
  Thu Jan 27 01:23:48 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module ram_single_port_test_bench $end
$var reg 1 ! rw $end
$var reg 1 " enable $end
$var reg 4 # address[3:0] $end
$var reg 4 $ data[3:0] $end
$scope module dut $end
$var reg 1 % rw $end
$var reg 1 & enable $end
$var reg 4 ' address[3:0] $end
$var reg 4 ( data[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
1"
b0000 #
b0000 $
1%
1&
b0000 '
b0000 (
#15000000
b1100 $
b1100 (
#30000000
0!
0%
#45000000
1!
b1000 #
b0101 $
1%
b1000 '
b0101 (
#60000000
0!
0%
#75000000
b0000 #
bX10X $
b0000 '
bX10X (
#90000000
