#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x152e11510 .scope module, "DivisionTestbench" "DivisionTestbench" 2 1;
 .timescale 0 0;
v0x152e251b0_0 .var "clk", 0 0;
v0x152e25240_0 .net "qres", 31 0, L_0x152e25450;  1 drivers
v0x152e252d0_0 .net "rres", 31 0, L_0x152e25500;  1 drivers
v0x152e253a0_0 .var "s", 0 0;
S_0x152e14f90 .scope module, "divider" "Division" 2 19, 3 1 0, S_0x152e11510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "q";
    .port_info 5 /OUTPUT 32 "r";
L_0x152e25450 .functor BUFZ 32, v0x152e24c70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x152e25500 .functor BUFZ 32, v0x152e24f70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x148068010 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x152e13c90_0 .net "a", 31 0, L_0x148068010;  1 drivers
L_0x148068058 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x152e24a80_0 .net "b", 31 0, L_0x148068058;  1 drivers
v0x152e24b20_0 .net "clock", 0 0, v0x152e251b0_0;  1 drivers
v0x152e24bd0_0 .var "count", 31 0;
v0x152e24c70_0 .var "dit", 31 0;
v0x152e24d60_0 .var "div", 31 0;
v0x152e24e10_0 .net "q", 31 0, L_0x152e25450;  alias, 1 drivers
v0x152e24ec0_0 .net "r", 31 0, L_0x152e25500;  alias, 1 drivers
v0x152e24f70_0 .var "rem", 31 0;
v0x152e25080_0 .net "start", 0 0, v0x152e253a0_0;  1 drivers
E_0x152e13be0 .event posedge, v0x152e24b20_0;
    .scope S_0x152e14f90;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x152e24bd0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x152e14f90;
T_1 ;
    %wait E_0x152e13be0;
    %load/vec4 v0x152e25080_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x152e24a80_0;
    %assign/vec4 v0x152e24d60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x152e24f70_0, 0;
    %load/vec4 v0x152e13c90_0;
    %assign/vec4 v0x152e24c70_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x152e24bd0_0, 0;
T_1.0 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x152e24bd0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x152e24bd0_0;
    %cmpi/u 32, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x152e24bd0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x152e24bd0_0, 0;
    %load/vec4 v0x152e24f70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x152e24c70_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %load/vec4 v0x152e24a80_0;
    %cmp/u;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x152e24f70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x152e24c70_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %assign/vec4 v0x152e24f70_0, 0;
    %load/vec4 v0x152e24c70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x152e24c70_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x152e24f70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x152e24c70_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %load/vec4 v0x152e24d60_0;
    %sub;
    %assign/vec4 v0x152e24f70_0, 0;
    %load/vec4 v0x152e24c70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %addi 1, 0, 32;
    %assign/vec4 v0x152e24c70_0, 0;
T_1.5 ;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x152e11510;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152e253a0_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x152e253a0_0, 0;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152e253a0_0, 0;
    %delay 160, 0;
    %vpi_call 2 10 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x152e11510;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x152e251b0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152e251b0_0, 0;
    %delay 2, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x152e11510;
T_4 ;
    %vpi_call 2 32 "$dumpfile", "divsim.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars" {0 0 0};
    %delay 133, 0;
    %load/vec4 v0x152e25240_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x152e252d0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %vpi_call 2 36 "$display", "Simulation succeeded" {0 0 0};
    %jmp T_4.1;
T_4.0 ;
    %vpi_call 2 38 "$display", "Simulation failed" {0 0 0};
T_4.1 ;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "DivisionTestbench.v";
    "DivisionCircuit.v";
