#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Jun  3 00:53:32 2025
# Process ID: 28096
# Current directory: C:/Xilinx_Vitis/Projects/CompArch/Pipeline_Working
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17872 C:\Xilinx_Vitis\Projects\CompArch\Pipeline_Working\Pipeline_Working.xpr
# Log file: C:/Xilinx_Vitis/Projects/CompArch/Pipeline_Working/vivado.log
# Journal file: C:/Xilinx_Vitis/Projects/CompArch/Pipeline_Working\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx_Vitis/Projects/CompArch/Pipeline_Working/Pipeline_Working.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_Vitis/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1072.707 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx_Vitis/Projects/CompArch/Pipeline_Working/Pipeline_Working.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ProcessorPipelineTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx_Vitis/Projects/CompArch/Pipeline_Working/Pipeline_Working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ProcessorPipelineTB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx_Vitis/Projects/CompArch/Pipeline_Working/Pipeline_Working.sim/sim_1/behav/xsim'
"xelab -wto 6b60a250382b4fb5ad61d220af281733 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ProcessorPipelineTB_behav xil_defaultlib.ProcessorPipelineTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6b60a250382b4fb5ad61d220af281733 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ProcessorPipelineTB_behav xil_defaultlib.ProcessorPipelineTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'IF_ID_PC' [C:/Xilinx_Vitis/Projects/CompArch/Pipeline_Working/Pipeline_Working.srcs/sources_1/new/ProcessorPipeline.v:18]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx_Vitis/Projects/CompArch/Pipeline_Working/Pipeline_Working.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ProcessorPipelineTB_behav -key {Behavioral:sim_1:Functional:ProcessorPipelineTB} -tclbatch {ProcessorPipelineTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source ProcessorPipelineTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Vtime=                   0 value in Reg1=ffffffff,Reg4=ffffffff,Reg7=ffffffff,Reg9=xxxxxxxx, at memlocation 12=xx,13=xx,14=xx,15=xx
Vtime=               50000 value in Reg1=00090502,Reg4=ffffffff,Reg7=ffffffff,Reg9=xxxxxxxx, at memlocation 12=xx,13=xx,14=xx,15=xx
Vtime=               55000 value in Reg1=00090502,Reg4=ffffffff,Reg7=ffffffff,Reg9=xxxxxxxx, at memlocation 12=ff,13=ff,14=af,15=cf
Vtime=               60000 value in Reg1=00090502,Reg4=ffffafcf,Reg7=ffffffff,Reg9=xxxxxxxx, at memlocation 12=ff,13=ff,14=af,15=cf
Vtime=               80000 value in Reg1=00090502,Reg4=ffffafcf,Reg7=fff5713e,Reg9=xxxxxxxx, at memlocation 12=ff,13=ff,14=af,15=cf
Vtime=               90000 value in Reg1=00090502,Reg4=ffffafcf,Reg7=fff5713e,Reg9=fff6f8a3, at memlocation 12=ff,13=ff,14=af,15=cf
$finish called at time : 96 ns : File "C:/Xilinx_Vitis/Projects/CompArch/Pipeline_Working/Pipeline_Working.srcs/sim_1/new/ProcessorPipelineTB.v" Line 106
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1072.707 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ProcessorPipelineTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1072.707 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  3 00:54:51 2025...
