###############################################################
#  Generated by:      Cadence Encounter 14.25-s034_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Jul  1 21:50:29 2016
#  Design:            spc2
#  Command:           timeDesign -signoff -expandedViews -hold
###############################################################
Path 1: MET Hold Check with Pin out_reg[11]/CP 
Endpoint:   out_reg[11]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[12]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.003
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.133
  Arrival Time                  0.252
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.119 | 
     | out_reg[12]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |   -0.116 | 
     | out_reg[12]/Q  |   v   | out[12] | DFCX1_HV | 0.249 |   0.252 |    0.133 | 
     | out_reg[11]/D  |   v   | out[12] | DFCX1_HV | 0.000 |   0.252 |    0.133 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.119 | 
     | out_reg[11]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    0.122 | 
     +------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.003
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.131
  Arrival Time                  0.251
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.120 | 
     | count_reg[4]/CP |   ^   | Clk      | DFPX3_HV  | 0.003 |   0.003 |   -0.117 | 
     | count_reg[4]/Q  |   ^   | count[4] | DFPX3_HV  | 0.211 |   0.214 |    0.094 | 
     | g139/A          |   ^   | count[4] | XOR2X1_HV | 0.000 |   0.214 |    0.094 | 
     | g139/Q          |   v   | n_7      | XOR2X1_HV | 0.037 |   0.251 |    0.131 | 
     | count_reg[4]/D  |   v   | n_7      | DFPX3_HV  | 0.000 |   0.251 |    0.131 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.120 | 
     | count_reg[4]/CP |   ^   | Clk   | DFPX3_HV | 0.003 |   0.003 |    0.123 | 
     +-------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin out_reg[8]/CP 
Endpoint:   out_reg[8]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[9]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.003
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.132
  Arrival Time                  0.256
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.123 | 
     | out_reg[9]/CP |   ^   | Clk    | DFCX1_HV | 0.003 |   0.003 |   -0.121 | 
     | out_reg[9]/Q  |   v   | out[9] | DFCX1_HV | 0.253 |   0.256 |    0.132 | 
     | out_reg[8]/D  |   v   | out[9] | DFCX1_HV | 0.000 |   0.256 |    0.132 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.123 | 
     | out_reg[8]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    0.126 | 
     +-----------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin out_reg[13]/CP 
Endpoint:   out_reg[13]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[14]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.003
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.132
  Arrival Time                  0.256
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.124 | 
     | out_reg[14]/CP |   ^   | Clk     | DFCX1_HV | 0.001 |   0.001 |   -0.123 | 
     | out_reg[14]/Q  |   v   | out[14] | DFCX1_HV | 0.255 |   0.256 |    0.132 | 
     | out_reg[13]/D  |   v   | out[14] | DFCX1_HV | 0.000 |   0.256 |    0.132 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.124 | 
     | out_reg[13]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin out_reg[9]/CP 
Endpoint:   out_reg[9]/D  (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[10]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.003
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.132
  Arrival Time                  0.257
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.125 | 
     | out_reg[10]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |   -0.122 | 
     | out_reg[10]/Q  |   v   | out[10] | DFCX1_HV | 0.254 |   0.257 |    0.132 | 
     | out_reg[9]/D   |   v   | out[10] | DFCX1_HV | 0.000 |   0.257 |    0.132 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.125 | 
     | out_reg[9]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    0.128 | 
     +-----------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin out_reg[12]/CP 
Endpoint:   out_reg[12]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[13]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.003
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.131
  Arrival Time                  0.261
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.130 | 
     | out_reg[13]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |   -0.127 | 
     | out_reg[13]/Q  |   v   | out[13] | DFCX1_HV | 0.258 |   0.261 |    0.131 | 
     | out_reg[12]/D  |   v   | out[13] | DFCX1_HV | 0.000 |   0.261 |    0.131 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.130 | 
     | out_reg[12]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    0.132 | 
     +------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin out_reg[6]/CP 
Endpoint:   out_reg[6]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[7]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.002
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.131
  Arrival Time                  0.261
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.130 | 
     | out_reg[7]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |   -0.127 | 
     | out_reg[7]/Q  |   v   | out[7] | DFCX1_HV | 0.258 |   0.261 |    0.131 | 
     | out_reg[6]/D  |   v   | out[7] | DFCX1_HV | 0.000 |   0.261 |    0.131 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.130 | 
     | out_reg[6]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    0.132 | 
     +-----------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin out_reg[5]/CP 
Endpoint:   out_reg[5]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[6]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.002
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.131
  Arrival Time                  0.261
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.131 | 
     | out_reg[6]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |   -0.128 | 
     | out_reg[6]/Q  |   v   | out[6] | DFCX1_HV | 0.259 |   0.261 |    0.131 | 
     | out_reg[5]/D  |   v   | out[6] | DFCX1_HV | 0.000 |   0.261 |    0.131 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.131 | 
     | out_reg[5]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    0.133 | 
     +-----------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin out_reg[7]/CP 
Endpoint:   out_reg[7]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[8]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.002
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.131
  Arrival Time                  0.262
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.131 | 
     | out_reg[8]/CP |   ^   | Clk    | DFCX1_HV | 0.003 |   0.003 |   -0.128 | 
     | out_reg[8]/Q  |   v   | out[8] | DFCX1_HV | 0.259 |   0.262 |    0.131 | 
     | out_reg[7]/D  |   v   | out[8] | DFCX1_HV | 0.000 |   0.262 |    0.131 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.131 | 
     | out_reg[7]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    0.133 | 
     +-----------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin out_reg[1]/CP 
Endpoint:   out_reg[1]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[2]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.003
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.131
  Arrival Time                  0.263
  Slack Time                    0.132
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.132 | 
     | out_reg[2]/CP |   ^   | Clk    | DFCX1_HV | 0.003 |   0.003 |   -0.129 | 
     | out_reg[2]/Q  |   v   | out[2] | DFCX1_HV | 0.260 |   0.263 |    0.131 | 
     | out_reg[1]/D  |   v   | out[2] | DFCX1_HV | 0.000 |   0.263 |    0.131 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.132 | 
     | out_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    0.135 | 
     +-----------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin out_reg[14]/CP 
Endpoint:   out_reg[14]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[15]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.001
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.128
  Arrival Time                  0.262
  Slack Time                    0.133
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.133 | 
     | out_reg[15]/CP |   ^   | Clk     | DFCX1_HV | 0.001 |   0.001 |   -0.132 | 
     | out_reg[15]/Q  |   v   | out[15] | DFCX1_HV | 0.261 |   0.262 |    0.128 | 
     | out_reg[14]/D  |   v   | out[15] | DFCX1_HV | 0.000 |   0.262 |    0.128 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.133 | 
     | out_reg[14]/CP |   ^   | Clk   | DFCX1_HV | 0.001 |   0.001 |    0.134 | 
     +------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin out_reg[3]/CP 
Endpoint:   out_reg[3]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[4]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.001
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.129
  Arrival Time                  0.265
  Slack Time                    0.136
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.136 | 
     | out_reg[4]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |   -0.134 | 
     | out_reg[4]/Q  |   v   | out[4] | DFCX1_HV | 0.263 |   0.265 |    0.129 | 
     | out_reg[3]/D  |   v   | out[4] | DFCX1_HV | 0.000 |   0.265 |    0.129 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.136 | 
     | out_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.001 |   0.001 |    0.137 | 
     +-----------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin out_reg[10]/CP 
Endpoint:   out_reg[10]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[11]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.003
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.130
  Arrival Time                  0.269
  Slack Time                    0.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.139 | 
     | out_reg[11]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |   -0.137 | 
     | out_reg[11]/Q  |   v   | out[11] | DFCX1_HV | 0.266 |   0.269 |    0.130 | 
     | out_reg[10]/D  |   v   | out[11] | DFCX1_HV | 0.000 |   0.269 |    0.130 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.139 | 
     | out_reg[10]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    0.142 | 
     +------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin out_reg[0]/CP 
Endpoint:   out_reg[0]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.003
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.130
  Arrival Time                  0.269
  Slack Time                    0.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.139 | 
     | out_reg[1]/CP |   ^   | Clk    | DFCX1_HV | 0.003 |   0.003 |   -0.137 | 
     | out_reg[1]/Q  |   v   | out[1] | DFCX1_HV | 0.267 |   0.269 |    0.130 | 
     | out_reg[0]/D  |   v   | out[1] | DFCX1_HV | 0.000 |   0.269 |    0.130 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.139 | 
     | out_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    0.142 | 
     +-----------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin out_reg[4]/CP 
Endpoint:   out_reg[4]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[5]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.002
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.129
  Arrival Time                  0.271
  Slack Time                    0.143
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.143 | 
     | out_reg[5]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |   -0.140 | 
     | out_reg[5]/Q  |   v   | out[5] | DFCX1_HV | 0.269 |   0.271 |    0.129 | 
     | out_reg[4]/D  |   v   | out[5] | DFCX1_HV | 0.000 |   0.271 |    0.129 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.143 | 
     | out_reg[4]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    0.145 | 
     +-----------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin out_reg[2]/CP 
Endpoint:   out_reg[2]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[3]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.003
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.129
  Arrival Time                  0.273
  Slack Time                    0.144
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.144 | 
     | out_reg[3]/CP |   ^   | Clk    | DFCX1_HV | 0.001 |   0.001 |   -0.143 | 
     | out_reg[3]/Q  |   v   | out[3] | DFCX1_HV | 0.272 |   0.273 |    0.129 | 
     | out_reg[2]/D  |   v   | out[3] | DFCX1_HV | 0.000 |   0.273 |    0.129 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.144 | 
     | out_reg[2]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    0.147 | 
     +-----------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin count_reg[0]/CP 
Endpoint:   count_reg[0]/D  (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/QN (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.003
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.129
  Arrival Time                  0.304
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |   -0.175 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |   -0.172 | 
     | count_reg[0]/QN |   v   | n_10  | DFCX1_HV | 0.301 |   0.304 |    0.129 | 
     | count_reg[0]/D  |   v   | n_10  | DFCX1_HV | 0.000 |   0.304 |    0.129 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.175 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    0.178 | 
     +-------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin count_reg[1]/CP 
Endpoint:   count_reg[1]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.003
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.134
  Arrival Time                  0.335
  Slack Time                    0.201
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.201 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1_HV  | 0.003 |   0.003 |   -0.198 | 
     | count_reg[1]/Q  |   ^   | count[1] | DFCX1_HV  | 0.289 |   0.292 |    0.091 | 
     | g148/A          |   ^   | count[1] | XOR2X1_HV | 0.000 |   0.292 |    0.091 | 
     | g148/Q          |   v   | n_1      | XOR2X1_HV | 0.043 |   0.335 |    0.134 | 
     | count_reg[1]/D  |   v   | n_1      | DFCX1_HV  | 0.000 |   0.335 |    0.134 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.201 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    0.204 | 
     +-------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin count_reg[3]/CP 
Endpoint:   count_reg[3]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[3]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.001
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.132
  Arrival Time                  0.338
  Slack Time                    0.206
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.206 | 
     | count_reg[3]/CP |   ^   | Clk      | DFCX1_HV  | 0.001 |   0.001 |   -0.205 | 
     | count_reg[3]/Q  |   ^   | count[3] | DFCX1_HV  | 0.291 |   0.292 |    0.086 | 
     | g141/A          |   ^   | count[3] | XOR2X1_HV | 0.000 |   0.292 |    0.086 | 
     | g141/Q          |   v   | n_6      | XOR2X1_HV | 0.046 |   0.338 |    0.132 | 
     | count_reg[3]/D  |   v   | n_6      | DFCX1_HV  | 0.000 |   0.338 |    0.132 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.206 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.001 |   0.001 |    0.207 | 
     +-------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_typ
Other End Arrival Time          0.001
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.121
  Arrival Time                  0.377
  Slack Time                    0.256
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.256 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCX1_HV  | 0.001 |   0.001 |   -0.255 | 
     | count_reg[2]/Q  |   ^   | count[2] | DFCX1_HV  | 0.278 |   0.279 |    0.024 | 
     | g146/A2         |   ^   | count[2] | AO21X3_HV | 0.000 |   0.279 |    0.024 | 
     | g146/Q          |   ^   | n_3      | AO21X3_HV | 0.097 |   0.377 |    0.121 | 
     | count_reg[2]/D  |   ^   | n_3      | DFCX1_HV  | 0.000 |   0.377 |    0.121 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.256 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCX1_HV | 0.001 |   0.001 |    0.257 | 
     +-------------------------------------------------------------------------+ 
Path 21: MET Clock Gating Hold Check with Pin g96/A 
Endpoint:   g96/B          (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2cgate}
Analysis View: test_typ
Other End Arrival Time          0.003
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.103
  Arrival Time                  0.364
  Slack Time                    0.261
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -0.261 | 
     | count_reg[4]/CP |   ^   | Clk      | DFPX3_HV   | 0.003 |   0.003 |   -0.258 | 
     | count_reg[4]/Q  |   ^   | count[4] | DFPX3_HV   | 0.211 |   0.214 |   -0.047 | 
     | g37/A           |   ^   | count[4] | NOR2XL_HV  | 0.000 |   0.214 |   -0.047 | 
     | g37/Q           |   v   | n_12     | NOR2XL_HV  | 0.052 |   0.266 |    0.005 | 
     | g98/C           |   v   | n_12     | NAND3X1_HV | 0.000 |   0.266 |    0.005 | 
     | g98/Q           |   ^   | n_8      | NAND3X1_HV | 0.098 |   0.364 |    0.103 | 
     | g96/B           |   ^   | n_8      | NOR2XL_HV  | 0.000 |   0.364 |    0.103 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Pin  |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |       |       |       |           |       |  Time   |   Time   | 
     |-------+-------+-------+-----------+-------+---------+----------| 
     | Clk   |   ^   | Clk   |           |       |   0.000 |    0.261 | 
     | g96/A |   ^   | Clk   | NOR2XL_HV | 0.003 |   0.003 |    0.264 | 
     +----------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin out_reg[13]/CP 
Endpoint:   out_reg[13]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn         (^) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.003
+ Removal                       0.151
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.254
  Arrival Time                  3.004
  Slack Time                    2.750
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |        |          |       |  Time   |   Time   | 
     |----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn         |   ^   | Resetn |          |       |   3.000 |    0.250 | 
     | out_reg[13]/RN |   ^   | Resetn | DFCX1_HV | 0.004 |   3.004 |    0.254 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    2.750 | 
     | out_reg[13]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    2.753 | 
     +------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin out_reg[12]/CP 
Endpoint:   out_reg[12]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn         (^) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.003
+ Removal                       0.151
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.254
  Arrival Time                  3.004
  Slack Time                    2.750
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |        |          |       |  Time   |   Time   | 
     |----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn         |   ^   | Resetn |          |       |   3.000 |    0.250 | 
     | out_reg[12]/RN |   ^   | Resetn | DFCX1_HV | 0.004 |   3.004 |    0.254 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    2.750 | 
     | out_reg[12]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    2.753 | 
     +------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin out_reg[11]/CP 
Endpoint:   out_reg[11]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn         (^) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.003
+ Removal                       0.151
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.254
  Arrival Time                  3.004
  Slack Time                    2.750
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |        |          |       |  Time   |   Time   | 
     |----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn         |   ^   | Resetn |          |       |   3.000 |    0.250 | 
     | out_reg[11]/RN |   ^   | Resetn | DFCX1_HV | 0.004 |   3.004 |    0.254 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    2.750 | 
     | out_reg[11]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    2.753 | 
     +------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin out_reg[3]/CP 
Endpoint:   out_reg[3]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn        (^) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.001
+ Removal                       0.150
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.252
  Arrival Time                  3.002
  Slack Time                    2.750
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Resetn        |   ^   | Resetn |          |       |   3.000 |    0.250 | 
     | out_reg[3]/RN |   ^   | Resetn | DFCX1_HV | 0.002 |   3.002 |    0.252 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    2.750 | 
     | out_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.001 |   0.001 |    2.752 | 
     +-----------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin out_reg[10]/CP 
Endpoint:   out_reg[10]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn         (^) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.003
+ Removal                       0.151
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.254
  Arrival Time                  3.004
  Slack Time                    2.750
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |        |          |       |  Time   |   Time   | 
     |----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn         |   ^   | Resetn |          |       |   3.000 |    0.250 | 
     | out_reg[10]/RN |   ^   | Resetn | DFCX1_HV | 0.004 |   3.004 |    0.254 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    2.750 | 
     | out_reg[10]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    2.753 | 
     +------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin out_reg[9]/CP 
Endpoint:   out_reg[9]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn        (^) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.003
+ Removal                       0.151
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.254
  Arrival Time                  3.004
  Slack Time                    2.750
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Resetn        |   ^   | Resetn |          |       |   3.000 |    0.250 | 
     | out_reg[9]/RN |   ^   | Resetn | DFCX1_HV | 0.004 |   3.004 |    0.254 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    2.750 | 
     | out_reg[9]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    2.753 | 
     +-----------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin count_reg[3]/CP 
Endpoint:   count_reg[3]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.001
+ Removal                       0.150
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.252
  Arrival Time                  3.002
  Slack Time                    2.750
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |        |          |       |  Time   |   Time   | 
     |-----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |          |       |   3.000 |    0.250 | 
     | count_reg[3]/RN |   ^   | Resetn | DFCX1_HV | 0.002 |   3.002 |    0.252 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    2.750 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.001 |   0.001 |    2.752 | 
     +-------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin out_reg[8]/CP 
Endpoint:   out_reg[8]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn        (^) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.003
+ Removal                       0.151
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.254
  Arrival Time                  3.004
  Slack Time                    2.750
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Resetn        |   ^   | Resetn |          |       |   3.000 |    0.250 | 
     | out_reg[8]/RN |   ^   | Resetn | DFCX1_HV | 0.004 |   3.004 |    0.254 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    2.750 | 
     | out_reg[8]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    2.753 | 
     +-----------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.001
+ Removal                       0.150
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.251
  Arrival Time                  3.002
  Slack Time                    2.751
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |        |          |       |  Time   |   Time   | 
     |-----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |          |       |   3.000 |    0.249 | 
     | count_reg[2]/RN |   ^   | Resetn | DFCX1_HV | 0.002 |   3.002 |    0.251 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    2.751 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCX1_HV | 0.001 |   0.001 |    2.752 | 
     +-------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin out_reg[15]/CP 
Endpoint:   out_reg[15]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn         (^) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.001
+ Removal                       0.150
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.251
  Arrival Time                  3.002
  Slack Time                    2.751
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |        |          |       |  Time   |   Time   | 
     |----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn         |   ^   | Resetn |          |       |   3.000 |    0.249 | 
     | out_reg[15]/RN |   ^   | Resetn | DFCX1_HV | 0.002 |   3.002 |    0.251 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    2.751 | 
     | out_reg[15]/CP |   ^   | Clk   | DFCX1_HV | 0.001 |   0.001 |    2.752 | 
     +------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin out_reg[6]/CP 
Endpoint:   out_reg[6]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn        (^) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.002
+ Removal                       0.151
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.254
  Arrival Time                  3.005
  Slack Time                    2.751
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Resetn        |   ^   | Resetn |          |       |   3.000 |    0.249 | 
     | out_reg[6]/RN |   ^   | Resetn | DFCX1_HV | 0.005 |   3.005 |    0.254 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    2.751 | 
     | out_reg[6]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    2.754 | 
     +-----------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin out_reg[14]/CP 
Endpoint:   out_reg[14]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn         (^) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.001
+ Removal                       0.150
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.251
  Arrival Time                  3.003
  Slack Time                    2.752
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |        |          |       |  Time   |   Time   | 
     |----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn         |   ^   | Resetn |          |       |   3.000 |    0.248 | 
     | out_reg[14]/RN |   ^   | Resetn | DFCX1_HV | 0.003 |   3.003 |    0.251 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    2.752 | 
     | out_reg[14]/CP |   ^   | Clk   | DFCX1_HV | 0.001 |   0.001 |    2.752 | 
     +------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin out_reg[7]/CP 
Endpoint:   out_reg[7]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn        (^) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.002
+ Removal                       0.151
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.254
  Arrival Time                  3.005
  Slack Time                    2.752
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Resetn        |   ^   | Resetn |          |       |   3.000 |    0.248 | 
     | out_reg[7]/RN |   ^   | Resetn | DFCX1_HV | 0.005 |   3.005 |    0.254 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    2.752 | 
     | out_reg[7]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.003 |    2.754 | 
     +-----------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin out_reg[5]/CP 
Endpoint:   out_reg[5]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn        (^) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.002
+ Removal                       0.151
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.254
  Arrival Time                  3.007
  Slack Time                    2.753
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Resetn        |   ^   | Resetn |          |       |   3.000 |    0.247 | 
     | out_reg[5]/RN |   ^   | Resetn | DFCX1_HV | 0.007 |   3.007 |    0.254 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    2.753 | 
     | out_reg[5]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    2.755 | 
     +-----------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin out_reg[4]/CP 
Endpoint:   out_reg[4]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn        (^) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.002
+ Removal                       0.151
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.253
  Arrival Time                  3.007
  Slack Time                    2.753
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Resetn        |   ^   | Resetn |          |       |   3.000 |    0.247 | 
     | out_reg[4]/RN |   ^   | Resetn | DFCX1_HV | 0.007 |   3.007 |    0.253 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    2.753 | 
     | out_reg[4]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    2.755 | 
     +-----------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin count_reg[1]/CP 
Endpoint:   count_reg[1]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.003
+ Removal                       0.152
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.255
  Arrival Time                  3.008
  Slack Time                    2.753
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |        |          |       |  Time   |   Time   | 
     |-----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |          |       |   3.000 |    0.247 | 
     | count_reg[1]/RN |   ^   | Resetn | DFCX1_HV | 0.008 |   3.008 |    0.255 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    2.753 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    2.756 | 
     +-------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin count_reg[0]/CP 
Endpoint:   count_reg[0]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.003
+ Removal                       0.152
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.255
  Arrival Time                  3.008
  Slack Time                    2.753
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |        |          |       |  Time   |   Time   | 
     |-----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |          |       |   3.000 |    0.247 | 
     | count_reg[0]/RN |   ^   | Resetn | DFCX1_HV | 0.008 |   3.008 |    0.255 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    2.753 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    2.756 | 
     +-------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin out_reg[1]/CP 
Endpoint:   out_reg[1]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn        (^) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.003
+ Removal                       0.152
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.254
  Arrival Time                  3.008
  Slack Time                    2.753
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Resetn        |   ^   | Resetn |          |       |   3.000 |    0.247 | 
     | out_reg[1]/RN |   ^   | Resetn | DFCX1_HV | 0.008 |   3.008 |    0.254 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    2.753 | 
     | out_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    2.756 | 
     +-----------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin out_reg[0]/CP 
Endpoint:   out_reg[0]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn        (^) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.003
+ Removal                       0.152
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.254
  Arrival Time                  3.008
  Slack Time                    2.754
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Resetn        |   ^   | Resetn |          |       |   3.000 |    0.246 | 
     | out_reg[0]/RN |   ^   | Resetn | DFCX1_HV | 0.008 |   3.008 |    0.254 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    2.754 | 
     | out_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    2.756 | 
     +-----------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin out_reg[2]/CP 
Endpoint:   out_reg[2]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn        (^) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.003
+ Removal                       0.151
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.254
  Arrival Time                  3.008
  Slack Time                    2.754
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Resetn        |   ^   | Resetn |          |       |   3.000 |    0.246 | 
     | out_reg[2]/RN |   ^   | Resetn | DFCX1_HV | 0.008 |   3.008 |    0.254 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    2.754 | 
     | out_reg[2]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    2.756 | 
     +-----------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/SN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.003
+ Removal                       0.102
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.205
  Arrival Time                  3.008
  Slack Time                    2.803
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |        |          |       |  Time   |   Time   | 
     |-----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |          |       |   3.000 |    0.197 | 
     | count_reg[4]/SN |   ^   | Resetn | DFPX3_HV | 0.008 |   3.008 |    0.205 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    2.803 | 
     | count_reg[4]/CP |   ^   | Clk   | DFPX3_HV | 0.003 |   0.003 |    2.806 | 
     +-------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin out_reg[15]/CP 
Endpoint:   out_reg[15]/D (v) checked with  leading edge of 'Clk'
Beginpoint: Cfg_in        (v) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.001
+ Hold                          0.038
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.139
  Arrival Time                  3.000
  Slack Time                    2.861
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Cfg_in        |   v   | Cfg_in |          |       |   3.000 |    0.139 | 
     | out_reg[15]/D |   v   | Cfg_in | DFCX1_HV | 0.000 |   3.000 |    0.139 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    2.861 | 
     | out_reg[15]/CP |   ^   | Clk   | DFCX1_HV | 0.001 |   0.001 |    2.862 | 
     +------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin F_reg[0]/CP 
Endpoint:   F_reg[0]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[12]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time        126.859
+ Hold                          0.032
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -123.008
  Arrival Time                  0.251
  Slack Time                  123.259
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 | -123.259 | 
     | out_reg[12]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 | -123.256 | 
     | out_reg[12]/Q  |   ^   | out[12] | DFCX1_HV | 0.248 |   0.251 | -123.008 | 
     | F_reg[0]/D     |   ^   | out[12] | DFCX3_HV | 0.000 |   0.251 | -123.008 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |  248.259 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |  248.262 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 1.853 | 126.856 |  250.115 | 
     | F_reg[0]/CP |   ^   | n_9   | DFCX3_HV  | 0.004 | 126.859 |  250.118 | 
     +----------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin RE_reg/CP 
Endpoint:   RE_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[0]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time        126.857
+ Hold                          0.033
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -123.010
  Arrival Time                  0.252
  Slack Time                  123.262
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 | -123.262 | 
     | out_reg[0]/CP |   ^   | Clk    | DFCX1_HV | 0.003 |   0.003 | -123.259 | 
     | out_reg[0]/Q  |   ^   | out[0] | DFCX1_HV | 0.249 |   0.252 | -123.010 | 
     | RE_reg/D      |   ^   | out[0] | DFCX3_HV | 0.000 |   0.252 | -123.010 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |  248.262 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |  248.265 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 1.853 | 126.856 |  250.118 | 
     | RE_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.002 | 126.857 |  250.119 | 
     +--------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin GS_reg[2]/CP 
Endpoint:   GS_reg[2]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[9]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time        126.860
+ Hold                          0.034
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -123.006
  Arrival Time                  0.257
  Slack Time                  123.263
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 | -123.263 | 
     | out_reg[9]/CP |   ^   | Clk    | DFCX1_HV | 0.003 |   0.003 | -123.260 | 
     | out_reg[9]/Q  |   ^   | out[9] | DFCX1_HV | 0.254 |   0.257 | -123.006 | 
     | GS_reg[2]/D   |   ^   | out[9] | DFCX3_HV | 0.000 |   0.257 | -123.006 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  248.263 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |  248.266 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.853 | 126.856 |  250.119 | 
     | GS_reg[2]/CP |   ^   | n_9   | DFCX3_HV  | 0.004 | 126.860 |  250.123 | 
     +-----------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin F_reg[2]/CP 
Endpoint:   F_reg[2]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[14]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time        126.859
+ Hold                          0.035
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -123.005
  Arrival Time                  0.259
  Slack Time                  123.264
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 | -123.264 | 
     | out_reg[14]/CP |   ^   | Clk     | DFCX1_HV | 0.001 |   0.001 | -123.263 | 
     | out_reg[14]/Q  |   ^   | out[14] | DFCX1_HV | 0.258 |   0.259 | -123.005 | 
     | F_reg[2]/D     |   ^   | out[14] | DFCX3_HV | 0.000 |   0.259 | -123.005 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |  248.264 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |  248.267 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 1.853 | 126.856 |  250.120 | 
     | F_reg[2]/CP |   ^   | n_9   | DFCX3_HV  | 0.003 | 126.859 |  250.123 | 
     +----------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin GS_reg[3]/CP 
Endpoint:   GS_reg[3]/D   (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[10]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time        126.859
+ Hold                          0.035
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -123.006
  Arrival Time                  0.259
  Slack Time                  123.265
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 | -123.265 | 
     | out_reg[10]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 | -123.262 | 
     | out_reg[10]/Q  |   ^   | out[10] | DFCX1_HV | 0.256 |   0.259 | -123.006 | 
     | GS_reg[3]/D    |   ^   | out[10] | DFCX3_HV | 0.000 |   0.259 | -123.006 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  248.265 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |  248.268 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.853 | 126.856 |  250.121 | 
     | GS_reg[3]/CP |   ^   | n_9   | DFCX3_HV  | 0.003 | 126.859 |  250.124 | 
     +-----------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin F_reg[1]/CP 
Endpoint:   F_reg[1]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[13]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time        126.859
+ Hold                          0.037
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -123.004
  Arrival Time                  0.266
  Slack Time                  123.270
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 | -123.270 | 
     | out_reg[13]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 | -123.267 | 
     | out_reg[13]/Q  |   ^   | out[13] | DFCX1_HV | 0.263 |   0.266 | -123.004 | 
     | F_reg[1]/D     |   ^   | out[13] | DFCX3_HV | 0.000 |   0.266 | -123.004 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |  248.270 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |  248.272 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 1.853 | 126.856 |  250.125 | 
     | F_reg[1]/CP |   ^   | n_9   | DFCX3_HV  | 0.003 | 126.859 |  250.129 | 
     +----------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin GS_reg[0]/CP 
Endpoint:   GS_reg[0]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[7]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time        126.859
+ Hold                          0.037
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -123.004
  Arrival Time                  0.265
  Slack Time                  123.270
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 | -123.270 | 
     | out_reg[7]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 | -123.267 | 
     | out_reg[7]/Q  |   ^   | out[7] | DFCX1_HV | 0.263 |   0.265 | -123.004 | 
     | GS_reg[0]/D   |   ^   | out[7] | DFCX3_HV | 0.000 |   0.265 | -123.004 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  248.270 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |  248.272 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.853 | 126.856 |  250.125 | 
     | GS_reg[0]/CP |   ^   | n_9   | DFCX3_HV  | 0.003 | 126.859 |  250.128 | 
     +-----------------------------------------------------------------------+ 

