// Seed: 1739878912
module module_0 #(
    parameter id_2 = 32'd26
);
  wire id_1, _id_2;
  logic [7:0][1  ==  -1 : id_2] id_3, id_4;
  assign id_3[-1 :-1] = 1;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input wand id_2,
    output tri0 id_3,
    input tri1 id_4,
    input wire id_5,
    output wor id_6,
    output supply0 id_7,
    input tri id_8,
    output supply1 id_9,
    output logic id_10
);
  logic id_12[1 : 1];
  assign id_3 = id_2;
  assign id_6 = id_8;
  always id_12 = 1'h0 || 1'b0;
  initial id_10 = -1;
  module_0 modCall_1 ();
endmodule
