Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 28 17:01:04 2019
| Host         : DESKTOP-UEV5SH3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopFSM_timing_summary_routed.rpt -pb TopFSM_timing_summary_routed.pb -rpx TopFSM_timing_summary_routed.rpx -warn_on_violation
| Design       : TopFSM
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 400 register/latch pins with no clock driven by root clock pin: reset_weights_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 400 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.170        0.000                      0                 3081        0.141        0.000                      0                 3081        4.500        0.000                       0                  1345  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.170        0.000                      0                 3081        0.141        0.000                      0                 3081        4.500        0.000                       0                  1345  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 reset_unroll_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unroll/data_tmp_reg[672]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.518ns (12.415%)  route 3.654ns (87.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.613     5.216    clk_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  reset_unroll_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.518     5.734 r  reset_unroll_reg/Q
                         net (fo=927, routed)         3.654     9.388    unroll/comp_reg_0
    SLICE_X30Y74         FDRE                                         r  unroll/data_tmp_reg[672]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.503     9.926    unroll/clk_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  unroll/data_tmp_reg[672]/C  (IS_INVERTED)
                         clock pessimism              0.187    10.113    
                         clock uncertainty           -0.035    10.077    
    SLICE_X30Y74         FDRE (Setup_fdre_C_R)       -0.519     9.558    unroll/data_tmp_reg[672]
  -------------------------------------------------------------------
                         required time                          9.558    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 reset_unroll_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unroll/data_tmp_reg[684]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.518ns (12.174%)  route 3.737ns (87.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 9.928 - 5.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.613     5.216    clk_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  reset_unroll_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.518     5.734 r  reset_unroll_reg/Q
                         net (fo=927, routed)         3.737     9.471    unroll/comp_reg_0
    SLICE_X31Y73         FDRE                                         r  unroll/data_tmp_reg[684]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.505     9.928    unroll/clk_IBUF_BUFG
    SLICE_X31Y73         FDRE                                         r  unroll/data_tmp_reg[684]/C  (IS_INVERTED)
                         clock pessimism              0.187    10.115    
                         clock uncertainty           -0.035    10.079    
    SLICE_X31Y73         FDRE (Setup_fdre_C_R)       -0.426     9.653    unroll/data_tmp_reg[684]
  -------------------------------------------------------------------
                         required time                          9.653    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 reset_unroll_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unroll/data_tmp_reg[686]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.518ns (12.485%)  route 3.631ns (87.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.613     5.216    clk_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  reset_unroll_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.518     5.734 r  reset_unroll_reg/Q
                         net (fo=927, routed)         3.631     9.365    unroll/comp_reg_0
    SLICE_X30Y75         FDRE                                         r  unroll/data_tmp_reg[686]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.503     9.926    unroll/clk_IBUF_BUFG
    SLICE_X30Y75         FDRE                                         r  unroll/data_tmp_reg[686]/C  (IS_INVERTED)
                         clock pessimism              0.187    10.113    
                         clock uncertainty           -0.035    10.077    
    SLICE_X30Y75         FDRE (Setup_fdre_C_R)       -0.519     9.558    unroll/data_tmp_reg[686]
  -------------------------------------------------------------------
                         required time                          9.558    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 reset_unroll_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unroll/data_tmp_reg[690]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.518ns (12.485%)  route 3.631ns (87.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.613     5.216    clk_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  reset_unroll_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.518     5.734 r  reset_unroll_reg/Q
                         net (fo=927, routed)         3.631     9.365    unroll/comp_reg_0
    SLICE_X30Y75         FDRE                                         r  unroll/data_tmp_reg[690]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.503     9.926    unroll/clk_IBUF_BUFG
    SLICE_X30Y75         FDRE                                         r  unroll/data_tmp_reg[690]/C  (IS_INVERTED)
                         clock pessimism              0.187    10.113    
                         clock uncertainty           -0.035    10.077    
    SLICE_X30Y75         FDRE (Setup_fdre_C_R)       -0.519     9.558    unroll/data_tmp_reg[690]
  -------------------------------------------------------------------
                         required time                          9.558    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 reset_unroll_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unroll/data_tmp_reg[682]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.518ns (12.415%)  route 3.654ns (87.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.613     5.216    clk_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  reset_unroll_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.518     5.734 r  reset_unroll_reg/Q
                         net (fo=927, routed)         3.654     9.388    unroll/comp_reg_0
    SLICE_X31Y74         FDRE                                         r  unroll/data_tmp_reg[682]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.503     9.926    unroll/clk_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  unroll/data_tmp_reg[682]/C  (IS_INVERTED)
                         clock pessimism              0.187    10.113    
                         clock uncertainty           -0.035    10.077    
    SLICE_X31Y74         FDRE (Setup_fdre_C_R)       -0.426     9.651    unroll/data_tmp_reg[682]
  -------------------------------------------------------------------
                         required time                          9.651    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 reset_unroll_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unroll/data_tmp_reg[696]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.518ns (12.415%)  route 3.654ns (87.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.613     5.216    clk_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  reset_unroll_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.518     5.734 r  reset_unroll_reg/Q
                         net (fo=927, routed)         3.654     9.388    unroll/comp_reg_0
    SLICE_X31Y74         FDRE                                         r  unroll/data_tmp_reg[696]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.503     9.926    unroll/clk_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  unroll/data_tmp_reg[696]/C  (IS_INVERTED)
                         clock pessimism              0.187    10.113    
                         clock uncertainty           -0.035    10.077    
    SLICE_X31Y74         FDRE (Setup_fdre_C_R)       -0.426     9.651    unroll/data_tmp_reg[696]
  -------------------------------------------------------------------
                         required time                          9.651    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 reset_unroll_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unroll/data_tmp_reg[673]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.518ns (12.485%)  route 3.631ns (87.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.613     5.216    clk_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  reset_unroll_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.518     5.734 r  reset_unroll_reg/Q
                         net (fo=927, routed)         3.631     9.365    unroll/comp_reg_0
    SLICE_X31Y75         FDRE                                         r  unroll/data_tmp_reg[673]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.503     9.926    unroll/clk_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  unroll/data_tmp_reg[673]/C  (IS_INVERTED)
                         clock pessimism              0.187    10.113    
                         clock uncertainty           -0.035    10.077    
    SLICE_X31Y75         FDRE (Setup_fdre_C_R)       -0.426     9.651    unroll/data_tmp_reg[673]
  -------------------------------------------------------------------
                         required time                          9.651    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 reset_unroll_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unroll/data_tmp_reg[737]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.518ns (12.485%)  route 3.631ns (87.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.613     5.216    clk_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  reset_unroll_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.518     5.734 r  reset_unroll_reg/Q
                         net (fo=927, routed)         3.631     9.365    unroll/comp_reg_0
    SLICE_X31Y75         FDRE                                         r  unroll/data_tmp_reg[737]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.503     9.926    unroll/clk_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  unroll/data_tmp_reg[737]/C  (IS_INVERTED)
                         clock pessimism              0.187    10.113    
                         clock uncertainty           -0.035    10.077    
    SLICE_X31Y75         FDRE (Setup_fdre_C_R)       -0.426     9.651    unroll/data_tmp_reg[737]
  -------------------------------------------------------------------
                         required time                          9.651    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 reset_unroll_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unroll/data_tmp_reg[564]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.518ns (12.547%)  route 3.611ns (87.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 9.929 - 5.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.613     5.216    clk_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  reset_unroll_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.518     5.734 r  reset_unroll_reg/Q
                         net (fo=927, routed)         3.611     9.344    unroll/comp_reg_0
    SLICE_X32Y72         FDRE                                         r  unroll/data_tmp_reg[564]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.506     9.929    unroll/clk_IBUF_BUFG
    SLICE_X32Y72         FDRE                                         r  unroll/data_tmp_reg[564]/C  (IS_INVERTED)
                         clock pessimism              0.187    10.116    
                         clock uncertainty           -0.035    10.080    
    SLICE_X32Y72         FDRE (Setup_fdre_C_R)       -0.426     9.654    unroll/data_tmp_reg[564]
  -------------------------------------------------------------------
                         required time                          9.654    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 reset_unroll_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unroll/data_tmp_reg[563]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.518ns (12.560%)  route 3.606ns (87.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 9.929 - 5.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.613     5.216    clk_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  reset_unroll_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.518     5.734 r  reset_unroll_reg/Q
                         net (fo=927, routed)         3.606     9.340    unroll/comp_reg_0
    SLICE_X33Y72         FDRE                                         r  unroll/data_tmp_reg[563]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.506     9.929    unroll/clk_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  unroll/data_tmp_reg[563]/C  (IS_INVERTED)
                         clock pessimism              0.187    10.116    
                         clock uncertainty           -0.035    10.080    
    SLICE_X33Y72         FDRE (Setup_fdre_C_R)       -0.426     9.654    unroll/data_tmp_reg[563]
  -------------------------------------------------------------------
                         required time                          9.654    
                         arrival time                          -9.340    
  -------------------------------------------------------------------
                         slack                                  0.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Sorter/MyAr_reg[65][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sorter/MyAr_reg[66][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.519%)  route 0.089ns (32.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.564     1.483    Sorter/clk_IBUF_BUFG
    SLICE_X39Y86         FDRE                                         r  Sorter/MyAr_reg[65][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  Sorter/MyAr_reg[65][0]/Q
                         net (fo=5, routed)           0.089     1.714    Sorter/sorted_weights[260]
    SLICE_X38Y86         LUT5 (Prop_lut5_I4_O)        0.045     1.759 r  Sorter/MyAr[66][0]_i_1/O
                         net (fo=1, routed)           0.000     1.759    Sorter/MyAr[66][0]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  Sorter/MyAr_reg[66][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.835     2.000    Sorter/clk_IBUF_BUFG
    SLICE_X38Y86         FDRE                                         r  Sorter/MyAr_reg[66][0]/C
                         clock pessimism             -0.503     1.496    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.121     1.617    Sorter/MyAr_reg[66][0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Sorter/MyAr_reg[12][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sorter/MyAr_reg[13][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.504%)  route 0.090ns (32.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.565     1.484    Sorter/clk_IBUF_BUFG
    SLICE_X71Y62         FDRE                                         r  Sorter/MyAr_reg[12][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y62         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  Sorter/MyAr_reg[12][0]/Q
                         net (fo=5, routed)           0.090     1.715    Sorter/sorted_weights[48]
    SLICE_X70Y62         LUT5 (Prop_lut5_I3_O)        0.045     1.760 r  Sorter/MyAr[13][0]_i_1/O
                         net (fo=1, routed)           0.000     1.760    Sorter/MyAr[13][0]_i_1_n_0
    SLICE_X70Y62         FDRE                                         r  Sorter/MyAr_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.836     2.001    Sorter/clk_IBUF_BUFG
    SLICE_X70Y62         FDRE                                         r  Sorter/MyAr_reg[13][0]/C
                         clock pessimism             -0.503     1.497    
    SLICE_X70Y62         FDRE (Hold_fdre_C_D)         0.121     1.618    Sorter/MyAr_reg[13][0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Sorter/MyAr_reg[92][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sorter/MyAr_reg[91][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.237%)  route 0.091ns (32.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.562     1.481    Sorter/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  Sorter/MyAr_reg[92][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  Sorter/MyAr_reg[92][3]/Q
                         net (fo=7, routed)           0.091     1.713    Sorter/sorted_weights[371]
    SLICE_X56Y87         LUT5 (Prop_lut5_I4_O)        0.045     1.758 r  Sorter/MyAr[91][3]_i_2/O
                         net (fo=1, routed)           0.000     1.758    Sorter/MyAr[91][3]_i_2_n_0
    SLICE_X56Y87         FDRE                                         r  Sorter/MyAr_reg[91][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.831     1.996    Sorter/clk_IBUF_BUFG
    SLICE_X56Y87         FDRE                                         r  Sorter/MyAr_reg[91][3]/C
                         clock pessimism             -0.501     1.494    
    SLICE_X56Y87         FDRE (Hold_fdre_C_D)         0.121     1.615    Sorter/MyAr_reg[91][3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Sorter/MyAr_reg[53][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sorter/MyAr_reg[54][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (67.002%)  route 0.092ns (32.998%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.570     1.489    Sorter/clk_IBUF_BUFG
    SLICE_X31Y58         FDRE                                         r  Sorter/MyAr_reg[53][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  Sorter/MyAr_reg[53][3]/Q
                         net (fo=7, routed)           0.092     1.722    Sorter/sorted_weights[215]
    SLICE_X30Y58         LUT5 (Prop_lut5_I4_O)        0.045     1.767 r  Sorter/MyAr[54][3]_i_2/O
                         net (fo=1, routed)           0.000     1.767    Sorter/MyAr[54][3]_i_2_n_0
    SLICE_X30Y58         FDRE                                         r  Sorter/MyAr_reg[54][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.841     2.006    Sorter/clk_IBUF_BUFG
    SLICE_X30Y58         FDRE                                         r  Sorter/MyAr_reg[54][3]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X30Y58         FDRE (Hold_fdre_C_D)         0.120     1.622    Sorter/MyAr_reg[54][3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Sorter/MyAr_reg[31][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sorter/MyAr_reg[32][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.920%)  route 0.347ns (65.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.564     1.483    Sorter/clk_IBUF_BUFG
    SLICE_X53Y54         FDRE                                         r  Sorter/MyAr_reg[31][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  Sorter/MyAr_reg[31][2]/Q
                         net (fo=5, routed)           0.347     1.971    Sorter/sorted_weights[126]
    SLICE_X50Y52         LUT5 (Prop_lut5_I4_O)        0.045     2.016 r  Sorter/MyAr[32][2]_i_1/O
                         net (fo=1, routed)           0.000     2.016    Sorter/MyAr[32][2]_i_1_n_0
    SLICE_X50Y52         FDRE                                         r  Sorter/MyAr_reg[32][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.836     2.001    Sorter/clk_IBUF_BUFG
    SLICE_X50Y52         FDRE                                         r  Sorter/MyAr_reg[32][2]/C
                         clock pessimism             -0.250     1.750    
    SLICE_X50Y52         FDRE (Hold_fdre_C_D)         0.121     1.871    Sorter/MyAr_reg[32][2]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Sorter/MyAr_reg[32][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sorter/MyAr_reg[31][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.209ns (41.909%)  route 0.290ns (58.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.566     1.485    Sorter/clk_IBUF_BUFG
    SLICE_X50Y52         FDRE                                         r  Sorter/MyAr_reg[32][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  Sorter/MyAr_reg[32][2]/Q
                         net (fo=5, routed)           0.290     1.939    Sorter/sorted_weights[130]
    SLICE_X53Y54         LUT5 (Prop_lut5_I4_O)        0.045     1.984 r  Sorter/MyAr[31][2]_i_1/O
                         net (fo=1, routed)           0.000     1.984    Sorter/MyAr[31][2]_i_1_n_0
    SLICE_X53Y54         FDRE                                         r  Sorter/MyAr_reg[31][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.834     1.999    Sorter/clk_IBUF_BUFG
    SLICE_X53Y54         FDRE                                         r  Sorter/MyAr_reg[31][2]/C
                         clock pessimism             -0.250     1.748    
    SLICE_X53Y54         FDRE (Hold_fdre_C_D)         0.091     1.839    Sorter/MyAr_reg[31][2]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 unroll/C_S_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unroll/data_tmp_reg[771]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.507ns  (logic 0.212ns (41.797%)  route 0.295ns (58.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 6.984 - 5.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 6.471 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.552     6.471    unroll/clk_IBUF_BUFG
    SLICE_X50Y74         FDRE                                         r  unroll/C_S_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.167     6.638 r  unroll/C_S_reg[1]/Q
                         net (fo=120, routed)         0.295     6.934    unroll/C_S[1]
    SLICE_X52Y73         LUT6 (Prop_lut6_I4_O)        0.045     6.979 r  unroll/data_tmp[771]_i_1/O
                         net (fo=1, routed)           0.000     6.979    unroll/data_tmp[771]_i_1_n_0
    SLICE_X52Y73         FDRE                                         r  unroll/data_tmp_reg[771]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.819     6.984    unroll/clk_IBUF_BUFG
    SLICE_X52Y73         FDRE                                         r  unroll/data_tmp_reg[771]/C  (IS_INVERTED)
                         clock pessimism             -0.250     6.733    
    SLICE_X52Y73         FDRE (Hold_fdre_C_D)         0.098     6.831    unroll/data_tmp_reg[771]
  -------------------------------------------------------------------
                         required time                         -6.831    
                         arrival time                           6.979    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Sorter/MyAr_reg[40][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sorter/MyAr_reg[39][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.935%)  route 0.100ns (35.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.567     1.486    Sorter/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  Sorter/MyAr_reg[40][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Sorter/MyAr_reg[40][0]/Q
                         net (fo=5, routed)           0.100     1.728    Sorter/sorted_weights[160]
    SLICE_X46Y50         LUT5 (Prop_lut5_I4_O)        0.045     1.773 r  Sorter/MyAr[39][0]_i_1/O
                         net (fo=1, routed)           0.000     1.773    Sorter/MyAr[39][0]_i_1_n_0
    SLICE_X46Y50         FDRE                                         r  Sorter/MyAr_reg[39][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.838     2.003    Sorter/clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  Sorter/MyAr_reg[39][0]/C
                         clock pessimism             -0.503     1.499    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.121     1.620    Sorter/MyAr_reg[39][0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Sorter/MyAr_reg[70][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sorter/MyAr_reg[71][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.186ns (72.200%)  route 0.072ns (27.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.567     1.486    Sorter/clk_IBUF_BUFG
    SLICE_X37Y87         FDRE                                         r  Sorter/MyAr_reg[70][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Sorter/MyAr_reg[70][0]/Q
                         net (fo=5, routed)           0.072     1.699    Sorter/sorted_weights[280]
    SLICE_X36Y87         LUT5 (Prop_lut5_I3_O)        0.045     1.744 r  Sorter/MyAr[71][0]_i_1/O
                         net (fo=1, routed)           0.000     1.744    Sorter/MyAr[71][0]_i_1_n_0
    SLICE_X36Y87         FDRE                                         r  Sorter/MyAr_reg[71][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.837     2.002    Sorter/clk_IBUF_BUFG
    SLICE_X36Y87         FDRE                                         r  Sorter/MyAr_reg[71][0]/C
                         clock pessimism             -0.502     1.499    
    SLICE_X36Y87         FDRE (Hold_fdre_C_D)         0.092     1.591    Sorter/MyAr_reg[71][0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Sorter/MyAr_reg[92][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sorter/MyAr_reg[91][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.562     1.481    Sorter/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  Sorter/MyAr_reg[92][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  Sorter/MyAr_reg[92][2]/Q
                         net (fo=5, routed)           0.103     1.726    Sorter/sorted_weights[370]
    SLICE_X56Y87         LUT5 (Prop_lut5_I4_O)        0.045     1.771 r  Sorter/MyAr[91][2]_i_1/O
                         net (fo=1, routed)           0.000     1.771    Sorter/MyAr[91][2]_i_1_n_0
    SLICE_X56Y87         FDRE                                         r  Sorter/MyAr_reg[91][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.831     1.996    Sorter/clk_IBUF_BUFG
    SLICE_X56Y87         FDRE                                         r  Sorter/MyAr_reg[91][2]/C
                         clock pessimism             -0.501     1.494    
    SLICE_X56Y87         FDRE (Hold_fdre_C_D)         0.121     1.615    Sorter/MyAr_reg[91][2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X54Y70    FSM_onehot_CS_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y70    FSM_onehot_CS_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y70    FSM_onehot_CS_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y70    FSM_onehot_CS_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y70    FSM_onehot_CS_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X70Y62    Sorter/MyAr_reg[13][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X70Y63    Sorter/MyAr_reg[13][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X70Y62    Sorter/MyAr_reg[13][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X70Y63    Sorter/MyAr_reg[13][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y73    unroll/data_tmp_reg[72]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y81    unroll/data_tmp_reg[740]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73    unroll/data_tmp_reg[37]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y70    unroll/data_tmp_reg[38]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y69    unroll/data_tmp_reg[39]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y71    unroll/data_tmp_reg[75]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y76    unroll/data_tmp_reg[763]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y76    unroll/data_tmp_reg[766]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y71    unroll/data_tmp_reg[76]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73    unroll/data_tmp_reg[41]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y70    unroll/data_tmp_reg[360]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y70    unroll/data_tmp_reg[361]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y70    unroll/data_tmp_reg[362]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y70    unroll/data_tmp_reg[363]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y71    unroll/data_tmp_reg[364]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y71    unroll/data_tmp_reg[380]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y80    unroll/data_tmp_reg[752]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y78    unroll/data_tmp_reg[753]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y78    unroll/data_tmp_reg[764]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y76    unroll/data_tmp_reg[768]/C



