
TPs/TPFinal/out/TPFinal.elf:     file format elf32-littlearm
TPs/TPFinal/out/TPFinal.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a0008d9

Program Header:
0x70000001 off    0x00015bec vaddr 0x1a005bec paddr 0x1a005bec align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x000100a8 vaddr 0x100000a8 paddr 0x100000a8 align 2**16
         filesz 0x00000000 memsz 0x0000222c flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00005bf4 memsz 0x00005bf4 flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a005bf4 align 2**16
         filesz 0x000000a8 memsz 0x000000a8 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005be8  1a000000  1a000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000a8  10000000  1a005bf4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  000200a8  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  000200a8  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  000200a8  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  000200a8  2**2
                  CONTENTS
  6 .bss          0000222c  100000a8  100000a8  000100a8  2**2
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  000200a8  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  000200a8  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  000200a8  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  000200a8  2**2
                  CONTENTS
 11 .init_array   00000004  1a005be8  1a005be8  00015be8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a005bec  1a005bec  00015bec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  000200a8  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  000200a8  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  000200a8  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  000200a8  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  000200a8  2**2
                  CONTENTS
 18 .noinit       00000000  100022d4  100022d4  000200a8  2**2
                  CONTENTS
 19 .debug_info   0002f1ea  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 0000633d  00000000  00000000  0004f292  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    0000d93e  00000000  00000000  000555cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_aranges 00000fe8  00000000  00000000  00062f0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_ranges 00001208  00000000  00000000  00063ef5  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macro  00010171  00000000  00000000  000650fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_line   0001b6ba  00000000  00000000  0007526e  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_str    0002fd95  00000000  00000000  00090928  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .comment      00000068  00000000  00000000  000c06bd  2**0
                  CONTENTS, READONLY
 28 .ARM.attributes 00000032  00000000  00000000  000c0725  2**0
                  CONTENTS, READONLY
 29 .debug_frame  000032a8  00000000  00000000  000c0758  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
100000a8 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a005be8 l    d  .init_array	00000000 .init_array
1a005bec l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
100022d4 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 HX711.c
00000000 l    df *ABS*	00000000 main.c
100000b0 l     O .bss	00000001 debugPrint
00000000 l    df *ABS*	00000000 fsm_debounce.c
100000b2 l     O .bss	00000001 contFalling.14235
100000b3 l     O .bss	00000001 contRising.14236
00000000 l    df *ABS*	00000000 system.c
100000b4 l     O .bss	00000004 heap_end.5864
00000000 l    df *ABS*	00000000 heap_4.c
1a000a2c l     F .text	00000064 prvHeapInit
100000bc l     O .bss	00002000 ucHeap
1a000a90 l     F .text	00000058 prvInsertBlockIntoFreeList
100000b8 l     O .bss	00000004 pxEnd
100020bc l     O .bss	00000004 xBlockAllocatedBit
100020c0 l     O .bss	00000004 xFreeBytesRemaining
100020c4 l     O .bss	00000004 xMinimumEverFreeBytesRemaining
100020c8 l     O .bss	00000008 xStart
00000000 l    df *ABS*	00000000 timers.c
1a000c74 l     F .text	00000020 prvGetNextExpireTime
1a000c94 l     F .text	00000048 prvInsertTimerInActiveList
1a000cdc l     F .text	0000005c prvCheckForValidListAndQueue
1a001060 l     F .text	00000016 prvTimerTask
1a000df4 l     F .text	00000078 prvSwitchTimerLists
1a000e6c l     F .text	0000002c prvSampleTimeNow
1a000e98 l     F .text	00000060 prvProcessExpiredTimer
1a000ef8 l     F .text	00000074 prvProcessTimerOrBlockTask
1a000f6c l     F .text	000000f4 prvProcessReceivedCommands
100020d0 l     O .bss	00000004 pxCurrentTimerList
100020d4 l     O .bss	00000004 pxOverflowTimerList
100020d8 l     O .bss	00000014 xActiveTimerList1
100020ec l     O .bss	00000014 xActiveTimerList2
10002100 l     O .bss	00000004 xLastTime.11818
10002104 l     O .bss	00000004 xTimerQueue
10002108 l     O .bss	00000004 xTimerTaskHandle
00000000 l    df *ABS*	00000000 tasks.c
1a001078 l     F .text	0000002c prvResetNextTaskUnblockTime
1a0010a4 l     F .text	00000012 prvDeleteTCB
1a0010b6 l     F .text	00000090 prvInitialiseNewTask
1a001148 l     F .text	00000068 prvInitialiseTaskLists
1a0011b0 l     F .text	000000ac prvAddNewTaskToReadyList
1a00125c l     F .text	0000004c prvCheckTasksWaitingTermination
1a0012a8 l     F .text	00000028 prvIdleTask
1a0012d0 l     F .text	00000098 prvAddCurrentTaskToDelayedList
10002110 l     O .bss	00000004 pxDelayedTaskList
10002114 l     O .bss	00000004 pxOverflowDelayedTaskList
10002118 l     O .bss	0000008c pxReadyTasksLists
100021a4 l     O .bss	00000004 uxCurrentNumberOfTasks
100021a8 l     O .bss	00000004 uxDeletedTasksWaitingCleanUp
100021ac l     O .bss	00000004 uxPendedTicks
100021b0 l     O .bss	00000004 uxSchedulerSuspended
100021b4 l     O .bss	00000004 uxTaskNumber
100021b8 l     O .bss	00000004 uxTopReadyPriority
100021bc l     O .bss	00000014 xDelayedTaskList1
100021d0 l     O .bss	00000014 xDelayedTaskList2
100021e4 l     O .bss	00000004 xIdleTaskHandle
100021e8 l     O .bss	00000004 xNextTaskUnblockTime
100021ec l     O .bss	00000004 xNumOfOverflows
100021f0 l     O .bss	00000014 xPendingReadyList
10002204 l     O .bss	00000004 xSchedulerRunning
10002208 l     O .bss	00000014 xSuspendedTaskList
1000221c l     O .bss	00000014 xTasksWaitingTermination
10002230 l     O .bss	00000004 xTickCount
10002234 l     O .bss	00000004 xYieldPending
00000000 l    df *ABS*	00000000 hooks.c
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 queue.c
1a001e14 l     F .text	00000012 prvGetDisinheritPriorityAfterTimeout
1a001e26 l     F .text	0000001e prvIsQueueFull
1a001e44 l     F .text	0000001a prvIsQueueEmpty
1a001e5e l     F .text	00000076 prvCopyDataToQueue
1a001ed4 l     F .text	00000024 prvCopyDataFromQueue
1a001ef8 l     F .text	0000006e prvUnlockQueue
1a001fec l     F .text	00000022 prvInitialiseNewQueue
00000000 l    df *ABS*	00000000 port.c
1a002624 l     F .text	00000040 prvTaskExitError
1a002664 l     F .text	00000022 prvPortStartFirstTask
1a00268c l     F .text	0000000e vPortEnableVFP
1a0026f0 l       .text	00000000 pxCurrentTCBConst2
1a0027d0 l       .text	00000000 pxCurrentTCBConst
10002238 l     O .bss	00000001 ucMaxSysCallPriority
1000223c l     O .bss	00000004 ulMaxPRIGROUPValue
10000004 l     O .data	00000004 uxCriticalNesting
00000000 l    df *ABS*	00000000 freertos_cm_support.c
00000000 l    df *ABS*	00000000 board_sysinit.c
1a005860 l     O .text	00000004 InitClkStates
1a005864 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 board.c
1a002a74 l     F .text	00000044 Board_LED_Init
1a002ab8 l     F .text	00000040 Board_TEC_Init
1a002af8 l     F .text	00000040 Board_GPIO_Init
1a002b38 l     F .text	00000030 Board_ADC_Init
1a002b68 l     F .text	00000038 Board_SPI_Init
1a002ba0 l     F .text	00000024 Board_I2C_Init
1a0058dc l     O .text	00000008 GpioButtons
1a0058e4 l     O .text	0000000c GpioLeds
1a0058f0 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a002c64 l     F .text	00000014 Chip_SSP_GetClockIndex
1a002c78 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000008 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a002d98 l     F .text	00000014 Chip_ADC_GetClockIndex
1a002dac l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a005908 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a002fcc l     F .text	000000a0 pll_calc_divs
1a00306c l     F .text	0000010c pll_get_frac
1a003178 l     F .text	0000004c Chip_Clock_FindBaseClock
1a0033ec l     F .text	00000022 Chip_Clock_GetDivRate
10002244 l     O .bss	00000008 audio_usb_pll_freq
1a00595c l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a003558 l     F .text	0000002c Chip_UART_GetIndex
1a0059c8 l     O .text	00000008 UART_BClock
1a0059d0 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000040 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a003748 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_uart.c
1a005ac0 l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 sapi_usb_device.c
1000224c l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_convert.c
00000000 l    df *ABS*	00000000 sapi_print.c
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _aeabi_ldivmod.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
1a00456c l     F .text	00000048 std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 lock.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
1a004920 l     F .text	0000002e __sfputc_r
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 sprintf.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 impure.c
10000048 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a005bec l       .init_array	00000000 __init_array_end
1a005be8 l       .bss_RAM5	00000000 __preinit_array_end
1a005be8 l       .init_array	00000000 __init_array_start
1a005be8 l       .bss_RAM5	00000000 __preinit_array_start
1a0056f0 g     F .text	00000010 _malloc_usable_size_r
1a003210 g     F .text	0000001c Chip_Clock_GetDividerSource
1a000978 g     F .text	00000012 _isatty_r
1a0007cc g     F .text	00000048 buttonReleased
1a004f08 g     F .text	000000dc _puts_r
1a0001ba  w    F .text	00000002 TIMER2_IRQHandler
1a00098a g     F .text	0000000a _lseek_r
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a000558 g     F .text	000000c8 tarea_promediar
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a003b5c g     F .text	00000088 int64ToString
1a002738 g     F .text	0000002c vPortExitCritical
1a003fe8 g     F .text	0000005a .hidden __floatdidf
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a004ed8 g     F .text	00000030 printf
1a002c5a g     F .text	00000008 __stdio_init
100022c8 g     O .bss	00000001 __lock___atexit_recursive_mutex
1a00508e g     F .text	00000024 __sseek
1a00461c g     F .text	00000070 __sinit
1a0050bc g     F .text	000000a4 __swbuf_r
1a00017a  w    F .text	00000002 HardFault_Handler
1a0025d0 g     F .text	00000052 vQueueWaitForMessageRestricted
1a0045c0 g     F .text	0000002c __sfmoreglue
1a000000 g       *ABS*	00000000 __vectors_start__
1a002e52 g     F .text	0000000c Chip_ADC_SetResolution
1a000300 g     F .text	00000014 HX711Config
1a0053f0 g     F .text	0000000c __malloc_unlock
1a0027d4 g     F .text	0000002c SysTick_Handler
1a0035d8 g     F .text	00000040 Chip_UART_SetBaud
100022c9 g     O .bss	00000001 __lock___arc4random_mutex
1a0008d4  w    F .text	00000002 initialise_monitor_handles
1a003c6c g     F .text	00000008 printString
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a002bfc g     F .text	0000001c Board_UARTGetChar
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a0053b0 g     F .text	00000034 memmove
1a002770 g     F .text	00000064 PendSV_Handler
1a0021d8 g     F .text	000000ce xQueueGenericSendFromISR
1a000178  w    F .text	00000002 NMI_Handler
1a005bf4 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a000508 g     F .text	00000050 tarea_esperar
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
1000210c g     O .bss	00000004 pxCurrentTCB
1a00096e g     F .text	0000000a _fstat_r
53ff6fb6 g       *ABS*	00000000 __valid_user_code_checksum
1a005bf4 g       .ARM.exidx	00000000 _etext
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
10002270 g     O .bss	00000004 tiempo_down
1a001a10 g     F .text	00000018 vTaskInternalSetTimeOutState
1a0001ba  w    F .text	00000002 TIMER3_IRQHandler
1a00348e g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001ba  w    F .text	00000002 UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a002838 g     F .text	00000110 xPortStartScheduler
1a0047a2 g     F .text	0000001c memcpy
1a00191c g     F .text	00000030 vTaskPlaceOnEventList
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a0045b4 g     F .text	0000000c _cleanup_r
1a005500 g     F .text	000001f0 _svfprintf_r
1a003f70 g     F .text	00000022 .hidden __floatsidf
1a002800  w    F .text	00000038 vPortSetupTimerInterrupt
1a0040e4 g     F .text	00000000 .hidden __aeabi_uldivmod
100022d4 g       .noinit	00000000 _noinit
1a004fe4 g     F .text	00000010 puts
1a000c04 g     F .text	00000070 vPortFree
1a003abe g     F .text	00000016 uartWriteString
100022c0 g     O .bss	00000004 SystemCoreClock
1a003584 g     F .text	00000054 Chip_UART_Init
1a002404 g     F .text	000001a4 xQueueSemaphoreTake
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a002948 g     F .text	0000005c vPortValidateInterruptPriority
1a003ca8 g     F .text	00000024 printUIntFormat
100000ac g     O .bss	00000004 OFFSET
1a000180  w    F .text	00000002 UsageFault_Handler
1a00350c g     F .text	0000004c Chip_Clock_GetRate
1a001da4 g     F .text	00000016 vListInsertEnd
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a003c5c g     F .text	00000010 printInitUart
1a0029fc g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a003f50 g     F .text	0000001e .hidden __aeabi_ui2d
10002258 g     O .bss	00000004 cola_tarar
1a004114 g     F .text	000002d0 .hidden __udivmoddi4
1a003ccc g     F .text	00000000 .hidden __aeabi_drsub
1a000a0c g     F .text	00000020 _sbrk_r
1a0058d8 g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a000994 g     F .text	0000004e _read_r
1a001d9e g     F .text	00000006 vListInitialiseItem
10002274 g     O .bss	00000004 tiempo_diff
1a0001ba  w    F .text	00000002 GPIO1_IRQHandler
1a0022a8 g     F .text	0000015c xQueueReceive
10002280 g     O .bss	00000040 xQueueRegistry
1000225c g     O .bss	00000004 cola_fuerza
1a003f94 g     F .text	00000042 .hidden __extendsfdf2
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a003cd8 g     F .text	00000276 .hidden __adddf3
1a005bec g       .ARM.exidx	00000000 __exidx_start
100022ca g     O .bss	00000001 __lock___env_recursive_mutex
1a0002fc g     O .text	00000004 CRP_WORD
100022cb g     O .bss	00000001 __lock___sinit_recursive_mutex
1a005bb0 g     O .text	00000004 _global_impure_ptr
1a0053fc g     F .text	0000004c _realloc_r
1a004754 g     F .text	00000048 __libc_init_array
1a003f50 g     F .text	0000001e .hidden __floatunsidf
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a000ae8 g     F .text	0000011c pvPortMalloc
1a002c18 g     F .text	00000030 Board_Init
1a000962  w    F .text	00000002 _init
1a001d88 g     F .text	00000016 vListInitialise
1a000114 g       .text	00000000 __data_section_table
1a001540 g     F .text	0000000c xTaskGetTickCount
1a002058 g     F .text	00000180 xQueueGenericSend
1a0001ba  w    F .text	00000002 RTC_IRQHandler
100022d4 g       .bss	00000000 _ebss
1a0001ba  w    F .text	00000002 TIMER0_IRQHandler
1a000314 g     F .text	00000014 tarea_Rx_WIFI
1a0008d8 g     F .text	00000088 Reset_Handler
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a002d5c g     F .text	00000038 Chip_I2C_SetClockRate
1a001b94 g     F .text	000000b4 xTaskPriorityDisinherit
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a0031c4 g     F .text	0000004c Chip_Clock_EnableCrystal
100022cc g     O .bss	00000001 __lock___malloc_recursive_mutex
10008000 g       *ABS*	00000000 __top_RamLoc32
1a001984 g     F .text	0000008c xTaskRemoveFromEventList
1a001d50  w    F .text	0000001c vApplicationMallocFailedHook
1a003cd8 g     F .text	00000276 .hidden __aeabi_dadd
1a00018a g     F .text	0000001e data_init
1a003fd8 g     F .text	0000006a .hidden __aeabi_ul2d
1a0001ba  w    F .text	00000002 TIMER1_IRQHandler
1a005b50 g     O .text	00000020 __sf_fake_stderr
1a002d38 g     F .text	00000024 Chip_I2C_Init
1a0013cc g     F .text	000000e0 vTaskDelete
1a0047a0 g     F .text	00000002 __retarget_lock_release_recursive
1a0001ba  w    F .text	00000002 UART2_IRQHandler
1a003c74 g     F .text	00000010 printEnter
1a003380 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a005448 g     F .text	000000b6 __ssputs_r
1a0059d8 g     O .text	000000e6 gpioPinsInit
1a001d24  w    F .text	0000002c vAssertCalled
1a003aa4 g     F .text	0000001a uartWriteByte
1a001d08 g     F .text	0000001c pvTaskIncrementMutexHeldCount
1a002c90 g     F .text	00000012 Chip_SSP_SetClockRate
1a00494e g     F .text	00000024 __sfputs_r
1a0001ba  w    F .text	00000002 GPIO2_IRQHandler
1a0045ec g     F .text	0000000c __sfp_lock_acquire
1a005310 g     F .text	00000000 memchr
1a001a28 g     F .text	00000084 xTaskCheckForTimeOut
1a0047d0 g     F .text	0000009c _free_r
1a003468 g     F .text	00000026 Chip_Clock_GetBaseClock
1a001ad8 g     F .text	000000bc xTaskPriorityInherit
100000a8 g       .bss	00000000 _bss
1a000814 g     F .text	0000000c fsmButtonError
1a002e20 g     F .text	00000032 Chip_ADC_SetSampleRate
1a003cd4 g     F .text	0000027a .hidden __aeabi_dsub
1a000414 g     F .text	000000f4 tarea_medir
10002240 g     O .bss	00000004 freeRtosInterruptCallback
1a001530 g     F .text	00000010 vTaskSuspendAll
1a003fd8 g     F .text	0000006a .hidden __floatundidf
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a002ca2 g     F .text	0000003e Chip_SSP_SetBitRate
1a001dee g     F .text	00000026 uxListRemove
100000a8 g     O .bss	00000004 Count
1a002d94 g     F .text	00000002 Chip_GPIO_Init
1a005904 g     O .text	00000004 OscRateIn
1a003a28 g     F .text	0000007c uartInit
100022d4 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a001850 g     F .text	000000cc vTaskSwitchContext
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
10002260 g     O .bss	00000004 TaskHandle_medir
1a00194c g     F .text	00000038 vTaskPlaceOnEventListRestricted
1a000178 g       .text	00000000 __bss_section_table_end
1a0007bc g     F .text	00000010 buttonPressed
1a000964 g     F .text	0000000a _close_r
1a003f70 g     F .text	00000022 .hidden __aeabi_i2d
1a00377c g     F .text	000001ac gpioInit
1a000d88 g     F .text	0000006c xTimerGenericCommand
1a005160 g     F .text	000000dc __swsetup_r
1a001d6c  w    F .text	0000001c vApplicationStackOverflowHook
1a0043e4  w    F .text	00000002 .hidden __aeabi_ldiv0
10002264 g     O .bss	00000004 sem_medir_fuerza
1a00468c g     F .text	0000008c __sfp
10002268 g     O .bss	00000004 TaskHandle_esperar
1a000620 g     F .text	000000c0 tarea_tarar
1a004610 g     F .text	0000000c __sinit_lock_release
1a005034 g     F .text	00000022 __sread
1a003ad4 g     F .text	0000001c USB0_IRQHandler
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a0053e4 g     F .text	0000000c __malloc_lock
1a002be8 g     F .text	00000014 Board_UARTPutChar
1a0001ba  w    F .text	00000002 SCT_IRQHandler
10002278 g     O .bss	00000004 tiempo_up
1a0044f4 g     F .text	00000078 _fflush_r
1000227c g     O .bss	00000001 fsmButtonState
1a003be4 g     F .text	00000078 uint64ToString
1a005b70 g     O .text	00000020 __sf_fake_stdin
1a00322c g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a00479e g     F .text	00000002 __retarget_lock_acquire_recursive
1a0047be g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a0006e0 g     F .text	000000dc main
1a00479c g     F .text	00000002 __retarget_lock_init_recursive
1a0001ba  w    F .text	00000002 WDT_IRQHandler
1a001dba g     F .text	00000034 vListInsert
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a0026d0 g     F .text	00000024 SVC_Handler
1a0050b2 g     F .text	00000008 __sclose
1a000d38 g     F .text	00000050 xTimerCreateTimerTask
1a00486c g     F .text	000000b4 _malloc_r
1a003fe8 g     F .text	0000005a .hidden __aeabi_l2d
1a0039fc g     F .text	00000018 uartTxReady
1a001760 g     F .text	000000a4 vTaskDelayUntil
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a00349c g     F .text	0000003c Chip_Clock_EnableOpts
1a002c52 g     F .text	00000008 __stdio_getchar
1a00200e g     F .text	00000048 xQueueGenericCreate
1a003248 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a003300 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a00082c g     F .text	000000a8 fsmButtonUpdate
1a0036f4 g     F .text	00000038 SystemInit
1a000328 g     F .text	000000ec tarea_Tx_WIFI
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a003928 g     F .text	0000006a gpioWrite
1a000960  w    F .text	00000002 _fini
1a004ed8 g     F .text	00000030 iprintf
1a001664 g     F .text	000000fc xTaskResumeAll
1a004ff4 g     F .text	00000040 sprintf
1a0014ac g     F .text	00000084 vTaskStartScheduler
1a002de0 g     F .text	00000040 Chip_ADC_Init
100022c4 g     O .bss	00000004 g_pUsbApi
1a0029c4 g     F .text	00000038 Board_SetupMuxing
1a003618 g     F .text	000000dc Chip_UART_SetBaudFDR
1a0009e2 g     F .text	00000028 _write_r
1a0001ba  w    F .text	00000002 ETH_IRQHandler
1a004bc4 g     F .text	000000ea _printf_common
10000044 g     O .data	00000004 _impure_ptr
100000b1 g     O .bss	00000001 tarado
1a0043e8 g     F .text	0000010c __sflush_r
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a005500 g     F .text	000001f0 _svfiprintf_r
1a003a14 g     F .text	00000014 uartTxWrite
1000226c g     O .bss	00000004 cola_datos_calculados
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
1a001aac g     F .text	0000000c vTaskMissedYield
100022d4 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a002ce0 g     F .text	00000038 Chip_SSP_Init
1a003c84 g     F .text	00000024 printIntFormat
1a0025a8 g     F .text	00000028 vQueueAddToRegistry
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a00154c g     F .text	00000118 xTaskIncrementTick
1a00523c g     F .text	00000048 __swhatbuf_r
1a0029a4 g     F .text	00000020 DAC_IRQHandler
1a002bc4 g     F .text	00000024 Board_Debug_Init
1a002c48 g     F .text	0000000a __stdio_putchar
1a001f68 g     F .text	00000084 xQueueGenericReset
100000a8 g       .data	00000000 _edata
1a002d18 g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
100022cd g     O .bss	00000001 __lock___at_quick_exit_mutex
1a001368 g     F .text	00000062 xTaskCreate
1a002e60 g     F .text	00000158 Chip_SetupCoreClock
1a005056 g     F .text	00000038 __swrite
1a0001ba  w    F .text	00000002 GPIO0_IRQHandler
1a004974 g     F .text	00000250 _vfiprintf_r
1a000000 g     O .text	00000040 g_pfnVectors
1a004718 g     F .text	0000003c _fwalk_reent
1a002fb8 g     F .text	00000014 SystemCoreClockUpdate
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a001804 g     F .text	0000004c vTaskDelay
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a0045f8 g     F .text	0000000c __sfp_lock_release
1a005b90 g     O .text	00000020 __sf_fake_stdout
1a004ff4 g     F .text	00000040 siprintf
1a001ab8 g     F .text	00000020 xTaskGetSchedulerState
1a001c48 g     F .text	000000c0 vTaskPriorityDisinheritAfterTimeout
1a0043e4  w    F .text	00000002 .hidden __aeabi_idiv0
10000000 g     O .data	00000004 cant_promediada
1a00017e  w    F .text	00000002 BusFault_Handler
100022ce g     O .bss	00000001 __lock___dd_hash_mutex
1a005284 g     F .text	00000080 __smakebuf_r
100022cf g     O .bss	00000001 __lock___tz_mutex
1a0026a0 g     F .text	0000002c pxPortInitialiseStack
1a004cb0 g     F .text	00000228 _printf_i
1a0034d8 g     F .text	00000034 Chip_Clock_Enable
1a0001ba  w    F .text	00000002 UART3_IRQHandler
10002254 g     O .bss	00000004 __malloc_sbrk_start
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a003992 g     F .text	00000068 gpioRead
1a003f94 g     F .text	00000042 .hidden __aeabi_f2d
1a003af0 g     F .text	0000006c boardInit
1a0026f4 g     F .text	00000044 vPortEnterCritical
10002250 g     O .bss	00000004 __malloc_free_list
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a003cd4 g     F .text	0000027a .hidden __subdf3
1a004974 g     F .text	00000250 _vfprintf_r
1a000820 g     F .text	0000000c fsmButtonInit
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1a004044 g     F .text	00000000 .hidden __aeabi_ldivmod
1a003410 g     F .text	00000058 Chip_Clock_SetBaseClock
1a00372c g     F .text	0000001c cyclesCounterInit
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
100022d0 g     O .bss	00000001 __lock___sfp_recursive_mutex
1a004604 g     F .text	0000000c __sinit_lock_acquire
1a002a68 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 d9 08 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a b6 6f ff 53     }............o.S
	...
1a00002c:	d1 26 00 1a 85 01 00 1a 00 00 00 00 71 27 00 1a     .&..........q'..
1a00003c:	d5 27 00 1a                                         .'..

1a000040 <g_pfnVendorVectors>:
1a000040:	a5 29 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     .)..............
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	d5 3a 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     .:..............
1a000070:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a005bf4 	.word	0x1a005bf4
1a000118:	10000000 	.word	0x10000000
1a00011c:	000000a8 	.word	0x000000a8
1a000120:	1a005bf4 	.word	0x1a005bf4
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a005bf4 	.word	0x1a005bf4
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a005bf4 	.word	0x1a005bf4
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a005bf4 	.word	0x1a005bf4
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	100000a8 	.word	0x100000a8
1a000154:	0000222c 	.word	0x0000222c
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
    }
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
    }
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
    }
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
    }
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
    }
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
    }
1a000182:	e7fe      	b.n	1a000182 <UsageFault_Handler+0x2>

1a000184 <DebugMon_Handler>:
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
    }
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
    }
1a000186:	e7fe      	b.n	1a000186 <DebugMon_Handler+0x2>
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
    }
1a000188:	e7fe      	b.n	1a000188 <DebugMon_Handler+0x4>

1a00018a <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000192:	f850 4b04 	ldr.w	r4, [r0], #4
1a000196:	f841 4b04 	str.w	r4, [r1], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019a:	3304      	adds	r3, #4
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	428b      	cmp	r3, r1
1a0001ac:	d204      	bcs.n	1a0001b8 <bss_init+0x10>
        *pulDest++ = 0;
1a0001ae:	2200      	movs	r2, #0
1a0001b0:	f840 2b04 	str.w	r2, [r0], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	3304      	adds	r3, #4
1a0001b6:	e7f8      	b.n	1a0001aa <bss_init+0x2>
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
    }
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <HX711Config>:

/* ******************************************************************************************************************************** */


void HX711Config(void)
{
1a000300:	b508      	push	{r3, lr}
	// Se setea el Clock en GPIO7 y el Data en GPIO8
	gpioConfig(ClockPin,GPIO_OUTPUT);
1a000302:	2101      	movs	r1, #1
1a000304:	200c      	movs	r0, #12
1a000306:	f003 fa39 	bl	1a00377c <gpioInit>
	gpioConfig(DataPin,GPIO_INPUT);
1a00030a:	2100      	movs	r1, #0
1a00030c:	200b      	movs	r0, #11
1a00030e:	f003 fa35 	bl	1a00377c <gpioInit>
	//gpioWrite(DataPin,1);
	//HX711Tare(Times);

}
1a000312:	bd08      	pop	{r3, pc}

1a000314 <tarea_Rx_WIFI>:

/*==================[definiciones de funciones externas]=====================*/


void tarea_Rx_WIFI( void* taskParmPtr )
{
1a000314:	b508      	push	{r3, lr}
	fsmButtonInit();
1a000316:	f000 fa83 	bl	1a000820 <fsmButtonInit>

	while( 1 )
	{
		fsmButtonUpdate( TEC1 );
1a00031a:	2024      	movs	r0, #36	; 0x24
1a00031c:	f000 fa86 	bl	1a00082c <fsmButtonUpdate>
	 	vTaskDelay( 1 / portTICK_RATE_MS );
1a000320:	2001      	movs	r0, #1
1a000322:	f001 fa6f 	bl	1a001804 <vTaskDelay>
1a000326:	e7f8      	b.n	1a00031a <tarea_Rx_WIFI+0x6>

1a000328 <tarea_Tx_WIFI>:
	}
}

// Implementacion de funcion de la tarea
void tarea_Tx_WIFI( void* taskParmPtr )
{
1a000328:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a00032c:	b093      	sub	sp, #76	; 0x4c
	unsigned long fu = 0;
1a00032e:	2100      	movs	r1, #0
1a000330:	9111      	str	r1, [sp, #68]	; 0x44
	double p = 0;
	char str_aux[50] = {};
1a000332:	2232      	movs	r2, #50	; 0x32
1a000334:	a804      	add	r0, sp, #16
1a000336:	f004 fa42 	bl	1a0047be <memset>
    // ---------- CONFIGURACIONES ------------------------------
	TickType_t xPeriodicity =  1000 / portTICK_RATE_MS;		// Tarea periodica cada 1000 ms
	TickType_t xLastWakeTime = xTaskGetTickCount();
1a00033a:	f001 f901 	bl	1a001540 <xTaskGetTickCount>
1a00033e:	9003      	str	r0, [sp, #12]
1a000340:	e04f      	b.n	1a0003e2 <tarea_Tx_WIFI+0xba>
	// ---------- REPETIR POR SIEMPRE --------------------------
    while( 1 )
    {
    	if(xQueueReceive(cola_fuerza , &fu,  portMAX_DELAY)){			// Esperamos tecla

			gpioWrite( LED1, ON );
1a000342:	2101      	movs	r1, #1
1a000344:	202b      	movs	r0, #43	; 0x2b
1a000346:	f003 faef 	bl	1a003928 <gpioWrite>
			vTaskDelay(40 / portTICK_RATE_MS);
1a00034a:	2028      	movs	r0, #40	; 0x28
1a00034c:	f001 fa5a 	bl	1a001804 <vTaskDelay>
			gpioWrite( LED1, OFF );
1a000350:	2100      	movs	r1, #0
1a000352:	202b      	movs	r0, #43	; 0x2b
1a000354:	f003 fae8 	bl	1a003928 <gpioWrite>

			p = (fu - OFFSET) / SCALE;
1a000358:	4c27      	ldr	r4, [pc, #156]	; (1a0003f8 <tarea_Tx_WIFI+0xd0>)
1a00035a:	6823      	ldr	r3, [r4, #0]
1a00035c:	9d11      	ldr	r5, [sp, #68]	; 0x44
1a00035e:	1aed      	subs	r5, r5, r3
1a000360:	4b26      	ldr	r3, [pc, #152]	; (1a0003fc <tarea_Tx_WIFI+0xd4>)
1a000362:	fba3 3505 	umull	r3, r5, r3, r5
1a000366:	0aed      	lsrs	r5, r5, #11
1a000368:	4628      	mov	r0, r5
1a00036a:	f003 fdf1 	bl	1a003f50 <__aeabi_ui2d>
1a00036e:	4680      	mov	r8, r0
1a000370:	4689      	mov	r9, r1
			if (p < 0){
				debugPrintString("Negativo corregido");
				p = 0;
			}

			debugPrintlnUInt(OFFSET);
1a000372:	6822      	ldr	r2, [r4, #0]
1a000374:	2600      	movs	r6, #0
1a000376:	4c22      	ldr	r4, [pc, #136]	; (1a000400 <tarea_Tx_WIFI+0xd8>)
1a000378:	270a      	movs	r7, #10
1a00037a:	9700      	str	r7, [sp, #0]
1a00037c:	4633      	mov	r3, r6
1a00037e:	7820      	ldrb	r0, [r4, #0]
1a000380:	f003 fc92 	bl	1a003ca8 <printUIntFormat>
1a000384:	7820      	ldrb	r0, [r4, #0]
1a000386:	f003 fc75 	bl	1a003c74 <printEnter>
			debugPrintString( "Fuerza: " );
1a00038a:	491e      	ldr	r1, [pc, #120]	; (1a000404 <tarea_Tx_WIFI+0xdc>)
1a00038c:	7820      	ldrb	r0, [r4, #0]
1a00038e:	f003 fc6d 	bl	1a003c6c <printString>
			debugPrintlnUInt(fu);
1a000392:	9700      	str	r7, [sp, #0]
1a000394:	9a11      	ldr	r2, [sp, #68]	; 0x44
1a000396:	4633      	mov	r3, r6
1a000398:	7820      	ldrb	r0, [r4, #0]
1a00039a:	f003 fc85 	bl	1a003ca8 <printUIntFormat>
1a00039e:	7820      	ldrb	r0, [r4, #0]
1a0003a0:	f003 fc68 	bl	1a003c74 <printEnter>
			sprintf(str_aux, "%d",p);
1a0003a4:	4642      	mov	r2, r8
1a0003a6:	464b      	mov	r3, r9
1a0003a8:	4917      	ldr	r1, [pc, #92]	; (1a000408 <tarea_Tx_WIFI+0xe0>)
1a0003aa:	a804      	add	r0, sp, #16
1a0003ac:	f004 fe22 	bl	1a004ff4 <siprintf>
			debugPrintString( "Peso: " );
1a0003b0:	4916      	ldr	r1, [pc, #88]	; (1a00040c <tarea_Tx_WIFI+0xe4>)
1a0003b2:	7820      	ldrb	r0, [r4, #0]
1a0003b4:	f003 fc5a 	bl	1a003c6c <printString>
			debugPrintString( str_aux );
1a0003b8:	a904      	add	r1, sp, #16
1a0003ba:	7820      	ldrb	r0, [r4, #0]
1a0003bc:	f003 fc56 	bl	1a003c6c <printString>
			debugPrintEnter();
1a0003c0:	7820      	ldrb	r0, [r4, #0]
1a0003c2:	f003 fc57 	bl	1a003c74 <printEnter>
			debugPrintlnInt(p);
1a0003c6:	9700      	str	r7, [sp, #0]
1a0003c8:	462a      	mov	r2, r5
1a0003ca:	4633      	mov	r3, r6
1a0003cc:	7820      	ldrb	r0, [r4, #0]
1a0003ce:	f003 fc59 	bl	1a003c84 <printIntFormat>
1a0003d2:	7820      	ldrb	r0, [r4, #0]
1a0003d4:	f003 fc4e 	bl	1a003c74 <printEnter>

			// Delay periódico
			vTaskDelayUntil( &xLastWakeTime , xPeriodicity );
1a0003d8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
1a0003dc:	a803      	add	r0, sp, #12
1a0003de:	f001 f9bf 	bl	1a001760 <vTaskDelayUntil>
    	if(xQueueReceive(cola_fuerza , &fu,  portMAX_DELAY)){			// Esperamos tecla
1a0003e2:	f04f 32ff 	mov.w	r2, #4294967295
1a0003e6:	a911      	add	r1, sp, #68	; 0x44
1a0003e8:	4b09      	ldr	r3, [pc, #36]	; (1a000410 <tarea_Tx_WIFI+0xe8>)
1a0003ea:	6818      	ldr	r0, [r3, #0]
1a0003ec:	f001 ff5c 	bl	1a0022a8 <xQueueReceive>
1a0003f0:	2800      	cmp	r0, #0
1a0003f2:	d0f6      	beq.n	1a0003e2 <tarea_Tx_WIFI+0xba>
1a0003f4:	e7a5      	b.n	1a000342 <tarea_Tx_WIFI+0x1a>
1a0003f6:	bf00      	nop
1a0003f8:	100000ac 	.word	0x100000ac
1a0003fc:	1ea4670f 	.word	0x1ea4670f
1a000400:	100000b0 	.word	0x100000b0
1a000404:	1a005734 	.word	0x1a005734
1a000408:	1a005740 	.word	0x1a005740
1a00040c:	1a005744 	.word	0x1a005744
1a000410:	1000225c 	.word	0x1000225c

1a000414 <tarea_medir>:
    }
}

// Tarea que mide la fuerza
void tarea_medir( void* taskParmPtr )
{
1a000414:	b530      	push	{r4, r5, lr}
1a000416:	b085      	sub	sp, #20
1a000418:	4604      	mov	r4, r0
	// ---------- CONFIGURACIONES ------------------------------
		TickType_t xPeriodicity =  500 / portTICK_RATE_MS;		// Tarea periodica cada 1000 ms
		TickType_t xLastWakeTime = xTaskGetTickCount();
1a00041a:	f001 f891 	bl	1a001540 <xTaskGetTickCount>
1a00041e:	9003      	str	r0, [sp, #12]
		TickType_t dif = *( (TickType_t*)  taskParmPtr );
1a000420:	6825      	ldr	r5, [r4, #0]

		// Inicialización de parámetros
		unsigned char i;

		//gpioWrite(DataPin,1);
		gpioWrite(ClockPin,0);
1a000422:	2100      	movs	r1, #0
1a000424:	200c      	movs	r0, #12
1a000426:	f003 fa7f 	bl	1a003928 <gpioWrite>

		// Crear tarea de espera
			BaseType_t res =
			xTaskCreate(
1a00042a:	4b2f      	ldr	r3, [pc, #188]	; (1a0004e8 <tarea_medir+0xd4>)
1a00042c:	9301      	str	r3, [sp, #4]
1a00042e:	2402      	movs	r4, #2
1a000430:	9400      	str	r4, [sp, #0]
1a000432:	2300      	movs	r3, #0
1a000434:	22b4      	movs	r2, #180	; 0xb4
1a000436:	492d      	ldr	r1, [pc, #180]	; (1a0004ec <tarea_medir+0xd8>)
1a000438:	482d      	ldr	r0, [pc, #180]	; (1a0004f0 <tarea_medir+0xdc>)
1a00043a:	f000 ff95 	bl	1a001368 <xTaskCreate>
				//error
			}

			// Crear tarea de espera
			res =
			xTaskCreate(
1a00043e:	2300      	movs	r3, #0
1a000440:	9301      	str	r3, [sp, #4]
1a000442:	9400      	str	r4, [sp, #0]
1a000444:	22b4      	movs	r2, #180	; 0xb4
1a000446:	492b      	ldr	r1, [pc, #172]	; (1a0004f4 <tarea_medir+0xe0>)
1a000448:	482b      	ldr	r0, [pc, #172]	; (1a0004f8 <tarea_medir+0xe4>)
1a00044a:	f000 ff8d 	bl	1a001368 <xTaskCreate>
				0,                	// Parametros de tarea
				tskIDLE_PRIORITY+2,         	// Prioridad de la tarea
				0                          	// Puntero a la tarea creada en el sistema
			);

			if(res == pdFAIL)
1a00044e:	e033      	b.n	1a0004b8 <tarea_medir+0xa4>
				gpioWrite( LEDG , 0 );

				Count = 0;

				// Medir 24 pulsos
				for (i=0;i<24;i++)
1a000450:	3401      	adds	r4, #1
1a000452:	b2e4      	uxtb	r4, r4
1a000454:	2c17      	cmp	r4, #23
1a000456:	d815      	bhi.n	1a000484 <tarea_medir+0x70>
					{
						gpioWrite(ClockPin,1);
1a000458:	2101      	movs	r1, #1
1a00045a:	200c      	movs	r0, #12
1a00045c:	f003 fa64 	bl	1a003928 <gpioWrite>
						Count=Count<<1;
1a000460:	4a26      	ldr	r2, [pc, #152]	; (1a0004fc <tarea_medir+0xe8>)
1a000462:	6813      	ldr	r3, [r2, #0]
1a000464:	005b      	lsls	r3, r3, #1
1a000466:	6013      	str	r3, [r2, #0]
						gpioWrite(ClockPin,0);
1a000468:	2100      	movs	r1, #0
1a00046a:	200c      	movs	r0, #12
1a00046c:	f003 fa5c 	bl	1a003928 <gpioWrite>
						if(gpioRead(DataPin)){
1a000470:	200b      	movs	r0, #11
1a000472:	f003 fa8e 	bl	1a003992 <gpioRead>
1a000476:	2800      	cmp	r0, #0
1a000478:	d0ea      	beq.n	1a000450 <tarea_medir+0x3c>

							Count++;
1a00047a:	4a20      	ldr	r2, [pc, #128]	; (1a0004fc <tarea_medir+0xe8>)
1a00047c:	6813      	ldr	r3, [r2, #0]
1a00047e:	3301      	adds	r3, #1
1a000480:	6013      	str	r3, [r2, #0]
1a000482:	e7e5      	b.n	1a000450 <tarea_medir+0x3c>
						}
					}
				// Hacer medición final
				gpioWrite(ClockPin,1);
1a000484:	2101      	movs	r1, #1
1a000486:	200c      	movs	r0, #12
1a000488:	f003 fa4e 	bl	1a003928 <gpioWrite>
				Count=Count^0x800000;
1a00048c:	4c1b      	ldr	r4, [pc, #108]	; (1a0004fc <tarea_medir+0xe8>)
1a00048e:	6823      	ldr	r3, [r4, #0]
1a000490:	f483 0300 	eor.w	r3, r3, #8388608	; 0x800000
1a000494:	6023      	str	r3, [r4, #0]
				gpioWrite(ClockPin,0);
1a000496:	2100      	movs	r1, #0
1a000498:	200c      	movs	r0, #12
1a00049a:	f003 fa45 	bl	1a003928 <gpioWrite>



			xQueueSend(cola_datos_calculados , &Count,  portMAX_DELAY);
1a00049e:	2300      	movs	r3, #0
1a0004a0:	f04f 32ff 	mov.w	r2, #4294967295
1a0004a4:	4621      	mov	r1, r4
1a0004a6:	4816      	ldr	r0, [pc, #88]	; (1a000500 <tarea_medir+0xec>)
1a0004a8:	6800      	ldr	r0, [r0, #0]
1a0004aa:	f001 fdd5 	bl	1a002058 <xQueueGenericSend>

			}

			// Delay periódico
			vTaskDelayUntil( &xLastWakeTime , xPeriodicity );
1a0004ae:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
1a0004b2:	a803      	add	r0, sp, #12
1a0004b4:	f001 f954 	bl	1a001760 <vTaskDelayUntil>
			if (xSemaphoreTake( sem_medir_fuerza  ,  portMAX_DELAY )){
1a0004b8:	f04f 31ff 	mov.w	r1, #4294967295
1a0004bc:	4b11      	ldr	r3, [pc, #68]	; (1a000504 <tarea_medir+0xf0>)
1a0004be:	6818      	ldr	r0, [r3, #0]
1a0004c0:	f001 ffa0 	bl	1a002404 <xQueueSemaphoreTake>
1a0004c4:	2800      	cmp	r0, #0
1a0004c6:	d0f2      	beq.n	1a0004ae <tarea_medir+0x9a>
				gpioWrite( LEDG , 1 );
1a0004c8:	2101      	movs	r1, #1
1a0004ca:	2029      	movs	r0, #41	; 0x29
1a0004cc:	f003 fa2c 	bl	1a003928 <gpioWrite>
				vTaskDelay( dif );
1a0004d0:	4628      	mov	r0, r5
1a0004d2:	f001 f997 	bl	1a001804 <vTaskDelay>
				gpioWrite( LEDG , 0 );
1a0004d6:	2100      	movs	r1, #0
1a0004d8:	2029      	movs	r0, #41	; 0x29
1a0004da:	f003 fa25 	bl	1a003928 <gpioWrite>
				Count = 0;
1a0004de:	2400      	movs	r4, #0
1a0004e0:	4b06      	ldr	r3, [pc, #24]	; (1a0004fc <tarea_medir+0xe8>)
1a0004e2:	601c      	str	r4, [r3, #0]
				for (i=0;i<24;i++)
1a0004e4:	e7b6      	b.n	1a000454 <tarea_medir+0x40>
1a0004e6:	bf00      	nop
1a0004e8:	10002268 	.word	0x10002268
1a0004ec:	1a00574c 	.word	0x1a00574c
1a0004f0:	1a000509 	.word	0x1a000509
1a0004f4:	1a00575c 	.word	0x1a00575c
1a0004f8:	1a000559 	.word	0x1a000559
1a0004fc:	100000a8 	.word	0x100000a8
1a000500:	1000226c 	.word	0x1000226c
1a000504:	10002264 	.word	0x10002264

1a000508 <tarea_esperar>:

}

// Tarea que espera a que el HX711 este listo para medir
void tarea_esperar( void* taskParmPtr )
{
1a000508:	b500      	push	{lr}
1a00050a:	b083      	sub	sp, #12
    // ---------- CONFIGURACIONES ------------------------------
	TickType_t xPeriodicity =  50 / portTICK_RATE_MS;		// Tarea periodica cada 1000 ms
	TickType_t xLastWakeTime = xTaskGetTickCount();
1a00050c:	f001 f818 	bl	1a001540 <xTaskGetTickCount>
1a000510:	9001      	str	r0, [sp, #4]
1a000512:	e003      	b.n	1a00051c <tarea_esperar+0x14>
				xSemaphoreGive( sem_medir_fuerza );
				vTaskDelete(NULL);
			}

			// Delay periódico
			vTaskDelayUntil( &xLastWakeTime , xPeriodicity );
1a000514:	2132      	movs	r1, #50	; 0x32
1a000516:	a801      	add	r0, sp, #4
1a000518:	f001 f922 	bl	1a001760 <vTaskDelayUntil>
			gpioWrite( LEDR , 1 );
1a00051c:	2101      	movs	r1, #1
1a00051e:	2028      	movs	r0, #40	; 0x28
1a000520:	f003 fa02 	bl	1a003928 <gpioWrite>
			vTaskDelay( 40 / portTICK_RATE_MS );
1a000524:	2028      	movs	r0, #40	; 0x28
1a000526:	f001 f96d 	bl	1a001804 <vTaskDelay>
			gpioWrite( LEDR , 0 );
1a00052a:	2100      	movs	r1, #0
1a00052c:	2028      	movs	r0, #40	; 0x28
1a00052e:	f003 f9fb 	bl	1a003928 <gpioWrite>
			if( !gpioRead(DataPin) ){
1a000532:	200b      	movs	r0, #11
1a000534:	f003 fa2d 	bl	1a003992 <gpioRead>
1a000538:	2800      	cmp	r0, #0
1a00053a:	d1eb      	bne.n	1a000514 <tarea_esperar+0xc>
				xSemaphoreGive( sem_medir_fuerza );
1a00053c:	2300      	movs	r3, #0
1a00053e:	461a      	mov	r2, r3
1a000540:	4619      	mov	r1, r3
1a000542:	4804      	ldr	r0, [pc, #16]	; (1a000554 <tarea_esperar+0x4c>)
1a000544:	6800      	ldr	r0, [r0, #0]
1a000546:	f001 fd87 	bl	1a002058 <xQueueGenericSend>
				vTaskDelete(NULL);
1a00054a:	2000      	movs	r0, #0
1a00054c:	f000 ff3e 	bl	1a0013cc <vTaskDelete>
1a000550:	e7e0      	b.n	1a000514 <tarea_esperar+0xc>
1a000552:	bf00      	nop
1a000554:	10002264 	.word	0x10002264

1a000558 <tarea_promediar>:

}

// Tarea que promedia los valores medidos
void tarea_promediar( void* taskParmPtr )
{
1a000558:	b530      	push	{r4, r5, lr}
1a00055a:	b085      	sub	sp, #20
    // ---------- CONFIGURACIONES ------------------------------
	TickType_t xPeriodicity =  500 / portTICK_RATE_MS;		// Tarea periodica cada 1000 ms
	TickType_t xLastWakeTime = xTaskGetTickCount();
1a00055c:	f000 fff0 	bl	1a001540 <xTaskGetTickCount>
1a000560:	9003      	str	r0, [sp, #12]

	unsigned long f;
	unsigned long sum = 0;
	int contador = 0;
1a000562:	2400      	movs	r4, #0
	unsigned long sum = 0;
1a000564:	4625      	mov	r5, r4
1a000566:	e01e      	b.n	1a0005a6 <tarea_promediar+0x4e>
						xQueueSend(cola_tarar , &prom,  portMAX_DELAY);
						vTaskDelete(TaskHandle_medir);
						vTaskDelete(NULL);
					}
					else{
						xQueueSend(cola_fuerza , &prom,  portMAX_DELAY);
1a000568:	2300      	movs	r3, #0
1a00056a:	f04f 32ff 	mov.w	r2, #4294967295
1a00056e:	a901      	add	r1, sp, #4
1a000570:	4824      	ldr	r0, [pc, #144]	; (1a000604 <tarea_promediar+0xac>)
1a000572:	6800      	ldr	r0, [r0, #0]
1a000574:	f001 fd70 	bl	1a002058 <xQueueGenericSend>
						vTaskDelete(TaskHandle_medir);
1a000578:	4b23      	ldr	r3, [pc, #140]	; (1a000608 <tarea_promediar+0xb0>)
1a00057a:	6818      	ldr	r0, [r3, #0]
1a00057c:	f000 ff26 	bl	1a0013cc <vTaskDelete>
						vTaskDelete(NULL);
1a000580:	2000      	movs	r0, #0
1a000582:	f000 ff23 	bl	1a0013cc <vTaskDelete>
1a000586:	e009      	b.n	1a00059c <tarea_promediar+0x44>
					}
				}
				else{
					sum += f;
1a000588:	9b02      	ldr	r3, [sp, #8]
1a00058a:	441d      	add	r5, r3
					contador++;
1a00058c:	3401      	adds	r4, #1
					xSemaphoreGive( sem_medir_fuerza );
1a00058e:	2300      	movs	r3, #0
1a000590:	461a      	mov	r2, r3
1a000592:	4619      	mov	r1, r3
1a000594:	481d      	ldr	r0, [pc, #116]	; (1a00060c <tarea_promediar+0xb4>)
1a000596:	6800      	ldr	r0, [r0, #0]
1a000598:	f001 fd5e 	bl	1a002058 <xQueueGenericSend>
				}
			}

			// Delay periódico
			vTaskDelayUntil( &xLastWakeTime , xPeriodicity );
1a00059c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
1a0005a0:	a803      	add	r0, sp, #12
1a0005a2:	f001 f8dd 	bl	1a001760 <vTaskDelayUntil>
			gpioWrite( LEDB , 1 );
1a0005a6:	2101      	movs	r1, #1
1a0005a8:	202a      	movs	r0, #42	; 0x2a
1a0005aa:	f003 f9bd 	bl	1a003928 <gpioWrite>
			vTaskDelay( 40 / portTICK_RATE_MS );
1a0005ae:	2028      	movs	r0, #40	; 0x28
1a0005b0:	f001 f928 	bl	1a001804 <vTaskDelay>
			gpioWrite( LEDB , 0 );
1a0005b4:	2100      	movs	r1, #0
1a0005b6:	202a      	movs	r0, #42	; 0x2a
1a0005b8:	f003 f9b6 	bl	1a003928 <gpioWrite>
			if(xQueueReceive(cola_datos_calculados , &f,  portMAX_DELAY)){			// Esperamos tecla
1a0005bc:	f04f 32ff 	mov.w	r2, #4294967295
1a0005c0:	a902      	add	r1, sp, #8
1a0005c2:	4b13      	ldr	r3, [pc, #76]	; (1a000610 <tarea_promediar+0xb8>)
1a0005c4:	6818      	ldr	r0, [r3, #0]
1a0005c6:	f001 fe6f 	bl	1a0022a8 <xQueueReceive>
1a0005ca:	2800      	cmp	r0, #0
1a0005cc:	d0e6      	beq.n	1a00059c <tarea_promediar+0x44>
				if (contador >= cant_promediada){
1a0005ce:	4b11      	ldr	r3, [pc, #68]	; (1a000614 <tarea_promediar+0xbc>)
1a0005d0:	681b      	ldr	r3, [r3, #0]
1a0005d2:	42a3      	cmp	r3, r4
1a0005d4:	dcd8      	bgt.n	1a000588 <tarea_promediar+0x30>
					prom = sum / cant_promediada;
1a0005d6:	fbb5 f3f3 	udiv	r3, r5, r3
1a0005da:	9301      	str	r3, [sp, #4]
					if (!tarado){
1a0005dc:	4b0e      	ldr	r3, [pc, #56]	; (1a000618 <tarea_promediar+0xc0>)
1a0005de:	781b      	ldrb	r3, [r3, #0]
1a0005e0:	2b00      	cmp	r3, #0
1a0005e2:	d1c1      	bne.n	1a000568 <tarea_promediar+0x10>
						xQueueSend(cola_tarar , &prom,  portMAX_DELAY);
1a0005e4:	f04f 32ff 	mov.w	r2, #4294967295
1a0005e8:	a901      	add	r1, sp, #4
1a0005ea:	480c      	ldr	r0, [pc, #48]	; (1a00061c <tarea_promediar+0xc4>)
1a0005ec:	6800      	ldr	r0, [r0, #0]
1a0005ee:	f001 fd33 	bl	1a002058 <xQueueGenericSend>
						vTaskDelete(TaskHandle_medir);
1a0005f2:	4b05      	ldr	r3, [pc, #20]	; (1a000608 <tarea_promediar+0xb0>)
1a0005f4:	6818      	ldr	r0, [r3, #0]
1a0005f6:	f000 fee9 	bl	1a0013cc <vTaskDelete>
						vTaskDelete(NULL);
1a0005fa:	2000      	movs	r0, #0
1a0005fc:	f000 fee6 	bl	1a0013cc <vTaskDelete>
1a000600:	e7cc      	b.n	1a00059c <tarea_promediar+0x44>
1a000602:	bf00      	nop
1a000604:	1000225c 	.word	0x1000225c
1a000608:	10002260 	.word	0x10002260
1a00060c:	10002264 	.word	0x10002264
1a000610:	1000226c 	.word	0x1000226c
1a000614:	10000000 	.word	0x10000000
1a000618:	100000b1 	.word	0x100000b1
1a00061c:	10002258 	.word	0x10002258

1a000620 <tarea_tarar>:

}

// Tarea que setea el OFFSET
void tarea_tarar( void* taskParmPtr )
{
1a000620:	b530      	push	{r4, r5, lr}
1a000622:	b087      	sub	sp, #28
    // ---------- CONFIGURACIONES ------------------------------
	TickType_t xPeriodicity =  500 / portTICK_RATE_MS;		// Tarea periodica cada 1000 ms
	TickType_t xLastWakeTime = xTaskGetTickCount();
1a000624:	f000 ff8c 	bl	1a001540 <xTaskGetTickCount>
1a000628:	9005      	str	r0, [sp, #20]

	TickType_t tiempo_diff = 40/ portTICK_RATE_MS;
1a00062a:	2328      	movs	r3, #40	; 0x28
1a00062c:	9304      	str	r3, [sp, #16]
	// Crear tarea en freeRTOS
		BaseType_t res =
		xTaskCreate(
1a00062e:	4b23      	ldr	r3, [pc, #140]	; (1a0006bc <tarea_tarar+0x9c>)
1a000630:	9301      	str	r3, [sp, #4]
1a000632:	2302      	movs	r3, #2
1a000634:	9300      	str	r3, [sp, #0]
1a000636:	ab04      	add	r3, sp, #16
1a000638:	22b4      	movs	r2, #180	; 0xb4
1a00063a:	4921      	ldr	r1, [pc, #132]	; (1a0006c0 <tarea_tarar+0xa0>)
1a00063c:	4821      	ldr	r0, [pc, #132]	; (1a0006c4 <tarea_tarar+0xa4>)
1a00063e:	f000 fe93 	bl	1a001368 <xTaskCreate>
			&tiempo_diff,                	// Parametros de tarea
			tskIDLE_PRIORITY+2,         	// Prioridad de la tarea
			&TaskHandle_medir                          	// Puntero a la tarea creada en el sistema
		);

		if(res == pdFAIL)
1a000642:	e009      	b.n	1a000658 <tarea_tarar+0x38>
				tarado = true;
				gpioWrite( LED2, ON );
				vTaskDelete(NULL);
			}
			else{
				debugPrintString( "Offset no paso" );
1a000644:	4920      	ldr	r1, [pc, #128]	; (1a0006c8 <tarea_tarar+0xa8>)
1a000646:	4b21      	ldr	r3, [pc, #132]	; (1a0006cc <tarea_tarar+0xac>)
1a000648:	7818      	ldrb	r0, [r3, #0]
1a00064a:	f003 fb0f 	bl	1a003c6c <printString>
			}

			// Delay periódico
			vTaskDelayUntil( &xLastWakeTime , xPeriodicity );
1a00064e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
1a000652:	a805      	add	r0, sp, #20
1a000654:	f001 f884 	bl	1a001760 <vTaskDelayUntil>
			gpioWrite( LED2 , 1 );
1a000658:	2101      	movs	r1, #1
1a00065a:	202c      	movs	r0, #44	; 0x2c
1a00065c:	f003 f964 	bl	1a003928 <gpioWrite>
			vTaskDelay( 40 / portTICK_RATE_MS );
1a000660:	2028      	movs	r0, #40	; 0x28
1a000662:	f001 f8cf 	bl	1a001804 <vTaskDelay>
			gpioWrite( LED2 , 0 );
1a000666:	2100      	movs	r1, #0
1a000668:	202c      	movs	r0, #44	; 0x2c
1a00066a:	f003 f95d 	bl	1a003928 <gpioWrite>
			if(xQueueReceive(cola_tarar , &offset,  portMAX_DELAY)){			// Esperamos tecla
1a00066e:	f04f 32ff 	mov.w	r2, #4294967295
1a000672:	a903      	add	r1, sp, #12
1a000674:	4b16      	ldr	r3, [pc, #88]	; (1a0006d0 <tarea_tarar+0xb0>)
1a000676:	6818      	ldr	r0, [r3, #0]
1a000678:	f001 fe16 	bl	1a0022a8 <xQueueReceive>
1a00067c:	2800      	cmp	r0, #0
1a00067e:	d0e1      	beq.n	1a000644 <tarea_tarar+0x24>
				OFFSET = offset;
1a000680:	9a03      	ldr	r2, [sp, #12]
1a000682:	4b14      	ldr	r3, [pc, #80]	; (1a0006d4 <tarea_tarar+0xb4>)
1a000684:	601a      	str	r2, [r3, #0]
				debugPrintString( "Offset: " );
1a000686:	4c11      	ldr	r4, [pc, #68]	; (1a0006cc <tarea_tarar+0xac>)
1a000688:	4913      	ldr	r1, [pc, #76]	; (1a0006d8 <tarea_tarar+0xb8>)
1a00068a:	7820      	ldrb	r0, [r4, #0]
1a00068c:	f003 faee 	bl	1a003c6c <printString>
				debugPrintlnUInt(offset);
1a000690:	2500      	movs	r5, #0
1a000692:	230a      	movs	r3, #10
1a000694:	9300      	str	r3, [sp, #0]
1a000696:	9a03      	ldr	r2, [sp, #12]
1a000698:	462b      	mov	r3, r5
1a00069a:	7820      	ldrb	r0, [r4, #0]
1a00069c:	f003 fb04 	bl	1a003ca8 <printUIntFormat>
1a0006a0:	7820      	ldrb	r0, [r4, #0]
1a0006a2:	f003 fae7 	bl	1a003c74 <printEnter>
				tarado = true;
1a0006a6:	2101      	movs	r1, #1
1a0006a8:	4b0c      	ldr	r3, [pc, #48]	; (1a0006dc <tarea_tarar+0xbc>)
1a0006aa:	7019      	strb	r1, [r3, #0]
				gpioWrite( LED2, ON );
1a0006ac:	202c      	movs	r0, #44	; 0x2c
1a0006ae:	f003 f93b 	bl	1a003928 <gpioWrite>
				vTaskDelete(NULL);
1a0006b2:	4628      	mov	r0, r5
1a0006b4:	f000 fe8a 	bl	1a0013cc <vTaskDelete>
1a0006b8:	e7c9      	b.n	1a00064e <tarea_tarar+0x2e>
1a0006ba:	bf00      	nop
1a0006bc:	10002260 	.word	0x10002260
1a0006c0:	1a00576c 	.word	0x1a00576c
1a0006c4:	1a000415 	.word	0x1a000415
1a0006c8:	1a005784 	.word	0x1a005784
1a0006cc:	100000b0 	.word	0x100000b0
1a0006d0:	10002258 	.word	0x10002258
1a0006d4:	100000ac 	.word	0x100000ac
1a0006d8:	1a005778 	.word	0x1a005778
1a0006dc:	100000b1 	.word	0x100000b1

1a0006e0 <main>:
{
1a0006e0:	b530      	push	{r4, r5, lr}
1a0006e2:	b083      	sub	sp, #12
    boardConfig();
1a0006e4:	f003 fa04 	bl	1a003af0 <boardInit>
    HX711Config();
1a0006e8:	f7ff fe0a 	bl	1a000300 <HX711Config>
    debugPrintConfigUart( UART_USB, 115200 );
1a0006ec:	4c26      	ldr	r4, [pc, #152]	; (1a000788 <main+0xa8>)
1a0006ee:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
1a0006f2:	2103      	movs	r1, #3
1a0006f4:	4620      	mov	r0, r4
1a0006f6:	f003 fab1 	bl	1a003c5c <printInitUart>
    debugPrintlnString( "TP Profesional." );
1a0006fa:	4924      	ldr	r1, [pc, #144]	; (1a00078c <main+0xac>)
1a0006fc:	7820      	ldrb	r0, [r4, #0]
1a0006fe:	f003 fab5 	bl	1a003c6c <printString>
1a000702:	7820      	ldrb	r0, [r4, #0]
1a000704:	f003 fab6 	bl	1a003c74 <printEnter>
    gpioWrite( LED3, ON );
1a000708:	2101      	movs	r1, #1
1a00070a:	202d      	movs	r0, #45	; 0x2d
1a00070c:	f003 f90c 	bl	1a003928 <gpioWrite>
    cola_datos_calculados = xQueueCreate(cant_promediada,sizeof(unsigned int));
1a000710:	2200      	movs	r2, #0
1a000712:	2104      	movs	r1, #4
1a000714:	4b1e      	ldr	r3, [pc, #120]	; (1a000790 <main+0xb0>)
1a000716:	6818      	ldr	r0, [r3, #0]
1a000718:	f001 fc79 	bl	1a00200e <xQueueGenericCreate>
1a00071c:	4b1d      	ldr	r3, [pc, #116]	; (1a000794 <main+0xb4>)
1a00071e:	6018      	str	r0, [r3, #0]
    cola_tarar = xQueueCreate(1,sizeof(unsigned int));
1a000720:	2200      	movs	r2, #0
1a000722:	2104      	movs	r1, #4
1a000724:	2001      	movs	r0, #1
1a000726:	f001 fc72 	bl	1a00200e <xQueueGenericCreate>
1a00072a:	4b1b      	ldr	r3, [pc, #108]	; (1a000798 <main+0xb8>)
1a00072c:	6018      	str	r0, [r3, #0]
    cola_fuerza = xQueueCreate(1,sizeof(unsigned int));
1a00072e:	2200      	movs	r2, #0
1a000730:	2104      	movs	r1, #4
1a000732:	2001      	movs	r0, #1
1a000734:	f001 fc6b 	bl	1a00200e <xQueueGenericCreate>
1a000738:	4b18      	ldr	r3, [pc, #96]	; (1a00079c <main+0xbc>)
1a00073a:	6018      	str	r0, [r3, #0]
    sem_medir_fuerza = xSemaphoreCreateBinary();
1a00073c:	2203      	movs	r2, #3
1a00073e:	2100      	movs	r1, #0
1a000740:	2001      	movs	r0, #1
1a000742:	f001 fc64 	bl	1a00200e <xQueueGenericCreate>
1a000746:	4b16      	ldr	r3, [pc, #88]	; (1a0007a0 <main+0xc0>)
1a000748:	6018      	str	r0, [r3, #0]
	xTaskCreate(
1a00074a:	2400      	movs	r4, #0
1a00074c:	9401      	str	r4, [sp, #4]
1a00074e:	2302      	movs	r3, #2
1a000750:	9300      	str	r3, [sp, #0]
1a000752:	4623      	mov	r3, r4
1a000754:	22b4      	movs	r2, #180	; 0xb4
1a000756:	4913      	ldr	r1, [pc, #76]	; (1a0007a4 <main+0xc4>)
1a000758:	4813      	ldr	r0, [pc, #76]	; (1a0007a8 <main+0xc8>)
1a00075a:	f000 fe05 	bl	1a001368 <xTaskCreate>
    xTaskCreate(
1a00075e:	9401      	str	r4, [sp, #4]
1a000760:	2501      	movs	r5, #1
1a000762:	9500      	str	r5, [sp, #0]
1a000764:	4623      	mov	r3, r4
1a000766:	22b4      	movs	r2, #180	; 0xb4
1a000768:	4910      	ldr	r1, [pc, #64]	; (1a0007ac <main+0xcc>)
1a00076a:	4811      	ldr	r0, [pc, #68]	; (1a0007b0 <main+0xd0>)
1a00076c:	f000 fdfc 	bl	1a001368 <xTaskCreate>
    xTaskCreate(
1a000770:	9401      	str	r4, [sp, #4]
1a000772:	9500      	str	r5, [sp, #0]
1a000774:	4623      	mov	r3, r4
1a000776:	22b4      	movs	r2, #180	; 0xb4
1a000778:	490e      	ldr	r1, [pc, #56]	; (1a0007b4 <main+0xd4>)
1a00077a:	480f      	ldr	r0, [pc, #60]	; (1a0007b8 <main+0xd8>)
1a00077c:	f000 fdf4 	bl	1a001368 <xTaskCreate>
    vTaskStartScheduler();
1a000780:	f000 fe94 	bl	1a0014ac <vTaskStartScheduler>
    }
1a000784:	e7fe      	b.n	1a000784 <main+0xa4>
1a000786:	bf00      	nop
1a000788:	100000b0 	.word	0x100000b0
1a00078c:	1a005700 	.word	0x1a005700
1a000790:	10000000 	.word	0x10000000
1a000794:	1000226c 	.word	0x1000226c
1a000798:	10002258 	.word	0x10002258
1a00079c:	1000225c 	.word	0x1000225c
1a0007a0:	10002264 	.word	0x10002264
1a0007a4:	1a005710 	.word	0x1a005710
1a0007a8:	1a000621 	.word	0x1a000621
1a0007ac:	1a00571c 	.word	0x1a00571c
1a0007b0:	1a000315 	.word	0x1a000315
1a0007b4:	1a005728 	.word	0x1a005728
1a0007b8:	1a000329 	.word	0x1a000329

1a0007bc <buttonPressed>:
}


/* accion de el evento de tecla pulsada */
void buttonPressed( void )
{
1a0007bc:	b508      	push	{r3, lr}
	tiempo_down = xTaskGetTickCount();
1a0007be:	f000 febf 	bl	1a001540 <xTaskGetTickCount>
1a0007c2:	4b01      	ldr	r3, [pc, #4]	; (1a0007c8 <buttonPressed+0xc>)
1a0007c4:	6018      	str	r0, [r3, #0]
}
1a0007c6:	bd08      	pop	{r3, pc}
1a0007c8:	10002270 	.word	0x10002270

1a0007cc <buttonReleased>:

/* accion de el evento de tecla liberada */
void buttonReleased( void )
{
1a0007cc:	b500      	push	{lr}
1a0007ce:	b083      	sub	sp, #12
	tiempo_up = xTaskGetTickCount();
1a0007d0:	f000 feb6 	bl	1a001540 <xTaskGetTickCount>
1a0007d4:	4b09      	ldr	r3, [pc, #36]	; (1a0007fc <buttonReleased+0x30>)
1a0007d6:	6018      	str	r0, [r3, #0]
	tiempo_diff = tiempo_up - tiempo_down;
1a0007d8:	4b09      	ldr	r3, [pc, #36]	; (1a000800 <buttonReleased+0x34>)
1a0007da:	681b      	ldr	r3, [r3, #0]
1a0007dc:	1ac0      	subs	r0, r0, r3
1a0007de:	4b09      	ldr	r3, [pc, #36]	; (1a000804 <buttonReleased+0x38>)
1a0007e0:	6018      	str	r0, [r3, #0]

	// Crear tarea en freeRTOS
	BaseType_t res =
	xTaskCreate(
1a0007e2:	4a09      	ldr	r2, [pc, #36]	; (1a000808 <buttonReleased+0x3c>)
1a0007e4:	9201      	str	r2, [sp, #4]
1a0007e6:	2202      	movs	r2, #2
1a0007e8:	9200      	str	r2, [sp, #0]
1a0007ea:	22b4      	movs	r2, #180	; 0xb4
1a0007ec:	4907      	ldr	r1, [pc, #28]	; (1a00080c <buttonReleased+0x40>)
1a0007ee:	4808      	ldr	r0, [pc, #32]	; (1a000810 <buttonReleased+0x44>)
1a0007f0:	f000 fdba 	bl	1a001368 <xTaskCreate>
	if(res == pdFAIL)
	{
		//error
	}

}
1a0007f4:	b003      	add	sp, #12
1a0007f6:	f85d fb04 	ldr.w	pc, [sp], #4
1a0007fa:	bf00      	nop
1a0007fc:	10002278 	.word	0x10002278
1a000800:	10002270 	.word	0x10002270
1a000804:	10002274 	.word	0x10002274
1a000808:	10002260 	.word	0x10002260
1a00080c:	1a00576c 	.word	0x1a00576c
1a000810:	1a000415 	.word	0x1a000415

1a000814 <fsmButtonError>:

void fsmButtonError( void )
{
    fsmButtonState = BUTTON_UP;
1a000814:	4b01      	ldr	r3, [pc, #4]	; (1a00081c <fsmButtonError+0x8>)
1a000816:	2200      	movs	r2, #0
1a000818:	701a      	strb	r2, [r3, #0]
}
1a00081a:	4770      	bx	lr
1a00081c:	1000227c 	.word	0x1000227c

1a000820 <fsmButtonInit>:

void fsmButtonInit( void )
{
    fsmButtonState = BUTTON_UP;  // Set initial state
1a000820:	4b01      	ldr	r3, [pc, #4]	; (1a000828 <fsmButtonInit+0x8>)
1a000822:	2200      	movs	r2, #0
1a000824:	701a      	strb	r2, [r3, #0]
}
1a000826:	4770      	bx	lr
1a000828:	1000227c 	.word	0x1000227c

1a00082c <fsmButtonUpdate>:

#define DEBOUNCE_TIME 40

// FSM Update Sate Function
void fsmButtonUpdate( gpioMap_t tecla)
{
1a00082c:	b508      	push	{r3, lr}
    static bool_t flagRising = FALSE;

    static uint8_t contFalling = 0;
    static uint8_t contRising = 0;

    switch( fsmButtonState )
1a00082e:	4b26      	ldr	r3, [pc, #152]	; (1a0008c8 <fsmButtonUpdate+0x9c>)
1a000830:	781b      	ldrb	r3, [r3, #0]
1a000832:	2b03      	cmp	r3, #3
1a000834:	d844      	bhi.n	1a0008c0 <fsmButtonUpdate+0x94>
1a000836:	e8df f003 	tbb	[pc, r3]
1a00083a:	2202      	.short	0x2202
1a00083c:	2a09      	.short	0x2a09
    {
        case STATE_BUTTON_UP:
            /* CHECK TRANSITION CONDITIONS */
            if( !gpioRead( tecla ) )
1a00083e:	f003 f8a8 	bl	1a003992 <gpioRead>
1a000842:	b958      	cbnz	r0, 1a00085c <fsmButtonUpdate+0x30>
            {
                fsmButtonState = STATE_BUTTON_FALLING;
1a000844:	4b20      	ldr	r3, [pc, #128]	; (1a0008c8 <fsmButtonUpdate+0x9c>)
1a000846:	2202      	movs	r2, #2
1a000848:	701a      	strb	r2, [r3, #0]
1a00084a:	e007      	b.n	1a00085c <fsmButtonUpdate+0x30>

        case STATE_BUTTON_FALLING:
            /* ENTRY */

            /* CHECK TRANSITION CONDITIONS */
            if( contFalling >= DEBOUNCE_TIME )
1a00084c:	4b1f      	ldr	r3, [pc, #124]	; (1a0008cc <fsmButtonUpdate+0xa0>)
1a00084e:	781b      	ldrb	r3, [r3, #0]
1a000850:	2b27      	cmp	r3, #39	; 0x27
1a000852:	d804      	bhi.n	1a00085e <fsmButtonUpdate+0x32>
                }

                contFalling = 0;
            }

            contFalling++;
1a000854:	4a1d      	ldr	r2, [pc, #116]	; (1a0008cc <fsmButtonUpdate+0xa0>)
1a000856:	7813      	ldrb	r3, [r2, #0]
1a000858:	3301      	adds	r3, #1
1a00085a:	7013      	strb	r3, [r2, #0]

        default:
            fsmButtonError();
            break;
    }
}
1a00085c:	bd08      	pop	{r3, pc}
                if( !gpioRead( tecla ) )
1a00085e:	f003 f898 	bl	1a003992 <gpioRead>
1a000862:	b130      	cbz	r0, 1a000872 <fsmButtonUpdate+0x46>
                    fsmButtonState = STATE_BUTTON_UP;
1a000864:	4b18      	ldr	r3, [pc, #96]	; (1a0008c8 <fsmButtonUpdate+0x9c>)
1a000866:	2200      	movs	r2, #0
1a000868:	701a      	strb	r2, [r3, #0]
                contFalling = 0;
1a00086a:	4b18      	ldr	r3, [pc, #96]	; (1a0008cc <fsmButtonUpdate+0xa0>)
1a00086c:	2200      	movs	r2, #0
1a00086e:	701a      	strb	r2, [r3, #0]
1a000870:	e7f0      	b.n	1a000854 <fsmButtonUpdate+0x28>
                    fsmButtonState = STATE_BUTTON_DOWN;
1a000872:	4b15      	ldr	r3, [pc, #84]	; (1a0008c8 <fsmButtonUpdate+0x9c>)
1a000874:	2201      	movs	r2, #1
1a000876:	701a      	strb	r2, [r3, #0]
                    buttonPressed();
1a000878:	f7ff ffa0 	bl	1a0007bc <buttonPressed>
1a00087c:	e7f5      	b.n	1a00086a <fsmButtonUpdate+0x3e>
			if( gpioRead( tecla ) )
1a00087e:	f003 f888 	bl	1a003992 <gpioRead>
1a000882:	2800      	cmp	r0, #0
1a000884:	d0ea      	beq.n	1a00085c <fsmButtonUpdate+0x30>
				fsmButtonState = STATE_BUTTON_RISING;
1a000886:	4b10      	ldr	r3, [pc, #64]	; (1a0008c8 <fsmButtonUpdate+0x9c>)
1a000888:	2203      	movs	r2, #3
1a00088a:	701a      	strb	r2, [r3, #0]
1a00088c:	e7e6      	b.n	1a00085c <fsmButtonUpdate+0x30>
            if( contRising >= DEBOUNCE_TIME )
1a00088e:	4b10      	ldr	r3, [pc, #64]	; (1a0008d0 <fsmButtonUpdate+0xa4>)
1a000890:	781b      	ldrb	r3, [r3, #0]
1a000892:	2b27      	cmp	r3, #39	; 0x27
1a000894:	d804      	bhi.n	1a0008a0 <fsmButtonUpdate+0x74>
            contRising++;
1a000896:	4a0e      	ldr	r2, [pc, #56]	; (1a0008d0 <fsmButtonUpdate+0xa4>)
1a000898:	7813      	ldrb	r3, [r2, #0]
1a00089a:	3301      	adds	r3, #1
1a00089c:	7013      	strb	r3, [r2, #0]
            break;
1a00089e:	e7dd      	b.n	1a00085c <fsmButtonUpdate+0x30>
                if( gpioRead( tecla ) )
1a0008a0:	f003 f877 	bl	1a003992 <gpioRead>
1a0008a4:	b930      	cbnz	r0, 1a0008b4 <fsmButtonUpdate+0x88>
                    fsmButtonState = STATE_BUTTON_DOWN;
1a0008a6:	4b08      	ldr	r3, [pc, #32]	; (1a0008c8 <fsmButtonUpdate+0x9c>)
1a0008a8:	2201      	movs	r2, #1
1a0008aa:	701a      	strb	r2, [r3, #0]
                contRising = 0;
1a0008ac:	4b08      	ldr	r3, [pc, #32]	; (1a0008d0 <fsmButtonUpdate+0xa4>)
1a0008ae:	2200      	movs	r2, #0
1a0008b0:	701a      	strb	r2, [r3, #0]
1a0008b2:	e7f0      	b.n	1a000896 <fsmButtonUpdate+0x6a>
                    fsmButtonState = STATE_BUTTON_UP;
1a0008b4:	4b04      	ldr	r3, [pc, #16]	; (1a0008c8 <fsmButtonUpdate+0x9c>)
1a0008b6:	2200      	movs	r2, #0
1a0008b8:	701a      	strb	r2, [r3, #0]
                    buttonReleased();
1a0008ba:	f7ff ff87 	bl	1a0007cc <buttonReleased>
1a0008be:	e7f5      	b.n	1a0008ac <fsmButtonUpdate+0x80>
            fsmButtonError();
1a0008c0:	f7ff ffa8 	bl	1a000814 <fsmButtonError>
}
1a0008c4:	e7ca      	b.n	1a00085c <fsmButtonUpdate+0x30>
1a0008c6:	bf00      	nop
1a0008c8:	1000227c 	.word	0x1000227c
1a0008cc:	100000b2 	.word	0x100000b2
1a0008d0:	100000b3 	.word	0x100000b3

1a0008d4 <initialise_monitor_handles>:
}
1a0008d4:	4770      	bx	lr
1a0008d6:	Address 0x1a0008d6 is out of bounds.


1a0008d8 <Reset_Handler>:
void Reset_Handler(void) {
1a0008d8:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a0008da:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a0008dc:	4b19      	ldr	r3, [pc, #100]	; (1a000944 <Reset_Handler+0x6c>)
1a0008de:	4a1a      	ldr	r2, [pc, #104]	; (1a000948 <Reset_Handler+0x70>)
1a0008e0:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a0008e2:	3304      	adds	r3, #4
1a0008e4:	4a19      	ldr	r2, [pc, #100]	; (1a00094c <Reset_Handler+0x74>)
1a0008e6:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0008e8:	2300      	movs	r3, #0
1a0008ea:	e005      	b.n	1a0008f8 <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a0008ec:	4a18      	ldr	r2, [pc, #96]	; (1a000950 <Reset_Handler+0x78>)
1a0008ee:	f04f 31ff 	mov.w	r1, #4294967295
1a0008f2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0008f6:	3301      	adds	r3, #1
1a0008f8:	2b07      	cmp	r3, #7
1a0008fa:	d9f7      	bls.n	1a0008ec <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a0008fc:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a0008fe:	4b15      	ldr	r3, [pc, #84]	; (1a000954 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a000900:	e007      	b.n	1a000912 <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a000902:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a000906:	689a      	ldr	r2, [r3, #8]
1a000908:	6859      	ldr	r1, [r3, #4]
1a00090a:	6818      	ldr	r0, [r3, #0]
1a00090c:	f7ff fc3d 	bl	1a00018a <data_init>
        SectionLen = *SectionTableAddr++;
1a000910:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a000912:	4a11      	ldr	r2, [pc, #68]	; (1a000958 <Reset_Handler+0x80>)
1a000914:	4293      	cmp	r3, r2
1a000916:	d3f4      	bcc.n	1a000902 <Reset_Handler+0x2a>
1a000918:	e006      	b.n	1a000928 <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a00091a:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a00091c:	6859      	ldr	r1, [r3, #4]
1a00091e:	f854 0b08 	ldr.w	r0, [r4], #8
1a000922:	f7ff fc41 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
1a000926:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a000928:	4a0c      	ldr	r2, [pc, #48]	; (1a00095c <Reset_Handler+0x84>)
1a00092a:	4293      	cmp	r3, r2
1a00092c:	d3f5      	bcc.n	1a00091a <Reset_Handler+0x42>
    SystemInit();
1a00092e:	f002 fee1 	bl	1a0036f4 <SystemInit>
    __libc_init_array();
1a000932:	f003 ff0f 	bl	1a004754 <__libc_init_array>
    initialise_monitor_handles();
1a000936:	f7ff ffcd 	bl	1a0008d4 <initialise_monitor_handles>
    main();
1a00093a:	f7ff fed1 	bl	1a0006e0 <main>
        __asm__ volatile("wfi");
1a00093e:	bf30      	wfi
1a000940:	e7fd      	b.n	1a00093e <Reset_Handler+0x66>
1a000942:	bf00      	nop
1a000944:	40053100 	.word	0x40053100
1a000948:	10df1000 	.word	0x10df1000
1a00094c:	01dff7ff 	.word	0x01dff7ff
1a000950:	e000e280 	.word	0xe000e280
1a000954:	1a000114 	.word	0x1a000114
1a000958:	1a000150 	.word	0x1a000150
1a00095c:	1a000178 	.word	0x1a000178

1a000960 <_fini>:
void _fini(void) {}
1a000960:	4770      	bx	lr

1a000962 <_init>:
void _init(void) {}
1a000962:	4770      	bx	lr

1a000964 <_close_r>:
   (void) __params__;
}

USED int _close_r(struct _reent *r, int fd) {
   UNUSED(fd);
   SET_ERR(EBADF);
1a000964:	2309      	movs	r3, #9
1a000966:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000968:	f04f 30ff 	mov.w	r0, #4294967295
1a00096c:	4770      	bx	lr

1a00096e <_fstat_r>:
}

USED int _fstat_r(struct _reent *r, int fd, struct stat *st) {
   UNUSED(fd);
   UNUSED(st);
   SET_ERR(ENOSYS);
1a00096e:	2358      	movs	r3, #88	; 0x58
1a000970:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000972:	f04f 30ff 	mov.w	r0, #4294967295
1a000976:	4770      	bx	lr

1a000978 <_isatty_r>:
   UNUSED(r);
   return 1;
}

USED int _isatty_r(struct _reent *r, int fd) {
   switch (fd) {
1a000978:	2902      	cmp	r1, #2
1a00097a:	d904      	bls.n	1a000986 <_isatty_r+0xe>
   case 0:
   case 1:
   case 2:
       return 1;
   default:
       SET_ERR(EBADF);
1a00097c:	2309      	movs	r3, #9
1a00097e:	6003      	str	r3, [r0, #0]
       return -1;
1a000980:	f04f 30ff 	mov.w	r0, #4294967295
1a000984:	4770      	bx	lr
       return 1;
1a000986:	2001      	movs	r0, #1
   }
}
1a000988:	4770      	bx	lr

1a00098a <_lseek_r>:

USED _off_t _lseek_r(struct _reent *r, int fd, _off_t off, int w) {
   UNUSED(fd);
   UNUSED(off);
   UNUSED(w);
   SET_ERR(ENOSYS);
1a00098a:	2358      	movs	r3, #88	; 0x58
1a00098c:	6003      	str	r3, [r0, #0]
   return -1;
}
1a00098e:	f04f 30ff 	mov.w	r0, #4294967295
1a000992:	4770      	bx	lr

1a000994 <_read_r>:
   }
}
*/
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
  size_t i = 0;
  switch (fd) {
1a000994:	2902      	cmp	r1, #2
1a000996:	d81f      	bhi.n	1a0009d8 <_read_r+0x44>
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
1a000998:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a00099c:	461d      	mov	r5, r3
1a00099e:	4617      	mov	r7, r2
1a0009a0:	4606      	mov	r6, r0
  size_t i = 0;
1a0009a2:	2400      	movs	r4, #0
  case 0:
  case 1:
  case 2:
      while( i < n ){
1a0009a4:	42ac      	cmp	r4, r5
1a0009a6:	d211      	bcs.n	1a0009cc <_read_r+0x38>
         int c = __stdio_getchar();
1a0009a8:	f002 f953 	bl	1a002c52 <__stdio_getchar>
         if( c != -1 ){
1a0009ac:	f1b0 3fff 	cmp.w	r0, #4294967295
1a0009b0:	d0f8      	beq.n	1a0009a4 <_read_r+0x10>
            ((char*) b)[i++] = (char) c;
1a0009b2:	f104 0801 	add.w	r8, r4, #1
1a0009b6:	5538      	strb	r0, [r7, r4]
            if( c == '\r' || c == '\n' ){
1a0009b8:	280d      	cmp	r0, #13
1a0009ba:	d003      	beq.n	1a0009c4 <_read_r+0x30>
1a0009bc:	280a      	cmp	r0, #10
1a0009be:	d001      	beq.n	1a0009c4 <_read_r+0x30>
            ((char*) b)[i++] = (char) c;
1a0009c0:	4644      	mov	r4, r8
1a0009c2:	e7ef      	b.n	1a0009a4 <_read_r+0x10>
               // read anotherone to prevent \r\n
               (void) __stdio_getchar();
1a0009c4:	f002 f945 	bl	1a002c52 <__stdio_getchar>
               return i;
1a0009c8:	4640      	mov	r0, r8
1a0009ca:	e003      	b.n	1a0009d4 <_read_r+0x40>
            }
         }
      }
      SET_ERR(ENODEV);
1a0009cc:	2313      	movs	r3, #19
1a0009ce:	6033      	str	r3, [r6, #0]
      return -1;
1a0009d0:	f04f 30ff 	mov.w	r0, #4294967295
  default:
      SET_ERR(ENODEV);
      return -1;
  }
}
1a0009d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_ERR(ENODEV);
1a0009d8:	2313      	movs	r3, #19
1a0009da:	6003      	str	r3, [r0, #0]
      return -1;
1a0009dc:	f04f 30ff 	mov.w	r0, #4294967295
}
1a0009e0:	4770      	bx	lr

1a0009e2 <_write_r>:
   return -1;
}

USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
   size_t i;
   switch (fd) {
1a0009e2:	2902      	cmp	r1, #2
1a0009e4:	d80c      	bhi.n	1a000a00 <_write_r+0x1e>
USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
1a0009e6:	b570      	push	{r4, r5, r6, lr}
1a0009e8:	461d      	mov	r5, r3
1a0009ea:	4616      	mov	r6, r2
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
1a0009ec:	2400      	movs	r4, #0
1a0009ee:	42ac      	cmp	r4, r5
1a0009f0:	d204      	bcs.n	1a0009fc <_write_r+0x1a>
           __stdio_putchar(((char*) b)[i]);
1a0009f2:	5d30      	ldrb	r0, [r6, r4]
1a0009f4:	f002 f928 	bl	1a002c48 <__stdio_putchar>
       for (i = 0; i < n; i++)
1a0009f8:	3401      	adds	r4, #1
1a0009fa:	e7f8      	b.n	1a0009ee <_write_r+0xc>
       return n;
1a0009fc:	4628      	mov	r0, r5
   default:
       SET_ERR(ENODEV);
       return -1;
   }
}
1a0009fe:	bd70      	pop	{r4, r5, r6, pc}
       SET_ERR(ENODEV);
1a000a00:	2313      	movs	r3, #19
1a000a02:	6003      	str	r3, [r0, #0]
       return -1;
1a000a04:	f04f 30ff 	mov.w	r0, #4294967295
}
1a000a08:	4770      	bx	lr
1a000a0a:	Address 0x1a000a0a is out of bounds.


1a000a0c <_sbrk_r>:

USED void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a000a0c:	4b05      	ldr	r3, [pc, #20]	; (1a000a24 <_sbrk_r+0x18>)
1a000a0e:	681b      	ldr	r3, [r3, #0]
1a000a10:	b123      	cbz	r3, 1a000a1c <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a000a12:	4b04      	ldr	r3, [pc, #16]	; (1a000a24 <_sbrk_r+0x18>)
1a000a14:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a000a16:	4401      	add	r1, r0
1a000a18:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a000a1a:	4770      	bx	lr
       heap_end = &_pvHeapStart;
1a000a1c:	4b01      	ldr	r3, [pc, #4]	; (1a000a24 <_sbrk_r+0x18>)
1a000a1e:	4a02      	ldr	r2, [pc, #8]	; (1a000a28 <_sbrk_r+0x1c>)
1a000a20:	601a      	str	r2, [r3, #0]
1a000a22:	e7f6      	b.n	1a000a12 <_sbrk_r+0x6>
1a000a24:	100000b4 	.word	0x100000b4
1a000a28:	100022d4 	.word	0x100022d4

1a000a2c <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
1a000a2c:	4a12      	ldr	r2, [pc, #72]	; (1a000a78 <prvHeapInit+0x4c>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
1a000a2e:	f012 0f07 	tst.w	r2, #7
1a000a32:	d007      	beq.n	1a000a44 <prvHeapInit+0x18>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
1a000a34:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a000a36:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
1a000a3a:	f5c1 5300 	rsb	r3, r1, #8192	; 0x2000
1a000a3e:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a000a40:	460a      	mov	r2, r1
1a000a42:	e001      	b.n	1a000a48 <prvHeapInit+0x1c>
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
1a000a44:	f44f 5300 	mov.w	r3, #8192	; 0x2000

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
1a000a48:	480c      	ldr	r0, [pc, #48]	; (1a000a7c <prvHeapInit+0x50>)
1a000a4a:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
1a000a4c:	2100      	movs	r1, #0
1a000a4e:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
1a000a50:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
1a000a52:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a000a54:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
1a000a58:	4809      	ldr	r0, [pc, #36]	; (1a000a80 <prvHeapInit+0x54>)
1a000a5a:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
1a000a5c:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
1a000a5e:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
1a000a60:	1a99      	subs	r1, r3, r2
1a000a62:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
1a000a64:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a000a66:	4b07      	ldr	r3, [pc, #28]	; (1a000a84 <prvHeapInit+0x58>)
1a000a68:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a000a6a:	4b07      	ldr	r3, [pc, #28]	; (1a000a88 <prvHeapInit+0x5c>)
1a000a6c:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
1a000a6e:	4b07      	ldr	r3, [pc, #28]	; (1a000a8c <prvHeapInit+0x60>)
1a000a70:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
1a000a74:	601a      	str	r2, [r3, #0]
}
1a000a76:	4770      	bx	lr
1a000a78:	100000bc 	.word	0x100000bc
1a000a7c:	100020c8 	.word	0x100020c8
1a000a80:	100000b8 	.word	0x100000b8
1a000a84:	100020c4 	.word	0x100020c4
1a000a88:	100020c0 	.word	0x100020c0
1a000a8c:	100020bc 	.word	0x100020bc

1a000a90 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
1a000a90:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
1a000a92:	4a13      	ldr	r2, [pc, #76]	; (1a000ae0 <prvInsertBlockIntoFreeList+0x50>)
1a000a94:	e000      	b.n	1a000a98 <prvInsertBlockIntoFreeList+0x8>
1a000a96:	461a      	mov	r2, r3
1a000a98:	6813      	ldr	r3, [r2, #0]
1a000a9a:	4283      	cmp	r3, r0
1a000a9c:	d3fb      	bcc.n	1a000a96 <prvInsertBlockIntoFreeList+0x6>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
1a000a9e:	6851      	ldr	r1, [r2, #4]
1a000aa0:	1854      	adds	r4, r2, r1
1a000aa2:	4284      	cmp	r4, r0
1a000aa4:	d00a      	beq.n	1a000abc <prvInsertBlockIntoFreeList+0x2c>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
1a000aa6:	6841      	ldr	r1, [r0, #4]
1a000aa8:	1844      	adds	r4, r0, r1
1a000aaa:	42a3      	cmp	r3, r4
1a000aac:	d00b      	beq.n	1a000ac6 <prvInsertBlockIntoFreeList+0x36>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
1a000aae:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
1a000ab0:	4290      	cmp	r0, r2
1a000ab2:	d000      	beq.n	1a000ab6 <prvInsertBlockIntoFreeList+0x26>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
1a000ab4:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
1a000ab6:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000aba:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
1a000abc:	6840      	ldr	r0, [r0, #4]
1a000abe:	4401      	add	r1, r0
1a000ac0:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
1a000ac2:	4610      	mov	r0, r2
1a000ac4:	e7ef      	b.n	1a000aa6 <prvInsertBlockIntoFreeList+0x16>
		if( pxIterator->pxNextFreeBlock != pxEnd )
1a000ac6:	4c07      	ldr	r4, [pc, #28]	; (1a000ae4 <prvInsertBlockIntoFreeList+0x54>)
1a000ac8:	6824      	ldr	r4, [r4, #0]
1a000aca:	42a3      	cmp	r3, r4
1a000acc:	d006      	beq.n	1a000adc <prvInsertBlockIntoFreeList+0x4c>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
1a000ace:	685b      	ldr	r3, [r3, #4]
1a000ad0:	4419      	add	r1, r3
1a000ad2:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
1a000ad4:	6813      	ldr	r3, [r2, #0]
1a000ad6:	681b      	ldr	r3, [r3, #0]
1a000ad8:	6003      	str	r3, [r0, #0]
1a000ada:	e7e9      	b.n	1a000ab0 <prvInsertBlockIntoFreeList+0x20>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
1a000adc:	6004      	str	r4, [r0, #0]
1a000ade:	e7e7      	b.n	1a000ab0 <prvInsertBlockIntoFreeList+0x20>
1a000ae0:	100020c8 	.word	0x100020c8
1a000ae4:	100000b8 	.word	0x100000b8

1a000ae8 <pvPortMalloc>:
{
1a000ae8:	b570      	push	{r4, r5, r6, lr}
1a000aea:	4604      	mov	r4, r0
	vTaskSuspendAll();
1a000aec:	f000 fd20 	bl	1a001530 <vTaskSuspendAll>
		if( pxEnd == NULL )
1a000af0:	4b3f      	ldr	r3, [pc, #252]	; (1a000bf0 <pvPortMalloc+0x108>)
1a000af2:	681b      	ldr	r3, [r3, #0]
1a000af4:	b1bb      	cbz	r3, 1a000b26 <pvPortMalloc+0x3e>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
1a000af6:	4b3f      	ldr	r3, [pc, #252]	; (1a000bf4 <pvPortMalloc+0x10c>)
1a000af8:	681b      	ldr	r3, [r3, #0]
1a000afa:	421c      	tst	r4, r3
1a000afc:	d116      	bne.n	1a000b2c <pvPortMalloc+0x44>
			if( xWantedSize > 0 )
1a000afe:	b334      	cbz	r4, 1a000b4e <pvPortMalloc+0x66>
				xWantedSize += xHeapStructSize;
1a000b00:	3408      	adds	r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
1a000b02:	f014 0f07 	tst.w	r4, #7
1a000b06:	d022      	beq.n	1a000b4e <pvPortMalloc+0x66>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
1a000b08:	f024 0407 	bic.w	r4, r4, #7
1a000b0c:	3408      	adds	r4, #8
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
1a000b0e:	f004 0307 	and.w	r3, r4, #7
1a000b12:	b1e3      	cbz	r3, 1a000b4e <pvPortMalloc+0x66>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a000b14:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b18:	f383 8811 	msr	BASEPRI, r3
1a000b1c:	f3bf 8f6f 	isb	sy
1a000b20:	f3bf 8f4f 	dsb	sy
1a000b24:	e7fe      	b.n	1a000b24 <pvPortMalloc+0x3c>
			prvHeapInit();
1a000b26:	f7ff ff81 	bl	1a000a2c <prvHeapInit>
1a000b2a:	e7e4      	b.n	1a000af6 <pvPortMalloc+0xe>
	( void ) xTaskResumeAll();
1a000b2c:	f000 fd9a 	bl	1a001664 <xTaskResumeAll>
void *pvReturn = NULL;
1a000b30:	2600      	movs	r6, #0
			vApplicationMallocFailedHook();
1a000b32:	f001 f90d 	bl	1a001d50 <vApplicationMallocFailedHook>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
1a000b36:	f016 0f07 	tst.w	r6, #7
1a000b3a:	d057      	beq.n	1a000bec <pvPortMalloc+0x104>
1a000b3c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b40:	f383 8811 	msr	BASEPRI, r3
1a000b44:	f3bf 8f6f 	isb	sy
1a000b48:	f3bf 8f4f 	dsb	sy
1a000b4c:	e7fe      	b.n	1a000b4c <pvPortMalloc+0x64>
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
1a000b4e:	b134      	cbz	r4, 1a000b5e <pvPortMalloc+0x76>
1a000b50:	4b29      	ldr	r3, [pc, #164]	; (1a000bf8 <pvPortMalloc+0x110>)
1a000b52:	681b      	ldr	r3, [r3, #0]
1a000b54:	42a3      	cmp	r3, r4
1a000b56:	d306      	bcc.n	1a000b66 <pvPortMalloc+0x7e>
				pxBlock = xStart.pxNextFreeBlock;
1a000b58:	4b28      	ldr	r3, [pc, #160]	; (1a000bfc <pvPortMalloc+0x114>)
1a000b5a:	681d      	ldr	r5, [r3, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a000b5c:	e009      	b.n	1a000b72 <pvPortMalloc+0x8a>
	( void ) xTaskResumeAll();
1a000b5e:	f000 fd81 	bl	1a001664 <xTaskResumeAll>
void *pvReturn = NULL;
1a000b62:	2600      	movs	r6, #0
1a000b64:	e7e5      	b.n	1a000b32 <pvPortMalloc+0x4a>
	( void ) xTaskResumeAll();
1a000b66:	f000 fd7d 	bl	1a001664 <xTaskResumeAll>
void *pvReturn = NULL;
1a000b6a:	2600      	movs	r6, #0
1a000b6c:	e7e1      	b.n	1a000b32 <pvPortMalloc+0x4a>
					pxPreviousBlock = pxBlock;
1a000b6e:	462b      	mov	r3, r5
					pxBlock = pxBlock->pxNextFreeBlock;
1a000b70:	4615      	mov	r5, r2
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a000b72:	686a      	ldr	r2, [r5, #4]
1a000b74:	42a2      	cmp	r2, r4
1a000b76:	d202      	bcs.n	1a000b7e <pvPortMalloc+0x96>
1a000b78:	682a      	ldr	r2, [r5, #0]
1a000b7a:	2a00      	cmp	r2, #0
1a000b7c:	d1f7      	bne.n	1a000b6e <pvPortMalloc+0x86>
				if( pxBlock != pxEnd )
1a000b7e:	4a1c      	ldr	r2, [pc, #112]	; (1a000bf0 <pvPortMalloc+0x108>)
1a000b80:	6812      	ldr	r2, [r2, #0]
1a000b82:	42aa      	cmp	r2, r5
1a000b84:	d014      	beq.n	1a000bb0 <pvPortMalloc+0xc8>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
1a000b86:	681e      	ldr	r6, [r3, #0]
1a000b88:	3608      	adds	r6, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
1a000b8a:	682a      	ldr	r2, [r5, #0]
1a000b8c:	601a      	str	r2, [r3, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
1a000b8e:	686b      	ldr	r3, [r5, #4]
1a000b90:	1b1b      	subs	r3, r3, r4
1a000b92:	2b10      	cmp	r3, #16
1a000b94:	d914      	bls.n	1a000bc0 <pvPortMalloc+0xd8>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
1a000b96:	1928      	adds	r0, r5, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
1a000b98:	f010 0f07 	tst.w	r0, #7
1a000b9c:	d00c      	beq.n	1a000bb8 <pvPortMalloc+0xd0>
1a000b9e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000ba2:	f383 8811 	msr	BASEPRI, r3
1a000ba6:	f3bf 8f6f 	isb	sy
1a000baa:	f3bf 8f4f 	dsb	sy
1a000bae:	e7fe      	b.n	1a000bae <pvPortMalloc+0xc6>
	( void ) xTaskResumeAll();
1a000bb0:	f000 fd58 	bl	1a001664 <xTaskResumeAll>
void *pvReturn = NULL;
1a000bb4:	2600      	movs	r6, #0
1a000bb6:	e7bc      	b.n	1a000b32 <pvPortMalloc+0x4a>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
1a000bb8:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
1a000bba:	606c      	str	r4, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
1a000bbc:	f7ff ff68 	bl	1a000a90 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
1a000bc0:	686a      	ldr	r2, [r5, #4]
1a000bc2:	490d      	ldr	r1, [pc, #52]	; (1a000bf8 <pvPortMalloc+0x110>)
1a000bc4:	680b      	ldr	r3, [r1, #0]
1a000bc6:	1a9b      	subs	r3, r3, r2
1a000bc8:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
1a000bca:	490d      	ldr	r1, [pc, #52]	; (1a000c00 <pvPortMalloc+0x118>)
1a000bcc:	6809      	ldr	r1, [r1, #0]
1a000bce:	428b      	cmp	r3, r1
1a000bd0:	d201      	bcs.n	1a000bd6 <pvPortMalloc+0xee>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
1a000bd2:	490b      	ldr	r1, [pc, #44]	; (1a000c00 <pvPortMalloc+0x118>)
1a000bd4:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
1a000bd6:	4b07      	ldr	r3, [pc, #28]	; (1a000bf4 <pvPortMalloc+0x10c>)
1a000bd8:	681b      	ldr	r3, [r3, #0]
1a000bda:	4313      	orrs	r3, r2
1a000bdc:	606b      	str	r3, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
1a000bde:	2300      	movs	r3, #0
1a000be0:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
1a000be2:	f000 fd3f 	bl	1a001664 <xTaskResumeAll>
		if( pvReturn == NULL )
1a000be6:	2e00      	cmp	r6, #0
1a000be8:	d1a5      	bne.n	1a000b36 <pvPortMalloc+0x4e>
1a000bea:	e7a2      	b.n	1a000b32 <pvPortMalloc+0x4a>
}
1a000bec:	4630      	mov	r0, r6
1a000bee:	bd70      	pop	{r4, r5, r6, pc}
1a000bf0:	100000b8 	.word	0x100000b8
1a000bf4:	100020bc 	.word	0x100020bc
1a000bf8:	100020c0 	.word	0x100020c0
1a000bfc:	100020c8 	.word	0x100020c8
1a000c00:	100020c4 	.word	0x100020c4

1a000c04 <vPortFree>:
	if( pv != NULL )
1a000c04:	b380      	cbz	r0, 1a000c68 <vPortFree+0x64>
{
1a000c06:	b538      	push	{r3, r4, r5, lr}
1a000c08:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
1a000c0a:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
1a000c0e:	f850 2c04 	ldr.w	r2, [r0, #-4]
1a000c12:	4916      	ldr	r1, [pc, #88]	; (1a000c6c <vPortFree+0x68>)
1a000c14:	6809      	ldr	r1, [r1, #0]
1a000c16:	420a      	tst	r2, r1
1a000c18:	d108      	bne.n	1a000c2c <vPortFree+0x28>
1a000c1a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000c1e:	f383 8811 	msr	BASEPRI, r3
1a000c22:	f3bf 8f6f 	isb	sy
1a000c26:	f3bf 8f4f 	dsb	sy
1a000c2a:	e7fe      	b.n	1a000c2a <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
1a000c2c:	f850 0c08 	ldr.w	r0, [r0, #-8]
1a000c30:	b140      	cbz	r0, 1a000c44 <vPortFree+0x40>
1a000c32:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000c36:	f383 8811 	msr	BASEPRI, r3
1a000c3a:	f3bf 8f6f 	isb	sy
1a000c3e:	f3bf 8f4f 	dsb	sy
1a000c42:	e7fe      	b.n	1a000c42 <vPortFree+0x3e>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
1a000c44:	ea22 0201 	bic.w	r2, r2, r1
1a000c48:	f844 2c04 	str.w	r2, [r4, #-4]
				vTaskSuspendAll();
1a000c4c:	f000 fc70 	bl	1a001530 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
1a000c50:	f854 1c04 	ldr.w	r1, [r4, #-4]
1a000c54:	4a06      	ldr	r2, [pc, #24]	; (1a000c70 <vPortFree+0x6c>)
1a000c56:	6813      	ldr	r3, [r2, #0]
1a000c58:	440b      	add	r3, r1
1a000c5a:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
1a000c5c:	4628      	mov	r0, r5
1a000c5e:	f7ff ff17 	bl	1a000a90 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
1a000c62:	f000 fcff 	bl	1a001664 <xTaskResumeAll>
}
1a000c66:	bd38      	pop	{r3, r4, r5, pc}
1a000c68:	4770      	bx	lr
1a000c6a:	bf00      	nop
1a000c6c:	100020bc 	.word	0x100020bc
1a000c70:	100020c0 	.word	0x100020c0

1a000c74 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
1a000c74:	4b06      	ldr	r3, [pc, #24]	; (1a000c90 <prvGetNextExpireTime+0x1c>)
1a000c76:	681a      	ldr	r2, [r3, #0]
1a000c78:	6813      	ldr	r3, [r2, #0]
1a000c7a:	fab3 f383 	clz	r3, r3
1a000c7e:	095b      	lsrs	r3, r3, #5
1a000c80:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
1a000c82:	b913      	cbnz	r3, 1a000c8a <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a000c84:	68d3      	ldr	r3, [r2, #12]
1a000c86:	6818      	ldr	r0, [r3, #0]
1a000c88:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
1a000c8a:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
1a000c8c:	4770      	bx	lr
1a000c8e:	bf00      	nop
1a000c90:	100020d0 	.word	0x100020d0

1a000c94 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
1a000c94:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
1a000c96:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a000c98:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
1a000c9a:	4291      	cmp	r1, r2
1a000c9c:	d80c      	bhi.n	1a000cb8 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000c9e:	1ad2      	subs	r2, r2, r3
1a000ca0:	6983      	ldr	r3, [r0, #24]
1a000ca2:	429a      	cmp	r2, r3
1a000ca4:	d301      	bcc.n	1a000caa <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
1a000ca6:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
1a000ca8:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
1a000caa:	1d01      	adds	r1, r0, #4
1a000cac:	4b09      	ldr	r3, [pc, #36]	; (1a000cd4 <prvInsertTimerInActiveList+0x40>)
1a000cae:	6818      	ldr	r0, [r3, #0]
1a000cb0:	f001 f883 	bl	1a001dba <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a000cb4:	2000      	movs	r0, #0
1a000cb6:	e7f7      	b.n	1a000ca8 <prvInsertTimerInActiveList+0x14>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
1a000cb8:	429a      	cmp	r2, r3
1a000cba:	d201      	bcs.n	1a000cc0 <prvInsertTimerInActiveList+0x2c>
1a000cbc:	4299      	cmp	r1, r3
1a000cbe:	d206      	bcs.n	1a000cce <prvInsertTimerInActiveList+0x3a>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a000cc0:	1d01      	adds	r1, r0, #4
1a000cc2:	4b05      	ldr	r3, [pc, #20]	; (1a000cd8 <prvInsertTimerInActiveList+0x44>)
1a000cc4:	6818      	ldr	r0, [r3, #0]
1a000cc6:	f001 f878 	bl	1a001dba <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a000cca:	2000      	movs	r0, #0
1a000ccc:	e7ec      	b.n	1a000ca8 <prvInsertTimerInActiveList+0x14>
			xProcessTimerNow = pdTRUE;
1a000cce:	2001      	movs	r0, #1
	return xProcessTimerNow;
1a000cd0:	e7ea      	b.n	1a000ca8 <prvInsertTimerInActiveList+0x14>
1a000cd2:	bf00      	nop
1a000cd4:	100020d4 	.word	0x100020d4
1a000cd8:	100020d0 	.word	0x100020d0

1a000cdc <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
1a000cdc:	b538      	push	{r3, r4, r5, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
1a000cde:	f001 fd09 	bl	1a0026f4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
1a000ce2:	4b0f      	ldr	r3, [pc, #60]	; (1a000d20 <prvCheckForValidListAndQueue+0x44>)
1a000ce4:	681b      	ldr	r3, [r3, #0]
1a000ce6:	b113      	cbz	r3, 1a000cee <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
1a000ce8:	f001 fd26 	bl	1a002738 <vPortExitCritical>
}
1a000cec:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
1a000cee:	4d0d      	ldr	r5, [pc, #52]	; (1a000d24 <prvCheckForValidListAndQueue+0x48>)
1a000cf0:	4628      	mov	r0, r5
1a000cf2:	f001 f849 	bl	1a001d88 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
1a000cf6:	4c0c      	ldr	r4, [pc, #48]	; (1a000d28 <prvCheckForValidListAndQueue+0x4c>)
1a000cf8:	4620      	mov	r0, r4
1a000cfa:	f001 f845 	bl	1a001d88 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
1a000cfe:	4b0b      	ldr	r3, [pc, #44]	; (1a000d2c <prvCheckForValidListAndQueue+0x50>)
1a000d00:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
1a000d02:	4b0b      	ldr	r3, [pc, #44]	; (1a000d30 <prvCheckForValidListAndQueue+0x54>)
1a000d04:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
1a000d06:	2200      	movs	r2, #0
1a000d08:	2110      	movs	r1, #16
1a000d0a:	200a      	movs	r0, #10
1a000d0c:	f001 f97f 	bl	1a00200e <xQueueGenericCreate>
1a000d10:	4b03      	ldr	r3, [pc, #12]	; (1a000d20 <prvCheckForValidListAndQueue+0x44>)
1a000d12:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
1a000d14:	2800      	cmp	r0, #0
1a000d16:	d0e7      	beq.n	1a000ce8 <prvCheckForValidListAndQueue+0xc>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
1a000d18:	4906      	ldr	r1, [pc, #24]	; (1a000d34 <prvCheckForValidListAndQueue+0x58>)
1a000d1a:	f001 fc45 	bl	1a0025a8 <vQueueAddToRegistry>
1a000d1e:	e7e3      	b.n	1a000ce8 <prvCheckForValidListAndQueue+0xc>
1a000d20:	10002104 	.word	0x10002104
1a000d24:	100020d8 	.word	0x100020d8
1a000d28:	100020ec 	.word	0x100020ec
1a000d2c:	100020d0 	.word	0x100020d0
1a000d30:	100020d4 	.word	0x100020d4
1a000d34:	1a005794 	.word	0x1a005794

1a000d38 <xTimerCreateTimerTask>:
{
1a000d38:	b500      	push	{lr}
1a000d3a:	b083      	sub	sp, #12
	prvCheckForValidListAndQueue();
1a000d3c:	f7ff ffce 	bl	1a000cdc <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
1a000d40:	4b0d      	ldr	r3, [pc, #52]	; (1a000d78 <xTimerCreateTimerTask+0x40>)
1a000d42:	681b      	ldr	r3, [r3, #0]
1a000d44:	b15b      	cbz	r3, 1a000d5e <xTimerCreateTimerTask+0x26>
			xReturn = xTaskCreate(	prvTimerTask,
1a000d46:	4b0d      	ldr	r3, [pc, #52]	; (1a000d7c <xTimerCreateTimerTask+0x44>)
1a000d48:	9301      	str	r3, [sp, #4]
1a000d4a:	2304      	movs	r3, #4
1a000d4c:	9300      	str	r3, [sp, #0]
1a000d4e:	2300      	movs	r3, #0
1a000d50:	f44f 72b4 	mov.w	r2, #360	; 0x168
1a000d54:	490a      	ldr	r1, [pc, #40]	; (1a000d80 <xTimerCreateTimerTask+0x48>)
1a000d56:	480b      	ldr	r0, [pc, #44]	; (1a000d84 <xTimerCreateTimerTask+0x4c>)
1a000d58:	f000 fb06 	bl	1a001368 <xTaskCreate>
	configASSERT( xReturn );
1a000d5c:	b940      	cbnz	r0, 1a000d70 <xTimerCreateTimerTask+0x38>
1a000d5e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000d62:	f383 8811 	msr	BASEPRI, r3
1a000d66:	f3bf 8f6f 	isb	sy
1a000d6a:	f3bf 8f4f 	dsb	sy
1a000d6e:	e7fe      	b.n	1a000d6e <xTimerCreateTimerTask+0x36>
}
1a000d70:	b003      	add	sp, #12
1a000d72:	f85d fb04 	ldr.w	pc, [sp], #4
1a000d76:	bf00      	nop
1a000d78:	10002104 	.word	0x10002104
1a000d7c:	10002108 	.word	0x10002108
1a000d80:	1a00579c 	.word	0x1a00579c
1a000d84:	1a001061 	.word	0x1a001061

1a000d88 <xTimerGenericCommand>:
	configASSERT( xTimer );
1a000d88:	b1c0      	cbz	r0, 1a000dbc <xTimerGenericCommand+0x34>
{
1a000d8a:	b530      	push	{r4, r5, lr}
1a000d8c:	b085      	sub	sp, #20
1a000d8e:	4615      	mov	r5, r2
1a000d90:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
1a000d92:	4a17      	ldr	r2, [pc, #92]	; (1a000df0 <xTimerGenericCommand+0x68>)
1a000d94:	6810      	ldr	r0, [r2, #0]
1a000d96:	b340      	cbz	r0, 1a000dea <xTimerGenericCommand+0x62>
1a000d98:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
1a000d9a:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
1a000d9c:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
1a000d9e:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
1a000da0:	2905      	cmp	r1, #5
1a000da2:	dc1c      	bgt.n	1a000dde <xTimerGenericCommand+0x56>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
1a000da4:	f000 fe88 	bl	1a001ab8 <xTaskGetSchedulerState>
1a000da8:	2802      	cmp	r0, #2
1a000daa:	d010      	beq.n	1a000dce <xTimerGenericCommand+0x46>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
1a000dac:	2300      	movs	r3, #0
1a000dae:	461a      	mov	r2, r3
1a000db0:	4669      	mov	r1, sp
1a000db2:	480f      	ldr	r0, [pc, #60]	; (1a000df0 <xTimerGenericCommand+0x68>)
1a000db4:	6800      	ldr	r0, [r0, #0]
1a000db6:	f001 f94f 	bl	1a002058 <xQueueGenericSend>
1a000dba:	e014      	b.n	1a000de6 <xTimerGenericCommand+0x5e>
1a000dbc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000dc0:	f383 8811 	msr	BASEPRI, r3
1a000dc4:	f3bf 8f6f 	isb	sy
1a000dc8:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
1a000dcc:	e7fe      	b.n	1a000dcc <xTimerGenericCommand+0x44>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
1a000dce:	2300      	movs	r3, #0
1a000dd0:	9a08      	ldr	r2, [sp, #32]
1a000dd2:	4669      	mov	r1, sp
1a000dd4:	4806      	ldr	r0, [pc, #24]	; (1a000df0 <xTimerGenericCommand+0x68>)
1a000dd6:	6800      	ldr	r0, [r0, #0]
1a000dd8:	f001 f93e 	bl	1a002058 <xQueueGenericSend>
1a000ddc:	e003      	b.n	1a000de6 <xTimerGenericCommand+0x5e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
1a000dde:	2300      	movs	r3, #0
1a000de0:	4669      	mov	r1, sp
1a000de2:	f001 f9f9 	bl	1a0021d8 <xQueueGenericSendFromISR>
}
1a000de6:	b005      	add	sp, #20
1a000de8:	bd30      	pop	{r4, r5, pc}
BaseType_t xReturn = pdFAIL;
1a000dea:	2000      	movs	r0, #0
	return xReturn;
1a000dec:	e7fb      	b.n	1a000de6 <xTimerGenericCommand+0x5e>
1a000dee:	bf00      	nop
1a000df0:	10002104 	.word	0x10002104

1a000df4 <prvSwitchTimerLists>:
{
1a000df4:	b570      	push	{r4, r5, r6, lr}
1a000df6:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
1a000df8:	4b1a      	ldr	r3, [pc, #104]	; (1a000e64 <prvSwitchTimerLists+0x70>)
1a000dfa:	681b      	ldr	r3, [r3, #0]
1a000dfc:	681a      	ldr	r2, [r3, #0]
1a000dfe:	b352      	cbz	r2, 1a000e56 <prvSwitchTimerLists+0x62>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a000e00:	68db      	ldr	r3, [r3, #12]
1a000e02:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a000e04:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a000e06:	1d25      	adds	r5, r4, #4
1a000e08:	4628      	mov	r0, r5
1a000e0a:	f000 fff0 	bl	1a001dee <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a000e0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a000e10:	4620      	mov	r0, r4
1a000e12:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a000e14:	69e3      	ldr	r3, [r4, #28]
1a000e16:	2b01      	cmp	r3, #1
1a000e18:	d1ee      	bne.n	1a000df8 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
1a000e1a:	69a3      	ldr	r3, [r4, #24]
1a000e1c:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
1a000e1e:	429e      	cmp	r6, r3
1a000e20:	d207      	bcs.n	1a000e32 <prvSwitchTimerLists+0x3e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
1a000e22:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a000e24:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a000e26:	4629      	mov	r1, r5
1a000e28:	4b0e      	ldr	r3, [pc, #56]	; (1a000e64 <prvSwitchTimerLists+0x70>)
1a000e2a:	6818      	ldr	r0, [r3, #0]
1a000e2c:	f000 ffc5 	bl	1a001dba <vListInsert>
1a000e30:	e7e2      	b.n	1a000df8 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a000e32:	2100      	movs	r1, #0
1a000e34:	9100      	str	r1, [sp, #0]
1a000e36:	460b      	mov	r3, r1
1a000e38:	4632      	mov	r2, r6
1a000e3a:	4620      	mov	r0, r4
1a000e3c:	f7ff ffa4 	bl	1a000d88 <xTimerGenericCommand>
				configASSERT( xResult );
1a000e40:	2800      	cmp	r0, #0
1a000e42:	d1d9      	bne.n	1a000df8 <prvSwitchTimerLists+0x4>
1a000e44:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000e48:	f383 8811 	msr	BASEPRI, r3
1a000e4c:	f3bf 8f6f 	isb	sy
1a000e50:	f3bf 8f4f 	dsb	sy
1a000e54:	e7fe      	b.n	1a000e54 <prvSwitchTimerLists+0x60>
	pxCurrentTimerList = pxOverflowTimerList;
1a000e56:	4a04      	ldr	r2, [pc, #16]	; (1a000e68 <prvSwitchTimerLists+0x74>)
1a000e58:	6810      	ldr	r0, [r2, #0]
1a000e5a:	4902      	ldr	r1, [pc, #8]	; (1a000e64 <prvSwitchTimerLists+0x70>)
1a000e5c:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
1a000e5e:	6013      	str	r3, [r2, #0]
}
1a000e60:	b002      	add	sp, #8
1a000e62:	bd70      	pop	{r4, r5, r6, pc}
1a000e64:	100020d0 	.word	0x100020d0
1a000e68:	100020d4 	.word	0x100020d4

1a000e6c <prvSampleTimeNow>:
{
1a000e6c:	b538      	push	{r3, r4, r5, lr}
1a000e6e:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
1a000e70:	f000 fb66 	bl	1a001540 <xTaskGetTickCount>
1a000e74:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
1a000e76:	4b07      	ldr	r3, [pc, #28]	; (1a000e94 <prvSampleTimeNow+0x28>)
1a000e78:	681b      	ldr	r3, [r3, #0]
1a000e7a:	4283      	cmp	r3, r0
1a000e7c:	d805      	bhi.n	1a000e8a <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
1a000e7e:	2300      	movs	r3, #0
1a000e80:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
1a000e82:	4b04      	ldr	r3, [pc, #16]	; (1a000e94 <prvSampleTimeNow+0x28>)
1a000e84:	601c      	str	r4, [r3, #0]
}
1a000e86:	4620      	mov	r0, r4
1a000e88:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
1a000e8a:	f7ff ffb3 	bl	1a000df4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
1a000e8e:	2301      	movs	r3, #1
1a000e90:	602b      	str	r3, [r5, #0]
1a000e92:	e7f6      	b.n	1a000e82 <prvSampleTimeNow+0x16>
1a000e94:	10002100 	.word	0x10002100

1a000e98 <prvProcessExpiredTimer>:
{
1a000e98:	b570      	push	{r4, r5, r6, lr}
1a000e9a:	b082      	sub	sp, #8
1a000e9c:	4605      	mov	r5, r0
1a000e9e:	460e      	mov	r6, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a000ea0:	4b14      	ldr	r3, [pc, #80]	; (1a000ef4 <prvProcessExpiredTimer+0x5c>)
1a000ea2:	681b      	ldr	r3, [r3, #0]
1a000ea4:	68db      	ldr	r3, [r3, #12]
1a000ea6:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a000ea8:	1d20      	adds	r0, r4, #4
1a000eaa:	f000 ffa0 	bl	1a001dee <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a000eae:	69e3      	ldr	r3, [r4, #28]
1a000eb0:	2b01      	cmp	r3, #1
1a000eb2:	d004      	beq.n	1a000ebe <prvProcessExpiredTimer+0x26>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a000eb4:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a000eb6:	4620      	mov	r0, r4
1a000eb8:	4798      	blx	r3
}
1a000eba:	b002      	add	sp, #8
1a000ebc:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
1a000ebe:	69a1      	ldr	r1, [r4, #24]
1a000ec0:	462b      	mov	r3, r5
1a000ec2:	4632      	mov	r2, r6
1a000ec4:	4429      	add	r1, r5
1a000ec6:	4620      	mov	r0, r4
1a000ec8:	f7ff fee4 	bl	1a000c94 <prvInsertTimerInActiveList>
1a000ecc:	2800      	cmp	r0, #0
1a000ece:	d0f1      	beq.n	1a000eb4 <prvProcessExpiredTimer+0x1c>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a000ed0:	2100      	movs	r1, #0
1a000ed2:	9100      	str	r1, [sp, #0]
1a000ed4:	460b      	mov	r3, r1
1a000ed6:	462a      	mov	r2, r5
1a000ed8:	4620      	mov	r0, r4
1a000eda:	f7ff ff55 	bl	1a000d88 <xTimerGenericCommand>
			configASSERT( xResult );
1a000ede:	2800      	cmp	r0, #0
1a000ee0:	d1e8      	bne.n	1a000eb4 <prvProcessExpiredTimer+0x1c>
1a000ee2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000ee6:	f383 8811 	msr	BASEPRI, r3
1a000eea:	f3bf 8f6f 	isb	sy
1a000eee:	f3bf 8f4f 	dsb	sy
1a000ef2:	e7fe      	b.n	1a000ef2 <prvProcessExpiredTimer+0x5a>
1a000ef4:	100020d0 	.word	0x100020d0

1a000ef8 <prvProcessTimerOrBlockTask>:
{
1a000ef8:	b570      	push	{r4, r5, r6, lr}
1a000efa:	b082      	sub	sp, #8
1a000efc:	4606      	mov	r6, r0
1a000efe:	460c      	mov	r4, r1
	vTaskSuspendAll();
1a000f00:	f000 fb16 	bl	1a001530 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a000f04:	a801      	add	r0, sp, #4
1a000f06:	f7ff ffb1 	bl	1a000e6c <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
1a000f0a:	9b01      	ldr	r3, [sp, #4]
1a000f0c:	bb1b      	cbnz	r3, 1a000f56 <prvProcessTimerOrBlockTask+0x5e>
1a000f0e:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
1a000f10:	b90c      	cbnz	r4, 1a000f16 <prvProcessTimerOrBlockTask+0x1e>
1a000f12:	42b0      	cmp	r0, r6
1a000f14:	d218      	bcs.n	1a000f48 <prvProcessTimerOrBlockTask+0x50>
				if( xListWasEmpty != pdFALSE )
1a000f16:	b12c      	cbz	r4, 1a000f24 <prvProcessTimerOrBlockTask+0x2c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
1a000f18:	4b11      	ldr	r3, [pc, #68]	; (1a000f60 <prvProcessTimerOrBlockTask+0x68>)
1a000f1a:	681b      	ldr	r3, [r3, #0]
1a000f1c:	681c      	ldr	r4, [r3, #0]
1a000f1e:	fab4 f484 	clz	r4, r4
1a000f22:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
1a000f24:	4622      	mov	r2, r4
1a000f26:	1b71      	subs	r1, r6, r5
1a000f28:	4b0e      	ldr	r3, [pc, #56]	; (1a000f64 <prvProcessTimerOrBlockTask+0x6c>)
1a000f2a:	6818      	ldr	r0, [r3, #0]
1a000f2c:	f001 fb50 	bl	1a0025d0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
1a000f30:	f000 fb98 	bl	1a001664 <xTaskResumeAll>
1a000f34:	b988      	cbnz	r0, 1a000f5a <prvProcessTimerOrBlockTask+0x62>
					portYIELD_WITHIN_API();
1a000f36:	4b0c      	ldr	r3, [pc, #48]	; (1a000f68 <prvProcessTimerOrBlockTask+0x70>)
1a000f38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000f3c:	601a      	str	r2, [r3, #0]
1a000f3e:	f3bf 8f4f 	dsb	sy
1a000f42:	f3bf 8f6f 	isb	sy
1a000f46:	e008      	b.n	1a000f5a <prvProcessTimerOrBlockTask+0x62>
				( void ) xTaskResumeAll();
1a000f48:	f000 fb8c 	bl	1a001664 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
1a000f4c:	4629      	mov	r1, r5
1a000f4e:	4630      	mov	r0, r6
1a000f50:	f7ff ffa2 	bl	1a000e98 <prvProcessExpiredTimer>
1a000f54:	e001      	b.n	1a000f5a <prvProcessTimerOrBlockTask+0x62>
			( void ) xTaskResumeAll();
1a000f56:	f000 fb85 	bl	1a001664 <xTaskResumeAll>
}
1a000f5a:	b002      	add	sp, #8
1a000f5c:	bd70      	pop	{r4, r5, r6, pc}
1a000f5e:	bf00      	nop
1a000f60:	100020d4 	.word	0x100020d4
1a000f64:	10002104 	.word	0x10002104
1a000f68:	e000ed04 	.word	0xe000ed04

1a000f6c <prvProcessReceivedCommands>:
{
1a000f6c:	b530      	push	{r4, r5, lr}
1a000f6e:	b089      	sub	sp, #36	; 0x24
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a000f70:	e006      	b.n	1a000f80 <prvProcessReceivedCommands+0x14>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
1a000f72:	9907      	ldr	r1, [sp, #28]
1a000f74:	9806      	ldr	r0, [sp, #24]
1a000f76:	9b05      	ldr	r3, [sp, #20]
1a000f78:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
1a000f7a:	9b04      	ldr	r3, [sp, #16]
1a000f7c:	2b00      	cmp	r3, #0
1a000f7e:	da0b      	bge.n	1a000f98 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a000f80:	2200      	movs	r2, #0
1a000f82:	a904      	add	r1, sp, #16
1a000f84:	4b35      	ldr	r3, [pc, #212]	; (1a00105c <prvProcessReceivedCommands+0xf0>)
1a000f86:	6818      	ldr	r0, [r3, #0]
1a000f88:	f001 f98e 	bl	1a0022a8 <xQueueReceive>
1a000f8c:	2800      	cmp	r0, #0
1a000f8e:	d062      	beq.n	1a001056 <prvProcessReceivedCommands+0xea>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
1a000f90:	9b04      	ldr	r3, [sp, #16]
1a000f92:	2b00      	cmp	r3, #0
1a000f94:	daf1      	bge.n	1a000f7a <prvProcessReceivedCommands+0xe>
1a000f96:	e7ec      	b.n	1a000f72 <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
1a000f98:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
1a000f9a:	6963      	ldr	r3, [r4, #20]
1a000f9c:	b113      	cbz	r3, 1a000fa4 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a000f9e:	1d20      	adds	r0, r4, #4
1a000fa0:	f000 ff25 	bl	1a001dee <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a000fa4:	a803      	add	r0, sp, #12
1a000fa6:	f7ff ff61 	bl	1a000e6c <prvSampleTimeNow>
			switch( xMessage.xMessageID )
1a000faa:	9b04      	ldr	r3, [sp, #16]
1a000fac:	2b09      	cmp	r3, #9
1a000fae:	d8e7      	bhi.n	1a000f80 <prvProcessReceivedCommands+0x14>
1a000fb0:	a201      	add	r2, pc, #4	; (adr r2, 1a000fb8 <prvProcessReceivedCommands+0x4c>)
1a000fb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1a000fb6:	bf00      	nop
1a000fb8:	1a000fe1 	.word	0x1a000fe1
1a000fbc:	1a000fe1 	.word	0x1a000fe1
1a000fc0:	1a000fe1 	.word	0x1a000fe1
1a000fc4:	1a000f81 	.word	0x1a000f81
1a000fc8:	1a001029 	.word	0x1a001029
1a000fcc:	1a00104f 	.word	0x1a00104f
1a000fd0:	1a000fe1 	.word	0x1a000fe1
1a000fd4:	1a000fe1 	.word	0x1a000fe1
1a000fd8:	1a000f81 	.word	0x1a000f81
1a000fdc:	1a001029 	.word	0x1a001029
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
1a000fe0:	9905      	ldr	r1, [sp, #20]
1a000fe2:	69a5      	ldr	r5, [r4, #24]
1a000fe4:	460b      	mov	r3, r1
1a000fe6:	4602      	mov	r2, r0
1a000fe8:	4429      	add	r1, r5
1a000fea:	4620      	mov	r0, r4
1a000fec:	f7ff fe52 	bl	1a000c94 <prvInsertTimerInActiveList>
1a000ff0:	2800      	cmp	r0, #0
1a000ff2:	d0c5      	beq.n	1a000f80 <prvProcessReceivedCommands+0x14>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a000ff4:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a000ff6:	4620      	mov	r0, r4
1a000ff8:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a000ffa:	69e3      	ldr	r3, [r4, #28]
1a000ffc:	2b01      	cmp	r3, #1
1a000ffe:	d1bf      	bne.n	1a000f80 <prvProcessReceivedCommands+0x14>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
1a001000:	69a2      	ldr	r2, [r4, #24]
1a001002:	2100      	movs	r1, #0
1a001004:	9100      	str	r1, [sp, #0]
1a001006:	460b      	mov	r3, r1
1a001008:	9805      	ldr	r0, [sp, #20]
1a00100a:	4402      	add	r2, r0
1a00100c:	4620      	mov	r0, r4
1a00100e:	f7ff febb 	bl	1a000d88 <xTimerGenericCommand>
							configASSERT( xResult );
1a001012:	2800      	cmp	r0, #0
1a001014:	d1b4      	bne.n	1a000f80 <prvProcessReceivedCommands+0x14>
1a001016:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00101a:	f383 8811 	msr	BASEPRI, r3
1a00101e:	f3bf 8f6f 	isb	sy
1a001022:	f3bf 8f4f 	dsb	sy
1a001026:	e7fe      	b.n	1a001026 <prvProcessReceivedCommands+0xba>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
1a001028:	9905      	ldr	r1, [sp, #20]
1a00102a:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a00102c:	b131      	cbz	r1, 1a00103c <prvProcessReceivedCommands+0xd0>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
1a00102e:	4603      	mov	r3, r0
1a001030:	4602      	mov	r2, r0
1a001032:	4401      	add	r1, r0
1a001034:	4620      	mov	r0, r4
1a001036:	f7ff fe2d 	bl	1a000c94 <prvInsertTimerInActiveList>
					break;
1a00103a:	e7a1      	b.n	1a000f80 <prvProcessReceivedCommands+0x14>
1a00103c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001040:	f383 8811 	msr	BASEPRI, r3
1a001044:	f3bf 8f6f 	isb	sy
1a001048:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a00104c:	e7fe      	b.n	1a00104c <prvProcessReceivedCommands+0xe0>
						vPortFree( pxTimer );
1a00104e:	4620      	mov	r0, r4
1a001050:	f7ff fdd8 	bl	1a000c04 <vPortFree>
					break;
1a001054:	e794      	b.n	1a000f80 <prvProcessReceivedCommands+0x14>
}
1a001056:	b009      	add	sp, #36	; 0x24
1a001058:	bd30      	pop	{r4, r5, pc}
1a00105a:	bf00      	nop
1a00105c:	10002104 	.word	0x10002104

1a001060 <prvTimerTask>:
{
1a001060:	b500      	push	{lr}
1a001062:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
1a001064:	a801      	add	r0, sp, #4
1a001066:	f7ff fe05 	bl	1a000c74 <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
1a00106a:	9901      	ldr	r1, [sp, #4]
1a00106c:	f7ff ff44 	bl	1a000ef8 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
1a001070:	f7ff ff7c 	bl	1a000f6c <prvProcessReceivedCommands>
1a001074:	e7f6      	b.n	1a001064 <prvTimerTask+0x4>
1a001076:	Address 0x1a001076 is out of bounds.


1a001078 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a001078:	4b08      	ldr	r3, [pc, #32]	; (1a00109c <prvResetNextTaskUnblockTime+0x24>)
1a00107a:	681b      	ldr	r3, [r3, #0]
1a00107c:	681b      	ldr	r3, [r3, #0]
1a00107e:	b923      	cbnz	r3, 1a00108a <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
1a001080:	4b07      	ldr	r3, [pc, #28]	; (1a0010a0 <prvResetNextTaskUnblockTime+0x28>)
1a001082:	f04f 32ff 	mov.w	r2, #4294967295
1a001086:	601a      	str	r2, [r3, #0]
1a001088:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a00108a:	4b04      	ldr	r3, [pc, #16]	; (1a00109c <prvResetNextTaskUnblockTime+0x24>)
1a00108c:	681b      	ldr	r3, [r3, #0]
1a00108e:	68db      	ldr	r3, [r3, #12]
1a001090:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
1a001092:	685a      	ldr	r2, [r3, #4]
1a001094:	4b02      	ldr	r3, [pc, #8]	; (1a0010a0 <prvResetNextTaskUnblockTime+0x28>)
1a001096:	601a      	str	r2, [r3, #0]
	}
}
1a001098:	4770      	bx	lr
1a00109a:	bf00      	nop
1a00109c:	10002110 	.word	0x10002110
1a0010a0:	100021e8 	.word	0x100021e8

1a0010a4 <prvDeleteTCB>:
	{
1a0010a4:	b510      	push	{r4, lr}
1a0010a6:	4604      	mov	r4, r0
			vPortFree( pxTCB->pxStack );
1a0010a8:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a0010aa:	f7ff fdab 	bl	1a000c04 <vPortFree>
			vPortFree( pxTCB );
1a0010ae:	4620      	mov	r0, r4
1a0010b0:	f7ff fda8 	bl	1a000c04 <vPortFree>
	}
1a0010b4:	bd10      	pop	{r4, pc}

1a0010b6 <prvInitialiseNewTask>:
{
1a0010b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0010ba:	4681      	mov	r9, r0
1a0010bc:	460d      	mov	r5, r1
1a0010be:	4617      	mov	r7, r2
1a0010c0:	469a      	mov	sl, r3
1a0010c2:	9e08      	ldr	r6, [sp, #32]
1a0010c4:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
1a0010c8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
1a0010ca:	0092      	lsls	r2, r2, #2
1a0010cc:	21a5      	movs	r1, #165	; 0xa5
1a0010ce:	6b20      	ldr	r0, [r4, #48]	; 0x30
1a0010d0:	f003 fb75 	bl	1a0047be <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
1a0010d4:	6b23      	ldr	r3, [r4, #48]	; 0x30
1a0010d6:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
1a0010da:	3a01      	subs	r2, #1
1a0010dc:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
1a0010e0:	f027 0707 	bic.w	r7, r7, #7
			pxNewTCB->pxEndOfStack = pxTopOfStack;
1a0010e4:	6467      	str	r7, [r4, #68]	; 0x44
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a0010e6:	2300      	movs	r3, #0
1a0010e8:	2b0f      	cmp	r3, #15
1a0010ea:	d806      	bhi.n	1a0010fa <prvInitialiseNewTask+0x44>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
1a0010ec:	5cea      	ldrb	r2, [r5, r3]
1a0010ee:	18e1      	adds	r1, r4, r3
1a0010f0:	f881 2034 	strb.w	r2, [r1, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
1a0010f4:	b10a      	cbz	r2, 1a0010fa <prvInitialiseNewTask+0x44>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a0010f6:	3301      	adds	r3, #1
1a0010f8:	e7f6      	b.n	1a0010e8 <prvInitialiseNewTask+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
1a0010fa:	2300      	movs	r3, #0
1a0010fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
1a001100:	2e06      	cmp	r6, #6
1a001102:	d900      	bls.n	1a001106 <prvInitialiseNewTask+0x50>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
1a001104:	2606      	movs	r6, #6
	pxNewTCB->uxPriority = uxPriority;
1a001106:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
1a001108:	6526      	str	r6, [r4, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
1a00110a:	2500      	movs	r5, #0
1a00110c:	6565      	str	r5, [r4, #84]	; 0x54
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
1a00110e:	1d20      	adds	r0, r4, #4
1a001110:	f000 fe45 	bl	1a001d9e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
1a001114:	f104 0018 	add.w	r0, r4, #24
1a001118:	f000 fe41 	bl	1a001d9e <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
1a00111c:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00111e:	f1c6 0607 	rsb	r6, r6, #7
1a001122:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
1a001124:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
1a001126:	65a5      	str	r5, [r4, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
1a001128:	f884 505c 	strb.w	r5, [r4, #92]	; 0x5c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
1a00112c:	4652      	mov	r2, sl
1a00112e:	4649      	mov	r1, r9
1a001130:	4638      	mov	r0, r7
1a001132:	f001 fab5 	bl	1a0026a0 <pxPortInitialiseStack>
1a001136:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
1a001138:	f1b8 0f00 	cmp.w	r8, #0
1a00113c:	d001      	beq.n	1a001142 <prvInitialiseNewTask+0x8c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
1a00113e:	f8c8 4000 	str.w	r4, [r8]
}
1a001142:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001146:	Address 0x1a001146 is out of bounds.


1a001148 <prvInitialiseTaskLists>:
{
1a001148:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a00114a:	2400      	movs	r4, #0
1a00114c:	2c06      	cmp	r4, #6
1a00114e:	d808      	bhi.n	1a001162 <prvInitialiseTaskLists+0x1a>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
1a001150:	eb04 0284 	add.w	r2, r4, r4, lsl #2
1a001154:	0093      	lsls	r3, r2, #2
1a001156:	480e      	ldr	r0, [pc, #56]	; (1a001190 <prvInitialiseTaskLists+0x48>)
1a001158:	4418      	add	r0, r3
1a00115a:	f000 fe15 	bl	1a001d88 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a00115e:	3401      	adds	r4, #1
1a001160:	e7f4      	b.n	1a00114c <prvInitialiseTaskLists+0x4>
	vListInitialise( &xDelayedTaskList1 );
1a001162:	4d0c      	ldr	r5, [pc, #48]	; (1a001194 <prvInitialiseTaskLists+0x4c>)
1a001164:	4628      	mov	r0, r5
1a001166:	f000 fe0f 	bl	1a001d88 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
1a00116a:	4c0b      	ldr	r4, [pc, #44]	; (1a001198 <prvInitialiseTaskLists+0x50>)
1a00116c:	4620      	mov	r0, r4
1a00116e:	f000 fe0b 	bl	1a001d88 <vListInitialise>
	vListInitialise( &xPendingReadyList );
1a001172:	480a      	ldr	r0, [pc, #40]	; (1a00119c <prvInitialiseTaskLists+0x54>)
1a001174:	f000 fe08 	bl	1a001d88 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
1a001178:	4809      	ldr	r0, [pc, #36]	; (1a0011a0 <prvInitialiseTaskLists+0x58>)
1a00117a:	f000 fe05 	bl	1a001d88 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
1a00117e:	4809      	ldr	r0, [pc, #36]	; (1a0011a4 <prvInitialiseTaskLists+0x5c>)
1a001180:	f000 fe02 	bl	1a001d88 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
1a001184:	4b08      	ldr	r3, [pc, #32]	; (1a0011a8 <prvInitialiseTaskLists+0x60>)
1a001186:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
1a001188:	4b08      	ldr	r3, [pc, #32]	; (1a0011ac <prvInitialiseTaskLists+0x64>)
1a00118a:	601c      	str	r4, [r3, #0]
}
1a00118c:	bd38      	pop	{r3, r4, r5, pc}
1a00118e:	bf00      	nop
1a001190:	10002118 	.word	0x10002118
1a001194:	100021bc 	.word	0x100021bc
1a001198:	100021d0 	.word	0x100021d0
1a00119c:	100021f0 	.word	0x100021f0
1a0011a0:	1000221c 	.word	0x1000221c
1a0011a4:	10002208 	.word	0x10002208
1a0011a8:	10002110 	.word	0x10002110
1a0011ac:	10002114 	.word	0x10002114

1a0011b0 <prvAddNewTaskToReadyList>:
{
1a0011b0:	b510      	push	{r4, lr}
1a0011b2:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a0011b4:	f001 fa9e 	bl	1a0026f4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
1a0011b8:	4a21      	ldr	r2, [pc, #132]	; (1a001240 <prvAddNewTaskToReadyList+0x90>)
1a0011ba:	6813      	ldr	r3, [r2, #0]
1a0011bc:	3301      	adds	r3, #1
1a0011be:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
1a0011c0:	4b20      	ldr	r3, [pc, #128]	; (1a001244 <prvAddNewTaskToReadyList+0x94>)
1a0011c2:	681b      	ldr	r3, [r3, #0]
1a0011c4:	b15b      	cbz	r3, 1a0011de <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
1a0011c6:	4b20      	ldr	r3, [pc, #128]	; (1a001248 <prvAddNewTaskToReadyList+0x98>)
1a0011c8:	681b      	ldr	r3, [r3, #0]
1a0011ca:	b96b      	cbnz	r3, 1a0011e8 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
1a0011cc:	4b1d      	ldr	r3, [pc, #116]	; (1a001244 <prvAddNewTaskToReadyList+0x94>)
1a0011ce:	681b      	ldr	r3, [r3, #0]
1a0011d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a0011d2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a0011d4:	429a      	cmp	r2, r3
1a0011d6:	d807      	bhi.n	1a0011e8 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
1a0011d8:	4b1a      	ldr	r3, [pc, #104]	; (1a001244 <prvAddNewTaskToReadyList+0x94>)
1a0011da:	601c      	str	r4, [r3, #0]
1a0011dc:	e004      	b.n	1a0011e8 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
1a0011de:	4b19      	ldr	r3, [pc, #100]	; (1a001244 <prvAddNewTaskToReadyList+0x94>)
1a0011e0:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
1a0011e2:	6813      	ldr	r3, [r2, #0]
1a0011e4:	2b01      	cmp	r3, #1
1a0011e6:	d027      	beq.n	1a001238 <prvAddNewTaskToReadyList+0x88>
		uxTaskNumber++;
1a0011e8:	4a18      	ldr	r2, [pc, #96]	; (1a00124c <prvAddNewTaskToReadyList+0x9c>)
1a0011ea:	6813      	ldr	r3, [r2, #0]
1a0011ec:	3301      	adds	r3, #1
1a0011ee:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
1a0011f0:	64a3      	str	r3, [r4, #72]	; 0x48
		prvAddTaskToReadyList( pxNewTCB );
1a0011f2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a0011f4:	2201      	movs	r2, #1
1a0011f6:	409a      	lsls	r2, r3
1a0011f8:	4915      	ldr	r1, [pc, #84]	; (1a001250 <prvAddNewTaskToReadyList+0xa0>)
1a0011fa:	6808      	ldr	r0, [r1, #0]
1a0011fc:	4302      	orrs	r2, r0
1a0011fe:	600a      	str	r2, [r1, #0]
1a001200:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001204:	009a      	lsls	r2, r3, #2
1a001206:	1d21      	adds	r1, r4, #4
1a001208:	4812      	ldr	r0, [pc, #72]	; (1a001254 <prvAddNewTaskToReadyList+0xa4>)
1a00120a:	4410      	add	r0, r2
1a00120c:	f000 fdca 	bl	1a001da4 <vListInsertEnd>
	taskEXIT_CRITICAL();
1a001210:	f001 fa92 	bl	1a002738 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
1a001214:	4b0c      	ldr	r3, [pc, #48]	; (1a001248 <prvAddNewTaskToReadyList+0x98>)
1a001216:	681b      	ldr	r3, [r3, #0]
1a001218:	b16b      	cbz	r3, 1a001236 <prvAddNewTaskToReadyList+0x86>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
1a00121a:	4b0a      	ldr	r3, [pc, #40]	; (1a001244 <prvAddNewTaskToReadyList+0x94>)
1a00121c:	681b      	ldr	r3, [r3, #0]
1a00121e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a001220:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001222:	429a      	cmp	r2, r3
1a001224:	d207      	bcs.n	1a001236 <prvAddNewTaskToReadyList+0x86>
			taskYIELD_IF_USING_PREEMPTION();
1a001226:	4b0c      	ldr	r3, [pc, #48]	; (1a001258 <prvAddNewTaskToReadyList+0xa8>)
1a001228:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00122c:	601a      	str	r2, [r3, #0]
1a00122e:	f3bf 8f4f 	dsb	sy
1a001232:	f3bf 8f6f 	isb	sy
}
1a001236:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
1a001238:	f7ff ff86 	bl	1a001148 <prvInitialiseTaskLists>
1a00123c:	e7d4      	b.n	1a0011e8 <prvAddNewTaskToReadyList+0x38>
1a00123e:	bf00      	nop
1a001240:	100021a4 	.word	0x100021a4
1a001244:	1000210c 	.word	0x1000210c
1a001248:	10002204 	.word	0x10002204
1a00124c:	100021b4 	.word	0x100021b4
1a001250:	100021b8 	.word	0x100021b8
1a001254:	10002118 	.word	0x10002118
1a001258:	e000ed04 	.word	0xe000ed04

1a00125c <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a00125c:	4b0f      	ldr	r3, [pc, #60]	; (1a00129c <prvCheckTasksWaitingTermination+0x40>)
1a00125e:	681b      	ldr	r3, [r3, #0]
1a001260:	b1d3      	cbz	r3, 1a001298 <prvCheckTasksWaitingTermination+0x3c>
{
1a001262:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
1a001264:	f001 fa46 	bl	1a0026f4 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
1a001268:	4b0d      	ldr	r3, [pc, #52]	; (1a0012a0 <prvCheckTasksWaitingTermination+0x44>)
1a00126a:	68db      	ldr	r3, [r3, #12]
1a00126c:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a00126e:	1d20      	adds	r0, r4, #4
1a001270:	f000 fdbd 	bl	1a001dee <uxListRemove>
				--uxCurrentNumberOfTasks;
1a001274:	4a0b      	ldr	r2, [pc, #44]	; (1a0012a4 <prvCheckTasksWaitingTermination+0x48>)
1a001276:	6813      	ldr	r3, [r2, #0]
1a001278:	3b01      	subs	r3, #1
1a00127a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
1a00127c:	4a07      	ldr	r2, [pc, #28]	; (1a00129c <prvCheckTasksWaitingTermination+0x40>)
1a00127e:	6813      	ldr	r3, [r2, #0]
1a001280:	3b01      	subs	r3, #1
1a001282:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
1a001284:	f001 fa58 	bl	1a002738 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
1a001288:	4620      	mov	r0, r4
1a00128a:	f7ff ff0b 	bl	1a0010a4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a00128e:	4b03      	ldr	r3, [pc, #12]	; (1a00129c <prvCheckTasksWaitingTermination+0x40>)
1a001290:	681b      	ldr	r3, [r3, #0]
1a001292:	2b00      	cmp	r3, #0
1a001294:	d1e6      	bne.n	1a001264 <prvCheckTasksWaitingTermination+0x8>
}
1a001296:	bd10      	pop	{r4, pc}
1a001298:	4770      	bx	lr
1a00129a:	bf00      	nop
1a00129c:	100021a8 	.word	0x100021a8
1a0012a0:	1000221c 	.word	0x1000221c
1a0012a4:	100021a4 	.word	0x100021a4

1a0012a8 <prvIdleTask>:
{
1a0012a8:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
1a0012aa:	f7ff ffd7 	bl	1a00125c <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
1a0012ae:	4b06      	ldr	r3, [pc, #24]	; (1a0012c8 <prvIdleTask+0x20>)
1a0012b0:	681b      	ldr	r3, [r3, #0]
1a0012b2:	2b01      	cmp	r3, #1
1a0012b4:	d9f9      	bls.n	1a0012aa <prvIdleTask+0x2>
				taskYIELD();
1a0012b6:	4b05      	ldr	r3, [pc, #20]	; (1a0012cc <prvIdleTask+0x24>)
1a0012b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0012bc:	601a      	str	r2, [r3, #0]
1a0012be:	f3bf 8f4f 	dsb	sy
1a0012c2:	f3bf 8f6f 	isb	sy
1a0012c6:	e7f0      	b.n	1a0012aa <prvIdleTask+0x2>
1a0012c8:	10002118 	.word	0x10002118
1a0012cc:	e000ed04 	.word	0xe000ed04

1a0012d0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
1a0012d0:	b570      	push	{r4, r5, r6, lr}
1a0012d2:	4604      	mov	r4, r0
1a0012d4:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
1a0012d6:	4b1d      	ldr	r3, [pc, #116]	; (1a00134c <prvAddCurrentTaskToDelayedList+0x7c>)
1a0012d8:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a0012da:	4b1d      	ldr	r3, [pc, #116]	; (1a001350 <prvAddCurrentTaskToDelayedList+0x80>)
1a0012dc:	6818      	ldr	r0, [r3, #0]
1a0012de:	3004      	adds	r0, #4
1a0012e0:	f000 fd85 	bl	1a001dee <uxListRemove>
1a0012e4:	b950      	cbnz	r0, 1a0012fc <prvAddCurrentTaskToDelayedList+0x2c>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
1a0012e6:	4b1a      	ldr	r3, [pc, #104]	; (1a001350 <prvAddCurrentTaskToDelayedList+0x80>)
1a0012e8:	681b      	ldr	r3, [r3, #0]
1a0012ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a0012ec:	2301      	movs	r3, #1
1a0012ee:	fa03 f202 	lsl.w	r2, r3, r2
1a0012f2:	4918      	ldr	r1, [pc, #96]	; (1a001354 <prvAddCurrentTaskToDelayedList+0x84>)
1a0012f4:	680b      	ldr	r3, [r1, #0]
1a0012f6:	ea23 0302 	bic.w	r3, r3, r2
1a0012fa:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a0012fc:	f1b4 3fff 	cmp.w	r4, #4294967295
1a001300:	d00d      	beq.n	1a00131e <prvAddCurrentTaskToDelayedList+0x4e>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
1a001302:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
1a001304:	4b12      	ldr	r3, [pc, #72]	; (1a001350 <prvAddCurrentTaskToDelayedList+0x80>)
1a001306:	681b      	ldr	r3, [r3, #0]
1a001308:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
1a00130a:	42a5      	cmp	r5, r4
1a00130c:	d910      	bls.n	1a001330 <prvAddCurrentTaskToDelayedList+0x60>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a00130e:	4b12      	ldr	r3, [pc, #72]	; (1a001358 <prvAddCurrentTaskToDelayedList+0x88>)
1a001310:	6818      	ldr	r0, [r3, #0]
1a001312:	4b0f      	ldr	r3, [pc, #60]	; (1a001350 <prvAddCurrentTaskToDelayedList+0x80>)
1a001314:	6819      	ldr	r1, [r3, #0]
1a001316:	3104      	adds	r1, #4
1a001318:	f000 fd4f 	bl	1a001dba <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
1a00131c:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a00131e:	2e00      	cmp	r6, #0
1a001320:	d0ef      	beq.n	1a001302 <prvAddCurrentTaskToDelayedList+0x32>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a001322:	4b0b      	ldr	r3, [pc, #44]	; (1a001350 <prvAddCurrentTaskToDelayedList+0x80>)
1a001324:	6819      	ldr	r1, [r3, #0]
1a001326:	3104      	adds	r1, #4
1a001328:	480c      	ldr	r0, [pc, #48]	; (1a00135c <prvAddCurrentTaskToDelayedList+0x8c>)
1a00132a:	f000 fd3b 	bl	1a001da4 <vListInsertEnd>
1a00132e:	e7f5      	b.n	1a00131c <prvAddCurrentTaskToDelayedList+0x4c>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a001330:	4b0b      	ldr	r3, [pc, #44]	; (1a001360 <prvAddCurrentTaskToDelayedList+0x90>)
1a001332:	6818      	ldr	r0, [r3, #0]
1a001334:	4b06      	ldr	r3, [pc, #24]	; (1a001350 <prvAddCurrentTaskToDelayedList+0x80>)
1a001336:	6819      	ldr	r1, [r3, #0]
1a001338:	3104      	adds	r1, #4
1a00133a:	f000 fd3e 	bl	1a001dba <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
1a00133e:	4b09      	ldr	r3, [pc, #36]	; (1a001364 <prvAddCurrentTaskToDelayedList+0x94>)
1a001340:	681b      	ldr	r3, [r3, #0]
1a001342:	42a3      	cmp	r3, r4
1a001344:	d9ea      	bls.n	1a00131c <prvAddCurrentTaskToDelayedList+0x4c>
					xNextTaskUnblockTime = xTimeToWake;
1a001346:	4b07      	ldr	r3, [pc, #28]	; (1a001364 <prvAddCurrentTaskToDelayedList+0x94>)
1a001348:	601c      	str	r4, [r3, #0]
}
1a00134a:	e7e7      	b.n	1a00131c <prvAddCurrentTaskToDelayedList+0x4c>
1a00134c:	10002230 	.word	0x10002230
1a001350:	1000210c 	.word	0x1000210c
1a001354:	100021b8 	.word	0x100021b8
1a001358:	10002114 	.word	0x10002114
1a00135c:	10002208 	.word	0x10002208
1a001360:	10002110 	.word	0x10002110
1a001364:	100021e8 	.word	0x100021e8

1a001368 <xTaskCreate>:
	{
1a001368:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a00136c:	b085      	sub	sp, #20
1a00136e:	4607      	mov	r7, r0
1a001370:	4688      	mov	r8, r1
1a001372:	4614      	mov	r4, r2
1a001374:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001376:	0090      	lsls	r0, r2, #2
1a001378:	f7ff fbb6 	bl	1a000ae8 <pvPortMalloc>
			if( pxStack != NULL )
1a00137c:	b1e8      	cbz	r0, 1a0013ba <xTaskCreate+0x52>
1a00137e:	4606      	mov	r6, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
1a001380:	2060      	movs	r0, #96	; 0x60
1a001382:	f7ff fbb1 	bl	1a000ae8 <pvPortMalloc>
				if( pxNewTCB != NULL )
1a001386:	4605      	mov	r5, r0
1a001388:	b198      	cbz	r0, 1a0013b2 <xTaskCreate+0x4a>
					pxNewTCB->pxStack = pxStack;
1a00138a:	6306      	str	r6, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
1a00138c:	b1d5      	cbz	r5, 1a0013c4 <xTaskCreate+0x5c>
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
1a00138e:	2300      	movs	r3, #0
1a001390:	9303      	str	r3, [sp, #12]
1a001392:	9502      	str	r5, [sp, #8]
1a001394:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1a001396:	9301      	str	r3, [sp, #4]
1a001398:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a00139a:	9300      	str	r3, [sp, #0]
1a00139c:	464b      	mov	r3, r9
1a00139e:	4622      	mov	r2, r4
1a0013a0:	4641      	mov	r1, r8
1a0013a2:	4638      	mov	r0, r7
1a0013a4:	f7ff fe87 	bl	1a0010b6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a0013a8:	4628      	mov	r0, r5
1a0013aa:	f7ff ff01 	bl	1a0011b0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
1a0013ae:	2001      	movs	r0, #1
1a0013b0:	e005      	b.n	1a0013be <xTaskCreate+0x56>
					vPortFree( pxStack );
1a0013b2:	4630      	mov	r0, r6
1a0013b4:	f7ff fc26 	bl	1a000c04 <vPortFree>
1a0013b8:	e7e8      	b.n	1a00138c <xTaskCreate+0x24>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a0013ba:	f04f 30ff 	mov.w	r0, #4294967295
	}
1a0013be:	b005      	add	sp, #20
1a0013c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a0013c4:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
1a0013c8:	e7f9      	b.n	1a0013be <xTaskCreate+0x56>
1a0013ca:	Address 0x1a0013ca is out of bounds.


1a0013cc <vTaskDelete>:
	{
1a0013cc:	b538      	push	{r3, r4, r5, lr}
1a0013ce:	4604      	mov	r4, r0
		taskENTER_CRITICAL();
1a0013d0:	f001 f990 	bl	1a0026f4 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
1a0013d4:	2c00      	cmp	r4, #0
1a0013d6:	d034      	beq.n	1a001442 <vTaskDelete+0x76>
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a0013d8:	1d25      	adds	r5, r4, #4
1a0013da:	4628      	mov	r0, r5
1a0013dc:	f000 fd07 	bl	1a001dee <uxListRemove>
1a0013e0:	b970      	cbnz	r0, 1a001400 <vTaskDelete+0x34>
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a0013e2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a0013e4:	eb02 0182 	add.w	r1, r2, r2, lsl #2
1a0013e8:	008b      	lsls	r3, r1, #2
1a0013ea:	4926      	ldr	r1, [pc, #152]	; (1a001484 <vTaskDelete+0xb8>)
1a0013ec:	58cb      	ldr	r3, [r1, r3]
1a0013ee:	b93b      	cbnz	r3, 1a001400 <vTaskDelete+0x34>
1a0013f0:	2301      	movs	r3, #1
1a0013f2:	fa03 f202 	lsl.w	r2, r3, r2
1a0013f6:	4924      	ldr	r1, [pc, #144]	; (1a001488 <vTaskDelete+0xbc>)
1a0013f8:	680b      	ldr	r3, [r1, #0]
1a0013fa:	ea23 0302 	bic.w	r3, r3, r2
1a0013fe:	600b      	str	r3, [r1, #0]
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
1a001400:	6aa3      	ldr	r3, [r4, #40]	; 0x28
1a001402:	b11b      	cbz	r3, 1a00140c <vTaskDelete+0x40>
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a001404:	f104 0018 	add.w	r0, r4, #24
1a001408:	f000 fcf1 	bl	1a001dee <uxListRemove>
			uxTaskNumber++;
1a00140c:	4a1f      	ldr	r2, [pc, #124]	; (1a00148c <vTaskDelete+0xc0>)
1a00140e:	6813      	ldr	r3, [r2, #0]
1a001410:	3301      	adds	r3, #1
1a001412:	6013      	str	r3, [r2, #0]
			if( pxTCB == pxCurrentTCB )
1a001414:	4b1e      	ldr	r3, [pc, #120]	; (1a001490 <vTaskDelete+0xc4>)
1a001416:	681b      	ldr	r3, [r3, #0]
1a001418:	42a3      	cmp	r3, r4
1a00141a:	d015      	beq.n	1a001448 <vTaskDelete+0x7c>
				--uxCurrentNumberOfTasks;
1a00141c:	4a1d      	ldr	r2, [pc, #116]	; (1a001494 <vTaskDelete+0xc8>)
1a00141e:	6813      	ldr	r3, [r2, #0]
1a001420:	3b01      	subs	r3, #1
1a001422:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
1a001424:	4620      	mov	r0, r4
1a001426:	f7ff fe3d 	bl	1a0010a4 <prvDeleteTCB>
				prvResetNextTaskUnblockTime();
1a00142a:	f7ff fe25 	bl	1a001078 <prvResetNextTaskUnblockTime>
		taskEXIT_CRITICAL();
1a00142e:	f001 f983 	bl	1a002738 <vPortExitCritical>
		if( xSchedulerRunning != pdFALSE )
1a001432:	4b19      	ldr	r3, [pc, #100]	; (1a001498 <vTaskDelete+0xcc>)
1a001434:	681b      	ldr	r3, [r3, #0]
1a001436:	b11b      	cbz	r3, 1a001440 <vTaskDelete+0x74>
			if( pxTCB == pxCurrentTCB )
1a001438:	4b15      	ldr	r3, [pc, #84]	; (1a001490 <vTaskDelete+0xc4>)
1a00143a:	681b      	ldr	r3, [r3, #0]
1a00143c:	42a3      	cmp	r3, r4
1a00143e:	d00c      	beq.n	1a00145a <vTaskDelete+0x8e>
	}
1a001440:	bd38      	pop	{r3, r4, r5, pc}
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
1a001442:	4b13      	ldr	r3, [pc, #76]	; (1a001490 <vTaskDelete+0xc4>)
1a001444:	681c      	ldr	r4, [r3, #0]
1a001446:	e7c7      	b.n	1a0013d8 <vTaskDelete+0xc>
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
1a001448:	4629      	mov	r1, r5
1a00144a:	4814      	ldr	r0, [pc, #80]	; (1a00149c <vTaskDelete+0xd0>)
1a00144c:	f000 fcaa 	bl	1a001da4 <vListInsertEnd>
				++uxDeletedTasksWaitingCleanUp;
1a001450:	4a13      	ldr	r2, [pc, #76]	; (1a0014a0 <vTaskDelete+0xd4>)
1a001452:	6813      	ldr	r3, [r2, #0]
1a001454:	3301      	adds	r3, #1
1a001456:	6013      	str	r3, [r2, #0]
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
1a001458:	e7e9      	b.n	1a00142e <vTaskDelete+0x62>
				configASSERT( uxSchedulerSuspended == 0 );
1a00145a:	4b12      	ldr	r3, [pc, #72]	; (1a0014a4 <vTaskDelete+0xd8>)
1a00145c:	681b      	ldr	r3, [r3, #0]
1a00145e:	b143      	cbz	r3, 1a001472 <vTaskDelete+0xa6>
1a001460:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001464:	f383 8811 	msr	BASEPRI, r3
1a001468:	f3bf 8f6f 	isb	sy
1a00146c:	f3bf 8f4f 	dsb	sy
1a001470:	e7fe      	b.n	1a001470 <vTaskDelete+0xa4>
				portYIELD_WITHIN_API();
1a001472:	4b0d      	ldr	r3, [pc, #52]	; (1a0014a8 <vTaskDelete+0xdc>)
1a001474:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001478:	601a      	str	r2, [r3, #0]
1a00147a:	f3bf 8f4f 	dsb	sy
1a00147e:	f3bf 8f6f 	isb	sy
	}
1a001482:	e7dd      	b.n	1a001440 <vTaskDelete+0x74>
1a001484:	10002118 	.word	0x10002118
1a001488:	100021b8 	.word	0x100021b8
1a00148c:	100021b4 	.word	0x100021b4
1a001490:	1000210c 	.word	0x1000210c
1a001494:	100021a4 	.word	0x100021a4
1a001498:	10002204 	.word	0x10002204
1a00149c:	1000221c 	.word	0x1000221c
1a0014a0:	100021a8 	.word	0x100021a8
1a0014a4:	100021b0 	.word	0x100021b0
1a0014a8:	e000ed04 	.word	0xe000ed04

1a0014ac <vTaskStartScheduler>:
{
1a0014ac:	b500      	push	{lr}
1a0014ae:	b083      	sub	sp, #12
		xReturn = xTaskCreate(	prvIdleTask,
1a0014b0:	4b19      	ldr	r3, [pc, #100]	; (1a001518 <vTaskStartScheduler+0x6c>)
1a0014b2:	9301      	str	r3, [sp, #4]
1a0014b4:	2300      	movs	r3, #0
1a0014b6:	9300      	str	r3, [sp, #0]
1a0014b8:	225a      	movs	r2, #90	; 0x5a
1a0014ba:	4918      	ldr	r1, [pc, #96]	; (1a00151c <vTaskStartScheduler+0x70>)
1a0014bc:	4818      	ldr	r0, [pc, #96]	; (1a001520 <vTaskStartScheduler+0x74>)
1a0014be:	f7ff ff53 	bl	1a001368 <xTaskCreate>
		if( xReturn == pdPASS )
1a0014c2:	2801      	cmp	r0, #1
1a0014c4:	d007      	beq.n	1a0014d6 <vTaskStartScheduler+0x2a>
	if( xReturn == pdPASS )
1a0014c6:	2801      	cmp	r0, #1
1a0014c8:	d008      	beq.n	1a0014dc <vTaskStartScheduler+0x30>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a0014ca:	f1b0 3fff 	cmp.w	r0, #4294967295
1a0014ce:	d01a      	beq.n	1a001506 <vTaskStartScheduler+0x5a>
}
1a0014d0:	b003      	add	sp, #12
1a0014d2:	f85d fb04 	ldr.w	pc, [sp], #4
			xReturn = xTimerCreateTimerTask();
1a0014d6:	f7ff fc2f 	bl	1a000d38 <xTimerCreateTimerTask>
1a0014da:	e7f4      	b.n	1a0014c6 <vTaskStartScheduler+0x1a>
1a0014dc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0014e0:	f383 8811 	msr	BASEPRI, r3
1a0014e4:	f3bf 8f6f 	isb	sy
1a0014e8:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
1a0014ec:	4b0d      	ldr	r3, [pc, #52]	; (1a001524 <vTaskStartScheduler+0x78>)
1a0014ee:	f04f 32ff 	mov.w	r2, #4294967295
1a0014f2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
1a0014f4:	4b0c      	ldr	r3, [pc, #48]	; (1a001528 <vTaskStartScheduler+0x7c>)
1a0014f6:	2201      	movs	r2, #1
1a0014f8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
1a0014fa:	4b0c      	ldr	r3, [pc, #48]	; (1a00152c <vTaskStartScheduler+0x80>)
1a0014fc:	2200      	movs	r2, #0
1a0014fe:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
1a001500:	f001 f99a 	bl	1a002838 <xPortStartScheduler>
1a001504:	e7e4      	b.n	1a0014d0 <vTaskStartScheduler+0x24>
1a001506:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00150a:	f383 8811 	msr	BASEPRI, r3
1a00150e:	f3bf 8f6f 	isb	sy
1a001512:	f3bf 8f4f 	dsb	sy
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a001516:	e7fe      	b.n	1a001516 <vTaskStartScheduler+0x6a>
1a001518:	100021e4 	.word	0x100021e4
1a00151c:	1a0057a4 	.word	0x1a0057a4
1a001520:	1a0012a9 	.word	0x1a0012a9
1a001524:	100021e8 	.word	0x100021e8
1a001528:	10002204 	.word	0x10002204
1a00152c:	10002230 	.word	0x10002230

1a001530 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
1a001530:	4a02      	ldr	r2, [pc, #8]	; (1a00153c <vTaskSuspendAll+0xc>)
1a001532:	6813      	ldr	r3, [r2, #0]
1a001534:	3301      	adds	r3, #1
1a001536:	6013      	str	r3, [r2, #0]
}
1a001538:	4770      	bx	lr
1a00153a:	bf00      	nop
1a00153c:	100021b0 	.word	0x100021b0

1a001540 <xTaskGetTickCount>:
		xTicks = xTickCount;
1a001540:	4b01      	ldr	r3, [pc, #4]	; (1a001548 <xTaskGetTickCount+0x8>)
1a001542:	6818      	ldr	r0, [r3, #0]
}
1a001544:	4770      	bx	lr
1a001546:	bf00      	nop
1a001548:	10002230 	.word	0x10002230

1a00154c <xTaskIncrementTick>:
{
1a00154c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a00154e:	4b3a      	ldr	r3, [pc, #232]	; (1a001638 <xTaskIncrementTick+0xec>)
1a001550:	681b      	ldr	r3, [r3, #0]
1a001552:	2b00      	cmp	r3, #0
1a001554:	d164      	bne.n	1a001620 <xTaskIncrementTick+0xd4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
1a001556:	4b39      	ldr	r3, [pc, #228]	; (1a00163c <xTaskIncrementTick+0xf0>)
1a001558:	681d      	ldr	r5, [r3, #0]
1a00155a:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
1a00155c:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
1a00155e:	b9c5      	cbnz	r5, 1a001592 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
1a001560:	4b37      	ldr	r3, [pc, #220]	; (1a001640 <xTaskIncrementTick+0xf4>)
1a001562:	681b      	ldr	r3, [r3, #0]
1a001564:	681b      	ldr	r3, [r3, #0]
1a001566:	b143      	cbz	r3, 1a00157a <xTaskIncrementTick+0x2e>
1a001568:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00156c:	f383 8811 	msr	BASEPRI, r3
1a001570:	f3bf 8f6f 	isb	sy
1a001574:	f3bf 8f4f 	dsb	sy
1a001578:	e7fe      	b.n	1a001578 <xTaskIncrementTick+0x2c>
1a00157a:	4a31      	ldr	r2, [pc, #196]	; (1a001640 <xTaskIncrementTick+0xf4>)
1a00157c:	6811      	ldr	r1, [r2, #0]
1a00157e:	4b31      	ldr	r3, [pc, #196]	; (1a001644 <xTaskIncrementTick+0xf8>)
1a001580:	6818      	ldr	r0, [r3, #0]
1a001582:	6010      	str	r0, [r2, #0]
1a001584:	6019      	str	r1, [r3, #0]
1a001586:	4a30      	ldr	r2, [pc, #192]	; (1a001648 <xTaskIncrementTick+0xfc>)
1a001588:	6813      	ldr	r3, [r2, #0]
1a00158a:	3301      	adds	r3, #1
1a00158c:	6013      	str	r3, [r2, #0]
1a00158e:	f7ff fd73 	bl	1a001078 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
1a001592:	4b2e      	ldr	r3, [pc, #184]	; (1a00164c <xTaskIncrementTick+0x100>)
1a001594:	681b      	ldr	r3, [r3, #0]
1a001596:	42ab      	cmp	r3, r5
1a001598:	d938      	bls.n	1a00160c <xTaskIncrementTick+0xc0>
BaseType_t xSwitchRequired = pdFALSE;
1a00159a:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
1a00159c:	4b2c      	ldr	r3, [pc, #176]	; (1a001650 <xTaskIncrementTick+0x104>)
1a00159e:	681b      	ldr	r3, [r3, #0]
1a0015a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a0015a2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0015a6:	009a      	lsls	r2, r3, #2
1a0015a8:	4b2a      	ldr	r3, [pc, #168]	; (1a001654 <xTaskIncrementTick+0x108>)
1a0015aa:	589b      	ldr	r3, [r3, r2]
1a0015ac:	2b01      	cmp	r3, #1
1a0015ae:	d93c      	bls.n	1a00162a <xTaskIncrementTick+0xde>
				xSwitchRequired = pdTRUE;
1a0015b0:	2401      	movs	r4, #1
1a0015b2:	e03a      	b.n	1a00162a <xTaskIncrementTick+0xde>
							xSwitchRequired = pdTRUE;
1a0015b4:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a0015b6:	4b22      	ldr	r3, [pc, #136]	; (1a001640 <xTaskIncrementTick+0xf4>)
1a0015b8:	681b      	ldr	r3, [r3, #0]
1a0015ba:	681b      	ldr	r3, [r3, #0]
1a0015bc:	b343      	cbz	r3, 1a001610 <xTaskIncrementTick+0xc4>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a0015be:	4b20      	ldr	r3, [pc, #128]	; (1a001640 <xTaskIncrementTick+0xf4>)
1a0015c0:	681b      	ldr	r3, [r3, #0]
1a0015c2:	68db      	ldr	r3, [r3, #12]
1a0015c4:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
1a0015c6:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
1a0015c8:	429d      	cmp	r5, r3
1a0015ca:	d326      	bcc.n	1a00161a <xTaskIncrementTick+0xce>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a0015cc:	1d37      	adds	r7, r6, #4
1a0015ce:	4638      	mov	r0, r7
1a0015d0:	f000 fc0d 	bl	1a001dee <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
1a0015d4:	6ab3      	ldr	r3, [r6, #40]	; 0x28
1a0015d6:	b11b      	cbz	r3, 1a0015e0 <xTaskIncrementTick+0x94>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a0015d8:	f106 0018 	add.w	r0, r6, #24
1a0015dc:	f000 fc07 	bl	1a001dee <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a0015e0:	6af3      	ldr	r3, [r6, #44]	; 0x2c
1a0015e2:	2201      	movs	r2, #1
1a0015e4:	409a      	lsls	r2, r3
1a0015e6:	491c      	ldr	r1, [pc, #112]	; (1a001658 <xTaskIncrementTick+0x10c>)
1a0015e8:	6808      	ldr	r0, [r1, #0]
1a0015ea:	4302      	orrs	r2, r0
1a0015ec:	600a      	str	r2, [r1, #0]
1a0015ee:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0015f2:	009a      	lsls	r2, r3, #2
1a0015f4:	4639      	mov	r1, r7
1a0015f6:	4817      	ldr	r0, [pc, #92]	; (1a001654 <xTaskIncrementTick+0x108>)
1a0015f8:	4410      	add	r0, r2
1a0015fa:	f000 fbd3 	bl	1a001da4 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a0015fe:	6af2      	ldr	r2, [r6, #44]	; 0x2c
1a001600:	4b13      	ldr	r3, [pc, #76]	; (1a001650 <xTaskIncrementTick+0x104>)
1a001602:	681b      	ldr	r3, [r3, #0]
1a001604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001606:	429a      	cmp	r2, r3
1a001608:	d2d4      	bcs.n	1a0015b4 <xTaskIncrementTick+0x68>
1a00160a:	e7d4      	b.n	1a0015b6 <xTaskIncrementTick+0x6a>
BaseType_t xSwitchRequired = pdFALSE;
1a00160c:	2400      	movs	r4, #0
1a00160e:	e7d2      	b.n	1a0015b6 <xTaskIncrementTick+0x6a>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001610:	4b0e      	ldr	r3, [pc, #56]	; (1a00164c <xTaskIncrementTick+0x100>)
1a001612:	f04f 32ff 	mov.w	r2, #4294967295
1a001616:	601a      	str	r2, [r3, #0]
					break;
1a001618:	e7c0      	b.n	1a00159c <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
1a00161a:	4a0c      	ldr	r2, [pc, #48]	; (1a00164c <xTaskIncrementTick+0x100>)
1a00161c:	6013      	str	r3, [r2, #0]
						break;
1a00161e:	e7bd      	b.n	1a00159c <xTaskIncrementTick+0x50>
		++uxPendedTicks;
1a001620:	4a0e      	ldr	r2, [pc, #56]	; (1a00165c <xTaskIncrementTick+0x110>)
1a001622:	6813      	ldr	r3, [r2, #0]
1a001624:	3301      	adds	r3, #1
1a001626:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
1a001628:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
1a00162a:	4b0d      	ldr	r3, [pc, #52]	; (1a001660 <xTaskIncrementTick+0x114>)
1a00162c:	681b      	ldr	r3, [r3, #0]
1a00162e:	b103      	cbz	r3, 1a001632 <xTaskIncrementTick+0xe6>
			xSwitchRequired = pdTRUE;
1a001630:	2401      	movs	r4, #1
}
1a001632:	4620      	mov	r0, r4
1a001634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a001636:	bf00      	nop
1a001638:	100021b0 	.word	0x100021b0
1a00163c:	10002230 	.word	0x10002230
1a001640:	10002110 	.word	0x10002110
1a001644:	10002114 	.word	0x10002114
1a001648:	100021ec 	.word	0x100021ec
1a00164c:	100021e8 	.word	0x100021e8
1a001650:	1000210c 	.word	0x1000210c
1a001654:	10002118 	.word	0x10002118
1a001658:	100021b8 	.word	0x100021b8
1a00165c:	100021ac 	.word	0x100021ac
1a001660:	10002234 	.word	0x10002234

1a001664 <xTaskResumeAll>:
{
1a001664:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
1a001666:	4b35      	ldr	r3, [pc, #212]	; (1a00173c <xTaskResumeAll+0xd8>)
1a001668:	681b      	ldr	r3, [r3, #0]
1a00166a:	b943      	cbnz	r3, 1a00167e <xTaskResumeAll+0x1a>
1a00166c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001670:	f383 8811 	msr	BASEPRI, r3
1a001674:	f3bf 8f6f 	isb	sy
1a001678:	f3bf 8f4f 	dsb	sy
1a00167c:	e7fe      	b.n	1a00167c <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
1a00167e:	f001 f839 	bl	1a0026f4 <vPortEnterCritical>
		--uxSchedulerSuspended;
1a001682:	4b2e      	ldr	r3, [pc, #184]	; (1a00173c <xTaskResumeAll+0xd8>)
1a001684:	681a      	ldr	r2, [r3, #0]
1a001686:	3a01      	subs	r2, #1
1a001688:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a00168a:	681b      	ldr	r3, [r3, #0]
1a00168c:	2b00      	cmp	r3, #0
1a00168e:	d14d      	bne.n	1a00172c <xTaskResumeAll+0xc8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
1a001690:	4b2b      	ldr	r3, [pc, #172]	; (1a001740 <xTaskResumeAll+0xdc>)
1a001692:	681b      	ldr	r3, [r3, #0]
1a001694:	b90b      	cbnz	r3, 1a00169a <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
1a001696:	2400      	movs	r4, #0
1a001698:	e049      	b.n	1a00172e <xTaskResumeAll+0xca>
TCB_t *pxTCB = NULL;
1a00169a:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
1a00169c:	4b29      	ldr	r3, [pc, #164]	; (1a001744 <xTaskResumeAll+0xe0>)
1a00169e:	681b      	ldr	r3, [r3, #0]
1a0016a0:	b31b      	cbz	r3, 1a0016ea <xTaskResumeAll+0x86>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
1a0016a2:	4b28      	ldr	r3, [pc, #160]	; (1a001744 <xTaskResumeAll+0xe0>)
1a0016a4:	68db      	ldr	r3, [r3, #12]
1a0016a6:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a0016a8:	f104 0018 	add.w	r0, r4, #24
1a0016ac:	f000 fb9f 	bl	1a001dee <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a0016b0:	1d25      	adds	r5, r4, #4
1a0016b2:	4628      	mov	r0, r5
1a0016b4:	f000 fb9b 	bl	1a001dee <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a0016b8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a0016ba:	2201      	movs	r2, #1
1a0016bc:	409a      	lsls	r2, r3
1a0016be:	4922      	ldr	r1, [pc, #136]	; (1a001748 <xTaskResumeAll+0xe4>)
1a0016c0:	6808      	ldr	r0, [r1, #0]
1a0016c2:	4302      	orrs	r2, r0
1a0016c4:	600a      	str	r2, [r1, #0]
1a0016c6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0016ca:	009a      	lsls	r2, r3, #2
1a0016cc:	4629      	mov	r1, r5
1a0016ce:	481f      	ldr	r0, [pc, #124]	; (1a00174c <xTaskResumeAll+0xe8>)
1a0016d0:	4410      	add	r0, r2
1a0016d2:	f000 fb67 	bl	1a001da4 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a0016d6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a0016d8:	4b1d      	ldr	r3, [pc, #116]	; (1a001750 <xTaskResumeAll+0xec>)
1a0016da:	681b      	ldr	r3, [r3, #0]
1a0016dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a0016de:	429a      	cmp	r2, r3
1a0016e0:	d3dc      	bcc.n	1a00169c <xTaskResumeAll+0x38>
						xYieldPending = pdTRUE;
1a0016e2:	4b1c      	ldr	r3, [pc, #112]	; (1a001754 <xTaskResumeAll+0xf0>)
1a0016e4:	2201      	movs	r2, #1
1a0016e6:	601a      	str	r2, [r3, #0]
1a0016e8:	e7d8      	b.n	1a00169c <xTaskResumeAll+0x38>
				if( pxTCB != NULL )
1a0016ea:	b10c      	cbz	r4, 1a0016f0 <xTaskResumeAll+0x8c>
					prvResetNextTaskUnblockTime();
1a0016ec:	f7ff fcc4 	bl	1a001078 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
1a0016f0:	4b19      	ldr	r3, [pc, #100]	; (1a001758 <xTaskResumeAll+0xf4>)
1a0016f2:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
1a0016f4:	b974      	cbnz	r4, 1a001714 <xTaskResumeAll+0xb0>
				if( xYieldPending != pdFALSE )
1a0016f6:	4b17      	ldr	r3, [pc, #92]	; (1a001754 <xTaskResumeAll+0xf0>)
1a0016f8:	681b      	ldr	r3, [r3, #0]
1a0016fa:	b1e3      	cbz	r3, 1a001736 <xTaskResumeAll+0xd2>
					taskYIELD_IF_USING_PREEMPTION();
1a0016fc:	4b17      	ldr	r3, [pc, #92]	; (1a00175c <xTaskResumeAll+0xf8>)
1a0016fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001702:	601a      	str	r2, [r3, #0]
1a001704:	f3bf 8f4f 	dsb	sy
1a001708:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
1a00170c:	2401      	movs	r4, #1
1a00170e:	e00e      	b.n	1a00172e <xTaskResumeAll+0xca>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
1a001710:	3c01      	subs	r4, #1
1a001712:	d007      	beq.n	1a001724 <xTaskResumeAll+0xc0>
							if( xTaskIncrementTick() != pdFALSE )
1a001714:	f7ff ff1a 	bl	1a00154c <xTaskIncrementTick>
1a001718:	2800      	cmp	r0, #0
1a00171a:	d0f9      	beq.n	1a001710 <xTaskResumeAll+0xac>
								xYieldPending = pdTRUE;
1a00171c:	4b0d      	ldr	r3, [pc, #52]	; (1a001754 <xTaskResumeAll+0xf0>)
1a00171e:	2201      	movs	r2, #1
1a001720:	601a      	str	r2, [r3, #0]
1a001722:	e7f5      	b.n	1a001710 <xTaskResumeAll+0xac>
						uxPendedTicks = 0;
1a001724:	4b0c      	ldr	r3, [pc, #48]	; (1a001758 <xTaskResumeAll+0xf4>)
1a001726:	2200      	movs	r2, #0
1a001728:	601a      	str	r2, [r3, #0]
1a00172a:	e7e4      	b.n	1a0016f6 <xTaskResumeAll+0x92>
BaseType_t xAlreadyYielded = pdFALSE;
1a00172c:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a00172e:	f001 f803 	bl	1a002738 <vPortExitCritical>
}
1a001732:	4620      	mov	r0, r4
1a001734:	bd38      	pop	{r3, r4, r5, pc}
BaseType_t xAlreadyYielded = pdFALSE;
1a001736:	2400      	movs	r4, #0
1a001738:	e7f9      	b.n	1a00172e <xTaskResumeAll+0xca>
1a00173a:	bf00      	nop
1a00173c:	100021b0 	.word	0x100021b0
1a001740:	100021a4 	.word	0x100021a4
1a001744:	100021f0 	.word	0x100021f0
1a001748:	100021b8 	.word	0x100021b8
1a00174c:	10002118 	.word	0x10002118
1a001750:	1000210c 	.word	0x1000210c
1a001754:	10002234 	.word	0x10002234
1a001758:	100021ac 	.word	0x100021ac
1a00175c:	e000ed04 	.word	0xe000ed04

1a001760 <vTaskDelayUntil>:
	{
1a001760:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxPreviousWakeTime );
1a001762:	b150      	cbz	r0, 1a00177a <vTaskDelayUntil+0x1a>
1a001764:	4605      	mov	r5, r0
		configASSERT( ( xTimeIncrement > 0U ) );
1a001766:	b989      	cbnz	r1, 1a00178c <vTaskDelayUntil+0x2c>
1a001768:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00176c:	f383 8811 	msr	BASEPRI, r3
1a001770:	f3bf 8f6f 	isb	sy
1a001774:	f3bf 8f4f 	dsb	sy
1a001778:	e7fe      	b.n	1a001778 <vTaskDelayUntil+0x18>
1a00177a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00177e:	f383 8811 	msr	BASEPRI, r3
1a001782:	f3bf 8f6f 	isb	sy
1a001786:	f3bf 8f4f 	dsb	sy
		configASSERT( pxPreviousWakeTime );
1a00178a:	e7fe      	b.n	1a00178a <vTaskDelayUntil+0x2a>
		configASSERT( uxSchedulerSuspended == 0 );
1a00178c:	4b1a      	ldr	r3, [pc, #104]	; (1a0017f8 <vTaskDelayUntil+0x98>)
1a00178e:	681b      	ldr	r3, [r3, #0]
1a001790:	b143      	cbz	r3, 1a0017a4 <vTaskDelayUntil+0x44>
1a001792:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001796:	f383 8811 	msr	BASEPRI, r3
1a00179a:	f3bf 8f6f 	isb	sy
1a00179e:	f3bf 8f4f 	dsb	sy
1a0017a2:	e7fe      	b.n	1a0017a2 <vTaskDelayUntil+0x42>
1a0017a4:	460c      	mov	r4, r1
		vTaskSuspendAll();
1a0017a6:	f7ff fec3 	bl	1a001530 <vTaskSuspendAll>
			const TickType_t xConstTickCount = xTickCount;
1a0017aa:	4b14      	ldr	r3, [pc, #80]	; (1a0017fc <vTaskDelayUntil+0x9c>)
1a0017ac:	6818      	ldr	r0, [r3, #0]
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
1a0017ae:	682a      	ldr	r2, [r5, #0]
1a0017b0:	4414      	add	r4, r2
			if( xConstTickCount < *pxPreviousWakeTime )
1a0017b2:	4282      	cmp	r2, r0
1a0017b4:	d909      	bls.n	1a0017ca <vTaskDelayUntil+0x6a>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
1a0017b6:	42a2      	cmp	r2, r4
1a0017b8:	d801      	bhi.n	1a0017be <vTaskDelayUntil+0x5e>
			*pxPreviousWakeTime = xTimeToWake;
1a0017ba:	602c      	str	r4, [r5, #0]
			if( xShouldDelay != pdFALSE )
1a0017bc:	e00e      	b.n	1a0017dc <vTaskDelayUntil+0x7c>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
1a0017be:	42a0      	cmp	r0, r4
1a0017c0:	d301      	bcc.n	1a0017c6 <vTaskDelayUntil+0x66>
			*pxPreviousWakeTime = xTimeToWake;
1a0017c2:	602c      	str	r4, [r5, #0]
			if( xShouldDelay != pdFALSE )
1a0017c4:	e00a      	b.n	1a0017dc <vTaskDelayUntil+0x7c>
			*pxPreviousWakeTime = xTimeToWake;
1a0017c6:	602c      	str	r4, [r5, #0]
			if( xShouldDelay != pdFALSE )
1a0017c8:	e004      	b.n	1a0017d4 <vTaskDelayUntil+0x74>
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
1a0017ca:	42a2      	cmp	r2, r4
1a0017cc:	d801      	bhi.n	1a0017d2 <vTaskDelayUntil+0x72>
1a0017ce:	42a0      	cmp	r0, r4
1a0017d0:	d210      	bcs.n	1a0017f4 <vTaskDelayUntil+0x94>
			*pxPreviousWakeTime = xTimeToWake;
1a0017d2:	602c      	str	r4, [r5, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
1a0017d4:	2100      	movs	r1, #0
1a0017d6:	1a20      	subs	r0, r4, r0
1a0017d8:	f7ff fd7a 	bl	1a0012d0 <prvAddCurrentTaskToDelayedList>
		xAlreadyYielded = xTaskResumeAll();
1a0017dc:	f7ff ff42 	bl	1a001664 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
1a0017e0:	b938      	cbnz	r0, 1a0017f2 <vTaskDelayUntil+0x92>
			portYIELD_WITHIN_API();
1a0017e2:	4b07      	ldr	r3, [pc, #28]	; (1a001800 <vTaskDelayUntil+0xa0>)
1a0017e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0017e8:	601a      	str	r2, [r3, #0]
1a0017ea:	f3bf 8f4f 	dsb	sy
1a0017ee:	f3bf 8f6f 	isb	sy
	}
1a0017f2:	bd38      	pop	{r3, r4, r5, pc}
			*pxPreviousWakeTime = xTimeToWake;
1a0017f4:	602c      	str	r4, [r5, #0]
			if( xShouldDelay != pdFALSE )
1a0017f6:	e7f1      	b.n	1a0017dc <vTaskDelayUntil+0x7c>
1a0017f8:	100021b0 	.word	0x100021b0
1a0017fc:	10002230 	.word	0x10002230
1a001800:	e000ed04 	.word	0xe000ed04

1a001804 <vTaskDelay>:
	{
1a001804:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
1a001806:	b1a8      	cbz	r0, 1a001834 <vTaskDelay+0x30>
1a001808:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
1a00180a:	4b0f      	ldr	r3, [pc, #60]	; (1a001848 <vTaskDelay+0x44>)
1a00180c:	681b      	ldr	r3, [r3, #0]
1a00180e:	b143      	cbz	r3, 1a001822 <vTaskDelay+0x1e>
1a001810:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001814:	f383 8811 	msr	BASEPRI, r3
1a001818:	f3bf 8f6f 	isb	sy
1a00181c:	f3bf 8f4f 	dsb	sy
1a001820:	e7fe      	b.n	1a001820 <vTaskDelay+0x1c>
			vTaskSuspendAll();
1a001822:	f7ff fe85 	bl	1a001530 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
1a001826:	2100      	movs	r1, #0
1a001828:	4620      	mov	r0, r4
1a00182a:	f7ff fd51 	bl	1a0012d0 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
1a00182e:	f7ff ff19 	bl	1a001664 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
1a001832:	b938      	cbnz	r0, 1a001844 <vTaskDelay+0x40>
			portYIELD_WITHIN_API();
1a001834:	4b05      	ldr	r3, [pc, #20]	; (1a00184c <vTaskDelay+0x48>)
1a001836:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00183a:	601a      	str	r2, [r3, #0]
1a00183c:	f3bf 8f4f 	dsb	sy
1a001840:	f3bf 8f6f 	isb	sy
	}
1a001844:	bd10      	pop	{r4, pc}
1a001846:	bf00      	nop
1a001848:	100021b0 	.word	0x100021b0
1a00184c:	e000ed04 	.word	0xe000ed04

1a001850 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
1a001850:	4b2d      	ldr	r3, [pc, #180]	; (1a001908 <vTaskSwitchContext+0xb8>)
1a001852:	681b      	ldr	r3, [r3, #0]
1a001854:	b11b      	cbz	r3, 1a00185e <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
1a001856:	4b2d      	ldr	r3, [pc, #180]	; (1a00190c <vTaskSwitchContext+0xbc>)
1a001858:	2201      	movs	r2, #1
1a00185a:	601a      	str	r2, [r3, #0]
1a00185c:	4770      	bx	lr
{
1a00185e:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
1a001860:	4b2a      	ldr	r3, [pc, #168]	; (1a00190c <vTaskSwitchContext+0xbc>)
1a001862:	2200      	movs	r2, #0
1a001864:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
1a001866:	4b2a      	ldr	r3, [pc, #168]	; (1a001910 <vTaskSwitchContext+0xc0>)
1a001868:	681b      	ldr	r3, [r3, #0]
1a00186a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1a00186c:	681a      	ldr	r2, [r3, #0]
1a00186e:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a001872:	d103      	bne.n	1a00187c <vTaskSwitchContext+0x2c>
1a001874:	685a      	ldr	r2, [r3, #4]
1a001876:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a00187a:	d01b      	beq.n	1a0018b4 <vTaskSwitchContext+0x64>
1a00187c:	4b24      	ldr	r3, [pc, #144]	; (1a001910 <vTaskSwitchContext+0xc0>)
1a00187e:	6818      	ldr	r0, [r3, #0]
1a001880:	6819      	ldr	r1, [r3, #0]
1a001882:	3134      	adds	r1, #52	; 0x34
1a001884:	f000 fa72 	bl	1a001d6c <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a001888:	4b22      	ldr	r3, [pc, #136]	; (1a001914 <vTaskSwitchContext+0xc4>)
1a00188a:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
1a00188c:	fab3 f383 	clz	r3, r3
1a001890:	b2db      	uxtb	r3, r3
1a001892:	f1c3 031f 	rsb	r3, r3, #31
1a001896:	eb03 0183 	add.w	r1, r3, r3, lsl #2
1a00189a:	008a      	lsls	r2, r1, #2
1a00189c:	491e      	ldr	r1, [pc, #120]	; (1a001918 <vTaskSwitchContext+0xc8>)
1a00189e:	588a      	ldr	r2, [r1, r2]
1a0018a0:	b98a      	cbnz	r2, 1a0018c6 <vTaskSwitchContext+0x76>
	__asm volatile
1a0018a2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0018a6:	f383 8811 	msr	BASEPRI, r3
1a0018aa:	f3bf 8f6f 	isb	sy
1a0018ae:	f3bf 8f4f 	dsb	sy
1a0018b2:	e7fe      	b.n	1a0018b2 <vTaskSwitchContext+0x62>
		taskCHECK_FOR_STACK_OVERFLOW();
1a0018b4:	689a      	ldr	r2, [r3, #8]
1a0018b6:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a0018ba:	d1df      	bne.n	1a00187c <vTaskSwitchContext+0x2c>
1a0018bc:	68db      	ldr	r3, [r3, #12]
1a0018be:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
1a0018c2:	d1db      	bne.n	1a00187c <vTaskSwitchContext+0x2c>
1a0018c4:	e7e0      	b.n	1a001888 <vTaskSwitchContext+0x38>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a0018c6:	4814      	ldr	r0, [pc, #80]	; (1a001918 <vTaskSwitchContext+0xc8>)
1a0018c8:	009a      	lsls	r2, r3, #2
1a0018ca:	18d4      	adds	r4, r2, r3
1a0018cc:	00a1      	lsls	r1, r4, #2
1a0018ce:	4401      	add	r1, r0
1a0018d0:	684c      	ldr	r4, [r1, #4]
1a0018d2:	6864      	ldr	r4, [r4, #4]
1a0018d4:	604c      	str	r4, [r1, #4]
1a0018d6:	441a      	add	r2, r3
1a0018d8:	0091      	lsls	r1, r2, #2
1a0018da:	3108      	adds	r1, #8
1a0018dc:	4408      	add	r0, r1
1a0018de:	4284      	cmp	r4, r0
1a0018e0:	d009      	beq.n	1a0018f6 <vTaskSwitchContext+0xa6>
1a0018e2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0018e6:	009a      	lsls	r2, r3, #2
1a0018e8:	4b0b      	ldr	r3, [pc, #44]	; (1a001918 <vTaskSwitchContext+0xc8>)
1a0018ea:	4413      	add	r3, r2
1a0018ec:	685b      	ldr	r3, [r3, #4]
1a0018ee:	68da      	ldr	r2, [r3, #12]
1a0018f0:	4b07      	ldr	r3, [pc, #28]	; (1a001910 <vTaskSwitchContext+0xc0>)
1a0018f2:	601a      	str	r2, [r3, #0]
}
1a0018f4:	bd10      	pop	{r4, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a0018f6:	6860      	ldr	r0, [r4, #4]
1a0018f8:	eb03 0283 	add.w	r2, r3, r3, lsl #2
1a0018fc:	0091      	lsls	r1, r2, #2
1a0018fe:	4a06      	ldr	r2, [pc, #24]	; (1a001918 <vTaskSwitchContext+0xc8>)
1a001900:	440a      	add	r2, r1
1a001902:	6050      	str	r0, [r2, #4]
1a001904:	e7ed      	b.n	1a0018e2 <vTaskSwitchContext+0x92>
1a001906:	bf00      	nop
1a001908:	100021b0 	.word	0x100021b0
1a00190c:	10002234 	.word	0x10002234
1a001910:	1000210c 	.word	0x1000210c
1a001914:	100021b8 	.word	0x100021b8
1a001918:	10002118 	.word	0x10002118

1a00191c <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
1a00191c:	b158      	cbz	r0, 1a001936 <vTaskPlaceOnEventList+0x1a>
{
1a00191e:	b510      	push	{r4, lr}
1a001920:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a001922:	4b09      	ldr	r3, [pc, #36]	; (1a001948 <vTaskPlaceOnEventList+0x2c>)
1a001924:	6819      	ldr	r1, [r3, #0]
1a001926:	3118      	adds	r1, #24
1a001928:	f000 fa47 	bl	1a001dba <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
1a00192c:	2101      	movs	r1, #1
1a00192e:	4620      	mov	r0, r4
1a001930:	f7ff fcce 	bl	1a0012d0 <prvAddCurrentTaskToDelayedList>
}
1a001934:	bd10      	pop	{r4, pc}
1a001936:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00193a:	f383 8811 	msr	BASEPRI, r3
1a00193e:	f3bf 8f6f 	isb	sy
1a001942:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
1a001946:	e7fe      	b.n	1a001946 <vTaskPlaceOnEventList+0x2a>
1a001948:	1000210c 	.word	0x1000210c

1a00194c <vTaskPlaceOnEventListRestricted>:
	{
1a00194c:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
1a00194e:	b170      	cbz	r0, 1a00196e <vTaskPlaceOnEventListRestricted+0x22>
1a001950:	460c      	mov	r4, r1
1a001952:	4615      	mov	r5, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a001954:	4a0a      	ldr	r2, [pc, #40]	; (1a001980 <vTaskPlaceOnEventListRestricted+0x34>)
1a001956:	6811      	ldr	r1, [r2, #0]
1a001958:	3118      	adds	r1, #24
1a00195a:	f000 fa23 	bl	1a001da4 <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
1a00195e:	b10d      	cbz	r5, 1a001964 <vTaskPlaceOnEventListRestricted+0x18>
			xTicksToWait = portMAX_DELAY;
1a001960:	f04f 34ff 	mov.w	r4, #4294967295
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
1a001964:	4629      	mov	r1, r5
1a001966:	4620      	mov	r0, r4
1a001968:	f7ff fcb2 	bl	1a0012d0 <prvAddCurrentTaskToDelayedList>
	}
1a00196c:	bd38      	pop	{r3, r4, r5, pc}
1a00196e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001972:	f383 8811 	msr	BASEPRI, r3
1a001976:	f3bf 8f6f 	isb	sy
1a00197a:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
1a00197e:	e7fe      	b.n	1a00197e <vTaskPlaceOnEventListRestricted+0x32>
1a001980:	1000210c 	.word	0x1000210c

1a001984 <xTaskRemoveFromEventList>:
{
1a001984:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
1a001986:	68c3      	ldr	r3, [r0, #12]
1a001988:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
1a00198a:	b324      	cbz	r4, 1a0019d6 <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
1a00198c:	f104 0518 	add.w	r5, r4, #24
1a001990:	4628      	mov	r0, r5
1a001992:	f000 fa2c 	bl	1a001dee <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001996:	4b18      	ldr	r3, [pc, #96]	; (1a0019f8 <xTaskRemoveFromEventList+0x74>)
1a001998:	681b      	ldr	r3, [r3, #0]
1a00199a:	bb2b      	cbnz	r3, 1a0019e8 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
1a00199c:	1d25      	adds	r5, r4, #4
1a00199e:	4628      	mov	r0, r5
1a0019a0:	f000 fa25 	bl	1a001dee <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
1a0019a4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a0019a6:	2201      	movs	r2, #1
1a0019a8:	409a      	lsls	r2, r3
1a0019aa:	4914      	ldr	r1, [pc, #80]	; (1a0019fc <xTaskRemoveFromEventList+0x78>)
1a0019ac:	6808      	ldr	r0, [r1, #0]
1a0019ae:	4302      	orrs	r2, r0
1a0019b0:	600a      	str	r2, [r1, #0]
1a0019b2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0019b6:	009a      	lsls	r2, r3, #2
1a0019b8:	4629      	mov	r1, r5
1a0019ba:	4811      	ldr	r0, [pc, #68]	; (1a001a00 <xTaskRemoveFromEventList+0x7c>)
1a0019bc:	4410      	add	r0, r2
1a0019be:	f000 f9f1 	bl	1a001da4 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
1a0019c2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a0019c4:	4b0f      	ldr	r3, [pc, #60]	; (1a001a04 <xTaskRemoveFromEventList+0x80>)
1a0019c6:	681b      	ldr	r3, [r3, #0]
1a0019c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a0019ca:	429a      	cmp	r2, r3
1a0019cc:	d911      	bls.n	1a0019f2 <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
1a0019ce:	2001      	movs	r0, #1
1a0019d0:	4b0d      	ldr	r3, [pc, #52]	; (1a001a08 <xTaskRemoveFromEventList+0x84>)
1a0019d2:	6018      	str	r0, [r3, #0]
1a0019d4:	e00e      	b.n	1a0019f4 <xTaskRemoveFromEventList+0x70>
1a0019d6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0019da:	f383 8811 	msr	BASEPRI, r3
1a0019de:	f3bf 8f6f 	isb	sy
1a0019e2:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
1a0019e6:	e7fe      	b.n	1a0019e6 <xTaskRemoveFromEventList+0x62>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
1a0019e8:	4629      	mov	r1, r5
1a0019ea:	4808      	ldr	r0, [pc, #32]	; (1a001a0c <xTaskRemoveFromEventList+0x88>)
1a0019ec:	f000 f9da 	bl	1a001da4 <vListInsertEnd>
1a0019f0:	e7e7      	b.n	1a0019c2 <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
1a0019f2:	2000      	movs	r0, #0
}
1a0019f4:	bd38      	pop	{r3, r4, r5, pc}
1a0019f6:	bf00      	nop
1a0019f8:	100021b0 	.word	0x100021b0
1a0019fc:	100021b8 	.word	0x100021b8
1a001a00:	10002118 	.word	0x10002118
1a001a04:	1000210c 	.word	0x1000210c
1a001a08:	10002234 	.word	0x10002234
1a001a0c:	100021f0 	.word	0x100021f0

1a001a10 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
1a001a10:	4b03      	ldr	r3, [pc, #12]	; (1a001a20 <vTaskInternalSetTimeOutState+0x10>)
1a001a12:	681b      	ldr	r3, [r3, #0]
1a001a14:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
1a001a16:	4b03      	ldr	r3, [pc, #12]	; (1a001a24 <vTaskInternalSetTimeOutState+0x14>)
1a001a18:	681b      	ldr	r3, [r3, #0]
1a001a1a:	6043      	str	r3, [r0, #4]
}
1a001a1c:	4770      	bx	lr
1a001a1e:	bf00      	nop
1a001a20:	100021ec 	.word	0x100021ec
1a001a24:	10002230 	.word	0x10002230

1a001a28 <xTaskCheckForTimeOut>:
{
1a001a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
1a001a2a:	b1c8      	cbz	r0, 1a001a60 <xTaskCheckForTimeOut+0x38>
1a001a2c:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
1a001a2e:	b301      	cbz	r1, 1a001a72 <xTaskCheckForTimeOut+0x4a>
1a001a30:	460c      	mov	r4, r1
	taskENTER_CRITICAL();
1a001a32:	f000 fe5f 	bl	1a0026f4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
1a001a36:	4b1b      	ldr	r3, [pc, #108]	; (1a001aa4 <xTaskCheckForTimeOut+0x7c>)
1a001a38:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
1a001a3a:	686b      	ldr	r3, [r5, #4]
1a001a3c:	1ac8      	subs	r0, r1, r3
			if( *pxTicksToWait == portMAX_DELAY )
1a001a3e:	6822      	ldr	r2, [r4, #0]
1a001a40:	f1b2 3fff 	cmp.w	r2, #4294967295
1a001a44:	d026      	beq.n	1a001a94 <xTaskCheckForTimeOut+0x6c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
1a001a46:	682f      	ldr	r7, [r5, #0]
1a001a48:	4e17      	ldr	r6, [pc, #92]	; (1a001aa8 <xTaskCheckForTimeOut+0x80>)
1a001a4a:	6836      	ldr	r6, [r6, #0]
1a001a4c:	42b7      	cmp	r7, r6
1a001a4e:	d001      	beq.n	1a001a54 <xTaskCheckForTimeOut+0x2c>
1a001a50:	428b      	cmp	r3, r1
1a001a52:	d924      	bls.n	1a001a9e <xTaskCheckForTimeOut+0x76>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
1a001a54:	4282      	cmp	r2, r0
1a001a56:	d815      	bhi.n	1a001a84 <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait = 0;
1a001a58:	2300      	movs	r3, #0
1a001a5a:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
1a001a5c:	2401      	movs	r4, #1
1a001a5e:	e01a      	b.n	1a001a96 <xTaskCheckForTimeOut+0x6e>
1a001a60:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001a64:	f383 8811 	msr	BASEPRI, r3
1a001a68:	f3bf 8f6f 	isb	sy
1a001a6c:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
1a001a70:	e7fe      	b.n	1a001a70 <xTaskCheckForTimeOut+0x48>
1a001a72:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001a76:	f383 8811 	msr	BASEPRI, r3
1a001a7a:	f3bf 8f6f 	isb	sy
1a001a7e:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
1a001a82:	e7fe      	b.n	1a001a82 <xTaskCheckForTimeOut+0x5a>
			*pxTicksToWait -= xElapsedTime;
1a001a84:	1a5b      	subs	r3, r3, r1
1a001a86:	4413      	add	r3, r2
1a001a88:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
1a001a8a:	4628      	mov	r0, r5
1a001a8c:	f7ff ffc0 	bl	1a001a10 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
1a001a90:	2400      	movs	r4, #0
1a001a92:	e000      	b.n	1a001a96 <xTaskCheckForTimeOut+0x6e>
				xReturn = pdFALSE;
1a001a94:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a001a96:	f000 fe4f 	bl	1a002738 <vPortExitCritical>
}
1a001a9a:	4620      	mov	r0, r4
1a001a9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			xReturn = pdTRUE;
1a001a9e:	2401      	movs	r4, #1
1a001aa0:	e7f9      	b.n	1a001a96 <xTaskCheckForTimeOut+0x6e>
1a001aa2:	bf00      	nop
1a001aa4:	10002230 	.word	0x10002230
1a001aa8:	100021ec 	.word	0x100021ec

1a001aac <vTaskMissedYield>:
	xYieldPending = pdTRUE;
1a001aac:	4b01      	ldr	r3, [pc, #4]	; (1a001ab4 <vTaskMissedYield+0x8>)
1a001aae:	2201      	movs	r2, #1
1a001ab0:	601a      	str	r2, [r3, #0]
}
1a001ab2:	4770      	bx	lr
1a001ab4:	10002234 	.word	0x10002234

1a001ab8 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
1a001ab8:	4b05      	ldr	r3, [pc, #20]	; (1a001ad0 <xTaskGetSchedulerState+0x18>)
1a001aba:	681b      	ldr	r3, [r3, #0]
1a001abc:	b133      	cbz	r3, 1a001acc <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001abe:	4b05      	ldr	r3, [pc, #20]	; (1a001ad4 <xTaskGetSchedulerState+0x1c>)
1a001ac0:	681b      	ldr	r3, [r3, #0]
1a001ac2:	b10b      	cbz	r3, 1a001ac8 <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
1a001ac4:	2000      	movs	r0, #0
	}
1a001ac6:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
1a001ac8:	2002      	movs	r0, #2
1a001aca:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
1a001acc:	2001      	movs	r0, #1
1a001ace:	4770      	bx	lr
1a001ad0:	10002204 	.word	0x10002204
1a001ad4:	100021b0 	.word	0x100021b0

1a001ad8 <xTaskPriorityInherit>:
		if( pxMutexHolder != NULL )
1a001ad8:	2800      	cmp	r0, #0
1a001ada:	d050      	beq.n	1a001b7e <xTaskPriorityInherit+0xa6>
	{
1a001adc:	b538      	push	{r3, r4, r5, lr}
1a001ade:	4604      	mov	r4, r0
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
1a001ae0:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
1a001ae2:	4929      	ldr	r1, [pc, #164]	; (1a001b88 <xTaskPriorityInherit+0xb0>)
1a001ae4:	6809      	ldr	r1, [r1, #0]
1a001ae6:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
1a001ae8:	428a      	cmp	r2, r1
1a001aea:	d240      	bcs.n	1a001b6e <xTaskPriorityInherit+0x96>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
1a001aec:	6981      	ldr	r1, [r0, #24]
1a001aee:	2900      	cmp	r1, #0
1a001af0:	db05      	blt.n	1a001afe <xTaskPriorityInherit+0x26>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001af2:	4925      	ldr	r1, [pc, #148]	; (1a001b88 <xTaskPriorityInherit+0xb0>)
1a001af4:	6809      	ldr	r1, [r1, #0]
1a001af6:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
1a001af8:	f1c1 0107 	rsb	r1, r1, #7
1a001afc:	6181      	str	r1, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
1a001afe:	6960      	ldr	r0, [r4, #20]
1a001b00:	eb02 0282 	add.w	r2, r2, r2, lsl #2
1a001b04:	0091      	lsls	r1, r2, #2
1a001b06:	4a21      	ldr	r2, [pc, #132]	; (1a001b8c <xTaskPriorityInherit+0xb4>)
1a001b08:	440a      	add	r2, r1
1a001b0a:	4290      	cmp	r0, r2
1a001b0c:	d005      	beq.n	1a001b1a <xTaskPriorityInherit+0x42>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
1a001b0e:	4a1e      	ldr	r2, [pc, #120]	; (1a001b88 <xTaskPriorityInherit+0xb0>)
1a001b10:	6812      	ldr	r2, [r2, #0]
1a001b12:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
1a001b14:	62e2      	str	r2, [r4, #44]	; 0x2c
				xReturn = pdTRUE;
1a001b16:	2001      	movs	r0, #1
	}
1a001b18:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001b1a:	1d25      	adds	r5, r4, #4
1a001b1c:	4628      	mov	r0, r5
1a001b1e:	f000 f966 	bl	1a001dee <uxListRemove>
1a001b22:	b1a0      	cbz	r0, 1a001b4e <xTaskPriorityInherit+0x76>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
1a001b24:	4b18      	ldr	r3, [pc, #96]	; (1a001b88 <xTaskPriorityInherit+0xb0>)
1a001b26:	681b      	ldr	r3, [r3, #0]
1a001b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001b2a:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
1a001b2c:	2401      	movs	r4, #1
1a001b2e:	fa04 f203 	lsl.w	r2, r4, r3
1a001b32:	4917      	ldr	r1, [pc, #92]	; (1a001b90 <xTaskPriorityInherit+0xb8>)
1a001b34:	6808      	ldr	r0, [r1, #0]
1a001b36:	4302      	orrs	r2, r0
1a001b38:	600a      	str	r2, [r1, #0]
1a001b3a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001b3e:	009a      	lsls	r2, r3, #2
1a001b40:	4629      	mov	r1, r5
1a001b42:	4812      	ldr	r0, [pc, #72]	; (1a001b8c <xTaskPriorityInherit+0xb4>)
1a001b44:	4410      	add	r0, r2
1a001b46:	f000 f92d 	bl	1a001da4 <vListInsertEnd>
				xReturn = pdTRUE;
1a001b4a:	4620      	mov	r0, r4
1a001b4c:	e7e4      	b.n	1a001b18 <xTaskPriorityInherit+0x40>
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
1a001b4e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001b50:	eb03 0183 	add.w	r1, r3, r3, lsl #2
1a001b54:	008a      	lsls	r2, r1, #2
1a001b56:	490d      	ldr	r1, [pc, #52]	; (1a001b8c <xTaskPriorityInherit+0xb4>)
1a001b58:	588a      	ldr	r2, [r1, r2]
1a001b5a:	2a00      	cmp	r2, #0
1a001b5c:	d1e2      	bne.n	1a001b24 <xTaskPriorityInherit+0x4c>
1a001b5e:	2201      	movs	r2, #1
1a001b60:	409a      	lsls	r2, r3
1a001b62:	490b      	ldr	r1, [pc, #44]	; (1a001b90 <xTaskPriorityInherit+0xb8>)
1a001b64:	680b      	ldr	r3, [r1, #0]
1a001b66:	ea23 0302 	bic.w	r3, r3, r2
1a001b6a:	600b      	str	r3, [r1, #0]
1a001b6c:	e7da      	b.n	1a001b24 <xTaskPriorityInherit+0x4c>
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
1a001b6e:	6d02      	ldr	r2, [r0, #80]	; 0x50
1a001b70:	4b05      	ldr	r3, [pc, #20]	; (1a001b88 <xTaskPriorityInherit+0xb0>)
1a001b72:	681b      	ldr	r3, [r3, #0]
1a001b74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001b76:	429a      	cmp	r2, r3
1a001b78:	d303      	bcc.n	1a001b82 <xTaskPriorityInherit+0xaa>
	BaseType_t xReturn = pdFALSE;
1a001b7a:	2000      	movs	r0, #0
1a001b7c:	e7cc      	b.n	1a001b18 <xTaskPriorityInherit+0x40>
1a001b7e:	2000      	movs	r0, #0
	}
1a001b80:	4770      	bx	lr
					xReturn = pdTRUE;
1a001b82:	2001      	movs	r0, #1
		return xReturn;
1a001b84:	e7c8      	b.n	1a001b18 <xTaskPriorityInherit+0x40>
1a001b86:	bf00      	nop
1a001b88:	1000210c 	.word	0x1000210c
1a001b8c:	10002118 	.word	0x10002118
1a001b90:	100021b8 	.word	0x100021b8

1a001b94 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
1a001b94:	2800      	cmp	r0, #0
1a001b96:	d04c      	beq.n	1a001c32 <xTaskPriorityDisinherit+0x9e>
	{
1a001b98:	b538      	push	{r3, r4, r5, lr}
1a001b9a:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
1a001b9c:	4a27      	ldr	r2, [pc, #156]	; (1a001c3c <xTaskPriorityDisinherit+0xa8>)
1a001b9e:	6812      	ldr	r2, [r2, #0]
1a001ba0:	4282      	cmp	r2, r0
1a001ba2:	d008      	beq.n	1a001bb6 <xTaskPriorityDisinherit+0x22>
1a001ba4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001ba8:	f383 8811 	msr	BASEPRI, r3
1a001bac:	f3bf 8f6f 	isb	sy
1a001bb0:	f3bf 8f4f 	dsb	sy
1a001bb4:	e7fe      	b.n	1a001bb4 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
1a001bb6:	6d42      	ldr	r2, [r0, #84]	; 0x54
1a001bb8:	b942      	cbnz	r2, 1a001bcc <xTaskPriorityDisinherit+0x38>
1a001bba:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001bbe:	f383 8811 	msr	BASEPRI, r3
1a001bc2:	f3bf 8f6f 	isb	sy
1a001bc6:	f3bf 8f4f 	dsb	sy
1a001bca:	e7fe      	b.n	1a001bca <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
1a001bcc:	3a01      	subs	r2, #1
1a001bce:	6542      	str	r2, [r0, #84]	; 0x54
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
1a001bd0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
1a001bd2:	6d21      	ldr	r1, [r4, #80]	; 0x50
1a001bd4:	4288      	cmp	r0, r1
1a001bd6:	d02e      	beq.n	1a001c36 <xTaskPriorityDisinherit+0xa2>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
1a001bd8:	b10a      	cbz	r2, 1a001bde <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
1a001bda:	2000      	movs	r0, #0
	}
1a001bdc:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001bde:	1d25      	adds	r5, r4, #4
1a001be0:	4628      	mov	r0, r5
1a001be2:	f000 f904 	bl	1a001dee <uxListRemove>
1a001be6:	b970      	cbnz	r0, 1a001c06 <xTaskPriorityDisinherit+0x72>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a001be8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001bea:	eb02 0182 	add.w	r1, r2, r2, lsl #2
1a001bee:	008b      	lsls	r3, r1, #2
1a001bf0:	4913      	ldr	r1, [pc, #76]	; (1a001c40 <xTaskPriorityDisinherit+0xac>)
1a001bf2:	58cb      	ldr	r3, [r1, r3]
1a001bf4:	b93b      	cbnz	r3, 1a001c06 <xTaskPriorityDisinherit+0x72>
1a001bf6:	2301      	movs	r3, #1
1a001bf8:	fa03 f202 	lsl.w	r2, r3, r2
1a001bfc:	4911      	ldr	r1, [pc, #68]	; (1a001c44 <xTaskPriorityDisinherit+0xb0>)
1a001bfe:	680b      	ldr	r3, [r1, #0]
1a001c00:	ea23 0302 	bic.w	r3, r3, r2
1a001c04:	600b      	str	r3, [r1, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
1a001c06:	6d23      	ldr	r3, [r4, #80]	; 0x50
1a001c08:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001c0a:	f1c3 0207 	rsb	r2, r3, #7
1a001c0e:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
1a001c10:	2401      	movs	r4, #1
1a001c12:	fa04 f203 	lsl.w	r2, r4, r3
1a001c16:	490b      	ldr	r1, [pc, #44]	; (1a001c44 <xTaskPriorityDisinherit+0xb0>)
1a001c18:	6808      	ldr	r0, [r1, #0]
1a001c1a:	4302      	orrs	r2, r0
1a001c1c:	600a      	str	r2, [r1, #0]
1a001c1e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001c22:	009a      	lsls	r2, r3, #2
1a001c24:	4629      	mov	r1, r5
1a001c26:	4806      	ldr	r0, [pc, #24]	; (1a001c40 <xTaskPriorityDisinherit+0xac>)
1a001c28:	4410      	add	r0, r2
1a001c2a:	f000 f8bb 	bl	1a001da4 <vListInsertEnd>
					xReturn = pdTRUE;
1a001c2e:	4620      	mov	r0, r4
1a001c30:	e7d4      	b.n	1a001bdc <xTaskPriorityDisinherit+0x48>
	BaseType_t xReturn = pdFALSE;
1a001c32:	2000      	movs	r0, #0
	}
1a001c34:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
1a001c36:	2000      	movs	r0, #0
1a001c38:	e7d0      	b.n	1a001bdc <xTaskPriorityDisinherit+0x48>
1a001c3a:	bf00      	nop
1a001c3c:	1000210c 	.word	0x1000210c
1a001c40:	10002118 	.word	0x10002118
1a001c44:	100021b8 	.word	0x100021b8

1a001c48 <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
1a001c48:	2800      	cmp	r0, #0
1a001c4a:	d056      	beq.n	1a001cfa <vTaskPriorityDisinheritAfterTimeout+0xb2>
	{
1a001c4c:	b538      	push	{r3, r4, r5, lr}
1a001c4e:	4604      	mov	r4, r0
			configASSERT( pxTCB->uxMutexesHeld );
1a001c50:	6d40      	ldr	r0, [r0, #84]	; 0x54
1a001c52:	b940      	cbnz	r0, 1a001c66 <vTaskPriorityDisinheritAfterTimeout+0x1e>
1a001c54:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c58:	f383 8811 	msr	BASEPRI, r3
1a001c5c:	f3bf 8f6f 	isb	sy
1a001c60:	f3bf 8f4f 	dsb	sy
1a001c64:	e7fe      	b.n	1a001c64 <vTaskPriorityDisinheritAfterTimeout+0x1c>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
1a001c66:	6d22      	ldr	r2, [r4, #80]	; 0x50
1a001c68:	428a      	cmp	r2, r1
1a001c6a:	d200      	bcs.n	1a001c6e <vTaskPriorityDisinheritAfterTimeout+0x26>
				uxPriorityToUse = uxHighestPriorityWaitingTask;
1a001c6c:	460a      	mov	r2, r1
			if( pxTCB->uxPriority != uxPriorityToUse )
1a001c6e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
1a001c70:	4291      	cmp	r1, r2
1a001c72:	d001      	beq.n	1a001c78 <vTaskPriorityDisinheritAfterTimeout+0x30>
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
1a001c74:	2801      	cmp	r0, #1
1a001c76:	d000      	beq.n	1a001c7a <vTaskPriorityDisinheritAfterTimeout+0x32>
	}
1a001c78:	bd38      	pop	{r3, r4, r5, pc}
					configASSERT( pxTCB != pxCurrentTCB );
1a001c7a:	4820      	ldr	r0, [pc, #128]	; (1a001cfc <vTaskPriorityDisinheritAfterTimeout+0xb4>)
1a001c7c:	6800      	ldr	r0, [r0, #0]
1a001c7e:	42a0      	cmp	r0, r4
1a001c80:	d032      	beq.n	1a001ce8 <vTaskPriorityDisinheritAfterTimeout+0xa0>
					pxTCB->uxPriority = uxPriorityToUse;
1a001c82:	62e2      	str	r2, [r4, #44]	; 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
1a001c84:	69a0      	ldr	r0, [r4, #24]
1a001c86:	2800      	cmp	r0, #0
1a001c88:	db02      	blt.n	1a001c90 <vTaskPriorityDisinheritAfterTimeout+0x48>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001c8a:	f1c2 0207 	rsb	r2, r2, #7
1a001c8e:	61a2      	str	r2, [r4, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
1a001c90:	6963      	ldr	r3, [r4, #20]
1a001c92:	eb01 0181 	add.w	r1, r1, r1, lsl #2
1a001c96:	0088      	lsls	r0, r1, #2
1a001c98:	4a19      	ldr	r2, [pc, #100]	; (1a001d00 <vTaskPriorityDisinheritAfterTimeout+0xb8>)
1a001c9a:	4402      	add	r2, r0
1a001c9c:	4293      	cmp	r3, r2
1a001c9e:	d1eb      	bne.n	1a001c78 <vTaskPriorityDisinheritAfterTimeout+0x30>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001ca0:	1d25      	adds	r5, r4, #4
1a001ca2:	4628      	mov	r0, r5
1a001ca4:	f000 f8a3 	bl	1a001dee <uxListRemove>
1a001ca8:	b970      	cbnz	r0, 1a001cc8 <vTaskPriorityDisinheritAfterTimeout+0x80>
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a001caa:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001cac:	eb02 0182 	add.w	r1, r2, r2, lsl #2
1a001cb0:	008b      	lsls	r3, r1, #2
1a001cb2:	4913      	ldr	r1, [pc, #76]	; (1a001d00 <vTaskPriorityDisinheritAfterTimeout+0xb8>)
1a001cb4:	58cb      	ldr	r3, [r1, r3]
1a001cb6:	b93b      	cbnz	r3, 1a001cc8 <vTaskPriorityDisinheritAfterTimeout+0x80>
1a001cb8:	2301      	movs	r3, #1
1a001cba:	fa03 f202 	lsl.w	r2, r3, r2
1a001cbe:	4911      	ldr	r1, [pc, #68]	; (1a001d04 <vTaskPriorityDisinheritAfterTimeout+0xbc>)
1a001cc0:	680b      	ldr	r3, [r1, #0]
1a001cc2:	ea23 0302 	bic.w	r3, r3, r2
1a001cc6:	600b      	str	r3, [r1, #0]
						prvAddTaskToReadyList( pxTCB );
1a001cc8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001cca:	2201      	movs	r2, #1
1a001ccc:	409a      	lsls	r2, r3
1a001cce:	490d      	ldr	r1, [pc, #52]	; (1a001d04 <vTaskPriorityDisinheritAfterTimeout+0xbc>)
1a001cd0:	6808      	ldr	r0, [r1, #0]
1a001cd2:	4302      	orrs	r2, r0
1a001cd4:	600a      	str	r2, [r1, #0]
1a001cd6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001cda:	009a      	lsls	r2, r3, #2
1a001cdc:	4629      	mov	r1, r5
1a001cde:	4808      	ldr	r0, [pc, #32]	; (1a001d00 <vTaskPriorityDisinheritAfterTimeout+0xb8>)
1a001ce0:	4410      	add	r0, r2
1a001ce2:	f000 f85f 	bl	1a001da4 <vListInsertEnd>
	}
1a001ce6:	e7c7      	b.n	1a001c78 <vTaskPriorityDisinheritAfterTimeout+0x30>
1a001ce8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001cec:	f383 8811 	msr	BASEPRI, r3
1a001cf0:	f3bf 8f6f 	isb	sy
1a001cf4:	f3bf 8f4f 	dsb	sy
					configASSERT( pxTCB != pxCurrentTCB );
1a001cf8:	e7fe      	b.n	1a001cf8 <vTaskPriorityDisinheritAfterTimeout+0xb0>
1a001cfa:	4770      	bx	lr
1a001cfc:	1000210c 	.word	0x1000210c
1a001d00:	10002118 	.word	0x10002118
1a001d04:	100021b8 	.word	0x100021b8

1a001d08 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
1a001d08:	4b05      	ldr	r3, [pc, #20]	; (1a001d20 <pvTaskIncrementMutexHeldCount+0x18>)
1a001d0a:	681b      	ldr	r3, [r3, #0]
1a001d0c:	b123      	cbz	r3, 1a001d18 <pvTaskIncrementMutexHeldCount+0x10>
			( pxCurrentTCB->uxMutexesHeld )++;
1a001d0e:	4b04      	ldr	r3, [pc, #16]	; (1a001d20 <pvTaskIncrementMutexHeldCount+0x18>)
1a001d10:	681a      	ldr	r2, [r3, #0]
1a001d12:	6d53      	ldr	r3, [r2, #84]	; 0x54
1a001d14:	3301      	adds	r3, #1
1a001d16:	6553      	str	r3, [r2, #84]	; 0x54
		return pxCurrentTCB;
1a001d18:	4b01      	ldr	r3, [pc, #4]	; (1a001d20 <pvTaskIncrementMutexHeldCount+0x18>)
1a001d1a:	6818      	ldr	r0, [r3, #0]
	}
1a001d1c:	4770      	bx	lr
1a001d1e:	bf00      	nop
1a001d20:	1000210c 	.word	0x1000210c

1a001d24 <vAssertCalled>:
#include <task.h>

#define WEAK __attribute__ ((weak))

WEAK void vAssertCalled( uint32_t ulLine, const char * const pcFile )
{
1a001d24:	b510      	push	{r4, lr}
1a001d26:	b082      	sub	sp, #8
1a001d28:	460c      	mov	r4, r1
// The following two variables are just to ensure the parameters are not
// optimised away and therefore unavailable when viewed in the debugger.
   volatile uint32_t ulLineNumber = ulLine, ulSetNonZeroInDebuggerToReturn = 0;
1a001d2a:	9001      	str	r0, [sp, #4]
1a001d2c:	2300      	movs	r3, #0
1a001d2e:	9300      	str	r3, [sp, #0]
   volatile const char * const pcFileName = pcFile;

   taskENTER_CRITICAL();
1a001d30:	f000 fce0 	bl	1a0026f4 <vPortEnterCritical>
   {
      printf( "\r\nvAssertCalled()\r\n   LLine Number = %d\r\n   File Name = %s\r\n\r\n",
1a001d34:	9901      	ldr	r1, [sp, #4]
1a001d36:	4622      	mov	r2, r4
1a001d38:	4804      	ldr	r0, [pc, #16]	; (1a001d4c <vAssertCalled+0x28>)
1a001d3a:	f003 f8cd 	bl	1a004ed8 <iprintf>
              ulLineNumber, pcFileName ); // @Eric
      while( ulSetNonZeroInDebuggerToReturn == 0 ) {
1a001d3e:	9b00      	ldr	r3, [sp, #0]
1a001d40:	2b00      	cmp	r3, #0
1a001d42:	d0fc      	beq.n	1a001d3e <vAssertCalled+0x1a>
         // If you want to set out of this function in the debugger to see
         // the assert() location then set ulSetNonZeroInDebuggerToReturn to a
         // non-zero value.
      }
   }
   taskEXIT_CRITICAL();
1a001d44:	f000 fcf8 	bl	1a002738 <vPortExitCritical>

//   printf( "Stop in a while(1)\r\n\r\n" ); // @Eric
//   while(1); // @Eric
}
1a001d48:	b002      	add	sp, #8
1a001d4a:	bd10      	pop	{r4, pc}
1a001d4c:	1a005820 	.word	0x1a005820

1a001d50 <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/

WEAK void vApplicationMallocFailedHook( void )
{
1a001d50:	b508      	push	{r3, lr}
   // parts of the demo application.  If heap_1.c, heap_2.c or heap_4.c are used,
   // then the size of the heap available to pvPortMalloc() is defined by
   // configTOTAL_HEAP_SIZE in FreeRTOSConfig.h, and the xPortGetFreeHeapSize()
   // API function can be used to query the size of free heap space that remains.
   // More information is provided in the book text.
   printf( "Application Malloc Failed Hook!\r\n" );
1a001d52:	4804      	ldr	r0, [pc, #16]	; (1a001d64 <vApplicationMallocFailedHook+0x14>)
1a001d54:	f003 f946 	bl	1a004fe4 <puts>
   vAssertCalled( __LINE__, __FILE__ );
1a001d58:	4903      	ldr	r1, [pc, #12]	; (1a001d68 <vApplicationMallocFailedHook+0x18>)
1a001d5a:	202c      	movs	r0, #44	; 0x2c
1a001d5c:	f7ff ffe2 	bl	1a001d24 <vAssertCalled>
}
1a001d60:	bd08      	pop	{r3, pc}
1a001d62:	bf00      	nop
1a001d64:	1a0057ac 	.word	0x1a0057ac
1a001d68:	1a0057d0 	.word	0x1a0057d0

1a001d6c <vApplicationStackOverflowHook>:
}
#endif /* 0 */
/*-----------------------------------------------------------*/

WEAK void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
1a001d6c:	b508      	push	{r3, lr}

   // Run time stack overflow checking is performed if
   // configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   // called if a stack overflow is detected. More information is provided in the
   // book text.
   printf( "\r\nApplication Stack Overflow!! on Task: %s\r\n", (char*)pcTaskName );
1a001d6e:	4804      	ldr	r0, [pc, #16]	; (1a001d80 <vApplicationStackOverflowHook+0x14>)
1a001d70:	f003 f8b2 	bl	1a004ed8 <iprintf>
   vAssertCalled( __LINE__, __FILE__ );
1a001d74:	4903      	ldr	r1, [pc, #12]	; (1a001d84 <vApplicationStackOverflowHook+0x18>)
1a001d76:	2050      	movs	r0, #80	; 0x50
1a001d78:	f7ff ffd4 	bl	1a001d24 <vAssertCalled>
}
1a001d7c:	bd08      	pop	{r3, pc}
1a001d7e:	bf00      	nop
1a001d80:	1a0057f0 	.word	0x1a0057f0
1a001d84:	1a0057d0 	.word	0x1a0057d0

1a001d88 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001d88:	f100 0308 	add.w	r3, r0, #8
1a001d8c:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
1a001d8e:	f04f 32ff 	mov.w	r2, #4294967295
1a001d92:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001d94:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001d96:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
1a001d98:	2300      	movs	r3, #0
1a001d9a:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
1a001d9c:	4770      	bx	lr

1a001d9e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
1a001d9e:	2300      	movs	r3, #0
1a001da0:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
1a001da2:	4770      	bx	lr

1a001da4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
1a001da4:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
1a001da6:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
1a001da8:	689a      	ldr	r2, [r3, #8]
1a001daa:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
1a001dac:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
1a001dae:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a001db0:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a001db2:	6803      	ldr	r3, [r0, #0]
1a001db4:	3301      	adds	r3, #1
1a001db6:	6003      	str	r3, [r0, #0]
}
1a001db8:	4770      	bx	lr

1a001dba <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
1a001dba:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
1a001dbc:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
1a001dbe:	f1b5 3fff 	cmp.w	r5, #4294967295
1a001dc2:	d002      	beq.n	1a001dca <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001dc4:	f100 0208 	add.w	r2, r0, #8
1a001dc8:	e002      	b.n	1a001dd0 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
1a001dca:	6902      	ldr	r2, [r0, #16]
1a001dcc:	e004      	b.n	1a001dd8 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001dce:	461a      	mov	r2, r3
1a001dd0:	6853      	ldr	r3, [r2, #4]
1a001dd2:	681c      	ldr	r4, [r3, #0]
1a001dd4:	42ac      	cmp	r4, r5
1a001dd6:	d9fa      	bls.n	1a001dce <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
1a001dd8:	6853      	ldr	r3, [r2, #4]
1a001dda:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
1a001ddc:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
1a001dde:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
1a001de0:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a001de2:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a001de4:	6803      	ldr	r3, [r0, #0]
1a001de6:	3301      	adds	r3, #1
1a001de8:	6003      	str	r3, [r0, #0]
}
1a001dea:	bc30      	pop	{r4, r5}
1a001dec:	4770      	bx	lr

1a001dee <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
1a001dee:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
1a001df0:	6841      	ldr	r1, [r0, #4]
1a001df2:	6882      	ldr	r2, [r0, #8]
1a001df4:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
1a001df6:	6841      	ldr	r1, [r0, #4]
1a001df8:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
1a001dfa:	685a      	ldr	r2, [r3, #4]
1a001dfc:	4282      	cmp	r2, r0
1a001dfe:	d006      	beq.n	1a001e0e <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
1a001e00:	2200      	movs	r2, #0
1a001e02:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
1a001e04:	681a      	ldr	r2, [r3, #0]
1a001e06:	3a01      	subs	r2, #1
1a001e08:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
1a001e0a:	6818      	ldr	r0, [r3, #0]
}
1a001e0c:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
1a001e0e:	6882      	ldr	r2, [r0, #8]
1a001e10:	605a      	str	r2, [r3, #4]
1a001e12:	e7f5      	b.n	1a001e00 <uxListRemove+0x12>

1a001e14 <prvGetDisinheritPriorityAfterTimeout>:
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
1a001e14:	6a43      	ldr	r3, [r0, #36]	; 0x24
1a001e16:	b123      	cbz	r3, 1a001e22 <prvGetDisinheritPriorityAfterTimeout+0xe>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
1a001e18:	6b03      	ldr	r3, [r0, #48]	; 0x30
1a001e1a:	6818      	ldr	r0, [r3, #0]
1a001e1c:	f1c0 0007 	rsb	r0, r0, #7
1a001e20:	4770      	bx	lr
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
1a001e22:	2000      	movs	r0, #0
		}

		return uxHighestPriorityOfWaitingTasks;
	}
1a001e24:	4770      	bx	lr

1a001e26 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
1a001e26:	b510      	push	{r4, lr}
1a001e28:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
1a001e2a:	f000 fc63 	bl	1a0026f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
1a001e2e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a001e30:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a001e32:	429a      	cmp	r2, r3
1a001e34:	d004      	beq.n	1a001e40 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
1a001e36:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
1a001e38:	f000 fc7e 	bl	1a002738 <vPortExitCritical>

	return xReturn;
}
1a001e3c:	4620      	mov	r0, r4
1a001e3e:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
1a001e40:	2401      	movs	r4, #1
1a001e42:	e7f9      	b.n	1a001e38 <prvIsQueueFull+0x12>

1a001e44 <prvIsQueueEmpty>:
{
1a001e44:	b510      	push	{r4, lr}
1a001e46:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a001e48:	f000 fc54 	bl	1a0026f4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
1a001e4c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a001e4e:	b923      	cbnz	r3, 1a001e5a <prvIsQueueEmpty+0x16>
			xReturn = pdTRUE;
1a001e50:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
1a001e52:	f000 fc71 	bl	1a002738 <vPortExitCritical>
}
1a001e56:	4620      	mov	r0, r4
1a001e58:	bd10      	pop	{r4, pc}
			xReturn = pdFALSE;
1a001e5a:	2400      	movs	r4, #0
1a001e5c:	e7f9      	b.n	1a001e52 <prvIsQueueEmpty+0xe>

1a001e5e <prvCopyDataToQueue>:
{
1a001e5e:	b570      	push	{r4, r5, r6, lr}
1a001e60:	4604      	mov	r4, r0
1a001e62:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a001e64:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
1a001e66:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a001e68:	b95a      	cbnz	r2, 1a001e82 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a001e6a:	6803      	ldr	r3, [r0, #0]
1a001e6c:	b11b      	cbz	r3, 1a001e76 <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
1a001e6e:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
1a001e70:	3501      	adds	r5, #1
1a001e72:	63a5      	str	r5, [r4, #56]	; 0x38
}
1a001e74:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
1a001e76:	6840      	ldr	r0, [r0, #4]
1a001e78:	f7ff fe8c 	bl	1a001b94 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
1a001e7c:	2300      	movs	r3, #0
1a001e7e:	6063      	str	r3, [r4, #4]
1a001e80:	e7f6      	b.n	1a001e70 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
1a001e82:	b96e      	cbnz	r6, 1a001ea0 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
1a001e84:	6880      	ldr	r0, [r0, #8]
1a001e86:	f002 fc8c 	bl	1a0047a2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
1a001e8a:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a001e8c:	68a3      	ldr	r3, [r4, #8]
1a001e8e:	4413      	add	r3, r2
1a001e90:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a001e92:	6862      	ldr	r2, [r4, #4]
1a001e94:	4293      	cmp	r3, r2
1a001e96:	d319      	bcc.n	1a001ecc <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
1a001e98:	6823      	ldr	r3, [r4, #0]
1a001e9a:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
1a001e9c:	2000      	movs	r0, #0
1a001e9e:	e7e7      	b.n	1a001e70 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001ea0:	68c0      	ldr	r0, [r0, #12]
1a001ea2:	f002 fc7e 	bl	1a0047a2 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
1a001ea6:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a001ea8:	4252      	negs	r2, r2
1a001eaa:	68e3      	ldr	r3, [r4, #12]
1a001eac:	4413      	add	r3, r2
1a001eae:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a001eb0:	6821      	ldr	r1, [r4, #0]
1a001eb2:	428b      	cmp	r3, r1
1a001eb4:	d202      	bcs.n	1a001ebc <prvCopyDataToQueue+0x5e>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
1a001eb6:	6863      	ldr	r3, [r4, #4]
1a001eb8:	441a      	add	r2, r3
1a001eba:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
1a001ebc:	2e02      	cmp	r6, #2
1a001ebe:	d001      	beq.n	1a001ec4 <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
1a001ec0:	2000      	movs	r0, #0
1a001ec2:	e7d5      	b.n	1a001e70 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a001ec4:	b125      	cbz	r5, 1a001ed0 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
1a001ec6:	3d01      	subs	r5, #1
BaseType_t xReturn = pdFALSE;
1a001ec8:	2000      	movs	r0, #0
1a001eca:	e7d1      	b.n	1a001e70 <prvCopyDataToQueue+0x12>
1a001ecc:	2000      	movs	r0, #0
1a001ece:	e7cf      	b.n	1a001e70 <prvCopyDataToQueue+0x12>
1a001ed0:	2000      	movs	r0, #0
1a001ed2:	e7cd      	b.n	1a001e70 <prvCopyDataToQueue+0x12>

1a001ed4 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
1a001ed4:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a001ed6:	b172      	cbz	r2, 1a001ef6 <prvCopyDataFromQueue+0x22>
{
1a001ed8:	b510      	push	{r4, lr}
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
1a001eda:	68c3      	ldr	r3, [r0, #12]
1a001edc:	4413      	add	r3, r2
1a001ede:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
1a001ee0:	6844      	ldr	r4, [r0, #4]
1a001ee2:	42a3      	cmp	r3, r4
1a001ee4:	d301      	bcc.n	1a001eea <prvCopyDataFromQueue+0x16>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
1a001ee6:	6803      	ldr	r3, [r0, #0]
1a001ee8:	60c3      	str	r3, [r0, #12]
1a001eea:	460c      	mov	r4, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
1a001eec:	68c1      	ldr	r1, [r0, #12]
1a001eee:	4620      	mov	r0, r4
1a001ef0:	f002 fc57 	bl	1a0047a2 <memcpy>
}
1a001ef4:	bd10      	pop	{r4, pc}
1a001ef6:	4770      	bx	lr

1a001ef8 <prvUnlockQueue>:
{
1a001ef8:	b538      	push	{r3, r4, r5, lr}
1a001efa:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
1a001efc:	f000 fbfa 	bl	1a0026f4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
1a001f00:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
1a001f04:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a001f06:	e003      	b.n	1a001f10 <prvUnlockQueue+0x18>
						vTaskMissedYield();
1a001f08:	f7ff fdd0 	bl	1a001aac <vTaskMissedYield>
			--cTxLock;
1a001f0c:	3c01      	subs	r4, #1
1a001f0e:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a001f10:	2c00      	cmp	r4, #0
1a001f12:	dd08      	ble.n	1a001f26 <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a001f14:	6a6b      	ldr	r3, [r5, #36]	; 0x24
1a001f16:	b133      	cbz	r3, 1a001f26 <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a001f18:	f105 0024 	add.w	r0, r5, #36	; 0x24
1a001f1c:	f7ff fd32 	bl	1a001984 <xTaskRemoveFromEventList>
1a001f20:	2800      	cmp	r0, #0
1a001f22:	d0f3      	beq.n	1a001f0c <prvUnlockQueue+0x14>
1a001f24:	e7f0      	b.n	1a001f08 <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
1a001f26:	23ff      	movs	r3, #255	; 0xff
1a001f28:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
1a001f2c:	f000 fc04 	bl	1a002738 <vPortExitCritical>
	taskENTER_CRITICAL();
1a001f30:	f000 fbe0 	bl	1a0026f4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
1a001f34:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
1a001f38:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a001f3a:	e003      	b.n	1a001f44 <prvUnlockQueue+0x4c>
					vTaskMissedYield();
1a001f3c:	f7ff fdb6 	bl	1a001aac <vTaskMissedYield>
				--cRxLock;
1a001f40:	3c01      	subs	r4, #1
1a001f42:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a001f44:	2c00      	cmp	r4, #0
1a001f46:	dd08      	ble.n	1a001f5a <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a001f48:	692b      	ldr	r3, [r5, #16]
1a001f4a:	b133      	cbz	r3, 1a001f5a <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a001f4c:	f105 0010 	add.w	r0, r5, #16
1a001f50:	f7ff fd18 	bl	1a001984 <xTaskRemoveFromEventList>
1a001f54:	2800      	cmp	r0, #0
1a001f56:	d0f3      	beq.n	1a001f40 <prvUnlockQueue+0x48>
1a001f58:	e7f0      	b.n	1a001f3c <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
1a001f5a:	23ff      	movs	r3, #255	; 0xff
1a001f5c:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
1a001f60:	f000 fbea 	bl	1a002738 <vPortExitCritical>
}
1a001f64:	bd38      	pop	{r3, r4, r5, pc}
1a001f66:	Address 0x1a001f66 is out of bounds.


1a001f68 <xQueueGenericReset>:
{
1a001f68:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
1a001f6a:	b1e0      	cbz	r0, 1a001fa6 <xQueueGenericReset+0x3e>
1a001f6c:	4604      	mov	r4, r0
1a001f6e:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
1a001f70:	f000 fbc0 	bl	1a0026f4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
1a001f74:	6821      	ldr	r1, [r4, #0]
1a001f76:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a001f78:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a001f7a:	fb03 1002 	mla	r0, r3, r2, r1
1a001f7e:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
1a001f80:	2000      	movs	r0, #0
1a001f82:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
1a001f84:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
1a001f86:	3a01      	subs	r2, #1
1a001f88:	fb02 1303 	mla	r3, r2, r3, r1
1a001f8c:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
1a001f8e:	23ff      	movs	r3, #255	; 0xff
1a001f90:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
1a001f94:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
1a001f98:	b9ed      	cbnz	r5, 1a001fd6 <xQueueGenericReset+0x6e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a001f9a:	6923      	ldr	r3, [r4, #16]
1a001f9c:	b963      	cbnz	r3, 1a001fb8 <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
1a001f9e:	f000 fbcb 	bl	1a002738 <vPortExitCritical>
}
1a001fa2:	2001      	movs	r0, #1
1a001fa4:	bd38      	pop	{r3, r4, r5, pc}
1a001fa6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001faa:	f383 8811 	msr	BASEPRI, r3
1a001fae:	f3bf 8f6f 	isb	sy
1a001fb2:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
1a001fb6:	e7fe      	b.n	1a001fb6 <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a001fb8:	f104 0010 	add.w	r0, r4, #16
1a001fbc:	f7ff fce2 	bl	1a001984 <xTaskRemoveFromEventList>
1a001fc0:	2800      	cmp	r0, #0
1a001fc2:	d0ec      	beq.n	1a001f9e <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
1a001fc4:	4b08      	ldr	r3, [pc, #32]	; (1a001fe8 <xQueueGenericReset+0x80>)
1a001fc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001fca:	601a      	str	r2, [r3, #0]
1a001fcc:	f3bf 8f4f 	dsb	sy
1a001fd0:	f3bf 8f6f 	isb	sy
1a001fd4:	e7e3      	b.n	1a001f9e <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
1a001fd6:	f104 0010 	add.w	r0, r4, #16
1a001fda:	f7ff fed5 	bl	1a001d88 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
1a001fde:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a001fe2:	f7ff fed1 	bl	1a001d88 <vListInitialise>
1a001fe6:	e7da      	b.n	1a001f9e <xQueueGenericReset+0x36>
1a001fe8:	e000ed04 	.word	0xe000ed04

1a001fec <prvInitialiseNewQueue>:
{
1a001fec:	b538      	push	{r3, r4, r5, lr}
1a001fee:	461d      	mov	r5, r3
1a001ff0:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
1a001ff2:	460b      	mov	r3, r1
1a001ff4:	b949      	cbnz	r1, 1a00200a <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
1a001ff6:	6024      	str	r4, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
1a001ff8:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
1a001ffa:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
1a001ffc:	2101      	movs	r1, #1
1a001ffe:	4620      	mov	r0, r4
1a002000:	f7ff ffb2 	bl	1a001f68 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
1a002004:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
}
1a002008:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
1a00200a:	6022      	str	r2, [r4, #0]
1a00200c:	e7f4      	b.n	1a001ff8 <prvInitialiseNewQueue+0xc>

1a00200e <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a00200e:	b940      	cbnz	r0, 1a002022 <xQueueGenericCreate+0x14>
1a002010:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002014:	f383 8811 	msr	BASEPRI, r3
1a002018:	f3bf 8f6f 	isb	sy
1a00201c:	f3bf 8f4f 	dsb	sy
1a002020:	e7fe      	b.n	1a002020 <xQueueGenericCreate+0x12>
	{
1a002022:	b5f0      	push	{r4, r5, r6, r7, lr}
1a002024:	b083      	sub	sp, #12
1a002026:	4605      	mov	r5, r0
		if( uxItemSize == ( UBaseType_t ) 0 )
1a002028:	b199      	cbz	r1, 1a002052 <xQueueGenericCreate+0x44>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00202a:	fb01 f000 	mul.w	r0, r1, r0
1a00202e:	4617      	mov	r7, r2
1a002030:	460c      	mov	r4, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
1a002032:	3050      	adds	r0, #80	; 0x50
1a002034:	f7fe fd58 	bl	1a000ae8 <pvPortMalloc>
		if( pxNewQueue != NULL )
1a002038:	4606      	mov	r6, r0
1a00203a:	b138      	cbz	r0, 1a00204c <xQueueGenericCreate+0x3e>
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a00203c:	9000      	str	r0, [sp, #0]
1a00203e:	463b      	mov	r3, r7
1a002040:	f100 0250 	add.w	r2, r0, #80	; 0x50
1a002044:	4621      	mov	r1, r4
1a002046:	4628      	mov	r0, r5
1a002048:	f7ff ffd0 	bl	1a001fec <prvInitialiseNewQueue>
	}
1a00204c:	4630      	mov	r0, r6
1a00204e:	b003      	add	sp, #12
1a002050:	bdf0      	pop	{r4, r5, r6, r7, pc}
			xQueueSizeInBytes = ( size_t ) 0;
1a002052:	2000      	movs	r0, #0
1a002054:	e7eb      	b.n	1a00202e <xQueueGenericCreate+0x20>
1a002056:	Address 0x1a002056 is out of bounds.


1a002058 <xQueueGenericSend>:
{
1a002058:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00205a:	b085      	sub	sp, #20
1a00205c:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
1a00205e:	b178      	cbz	r0, 1a002080 <xQueueGenericSend+0x28>
1a002060:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a002062:	b1b1      	cbz	r1, 1a002092 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a002064:	2b02      	cmp	r3, #2
1a002066:	d120      	bne.n	1a0020aa <xQueueGenericSend+0x52>
1a002068:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a00206a:	2a01      	cmp	r2, #1
1a00206c:	d01d      	beq.n	1a0020aa <xQueueGenericSend+0x52>
1a00206e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002072:	f383 8811 	msr	BASEPRI, r3
1a002076:	f3bf 8f6f 	isb	sy
1a00207a:	f3bf 8f4f 	dsb	sy
1a00207e:	e7fe      	b.n	1a00207e <xQueueGenericSend+0x26>
1a002080:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002084:	f383 8811 	msr	BASEPRI, r3
1a002088:	f3bf 8f6f 	isb	sy
1a00208c:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
1a002090:	e7fe      	b.n	1a002090 <xQueueGenericSend+0x38>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a002092:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a002094:	2a00      	cmp	r2, #0
1a002096:	d0e5      	beq.n	1a002064 <xQueueGenericSend+0xc>
1a002098:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00209c:	f383 8811 	msr	BASEPRI, r3
1a0020a0:	f3bf 8f6f 	isb	sy
1a0020a4:	f3bf 8f4f 	dsb	sy
1a0020a8:	e7fe      	b.n	1a0020a8 <xQueueGenericSend+0x50>
1a0020aa:	461e      	mov	r6, r3
1a0020ac:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a0020ae:	f7ff fd03 	bl	1a001ab8 <xTaskGetSchedulerState>
1a0020b2:	b950      	cbnz	r0, 1a0020ca <xQueueGenericSend+0x72>
1a0020b4:	9b01      	ldr	r3, [sp, #4]
1a0020b6:	b153      	cbz	r3, 1a0020ce <xQueueGenericSend+0x76>
1a0020b8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0020bc:	f383 8811 	msr	BASEPRI, r3
1a0020c0:	f3bf 8f6f 	isb	sy
1a0020c4:	f3bf 8f4f 	dsb	sy
1a0020c8:	e7fe      	b.n	1a0020c8 <xQueueGenericSend+0x70>
1a0020ca:	2500      	movs	r5, #0
1a0020cc:	e03b      	b.n	1a002146 <xQueueGenericSend+0xee>
1a0020ce:	2500      	movs	r5, #0
1a0020d0:	e039      	b.n	1a002146 <xQueueGenericSend+0xee>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a0020d2:	4632      	mov	r2, r6
1a0020d4:	4639      	mov	r1, r7
1a0020d6:	4620      	mov	r0, r4
1a0020d8:	f7ff fec1 	bl	1a001e5e <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a0020dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a0020de:	b96b      	cbnz	r3, 1a0020fc <xQueueGenericSend+0xa4>
					else if( xYieldRequired != pdFALSE )
1a0020e0:	b138      	cbz	r0, 1a0020f2 <xQueueGenericSend+0x9a>
						queueYIELD_IF_USING_PREEMPTION();
1a0020e2:	4b3c      	ldr	r3, [pc, #240]	; (1a0021d4 <xQueueGenericSend+0x17c>)
1a0020e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0020e8:	601a      	str	r2, [r3, #0]
1a0020ea:	f3bf 8f4f 	dsb	sy
1a0020ee:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
1a0020f2:	f000 fb21 	bl	1a002738 <vPortExitCritical>
				return pdPASS;
1a0020f6:	2001      	movs	r0, #1
}
1a0020f8:	b005      	add	sp, #20
1a0020fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a0020fc:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a002100:	f7ff fc40 	bl	1a001984 <xTaskRemoveFromEventList>
1a002104:	2800      	cmp	r0, #0
1a002106:	d0f4      	beq.n	1a0020f2 <xQueueGenericSend+0x9a>
							queueYIELD_IF_USING_PREEMPTION();
1a002108:	4b32      	ldr	r3, [pc, #200]	; (1a0021d4 <xQueueGenericSend+0x17c>)
1a00210a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00210e:	601a      	str	r2, [r3, #0]
1a002110:	f3bf 8f4f 	dsb	sy
1a002114:	f3bf 8f6f 	isb	sy
1a002118:	e7eb      	b.n	1a0020f2 <xQueueGenericSend+0x9a>
					taskEXIT_CRITICAL();
1a00211a:	f000 fb0d 	bl	1a002738 <vPortExitCritical>
					return errQUEUE_FULL;
1a00211e:	2000      	movs	r0, #0
1a002120:	e7ea      	b.n	1a0020f8 <xQueueGenericSend+0xa0>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a002122:	a802      	add	r0, sp, #8
1a002124:	f7ff fc74 	bl	1a001a10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a002128:	2501      	movs	r5, #1
1a00212a:	e019      	b.n	1a002160 <xQueueGenericSend+0x108>
		prvLockQueue( pxQueue );
1a00212c:	2300      	movs	r3, #0
1a00212e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a002132:	e021      	b.n	1a002178 <xQueueGenericSend+0x120>
1a002134:	2300      	movs	r3, #0
1a002136:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a00213a:	e023      	b.n	1a002184 <xQueueGenericSend+0x12c>
				prvUnlockQueue( pxQueue );
1a00213c:	4620      	mov	r0, r4
1a00213e:	f7ff fedb 	bl	1a001ef8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a002142:	f7ff fa8f 	bl	1a001664 <xTaskResumeAll>
		taskENTER_CRITICAL();
1a002146:	f000 fad5 	bl	1a0026f4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a00214a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a00214c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a00214e:	429a      	cmp	r2, r3
1a002150:	d3bf      	bcc.n	1a0020d2 <xQueueGenericSend+0x7a>
1a002152:	2e02      	cmp	r6, #2
1a002154:	d0bd      	beq.n	1a0020d2 <xQueueGenericSend+0x7a>
				if( xTicksToWait == ( TickType_t ) 0 )
1a002156:	9b01      	ldr	r3, [sp, #4]
1a002158:	2b00      	cmp	r3, #0
1a00215a:	d0de      	beq.n	1a00211a <xQueueGenericSend+0xc2>
				else if( xEntryTimeSet == pdFALSE )
1a00215c:	2d00      	cmp	r5, #0
1a00215e:	d0e0      	beq.n	1a002122 <xQueueGenericSend+0xca>
		taskEXIT_CRITICAL();
1a002160:	f000 faea 	bl	1a002738 <vPortExitCritical>
		vTaskSuspendAll();
1a002164:	f7ff f9e4 	bl	1a001530 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a002168:	f000 fac4 	bl	1a0026f4 <vPortEnterCritical>
1a00216c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a002170:	b25b      	sxtb	r3, r3
1a002172:	f1b3 3fff 	cmp.w	r3, #4294967295
1a002176:	d0d9      	beq.n	1a00212c <xQueueGenericSend+0xd4>
1a002178:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a00217c:	b25b      	sxtb	r3, r3
1a00217e:	f1b3 3fff 	cmp.w	r3, #4294967295
1a002182:	d0d7      	beq.n	1a002134 <xQueueGenericSend+0xdc>
1a002184:	f000 fad8 	bl	1a002738 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a002188:	a901      	add	r1, sp, #4
1a00218a:	a802      	add	r0, sp, #8
1a00218c:	f7ff fc4c 	bl	1a001a28 <xTaskCheckForTimeOut>
1a002190:	b9c8      	cbnz	r0, 1a0021c6 <xQueueGenericSend+0x16e>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
1a002192:	4620      	mov	r0, r4
1a002194:	f7ff fe47 	bl	1a001e26 <prvIsQueueFull>
1a002198:	2800      	cmp	r0, #0
1a00219a:	d0cf      	beq.n	1a00213c <xQueueGenericSend+0xe4>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
1a00219c:	9901      	ldr	r1, [sp, #4]
1a00219e:	f104 0010 	add.w	r0, r4, #16
1a0021a2:	f7ff fbbb 	bl	1a00191c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a0021a6:	4620      	mov	r0, r4
1a0021a8:	f7ff fea6 	bl	1a001ef8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a0021ac:	f7ff fa5a 	bl	1a001664 <xTaskResumeAll>
1a0021b0:	2800      	cmp	r0, #0
1a0021b2:	d1c8      	bne.n	1a002146 <xQueueGenericSend+0xee>
					portYIELD_WITHIN_API();
1a0021b4:	4b07      	ldr	r3, [pc, #28]	; (1a0021d4 <xQueueGenericSend+0x17c>)
1a0021b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0021ba:	601a      	str	r2, [r3, #0]
1a0021bc:	f3bf 8f4f 	dsb	sy
1a0021c0:	f3bf 8f6f 	isb	sy
1a0021c4:	e7bf      	b.n	1a002146 <xQueueGenericSend+0xee>
			prvUnlockQueue( pxQueue );
1a0021c6:	4620      	mov	r0, r4
1a0021c8:	f7ff fe96 	bl	1a001ef8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a0021cc:	f7ff fa4a 	bl	1a001664 <xTaskResumeAll>
			return errQUEUE_FULL;
1a0021d0:	2000      	movs	r0, #0
1a0021d2:	e791      	b.n	1a0020f8 <xQueueGenericSend+0xa0>
1a0021d4:	e000ed04 	.word	0xe000ed04

1a0021d8 <xQueueGenericSendFromISR>:
{
1a0021d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
1a0021dc:	b178      	cbz	r0, 1a0021fe <xQueueGenericSendFromISR+0x26>
1a0021de:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a0021e0:	b1b1      	cbz	r1, 1a002210 <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a0021e2:	2b02      	cmp	r3, #2
1a0021e4:	d120      	bne.n	1a002228 <xQueueGenericSendFromISR+0x50>
1a0021e6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
1a0021e8:	2801      	cmp	r0, #1
1a0021ea:	d01d      	beq.n	1a002228 <xQueueGenericSendFromISR+0x50>
1a0021ec:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0021f0:	f383 8811 	msr	BASEPRI, r3
1a0021f4:	f3bf 8f6f 	isb	sy
1a0021f8:	f3bf 8f4f 	dsb	sy
1a0021fc:	e7fe      	b.n	1a0021fc <xQueueGenericSendFromISR+0x24>
1a0021fe:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002202:	f383 8811 	msr	BASEPRI, r3
1a002206:	f3bf 8f6f 	isb	sy
1a00220a:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
1a00220e:	e7fe      	b.n	1a00220e <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a002210:	6c00      	ldr	r0, [r0, #64]	; 0x40
1a002212:	2800      	cmp	r0, #0
1a002214:	d0e5      	beq.n	1a0021e2 <xQueueGenericSendFromISR+0xa>
1a002216:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00221a:	f383 8811 	msr	BASEPRI, r3
1a00221e:	f3bf 8f6f 	isb	sy
1a002222:	f3bf 8f4f 	dsb	sy
1a002226:	e7fe      	b.n	1a002226 <xQueueGenericSendFromISR+0x4e>
1a002228:	461f      	mov	r7, r3
1a00222a:	4690      	mov	r8, r2
1a00222c:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a00222e:	f000 fb8b 	bl	1a002948 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
1a002232:	f3ef 8611 	mrs	r6, BASEPRI
1a002236:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00223a:	f383 8811 	msr	BASEPRI, r3
1a00223e:	f3bf 8f6f 	isb	sy
1a002242:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a002246:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a002248:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a00224a:	429a      	cmp	r2, r3
1a00224c:	d306      	bcc.n	1a00225c <xQueueGenericSendFromISR+0x84>
1a00224e:	2f02      	cmp	r7, #2
1a002250:	d004      	beq.n	1a00225c <xQueueGenericSendFromISR+0x84>
			xReturn = errQUEUE_FULL;
1a002252:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a002254:	f386 8811 	msr	BASEPRI, r6
}
1a002258:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
1a00225c:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
1a002260:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a002262:	463a      	mov	r2, r7
1a002264:	4649      	mov	r1, r9
1a002266:	4620      	mov	r0, r4
1a002268:	f7ff fdf9 	bl	1a001e5e <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
1a00226c:	f1b5 3fff 	cmp.w	r5, #4294967295
1a002270:	d005      	beq.n	1a00227e <xQueueGenericSendFromISR+0xa6>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
1a002272:	1c6b      	adds	r3, r5, #1
1a002274:	b25b      	sxtb	r3, r3
1a002276:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
1a00227a:	2001      	movs	r0, #1
1a00227c:	e7ea      	b.n	1a002254 <xQueueGenericSendFromISR+0x7c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a00227e:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a002280:	b90b      	cbnz	r3, 1a002286 <xQueueGenericSendFromISR+0xae>
			xReturn = pdPASS;
1a002282:	2001      	movs	r0, #1
1a002284:	e7e6      	b.n	1a002254 <xQueueGenericSendFromISR+0x7c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a002286:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a00228a:	f7ff fb7b 	bl	1a001984 <xTaskRemoveFromEventList>
1a00228e:	b130      	cbz	r0, 1a00229e <xQueueGenericSendFromISR+0xc6>
							if( pxHigherPriorityTaskWoken != NULL )
1a002290:	f1b8 0f00 	cmp.w	r8, #0
1a002294:	d005      	beq.n	1a0022a2 <xQueueGenericSendFromISR+0xca>
								*pxHigherPriorityTaskWoken = pdTRUE;
1a002296:	2001      	movs	r0, #1
1a002298:	f8c8 0000 	str.w	r0, [r8]
1a00229c:	e7da      	b.n	1a002254 <xQueueGenericSendFromISR+0x7c>
			xReturn = pdPASS;
1a00229e:	2001      	movs	r0, #1
1a0022a0:	e7d8      	b.n	1a002254 <xQueueGenericSendFromISR+0x7c>
1a0022a2:	2001      	movs	r0, #1
1a0022a4:	e7d6      	b.n	1a002254 <xQueueGenericSendFromISR+0x7c>
1a0022a6:	Address 0x1a0022a6 is out of bounds.


1a0022a8 <xQueueReceive>:
{
1a0022a8:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0022aa:	b085      	sub	sp, #20
1a0022ac:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
1a0022ae:	b180      	cbz	r0, 1a0022d2 <xQueueReceive+0x2a>
1a0022b0:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a0022b2:	b1b9      	cbz	r1, 1a0022e4 <xQueueReceive+0x3c>
1a0022b4:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a0022b6:	f7ff fbff 	bl	1a001ab8 <xTaskGetSchedulerState>
1a0022ba:	b9f8      	cbnz	r0, 1a0022fc <xQueueReceive+0x54>
1a0022bc:	9b01      	ldr	r3, [sp, #4]
1a0022be:	b1fb      	cbz	r3, 1a002300 <xQueueReceive+0x58>
	__asm volatile
1a0022c0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0022c4:	f383 8811 	msr	BASEPRI, r3
1a0022c8:	f3bf 8f6f 	isb	sy
1a0022cc:	f3bf 8f4f 	dsb	sy
1a0022d0:	e7fe      	b.n	1a0022d0 <xQueueReceive+0x28>
1a0022d2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0022d6:	f383 8811 	msr	BASEPRI, r3
1a0022da:	f3bf 8f6f 	isb	sy
1a0022de:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
1a0022e2:	e7fe      	b.n	1a0022e2 <xQueueReceive+0x3a>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a0022e4:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a0022e6:	2b00      	cmp	r3, #0
1a0022e8:	d0e4      	beq.n	1a0022b4 <xQueueReceive+0xc>
1a0022ea:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0022ee:	f383 8811 	msr	BASEPRI, r3
1a0022f2:	f3bf 8f6f 	isb	sy
1a0022f6:	f3bf 8f4f 	dsb	sy
1a0022fa:	e7fe      	b.n	1a0022fa <xQueueReceive+0x52>
1a0022fc:	2600      	movs	r6, #0
1a0022fe:	e03e      	b.n	1a00237e <xQueueReceive+0xd6>
1a002300:	2600      	movs	r6, #0
1a002302:	e03c      	b.n	1a00237e <xQueueReceive+0xd6>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
1a002304:	4639      	mov	r1, r7
1a002306:	4620      	mov	r0, r4
1a002308:	f7ff fde4 	bl	1a001ed4 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
1a00230c:	3d01      	subs	r5, #1
1a00230e:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a002310:	6923      	ldr	r3, [r4, #16]
1a002312:	b923      	cbnz	r3, 1a00231e <xQueueReceive+0x76>
				taskEXIT_CRITICAL();
1a002314:	f000 fa10 	bl	1a002738 <vPortExitCritical>
				return pdPASS;
1a002318:	2001      	movs	r0, #1
}
1a00231a:	b005      	add	sp, #20
1a00231c:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a00231e:	f104 0010 	add.w	r0, r4, #16
1a002322:	f7ff fb2f 	bl	1a001984 <xTaskRemoveFromEventList>
1a002326:	2800      	cmp	r0, #0
1a002328:	d0f4      	beq.n	1a002314 <xQueueReceive+0x6c>
						queueYIELD_IF_USING_PREEMPTION();
1a00232a:	4b35      	ldr	r3, [pc, #212]	; (1a002400 <xQueueReceive+0x158>)
1a00232c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a002330:	601a      	str	r2, [r3, #0]
1a002332:	f3bf 8f4f 	dsb	sy
1a002336:	f3bf 8f6f 	isb	sy
1a00233a:	e7eb      	b.n	1a002314 <xQueueReceive+0x6c>
					taskEXIT_CRITICAL();
1a00233c:	f000 f9fc 	bl	1a002738 <vPortExitCritical>
					return errQUEUE_EMPTY;
1a002340:	2000      	movs	r0, #0
1a002342:	e7ea      	b.n	1a00231a <xQueueReceive+0x72>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a002344:	a802      	add	r0, sp, #8
1a002346:	f7ff fb63 	bl	1a001a10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a00234a:	2601      	movs	r6, #1
1a00234c:	e021      	b.n	1a002392 <xQueueReceive+0xea>
		prvLockQueue( pxQueue );
1a00234e:	2300      	movs	r3, #0
1a002350:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a002354:	e029      	b.n	1a0023aa <xQueueReceive+0x102>
1a002356:	2300      	movs	r3, #0
1a002358:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a00235c:	e02b      	b.n	1a0023b6 <xQueueReceive+0x10e>
				prvUnlockQueue( pxQueue );
1a00235e:	4620      	mov	r0, r4
1a002360:	f7ff fdca 	bl	1a001ef8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a002364:	f7ff f97e 	bl	1a001664 <xTaskResumeAll>
1a002368:	e009      	b.n	1a00237e <xQueueReceive+0xd6>
			prvUnlockQueue( pxQueue );
1a00236a:	4620      	mov	r0, r4
1a00236c:	f7ff fdc4 	bl	1a001ef8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a002370:	f7ff f978 	bl	1a001664 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a002374:	4620      	mov	r0, r4
1a002376:	f7ff fd65 	bl	1a001e44 <prvIsQueueEmpty>
1a00237a:	2800      	cmp	r0, #0
1a00237c:	d13d      	bne.n	1a0023fa <xQueueReceive+0x152>
		taskENTER_CRITICAL();
1a00237e:	f000 f9b9 	bl	1a0026f4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a002382:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a002384:	2d00      	cmp	r5, #0
1a002386:	d1bd      	bne.n	1a002304 <xQueueReceive+0x5c>
				if( xTicksToWait == ( TickType_t ) 0 )
1a002388:	9b01      	ldr	r3, [sp, #4]
1a00238a:	2b00      	cmp	r3, #0
1a00238c:	d0d6      	beq.n	1a00233c <xQueueReceive+0x94>
				else if( xEntryTimeSet == pdFALSE )
1a00238e:	2e00      	cmp	r6, #0
1a002390:	d0d8      	beq.n	1a002344 <xQueueReceive+0x9c>
		taskEXIT_CRITICAL();
1a002392:	f000 f9d1 	bl	1a002738 <vPortExitCritical>
		vTaskSuspendAll();
1a002396:	f7ff f8cb 	bl	1a001530 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a00239a:	f000 f9ab 	bl	1a0026f4 <vPortEnterCritical>
1a00239e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a0023a2:	b25b      	sxtb	r3, r3
1a0023a4:	f1b3 3fff 	cmp.w	r3, #4294967295
1a0023a8:	d0d1      	beq.n	1a00234e <xQueueReceive+0xa6>
1a0023aa:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a0023ae:	b25b      	sxtb	r3, r3
1a0023b0:	f1b3 3fff 	cmp.w	r3, #4294967295
1a0023b4:	d0cf      	beq.n	1a002356 <xQueueReceive+0xae>
1a0023b6:	f000 f9bf 	bl	1a002738 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a0023ba:	a901      	add	r1, sp, #4
1a0023bc:	a802      	add	r0, sp, #8
1a0023be:	f7ff fb33 	bl	1a001a28 <xTaskCheckForTimeOut>
1a0023c2:	2800      	cmp	r0, #0
1a0023c4:	d1d1      	bne.n	1a00236a <xQueueReceive+0xc2>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a0023c6:	4620      	mov	r0, r4
1a0023c8:	f7ff fd3c 	bl	1a001e44 <prvIsQueueEmpty>
1a0023cc:	2800      	cmp	r0, #0
1a0023ce:	d0c6      	beq.n	1a00235e <xQueueReceive+0xb6>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a0023d0:	9901      	ldr	r1, [sp, #4]
1a0023d2:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a0023d6:	f7ff faa1 	bl	1a00191c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a0023da:	4620      	mov	r0, r4
1a0023dc:	f7ff fd8c 	bl	1a001ef8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a0023e0:	f7ff f940 	bl	1a001664 <xTaskResumeAll>
1a0023e4:	2800      	cmp	r0, #0
1a0023e6:	d1ca      	bne.n	1a00237e <xQueueReceive+0xd6>
					portYIELD_WITHIN_API();
1a0023e8:	4b05      	ldr	r3, [pc, #20]	; (1a002400 <xQueueReceive+0x158>)
1a0023ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0023ee:	601a      	str	r2, [r3, #0]
1a0023f0:	f3bf 8f4f 	dsb	sy
1a0023f4:	f3bf 8f6f 	isb	sy
1a0023f8:	e7c1      	b.n	1a00237e <xQueueReceive+0xd6>
				return errQUEUE_EMPTY;
1a0023fa:	2000      	movs	r0, #0
1a0023fc:	e78d      	b.n	1a00231a <xQueueReceive+0x72>
1a0023fe:	bf00      	nop
1a002400:	e000ed04 	.word	0xe000ed04

1a002404 <xQueueSemaphoreTake>:
{
1a002404:	b570      	push	{r4, r5, r6, lr}
1a002406:	b084      	sub	sp, #16
1a002408:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
1a00240a:	b158      	cbz	r0, 1a002424 <xQueueSemaphoreTake+0x20>
1a00240c:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
1a00240e:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a002410:	b18b      	cbz	r3, 1a002436 <xQueueSemaphoreTake+0x32>
1a002412:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002416:	f383 8811 	msr	BASEPRI, r3
1a00241a:	f3bf 8f6f 	isb	sy
1a00241e:	f3bf 8f4f 	dsb	sy
1a002422:	e7fe      	b.n	1a002422 <xQueueSemaphoreTake+0x1e>
1a002424:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002428:	f383 8811 	msr	BASEPRI, r3
1a00242c:	f3bf 8f6f 	isb	sy
1a002430:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
1a002434:	e7fe      	b.n	1a002434 <xQueueSemaphoreTake+0x30>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a002436:	f7ff fb3f 	bl	1a001ab8 <xTaskGetSchedulerState>
1a00243a:	b950      	cbnz	r0, 1a002452 <xQueueSemaphoreTake+0x4e>
1a00243c:	9b01      	ldr	r3, [sp, #4]
1a00243e:	b15b      	cbz	r3, 1a002458 <xQueueSemaphoreTake+0x54>
1a002440:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002444:	f383 8811 	msr	BASEPRI, r3
1a002448:	f3bf 8f6f 	isb	sy
1a00244c:	f3bf 8f4f 	dsb	sy
1a002450:	e7fe      	b.n	1a002450 <xQueueSemaphoreTake+0x4c>
1a002452:	2500      	movs	r5, #0
1a002454:	462e      	mov	r6, r5
1a002456:	e054      	b.n	1a002502 <xQueueSemaphoreTake+0xfe>
1a002458:	2500      	movs	r5, #0
1a00245a:	462e      	mov	r6, r5
1a00245c:	e051      	b.n	1a002502 <xQueueSemaphoreTake+0xfe>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
1a00245e:	3b01      	subs	r3, #1
1a002460:	63a3      	str	r3, [r4, #56]	; 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a002462:	6823      	ldr	r3, [r4, #0]
1a002464:	b13b      	cbz	r3, 1a002476 <xQueueSemaphoreTake+0x72>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a002466:	6923      	ldr	r3, [r4, #16]
1a002468:	b94b      	cbnz	r3, 1a00247e <xQueueSemaphoreTake+0x7a>
				taskEXIT_CRITICAL();
1a00246a:	f000 f965 	bl	1a002738 <vPortExitCritical>
				return pdPASS;
1a00246e:	2501      	movs	r5, #1
}
1a002470:	4628      	mov	r0, r5
1a002472:	b004      	add	sp, #16
1a002474:	bd70      	pop	{r4, r5, r6, pc}
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
1a002476:	f7ff fc47 	bl	1a001d08 <pvTaskIncrementMutexHeldCount>
1a00247a:	6060      	str	r0, [r4, #4]
1a00247c:	e7f3      	b.n	1a002466 <xQueueSemaphoreTake+0x62>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a00247e:	f104 0010 	add.w	r0, r4, #16
1a002482:	f7ff fa7f 	bl	1a001984 <xTaskRemoveFromEventList>
1a002486:	2800      	cmp	r0, #0
1a002488:	d0ef      	beq.n	1a00246a <xQueueSemaphoreTake+0x66>
						queueYIELD_IF_USING_PREEMPTION();
1a00248a:	4b46      	ldr	r3, [pc, #280]	; (1a0025a4 <xQueueSemaphoreTake+0x1a0>)
1a00248c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a002490:	601a      	str	r2, [r3, #0]
1a002492:	f3bf 8f4f 	dsb	sy
1a002496:	f3bf 8f6f 	isb	sy
1a00249a:	e7e6      	b.n	1a00246a <xQueueSemaphoreTake+0x66>
						configASSERT( xInheritanceOccurred == pdFALSE );
1a00249c:	b145      	cbz	r5, 1a0024b0 <xQueueSemaphoreTake+0xac>
1a00249e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0024a2:	f383 8811 	msr	BASEPRI, r3
1a0024a6:	f3bf 8f6f 	isb	sy
1a0024aa:	f3bf 8f4f 	dsb	sy
1a0024ae:	e7fe      	b.n	1a0024ae <xQueueSemaphoreTake+0xaa>
					taskEXIT_CRITICAL();
1a0024b0:	f000 f942 	bl	1a002738 <vPortExitCritical>
					return errQUEUE_EMPTY;
1a0024b4:	e7dc      	b.n	1a002470 <xQueueSemaphoreTake+0x6c>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a0024b6:	a802      	add	r0, sp, #8
1a0024b8:	f7ff faaa 	bl	1a001a10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a0024bc:	2601      	movs	r6, #1
1a0024be:	e02a      	b.n	1a002516 <xQueueSemaphoreTake+0x112>
		prvLockQueue( pxQueue );
1a0024c0:	2300      	movs	r3, #0
1a0024c2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a0024c6:	e032      	b.n	1a00252e <xQueueSemaphoreTake+0x12a>
1a0024c8:	2300      	movs	r3, #0
1a0024ca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a0024ce:	e034      	b.n	1a00253a <xQueueSemaphoreTake+0x136>
						taskENTER_CRITICAL();
1a0024d0:	f000 f910 	bl	1a0026f4 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
1a0024d4:	6860      	ldr	r0, [r4, #4]
1a0024d6:	f7ff faff 	bl	1a001ad8 <xTaskPriorityInherit>
1a0024da:	4605      	mov	r5, r0
						taskEXIT_CRITICAL();
1a0024dc:	f000 f92c 	bl	1a002738 <vPortExitCritical>
1a0024e0:	e03b      	b.n	1a00255a <xQueueSemaphoreTake+0x156>
				prvUnlockQueue( pxQueue );
1a0024e2:	4620      	mov	r0, r4
1a0024e4:	f7ff fd08 	bl	1a001ef8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a0024e8:	f7ff f8bc 	bl	1a001664 <xTaskResumeAll>
1a0024ec:	e009      	b.n	1a002502 <xQueueSemaphoreTake+0xfe>
			prvUnlockQueue( pxQueue );
1a0024ee:	4620      	mov	r0, r4
1a0024f0:	f7ff fd02 	bl	1a001ef8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a0024f4:	f7ff f8b6 	bl	1a001664 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a0024f8:	4620      	mov	r0, r4
1a0024fa:	f7ff fca3 	bl	1a001e44 <prvIsQueueEmpty>
1a0024fe:	2800      	cmp	r0, #0
1a002500:	d140      	bne.n	1a002584 <xQueueSemaphoreTake+0x180>
		taskENTER_CRITICAL();
1a002502:	f000 f8f7 	bl	1a0026f4 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
1a002506:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
1a002508:	2b00      	cmp	r3, #0
1a00250a:	d1a8      	bne.n	1a00245e <xQueueSemaphoreTake+0x5a>
				if( xTicksToWait == ( TickType_t ) 0 )
1a00250c:	9b01      	ldr	r3, [sp, #4]
1a00250e:	2b00      	cmp	r3, #0
1a002510:	d0c4      	beq.n	1a00249c <xQueueSemaphoreTake+0x98>
				else if( xEntryTimeSet == pdFALSE )
1a002512:	2e00      	cmp	r6, #0
1a002514:	d0cf      	beq.n	1a0024b6 <xQueueSemaphoreTake+0xb2>
		taskEXIT_CRITICAL();
1a002516:	f000 f90f 	bl	1a002738 <vPortExitCritical>
		vTaskSuspendAll();
1a00251a:	f7ff f809 	bl	1a001530 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a00251e:	f000 f8e9 	bl	1a0026f4 <vPortEnterCritical>
1a002522:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a002526:	b25b      	sxtb	r3, r3
1a002528:	f1b3 3fff 	cmp.w	r3, #4294967295
1a00252c:	d0c8      	beq.n	1a0024c0 <xQueueSemaphoreTake+0xbc>
1a00252e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a002532:	b25b      	sxtb	r3, r3
1a002534:	f1b3 3fff 	cmp.w	r3, #4294967295
1a002538:	d0c6      	beq.n	1a0024c8 <xQueueSemaphoreTake+0xc4>
1a00253a:	f000 f8fd 	bl	1a002738 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a00253e:	a901      	add	r1, sp, #4
1a002540:	a802      	add	r0, sp, #8
1a002542:	f7ff fa71 	bl	1a001a28 <xTaskCheckForTimeOut>
1a002546:	2800      	cmp	r0, #0
1a002548:	d1d1      	bne.n	1a0024ee <xQueueSemaphoreTake+0xea>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a00254a:	4620      	mov	r0, r4
1a00254c:	f7ff fc7a 	bl	1a001e44 <prvIsQueueEmpty>
1a002550:	2800      	cmp	r0, #0
1a002552:	d0c6      	beq.n	1a0024e2 <xQueueSemaphoreTake+0xde>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a002554:	6823      	ldr	r3, [r4, #0]
1a002556:	2b00      	cmp	r3, #0
1a002558:	d0ba      	beq.n	1a0024d0 <xQueueSemaphoreTake+0xcc>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a00255a:	9901      	ldr	r1, [sp, #4]
1a00255c:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a002560:	f7ff f9dc 	bl	1a00191c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a002564:	4620      	mov	r0, r4
1a002566:	f7ff fcc7 	bl	1a001ef8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a00256a:	f7ff f87b 	bl	1a001664 <xTaskResumeAll>
1a00256e:	2800      	cmp	r0, #0
1a002570:	d1c7      	bne.n	1a002502 <xQueueSemaphoreTake+0xfe>
					portYIELD_WITHIN_API();
1a002572:	4b0c      	ldr	r3, [pc, #48]	; (1a0025a4 <xQueueSemaphoreTake+0x1a0>)
1a002574:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a002578:	601a      	str	r2, [r3, #0]
1a00257a:	f3bf 8f4f 	dsb	sy
1a00257e:	f3bf 8f6f 	isb	sy
1a002582:	e7be      	b.n	1a002502 <xQueueSemaphoreTake+0xfe>
					if( xInheritanceOccurred != pdFALSE )
1a002584:	b90d      	cbnz	r5, 1a00258a <xQueueSemaphoreTake+0x186>
				return errQUEUE_EMPTY;
1a002586:	2500      	movs	r5, #0
1a002588:	e772      	b.n	1a002470 <xQueueSemaphoreTake+0x6c>
						taskENTER_CRITICAL();
1a00258a:	f000 f8b3 	bl	1a0026f4 <vPortEnterCritical>
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
1a00258e:	4620      	mov	r0, r4
1a002590:	f7ff fc40 	bl	1a001e14 <prvGetDisinheritPriorityAfterTimeout>
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
1a002594:	4601      	mov	r1, r0
1a002596:	6860      	ldr	r0, [r4, #4]
1a002598:	f7ff fb56 	bl	1a001c48 <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
1a00259c:	f000 f8cc 	bl	1a002738 <vPortExitCritical>
1a0025a0:	e7f1      	b.n	1a002586 <xQueueSemaphoreTake+0x182>
1a0025a2:	bf00      	nop
1a0025a4:	e000ed04 	.word	0xe000ed04

1a0025a8 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a0025a8:	2300      	movs	r3, #0
1a0025aa:	2b07      	cmp	r3, #7
1a0025ac:	d80c      	bhi.n	1a0025c8 <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
1a0025ae:	4a07      	ldr	r2, [pc, #28]	; (1a0025cc <vQueueAddToRegistry+0x24>)
1a0025b0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
1a0025b4:	b10a      	cbz	r2, 1a0025ba <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a0025b6:	3301      	adds	r3, #1
1a0025b8:	e7f7      	b.n	1a0025aa <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
1a0025ba:	4a04      	ldr	r2, [pc, #16]	; (1a0025cc <vQueueAddToRegistry+0x24>)
1a0025bc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
1a0025c0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
1a0025c4:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
1a0025c6:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
1a0025c8:	4770      	bx	lr
1a0025ca:	bf00      	nop
1a0025cc:	10002280 	.word	0x10002280

1a0025d0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
1a0025d0:	b570      	push	{r4, r5, r6, lr}
1a0025d2:	4604      	mov	r4, r0
1a0025d4:	460d      	mov	r5, r1
1a0025d6:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
1a0025d8:	f000 f88c 	bl	1a0026f4 <vPortEnterCritical>
1a0025dc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a0025e0:	b25b      	sxtb	r3, r3
1a0025e2:	f1b3 3fff 	cmp.w	r3, #4294967295
1a0025e6:	d00d      	beq.n	1a002604 <vQueueWaitForMessageRestricted+0x34>
1a0025e8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a0025ec:	b25b      	sxtb	r3, r3
1a0025ee:	f1b3 3fff 	cmp.w	r3, #4294967295
1a0025f2:	d00b      	beq.n	1a00260c <vQueueWaitForMessageRestricted+0x3c>
1a0025f4:	f000 f8a0 	bl	1a002738 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
1a0025f8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a0025fa:	b15b      	cbz	r3, 1a002614 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
1a0025fc:	4620      	mov	r0, r4
1a0025fe:	f7ff fc7b 	bl	1a001ef8 <prvUnlockQueue>
	}
1a002602:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
1a002604:	2300      	movs	r3, #0
1a002606:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a00260a:	e7ed      	b.n	1a0025e8 <vQueueWaitForMessageRestricted+0x18>
1a00260c:	2300      	movs	r3, #0
1a00260e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a002612:	e7ef      	b.n	1a0025f4 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
1a002614:	4632      	mov	r2, r6
1a002616:	4629      	mov	r1, r5
1a002618:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a00261c:	f7ff f996 	bl	1a00194c <vTaskPlaceOnEventListRestricted>
1a002620:	e7ec      	b.n	1a0025fc <vQueueWaitForMessageRestricted+0x2c>
1a002622:	Address 0x1a002622 is out of bounds.


1a002624 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
1a002624:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
1a002626:	2300      	movs	r3, #0
1a002628:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
1a00262a:	4b0d      	ldr	r3, [pc, #52]	; (1a002660 <prvTaskExitError+0x3c>)
1a00262c:	681b      	ldr	r3, [r3, #0]
1a00262e:	f1b3 3fff 	cmp.w	r3, #4294967295
1a002632:	d008      	beq.n	1a002646 <prvTaskExitError+0x22>
1a002634:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002638:	f383 8811 	msr	BASEPRI, r3
1a00263c:	f3bf 8f6f 	isb	sy
1a002640:	f3bf 8f4f 	dsb	sy
1a002644:	e7fe      	b.n	1a002644 <prvTaskExitError+0x20>
1a002646:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00264a:	f383 8811 	msr	BASEPRI, r3
1a00264e:	f3bf 8f6f 	isb	sy
1a002652:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
1a002656:	9b01      	ldr	r3, [sp, #4]
1a002658:	2b00      	cmp	r3, #0
1a00265a:	d0fc      	beq.n	1a002656 <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
1a00265c:	b002      	add	sp, #8
1a00265e:	4770      	bx	lr
1a002660:	10000004 	.word	0x10000004

1a002664 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
1a002664:	4808      	ldr	r0, [pc, #32]	; (1a002688 <prvPortStartFirstTask+0x24>)
1a002666:	6800      	ldr	r0, [r0, #0]
1a002668:	6800      	ldr	r0, [r0, #0]
1a00266a:	f380 8808 	msr	MSP, r0
1a00266e:	f04f 0000 	mov.w	r0, #0
1a002672:	f380 8814 	msr	CONTROL, r0
1a002676:	b662      	cpsie	i
1a002678:	b661      	cpsie	f
1a00267a:	f3bf 8f4f 	dsb	sy
1a00267e:	f3bf 8f6f 	isb	sy
1a002682:	df00      	svc	0
1a002684:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
1a002686:	0000      	.short	0x0000
1a002688:	e000ed08 	.word	0xe000ed08

1a00268c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
1a00268c:	f8df 000c 	ldr.w	r0, [pc, #12]	; 1a00269c <vPortEnableVFP+0x10>
1a002690:	6801      	ldr	r1, [r0, #0]
1a002692:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a002696:	6001      	str	r1, [r0, #0]
1a002698:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
1a00269a:	0000      	.short	0x0000
1a00269c:	e000ed88 	.word	0xe000ed88

1a0026a0 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
1a0026a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
1a0026a4:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
1a0026a8:	f021 0101 	bic.w	r1, r1, #1
1a0026ac:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
1a0026b0:	4b05      	ldr	r3, [pc, #20]	; (1a0026c8 <pxPortInitialiseStack+0x28>)
1a0026b2:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
1a0026b6:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
1a0026ba:	f06f 0302 	mvn.w	r3, #2
1a0026be:	f840 3c24 	str.w	r3, [r0, #-36]
}
1a0026c2:	3844      	subs	r0, #68	; 0x44
1a0026c4:	4770      	bx	lr
1a0026c6:	bf00      	nop
1a0026c8:	1a002625 	.word	0x1a002625
1a0026cc:	ffffffff 	.word	0xffffffff

1a0026d0 <SVC_Handler>:
	__asm volatile (
1a0026d0:	4b07      	ldr	r3, [pc, #28]	; (1a0026f0 <pxCurrentTCBConst2>)
1a0026d2:	6819      	ldr	r1, [r3, #0]
1a0026d4:	6808      	ldr	r0, [r1, #0]
1a0026d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0026da:	f380 8809 	msr	PSP, r0
1a0026de:	f3bf 8f6f 	isb	sy
1a0026e2:	f04f 0000 	mov.w	r0, #0
1a0026e6:	f380 8811 	msr	BASEPRI, r0
1a0026ea:	4770      	bx	lr
1a0026ec:	f3af 8000 	nop.w

1a0026f0 <pxCurrentTCBConst2>:
1a0026f0:	1000210c 	.word	0x1000210c

1a0026f4 <vPortEnterCritical>:
1a0026f4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0026f8:	f383 8811 	msr	BASEPRI, r3
1a0026fc:	f3bf 8f6f 	isb	sy
1a002700:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
1a002704:	4a0a      	ldr	r2, [pc, #40]	; (1a002730 <vPortEnterCritical+0x3c>)
1a002706:	6813      	ldr	r3, [r2, #0]
1a002708:	3301      	adds	r3, #1
1a00270a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
1a00270c:	2b01      	cmp	r3, #1
1a00270e:	d000      	beq.n	1a002712 <vPortEnterCritical+0x1e>
}
1a002710:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
1a002712:	4b08      	ldr	r3, [pc, #32]	; (1a002734 <vPortEnterCritical+0x40>)
1a002714:	681b      	ldr	r3, [r3, #0]
1a002716:	f013 0fff 	tst.w	r3, #255	; 0xff
1a00271a:	d0f9      	beq.n	1a002710 <vPortEnterCritical+0x1c>
1a00271c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002720:	f383 8811 	msr	BASEPRI, r3
1a002724:	f3bf 8f6f 	isb	sy
1a002728:	f3bf 8f4f 	dsb	sy
1a00272c:	e7fe      	b.n	1a00272c <vPortEnterCritical+0x38>
1a00272e:	bf00      	nop
1a002730:	10000004 	.word	0x10000004
1a002734:	e000ed04 	.word	0xe000ed04

1a002738 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
1a002738:	4b09      	ldr	r3, [pc, #36]	; (1a002760 <vPortExitCritical+0x28>)
1a00273a:	681b      	ldr	r3, [r3, #0]
1a00273c:	b943      	cbnz	r3, 1a002750 <vPortExitCritical+0x18>
1a00273e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002742:	f383 8811 	msr	BASEPRI, r3
1a002746:	f3bf 8f6f 	isb	sy
1a00274a:	f3bf 8f4f 	dsb	sy
1a00274e:	e7fe      	b.n	1a00274e <vPortExitCritical+0x16>
	uxCriticalNesting--;
1a002750:	3b01      	subs	r3, #1
1a002752:	4a03      	ldr	r2, [pc, #12]	; (1a002760 <vPortExitCritical+0x28>)
1a002754:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
1a002756:	b90b      	cbnz	r3, 1a00275c <vPortExitCritical+0x24>
	__asm volatile
1a002758:	f383 8811 	msr	BASEPRI, r3
}
1a00275c:	4770      	bx	lr
1a00275e:	bf00      	nop
1a002760:	10000004 	.word	0x10000004
1a002764:	ffffffff 	.word	0xffffffff
1a002768:	ffffffff 	.word	0xffffffff
1a00276c:	ffffffff 	.word	0xffffffff

1a002770 <PendSV_Handler>:
	__asm volatile
1a002770:	f3ef 8009 	mrs	r0, PSP
1a002774:	f3bf 8f6f 	isb	sy
1a002778:	4b15      	ldr	r3, [pc, #84]	; (1a0027d0 <pxCurrentTCBConst>)
1a00277a:	681a      	ldr	r2, [r3, #0]
1a00277c:	f01e 0f10 	tst.w	lr, #16
1a002780:	bf08      	it	eq
1a002782:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
1a002786:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00278a:	6010      	str	r0, [r2, #0]
1a00278c:	e92d 0009 	stmdb	sp!, {r0, r3}
1a002790:	f04f 00a0 	mov.w	r0, #160	; 0xa0
1a002794:	f380 8811 	msr	BASEPRI, r0
1a002798:	f3bf 8f4f 	dsb	sy
1a00279c:	f3bf 8f6f 	isb	sy
1a0027a0:	f7ff f856 	bl	1a001850 <vTaskSwitchContext>
1a0027a4:	f04f 0000 	mov.w	r0, #0
1a0027a8:	f380 8811 	msr	BASEPRI, r0
1a0027ac:	bc09      	pop	{r0, r3}
1a0027ae:	6819      	ldr	r1, [r3, #0]
1a0027b0:	6808      	ldr	r0, [r1, #0]
1a0027b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0027b6:	f01e 0f10 	tst.w	lr, #16
1a0027ba:	bf08      	it	eq
1a0027bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
1a0027c0:	f380 8809 	msr	PSP, r0
1a0027c4:	f3bf 8f6f 	isb	sy
1a0027c8:	4770      	bx	lr
1a0027ca:	bf00      	nop
1a0027cc:	f3af 8000 	nop.w

1a0027d0 <pxCurrentTCBConst>:
1a0027d0:	1000210c 	.word	0x1000210c

1a0027d4 <SysTick_Handler>:
{
1a0027d4:	b508      	push	{r3, lr}
	__asm volatile
1a0027d6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0027da:	f383 8811 	msr	BASEPRI, r3
1a0027de:	f3bf 8f6f 	isb	sy
1a0027e2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
1a0027e6:	f7fe feb1 	bl	1a00154c <xTaskIncrementTick>
1a0027ea:	b118      	cbz	r0, 1a0027f4 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
1a0027ec:	4b03      	ldr	r3, [pc, #12]	; (1a0027fc <SysTick_Handler+0x28>)
1a0027ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0027f2:	601a      	str	r2, [r3, #0]
	__asm volatile
1a0027f4:	2300      	movs	r3, #0
1a0027f6:	f383 8811 	msr	BASEPRI, r3
}
1a0027fa:	bd08      	pop	{r3, pc}
1a0027fc:	e000ed04 	.word	0xe000ed04

1a002800 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
1a002800:	4a08      	ldr	r2, [pc, #32]	; (1a002824 <vPortSetupTimerInterrupt+0x24>)
1a002802:	2300      	movs	r3, #0
1a002804:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
1a002806:	4908      	ldr	r1, [pc, #32]	; (1a002828 <vPortSetupTimerInterrupt+0x28>)
1a002808:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
1a00280a:	4b08      	ldr	r3, [pc, #32]	; (1a00282c <vPortSetupTimerInterrupt+0x2c>)
1a00280c:	681b      	ldr	r3, [r3, #0]
1a00280e:	4908      	ldr	r1, [pc, #32]	; (1a002830 <vPortSetupTimerInterrupt+0x30>)
1a002810:	fba1 1303 	umull	r1, r3, r1, r3
1a002814:	099b      	lsrs	r3, r3, #6
1a002816:	3b01      	subs	r3, #1
1a002818:	4906      	ldr	r1, [pc, #24]	; (1a002834 <vPortSetupTimerInterrupt+0x34>)
1a00281a:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
1a00281c:	2307      	movs	r3, #7
1a00281e:	6013      	str	r3, [r2, #0]
}
1a002820:	4770      	bx	lr
1a002822:	bf00      	nop
1a002824:	e000e010 	.word	0xe000e010
1a002828:	e000e018 	.word	0xe000e018
1a00282c:	100022c0 	.word	0x100022c0
1a002830:	10624dd3 	.word	0x10624dd3
1a002834:	e000e014 	.word	0xe000e014

1a002838 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a002838:	4b3a      	ldr	r3, [pc, #232]	; (1a002924 <xPortStartScheduler+0xec>)
1a00283a:	681a      	ldr	r2, [r3, #0]
1a00283c:	4b3a      	ldr	r3, [pc, #232]	; (1a002928 <xPortStartScheduler+0xf0>)
1a00283e:	429a      	cmp	r2, r3
1a002840:	d029      	beq.n	1a002896 <xPortStartScheduler+0x5e>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a002842:	4b38      	ldr	r3, [pc, #224]	; (1a002924 <xPortStartScheduler+0xec>)
1a002844:	681a      	ldr	r2, [r3, #0]
1a002846:	4b39      	ldr	r3, [pc, #228]	; (1a00292c <xPortStartScheduler+0xf4>)
1a002848:	429a      	cmp	r2, r3
1a00284a:	d02d      	beq.n	1a0028a8 <xPortStartScheduler+0x70>
{
1a00284c:	b510      	push	{r4, lr}
1a00284e:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
1a002850:	4b37      	ldr	r3, [pc, #220]	; (1a002930 <xPortStartScheduler+0xf8>)
1a002852:	781a      	ldrb	r2, [r3, #0]
1a002854:	b2d2      	uxtb	r2, r2
1a002856:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
1a002858:	22ff      	movs	r2, #255	; 0xff
1a00285a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
1a00285c:	781b      	ldrb	r3, [r3, #0]
1a00285e:	b2db      	uxtb	r3, r3
1a002860:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
1a002864:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a002868:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
1a00286c:	4a31      	ldr	r2, [pc, #196]	; (1a002934 <xPortStartScheduler+0xfc>)
1a00286e:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
1a002870:	4b31      	ldr	r3, [pc, #196]	; (1a002938 <xPortStartScheduler+0x100>)
1a002872:	2207      	movs	r2, #7
1a002874:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a002876:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a00287a:	f013 0f80 	tst.w	r3, #128	; 0x80
1a00287e:	d01c      	beq.n	1a0028ba <xPortStartScheduler+0x82>
			ulMaxPRIGROUPValue--;
1a002880:	4a2d      	ldr	r2, [pc, #180]	; (1a002938 <xPortStartScheduler+0x100>)
1a002882:	6813      	ldr	r3, [r2, #0]
1a002884:	3b01      	subs	r3, #1
1a002886:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
1a002888:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a00288c:	005b      	lsls	r3, r3, #1
1a00288e:	b2db      	uxtb	r3, r3
1a002890:	f88d 3003 	strb.w	r3, [sp, #3]
1a002894:	e7ef      	b.n	1a002876 <xPortStartScheduler+0x3e>
	__asm volatile
1a002896:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00289a:	f383 8811 	msr	BASEPRI, r3
1a00289e:	f3bf 8f6f 	isb	sy
1a0028a2:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a0028a6:	e7fe      	b.n	1a0028a6 <xPortStartScheduler+0x6e>
1a0028a8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0028ac:	f383 8811 	msr	BASEPRI, r3
1a0028b0:	f3bf 8f6f 	isb	sy
1a0028b4:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a0028b8:	e7fe      	b.n	1a0028b8 <xPortStartScheduler+0x80>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
1a0028ba:	4b1f      	ldr	r3, [pc, #124]	; (1a002938 <xPortStartScheduler+0x100>)
1a0028bc:	681b      	ldr	r3, [r3, #0]
1a0028be:	2b04      	cmp	r3, #4
1a0028c0:	d008      	beq.n	1a0028d4 <xPortStartScheduler+0x9c>
1a0028c2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0028c6:	f383 8811 	msr	BASEPRI, r3
1a0028ca:	f3bf 8f6f 	isb	sy
1a0028ce:	f3bf 8f4f 	dsb	sy
1a0028d2:	e7fe      	b.n	1a0028d2 <xPortStartScheduler+0x9a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
1a0028d4:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
1a0028d6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a0028da:	4a17      	ldr	r2, [pc, #92]	; (1a002938 <xPortStartScheduler+0x100>)
1a0028dc:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
1a0028de:	9b01      	ldr	r3, [sp, #4]
1a0028e0:	b2db      	uxtb	r3, r3
1a0028e2:	4a13      	ldr	r2, [pc, #76]	; (1a002930 <xPortStartScheduler+0xf8>)
1a0028e4:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
1a0028e6:	4b15      	ldr	r3, [pc, #84]	; (1a00293c <xPortStartScheduler+0x104>)
1a0028e8:	681a      	ldr	r2, [r3, #0]
1a0028ea:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
1a0028ee:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
1a0028f0:	681a      	ldr	r2, [r3, #0]
1a0028f2:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
1a0028f6:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
1a0028f8:	f7ff ff82 	bl	1a002800 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
1a0028fc:	2400      	movs	r4, #0
1a0028fe:	4b10      	ldr	r3, [pc, #64]	; (1a002940 <xPortStartScheduler+0x108>)
1a002900:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
1a002902:	f7ff fec3 	bl	1a00268c <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
1a002906:	4a0f      	ldr	r2, [pc, #60]	; (1a002944 <xPortStartScheduler+0x10c>)
1a002908:	6813      	ldr	r3, [r2, #0]
1a00290a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
1a00290e:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
1a002910:	f7ff fea8 	bl	1a002664 <prvPortStartFirstTask>
	vTaskSwitchContext();
1a002914:	f7fe ff9c 	bl	1a001850 <vTaskSwitchContext>
	prvTaskExitError();
1a002918:	f7ff fe84 	bl	1a002624 <prvTaskExitError>
}
1a00291c:	4620      	mov	r0, r4
1a00291e:	b002      	add	sp, #8
1a002920:	bd10      	pop	{r4, pc}
1a002922:	bf00      	nop
1a002924:	e000ed00 	.word	0xe000ed00
1a002928:	410fc271 	.word	0x410fc271
1a00292c:	410fc270 	.word	0x410fc270
1a002930:	e000e400 	.word	0xe000e400
1a002934:	10002238 	.word	0x10002238
1a002938:	1000223c 	.word	0x1000223c
1a00293c:	e000ed20 	.word	0xe000ed20
1a002940:	10000004 	.word	0x10000004
1a002944:	e000ef34 	.word	0xe000ef34

1a002948 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
1a002948:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
1a00294c:	2b0f      	cmp	r3, #15
1a00294e:	d90f      	bls.n	1a002970 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
1a002950:	4a10      	ldr	r2, [pc, #64]	; (1a002994 <vPortValidateInterruptPriority+0x4c>)
1a002952:	5c9b      	ldrb	r3, [r3, r2]
1a002954:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
1a002956:	4a10      	ldr	r2, [pc, #64]	; (1a002998 <vPortValidateInterruptPriority+0x50>)
1a002958:	7812      	ldrb	r2, [r2, #0]
1a00295a:	429a      	cmp	r2, r3
1a00295c:	d908      	bls.n	1a002970 <vPortValidateInterruptPriority+0x28>
1a00295e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002962:	f383 8811 	msr	BASEPRI, r3
1a002966:	f3bf 8f6f 	isb	sy
1a00296a:	f3bf 8f4f 	dsb	sy
1a00296e:	e7fe      	b.n	1a00296e <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
1a002970:	4b0a      	ldr	r3, [pc, #40]	; (1a00299c <vPortValidateInterruptPriority+0x54>)
1a002972:	681b      	ldr	r3, [r3, #0]
1a002974:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a002978:	4a09      	ldr	r2, [pc, #36]	; (1a0029a0 <vPortValidateInterruptPriority+0x58>)
1a00297a:	6812      	ldr	r2, [r2, #0]
1a00297c:	4293      	cmp	r3, r2
1a00297e:	d908      	bls.n	1a002992 <vPortValidateInterruptPriority+0x4a>
1a002980:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002984:	f383 8811 	msr	BASEPRI, r3
1a002988:	f3bf 8f6f 	isb	sy
1a00298c:	f3bf 8f4f 	dsb	sy
1a002990:	e7fe      	b.n	1a002990 <vPortValidateInterruptPriority+0x48>
	}
1a002992:	4770      	bx	lr
1a002994:	e000e3f0 	.word	0xe000e3f0
1a002998:	10002238 	.word	0x10002238
1a00299c:	e000ed0c 	.word	0xe000ed0c
1a0029a0:	1000223c 	.word	0x1000223c

1a0029a4 <DAC_IRQHandler>:
}
/*-----------------------------------------------------------*/

// ISR Handler
void vSoftwareInterruptHandler( void )
{
1a0029a4:	b508      	push	{r3, lr}
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a0029a6:	4b05      	ldr	r3, [pc, #20]	; (1a0029bc <DAC_IRQHandler+0x18>)
1a0029a8:	2201      	movs	r2, #1
1a0029aa:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   NVIC_ClearPendingIRQ( mainSW_INTERRUPT_ID );

   // Execute Tick Hook function if pointer is not NULL
   if( freeRtosInterruptCallback != NULL ) {
1a0029ae:	4b04      	ldr	r3, [pc, #16]	; (1a0029c0 <DAC_IRQHandler+0x1c>)
1a0029b0:	681b      	ldr	r3, [r3, #0]
1a0029b2:	b113      	cbz	r3, 1a0029ba <DAC_IRQHandler+0x16>
      (* freeRtosInterruptCallback )();
1a0029b4:	4b02      	ldr	r3, [pc, #8]	; (1a0029c0 <DAC_IRQHandler+0x1c>)
1a0029b6:	681b      	ldr	r3, [r3, #0]
1a0029b8:	4798      	blx	r3
   }
}
1a0029ba:	bd08      	pop	{r3, pc}
1a0029bc:	e000e100 	.word	0xe000e100
1a0029c0:	10002240 	.word	0x10002240

1a0029c4 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0029c4:	2300      	movs	r3, #0
1a0029c6:	2b1c      	cmp	r3, #28
1a0029c8:	d812      	bhi.n	1a0029f0 <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a0029ca:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a0029cc:	4a09      	ldr	r2, [pc, #36]	; (1a0029f4 <Board_SetupMuxing+0x30>)
1a0029ce:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a0029d2:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a0029d6:	784a      	ldrb	r2, [r1, #1]
1a0029d8:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0029da:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a0029de:	4906      	ldr	r1, [pc, #24]	; (1a0029f8 <Board_SetupMuxing+0x34>)
1a0029e0:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0029e4:	3301      	adds	r3, #1
1a0029e6:	2b1c      	cmp	r3, #28
1a0029e8:	d9f0      	bls.n	1a0029cc <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a0029ea:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0029ee:	4770      	bx	lr
1a0029f0:	4770      	bx	lr
1a0029f2:	bf00      	nop
1a0029f4:	1a005864 	.word	0x1a005864
1a0029f8:	40086000 	.word	0x40086000

1a0029fc <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a0029fc:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a0029fe:	4a17      	ldr	r2, [pc, #92]	; (1a002a5c <Board_SetupClocking+0x60>)
1a002a00:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a002a04:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a002a08:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a002a0c:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a002a10:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a002a14:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a002a18:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a002a1c:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a002a20:	2201      	movs	r2, #1
1a002a22:	490f      	ldr	r1, [pc, #60]	; (1a002a60 <Board_SetupClocking+0x64>)
1a002a24:	2006      	movs	r0, #6
1a002a26:	f000 fa1b 	bl	1a002e60 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a002a2a:	2400      	movs	r4, #0
1a002a2c:	b14c      	cbz	r4, 1a002a42 <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a002a2e:	4b0b      	ldr	r3, [pc, #44]	; (1a002a5c <Board_SetupClocking+0x60>)
1a002a30:	685a      	ldr	r2, [r3, #4]
1a002a32:	f022 020c 	bic.w	r2, r2, #12
1a002a36:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a002a38:	685a      	ldr	r2, [r3, #4]
1a002a3a:	f042 0203 	orr.w	r2, r2, #3
1a002a3e:	605a      	str	r2, [r3, #4]
}
1a002a40:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a002a42:	4808      	ldr	r0, [pc, #32]	; (1a002a64 <Board_SetupClocking+0x68>)
1a002a44:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a002a48:	2301      	movs	r3, #1
1a002a4a:	788a      	ldrb	r2, [r1, #2]
1a002a4c:	7849      	ldrb	r1, [r1, #1]
1a002a4e:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a002a52:	f000 fcdd 	bl	1a003410 <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a002a56:	3401      	adds	r4, #1
1a002a58:	e7e8      	b.n	1a002a2c <Board_SetupClocking+0x30>
1a002a5a:	bf00      	nop
1a002a5c:	40043000 	.word	0x40043000
1a002a60:	0c28cb00 	.word	0x0c28cb00
1a002a64:	1a005860 	.word	0x1a005860

1a002a68 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a002a68:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a002a6a:	f7ff ffab 	bl	1a0029c4 <Board_SetupMuxing>
    Board_SetupClocking();
1a002a6e:	f7ff ffc5 	bl	1a0029fc <Board_SetupClocking>
}
1a002a72:	bd08      	pop	{r3, pc}

1a002a74 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a002a74:	2200      	movs	r2, #0
1a002a76:	2a05      	cmp	r2, #5
1a002a78:	d819      	bhi.n	1a002aae <Board_LED_Init+0x3a>
{
1a002a7a:	b470      	push	{r4, r5, r6}
      const struct gpio_t *io = &GpioLeds[i];
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a002a7c:	490c      	ldr	r1, [pc, #48]	; (1a002ab0 <Board_LED_Init+0x3c>)
1a002a7e:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a002a82:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a002a86:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a002a88:	4b0a      	ldr	r3, [pc, #40]	; (1a002ab4 <Board_LED_Init+0x40>)
1a002a8a:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a002a8e:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a002a92:	2001      	movs	r0, #1
1a002a94:	40a0      	lsls	r0, r4
1a002a96:	4301      	orrs	r1, r0
1a002a98:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a002a9c:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a002aa0:	2100      	movs	r1, #0
1a002aa2:	5519      	strb	r1, [r3, r4]
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a002aa4:	3201      	adds	r2, #1
1a002aa6:	2a05      	cmp	r2, #5
1a002aa8:	d9e8      	bls.n	1a002a7c <Board_LED_Init+0x8>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
   }
}
1a002aaa:	bc70      	pop	{r4, r5, r6}
1a002aac:	4770      	bx	lr
1a002aae:	4770      	bx	lr
1a002ab0:	1a0058e4 	.word	0x1a0058e4
1a002ab4:	400f4000 	.word	0x400f4000

1a002ab8 <Board_TEC_Init>:


static void Board_TEC_Init()
{
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a002ab8:	2300      	movs	r3, #0
1a002aba:	2b03      	cmp	r3, #3
1a002abc:	d816      	bhi.n	1a002aec <Board_TEC_Init+0x34>
{
1a002abe:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioButtons[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a002ac0:	490b      	ldr	r1, [pc, #44]	; (1a002af0 <Board_TEC_Init+0x38>)
1a002ac2:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a002ac6:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a002aca:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a002acc:	4c09      	ldr	r4, [pc, #36]	; (1a002af4 <Board_TEC_Init+0x3c>)
1a002ace:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a002ad2:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a002ad6:	2001      	movs	r0, #1
1a002ad8:	40a8      	lsls	r0, r5
1a002ada:	ea21 0100 	bic.w	r1, r1, r0
1a002ade:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a002ae2:	3301      	adds	r3, #1
1a002ae4:	2b03      	cmp	r3, #3
1a002ae6:	d9eb      	bls.n	1a002ac0 <Board_TEC_Init+0x8>
   }
}
1a002ae8:	bc30      	pop	{r4, r5}
1a002aea:	4770      	bx	lr
1a002aec:	4770      	bx	lr
1a002aee:	bf00      	nop
1a002af0:	1a0058dc 	.word	0x1a0058dc
1a002af4:	400f4000 	.word	0x400f4000

1a002af8 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a002af8:	2300      	movs	r3, #0
1a002afa:	2b08      	cmp	r3, #8
1a002afc:	d816      	bhi.n	1a002b2c <Board_GPIO_Init+0x34>
{
1a002afe:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioPorts[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a002b00:	490b      	ldr	r1, [pc, #44]	; (1a002b30 <Board_GPIO_Init+0x38>)
1a002b02:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a002b06:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a002b0a:	784d      	ldrb	r5, [r1, #1]
1a002b0c:	4c09      	ldr	r4, [pc, #36]	; (1a002b34 <Board_GPIO_Init+0x3c>)
1a002b0e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a002b12:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a002b16:	2001      	movs	r0, #1
1a002b18:	40a8      	lsls	r0, r5
1a002b1a:	ea21 0100 	bic.w	r1, r1, r0
1a002b1e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a002b22:	3301      	adds	r3, #1
1a002b24:	2b08      	cmp	r3, #8
1a002b26:	d9eb      	bls.n	1a002b00 <Board_GPIO_Init+0x8>
   }
}
1a002b28:	bc30      	pop	{r4, r5}
1a002b2a:	4770      	bx	lr
1a002b2c:	4770      	bx	lr
1a002b2e:	bf00      	nop
1a002b30:	1a0058f0 	.word	0x1a0058f0
1a002b34:	400f4000 	.word	0x400f4000

1a002b38 <Board_ADC_Init>:
   Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a002b38:	b510      	push	{r4, lr}
1a002b3a:	b082      	sub	sp, #8
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a002b3c:	4c08      	ldr	r4, [pc, #32]	; (1a002b60 <Board_ADC_Init+0x28>)
1a002b3e:	4669      	mov	r1, sp
1a002b40:	4620      	mov	r0, r4
1a002b42:	f000 f94d 	bl	1a002de0 <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a002b46:	4a07      	ldr	r2, [pc, #28]	; (1a002b64 <Board_ADC_Init+0x2c>)
1a002b48:	4669      	mov	r1, sp
1a002b4a:	4620      	mov	r0, r4
1a002b4c:	f000 f968 	bl	1a002e20 <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a002b50:	2200      	movs	r2, #0
1a002b52:	4669      	mov	r1, sp
1a002b54:	4620      	mov	r0, r4
1a002b56:	f000 f97c 	bl	1a002e52 <Chip_ADC_SetResolution>
}
1a002b5a:	b002      	add	sp, #8
1a002b5c:	bd10      	pop	{r4, pc}
1a002b5e:	bf00      	nop
1a002b60:	400e3000 	.word	0x400e3000
1a002b64:	00061a80 	.word	0x00061a80

1a002b68 <Board_SPI_Init>:
{
1a002b68:	b510      	push	{r4, lr}
   Chip_SSP_Init(LPC_SSP1);
1a002b6a:	4c0b      	ldr	r4, [pc, #44]	; (1a002b98 <Board_SPI_Init+0x30>)
1a002b6c:	4620      	mov	r0, r4
1a002b6e:	f000 f8b7 	bl	1a002ce0 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a002b72:	6863      	ldr	r3, [r4, #4]
1a002b74:	f023 0304 	bic.w	r3, r3, #4
1a002b78:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a002b7a:	6823      	ldr	r3, [r4, #0]
1a002b7c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a002b80:	f043 0307 	orr.w	r3, r3, #7
1a002b84:	6023      	str	r3, [r4, #0]
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a002b86:	4905      	ldr	r1, [pc, #20]	; (1a002b9c <Board_SPI_Init+0x34>)
1a002b88:	4620      	mov	r0, r4
1a002b8a:	f000 f88a 	bl	1a002ca2 <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a002b8e:	6863      	ldr	r3, [r4, #4]
1a002b90:	f043 0302 	orr.w	r3, r3, #2
1a002b94:	6063      	str	r3, [r4, #4]
}
1a002b96:	bd10      	pop	{r4, pc}
1a002b98:	400c5000 	.word	0x400c5000
1a002b9c:	000186a0 	.word	0x000186a0

1a002ba0 <Board_I2C_Init>:
{
1a002ba0:	b508      	push	{r3, lr}
   Chip_I2C_Init(I2C0);
1a002ba2:	2000      	movs	r0, #0
1a002ba4:	f000 f8c8 	bl	1a002d38 <Chip_I2C_Init>
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a002ba8:	4b04      	ldr	r3, [pc, #16]	; (1a002bbc <Board_I2C_Init+0x1c>)
1a002baa:	f640 0208 	movw	r2, #2056	; 0x808
1a002bae:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a002bb2:	4903      	ldr	r1, [pc, #12]	; (1a002bc0 <Board_I2C_Init+0x20>)
1a002bb4:	2000      	movs	r0, #0
1a002bb6:	f000 f8d1 	bl	1a002d5c <Chip_I2C_SetClockRate>
}
1a002bba:	bd08      	pop	{r3, pc}
1a002bbc:	40086000 	.word	0x40086000
1a002bc0:	000f4240 	.word	0x000f4240

1a002bc4 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a002bc4:	b510      	push	{r4, lr}
   Chip_UART_Init(DEBUG_UART);
1a002bc6:	4c07      	ldr	r4, [pc, #28]	; (1a002be4 <Board_Debug_Init+0x20>)
1a002bc8:	4620      	mov	r0, r4
1a002bca:	f000 fcdb 	bl	1a003584 <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a002bce:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a002bd2:	4620      	mov	r0, r4
1a002bd4:	f000 fd20 	bl	1a003618 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a002bd8:	2303      	movs	r3, #3
1a002bda:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a002bdc:	2301      	movs	r3, #1
1a002bde:	65e3      	str	r3, [r4, #92]	; 0x5c
   Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
   Chip_UART_TXEnable(DEBUG_UART);
}
1a002be0:	bd10      	pop	{r4, pc}
1a002be2:	bf00      	nop
1a002be4:	400c1000 	.word	0x400c1000

1a002be8 <Board_UARTPutChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a002be8:	4b03      	ldr	r3, [pc, #12]	; (1a002bf8 <Board_UARTPutChar+0x10>)
1a002bea:	695b      	ldr	r3, [r3, #20]


void Board_UARTPutChar(char ch)
{
   while ( !(Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE));
1a002bec:	f013 0f20 	tst.w	r3, #32
1a002bf0:	d0fa      	beq.n	1a002be8 <Board_UARTPutChar>
	pUART->THR = (uint32_t) data;
1a002bf2:	4b01      	ldr	r3, [pc, #4]	; (1a002bf8 <Board_UARTPutChar+0x10>)
1a002bf4:	6018      	str	r0, [r3, #0]
   Chip_UART_SendByte(DEBUG_UART, (uint8_t) ch);
}
1a002bf6:	4770      	bx	lr
1a002bf8:	400c1000 	.word	0x400c1000

1a002bfc <Board_UARTGetChar>:
	return pUART->LSR;
1a002bfc:	4b05      	ldr	r3, [pc, #20]	; (1a002c14 <Board_UARTGetChar+0x18>)
1a002bfe:	695b      	ldr	r3, [r3, #20]


int Board_UARTGetChar(void)
{
   if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a002c00:	f013 0f01 	tst.w	r3, #1
1a002c04:	d003      	beq.n	1a002c0e <Board_UARTGetChar+0x12>
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a002c06:	4b03      	ldr	r3, [pc, #12]	; (1a002c14 <Board_UARTGetChar+0x18>)
1a002c08:	6818      	ldr	r0, [r3, #0]
      return (int) Chip_UART_ReadByte(DEBUG_UART);
1a002c0a:	b2c0      	uxtb	r0, r0
1a002c0c:	4770      	bx	lr
   }
   return EOF;
1a002c0e:	f04f 30ff 	mov.w	r0, #4294967295
}
1a002c12:	4770      	bx	lr
1a002c14:	400c1000 	.word	0x400c1000

1a002c18 <Board_Init>:
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a002c18:	b508      	push	{r3, lr}
   DEBUGINIT();
1a002c1a:	f7ff ffd3 	bl	1a002bc4 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a002c1e:	4809      	ldr	r0, [pc, #36]	; (1a002c44 <Board_Init+0x2c>)
1a002c20:	f000 f8b8 	bl	1a002d94 <Chip_GPIO_Init>

   Board_GPIO_Init();
1a002c24:	f7ff ff68 	bl	1a002af8 <Board_GPIO_Init>
   Board_ADC_Init();
1a002c28:	f7ff ff86 	bl	1a002b38 <Board_ADC_Init>
   Board_SPI_Init();
1a002c2c:	f7ff ff9c 	bl	1a002b68 <Board_SPI_Init>
   Board_I2C_Init();
1a002c30:	f7ff ffb6 	bl	1a002ba0 <Board_I2C_Init>

   Board_LED_Init();
1a002c34:	f7ff ff1e 	bl	1a002a74 <Board_LED_Init>
   Board_TEC_Init();
1a002c38:	f7ff ff3e 	bl	1a002ab8 <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a002c3c:	f000 f9bc 	bl	1a002fb8 <SystemCoreClockUpdate>
}
1a002c40:	bd08      	pop	{r3, pc}
1a002c42:	bf00      	nop
1a002c44:	400f4000 	.word	0x400f4000

1a002c48 <__stdio_putchar>:
   curADCChannel = 0xFF;
   return data;
}

void __stdio_putchar(int c)
{
1a002c48:	b508      	push	{r3, lr}
   Board_UARTPutChar(c);
1a002c4a:	b2c0      	uxtb	r0, r0
1a002c4c:	f7ff ffcc 	bl	1a002be8 <Board_UARTPutChar>
}
1a002c50:	bd08      	pop	{r3, pc}

1a002c52 <__stdio_getchar>:

int __stdio_getchar()
{
1a002c52:	b508      	push	{r3, lr}
   return Board_UARTGetChar();;
1a002c54:	f7ff ffd2 	bl	1a002bfc <Board_UARTGetChar>
}
1a002c58:	bd08      	pop	{r3, pc}

1a002c5a <__stdio_init>:

void __stdio_init()
{
1a002c5a:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a002c5c:	f7ff ffb2 	bl	1a002bc4 <Board_Debug_Init>
1a002c60:	bd08      	pop	{r3, pc}
1a002c62:	Address 0x1a002c62 is out of bounds.


1a002c64 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a002c64:	4b03      	ldr	r3, [pc, #12]	; (1a002c74 <Chip_SSP_GetClockIndex+0x10>)
1a002c66:	4298      	cmp	r0, r3
1a002c68:	d001      	beq.n	1a002c6e <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a002c6a:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a002c6c:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a002c6e:	20a5      	movs	r0, #165	; 0xa5
1a002c70:	4770      	bx	lr
1a002c72:	bf00      	nop
1a002c74:	400c5000 	.word	0x400c5000

1a002c78 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a002c78:	4b04      	ldr	r3, [pc, #16]	; (1a002c8c <Chip_SSP_GetPeriphClockIndex+0x14>)
1a002c7a:	4298      	cmp	r0, r3
1a002c7c:	d002      	beq.n	1a002c84 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a002c7e:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a002c82:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a002c84:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a002c88:	4770      	bx	lr
1a002c8a:	bf00      	nop
1a002c8c:	400c5000 	.word	0x400c5000

1a002c90 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a002c90:	6803      	ldr	r3, [r0, #0]
1a002c92:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a002c96:	0209      	lsls	r1, r1, #8
1a002c98:	b289      	uxth	r1, r1
1a002c9a:	4319      	orrs	r1, r3
1a002c9c:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a002c9e:	6102      	str	r2, [r0, #16]
}
1a002ca0:	4770      	bx	lr

1a002ca2 <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a002ca2:	b570      	push	{r4, r5, r6, lr}
1a002ca4:	4606      	mov	r6, r0
1a002ca6:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a002ca8:	f7ff ffe6 	bl	1a002c78 <Chip_SSP_GetPeriphClockIndex>
1a002cac:	f000 fc2e 	bl	1a00350c <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a002cb0:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a002cb2:	f04f 33ff 	mov.w	r3, #4294967295
	cr0_div = 0;
1a002cb6:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a002cb8:	e000      	b.n	1a002cbc <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a002cba:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a002cbc:	42ab      	cmp	r3, r5
1a002cbe:	d90b      	bls.n	1a002cd8 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a002cc0:	1c4c      	adds	r4, r1, #1
1a002cc2:	fb02 f304 	mul.w	r3, r2, r4
1a002cc6:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a002cca:	429d      	cmp	r5, r3
1a002ccc:	d2f6      	bcs.n	1a002cbc <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a002cce:	2cff      	cmp	r4, #255	; 0xff
1a002cd0:	d9f3      	bls.n	1a002cba <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a002cd2:	3202      	adds	r2, #2
				cr0_div = 0;
1a002cd4:	2100      	movs	r1, #0
1a002cd6:	e7f1      	b.n	1a002cbc <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a002cd8:	4630      	mov	r0, r6
1a002cda:	f7ff ffd9 	bl	1a002c90 <Chip_SSP_SetClockRate>
}
1a002cde:	bd70      	pop	{r4, r5, r6, pc}

1a002ce0 <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a002ce0:	b510      	push	{r4, lr}
1a002ce2:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a002ce4:	f7ff ffbe 	bl	1a002c64 <Chip_SSP_GetClockIndex>
1a002ce8:	f000 fbf6 	bl	1a0034d8 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a002cec:	4620      	mov	r0, r4
1a002cee:	f7ff ffc3 	bl	1a002c78 <Chip_SSP_GetPeriphClockIndex>
1a002cf2:	f000 fbf1 	bl	1a0034d8 <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a002cf6:	6863      	ldr	r3, [r4, #4]
1a002cf8:	f023 0304 	bic.w	r3, r3, #4
1a002cfc:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a002cfe:	6823      	ldr	r3, [r4, #0]
1a002d00:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a002d04:	f043 0307 	orr.w	r3, r3, #7
1a002d08:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a002d0a:	4902      	ldr	r1, [pc, #8]	; (1a002d14 <Chip_SSP_Init+0x34>)
1a002d0c:	4620      	mov	r0, r4
1a002d0e:	f7ff ffc8 	bl	1a002ca2 <Chip_SSP_SetBitRate>
}
1a002d12:	bd10      	pop	{r4, pc}
1a002d14:	000186a0 	.word	0x000186a0

1a002d18 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a002d18:	2901      	cmp	r1, #1
1a002d1a:	d109      	bne.n	1a002d30 <Chip_I2C_EventHandler+0x18>
		return;
	}

	stat = &iic->mXfer->status;
1a002d1c:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a002d20:	0082      	lsls	r2, r0, #2
1a002d22:	4b04      	ldr	r3, [pc, #16]	; (1a002d34 <Chip_I2C_EventHandler+0x1c>)
1a002d24:	4413      	add	r3, r2
1a002d26:	691a      	ldr	r2, [r3, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a002d28:	7d13      	ldrb	r3, [r2, #20]
1a002d2a:	b2db      	uxtb	r3, r3
1a002d2c:	2b04      	cmp	r3, #4
1a002d2e:	d0fb      	beq.n	1a002d28 <Chip_I2C_EventHandler+0x10>
}
1a002d30:	4770      	bx	lr
1a002d32:	bf00      	nop
1a002d34:	10000008 	.word	0x10000008

1a002d38 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a002d38:	b570      	push	{r4, r5, r6, lr}
1a002d3a:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a002d3c:	4e06      	ldr	r6, [pc, #24]	; (1a002d58 <Chip_I2C_Init+0x20>)
1a002d3e:	00c4      	lsls	r4, r0, #3
1a002d40:	1a22      	subs	r2, r4, r0
1a002d42:	0093      	lsls	r3, r2, #2
1a002d44:	4433      	add	r3, r6
1a002d46:	8898      	ldrh	r0, [r3, #4]
1a002d48:	f000 fbc6 	bl	1a0034d8 <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a002d4c:	1b64      	subs	r4, r4, r5
1a002d4e:	00a3      	lsls	r3, r4, #2
1a002d50:	58f3      	ldr	r3, [r6, r3]
1a002d52:	226c      	movs	r2, #108	; 0x6c
1a002d54:	619a      	str	r2, [r3, #24]
}
1a002d56:	bd70      	pop	{r4, r5, r6, pc}
1a002d58:	10000008 	.word	0x10000008

1a002d5c <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a002d5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002d60:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a002d62:	4e0b      	ldr	r6, [pc, #44]	; (1a002d90 <Chip_I2C_SetClockRate+0x34>)
1a002d64:	00c5      	lsls	r5, r0, #3
1a002d66:	1a2b      	subs	r3, r5, r0
1a002d68:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a002d6c:	eb06 0308 	add.w	r3, r6, r8
1a002d70:	8898      	ldrh	r0, [r3, #4]
1a002d72:	f000 fbcb 	bl	1a00350c <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a002d76:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a002d7a:	f856 3008 	ldr.w	r3, [r6, r8]
1a002d7e:	0842      	lsrs	r2, r0, #1
1a002d80:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a002d82:	f856 3008 	ldr.w	r3, [r6, r8]
1a002d86:	691a      	ldr	r2, [r3, #16]
1a002d88:	1a80      	subs	r0, r0, r2
1a002d8a:	6158      	str	r0, [r3, #20]
}
1a002d8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a002d90:	10000008 	.word	0x10000008

1a002d94 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a002d94:	4770      	bx	lr
1a002d96:	Address 0x1a002d96 is out of bounds.


1a002d98 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a002d98:	4b03      	ldr	r3, [pc, #12]	; (1a002da8 <Chip_ADC_GetClockIndex+0x10>)
1a002d9a:	4298      	cmp	r0, r3
1a002d9c:	d001      	beq.n	1a002da2 <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a002d9e:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a002da0:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a002da2:	2004      	movs	r0, #4
1a002da4:	4770      	bx	lr
1a002da6:	bf00      	nop
1a002da8:	400e4000 	.word	0x400e4000

1a002dac <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a002dac:	b570      	push	{r4, r5, r6, lr}
1a002dae:	460d      	mov	r5, r1
1a002db0:	4614      	mov	r4, r2
1a002db2:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a002db4:	f7ff fff0 	bl	1a002d98 <Chip_ADC_GetClockIndex>
1a002db8:	f000 fba8 	bl	1a00350c <Chip_Clock_GetRate>
	if (burstMode) {
1a002dbc:	b155      	cbz	r5, 1a002dd4 <getClkDiv+0x28>
		fullAdcRate = adcRate * clks;
1a002dbe:	fb04 f406 	mul.w	r4, r4, r6
	else {
		fullAdcRate = adcRate * getFullConvClk();
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a002dc2:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a002dc6:	0064      	lsls	r4, r4, #1
1a002dc8:	fbb0 f0f4 	udiv	r0, r0, r4
1a002dcc:	b2c0      	uxtb	r0, r0
1a002dce:	3801      	subs	r0, #1
	return div;
}
1a002dd0:	b2c0      	uxtb	r0, r0
1a002dd2:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * getFullConvClk();
1a002dd4:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a002dd8:	eb04 0443 	add.w	r4, r4, r3, lsl #1
1a002ddc:	e7f1      	b.n	1a002dc2 <getClkDiv+0x16>
1a002dde:	Address 0x1a002dde is out of bounds.


1a002de0 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a002de0:	b538      	push	{r3, r4, r5, lr}
1a002de2:	4605      	mov	r5, r0
1a002de4:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a002de6:	f7ff ffd7 	bl	1a002d98 <Chip_ADC_GetClockIndex>
1a002dea:	2301      	movs	r3, #1
1a002dec:	461a      	mov	r2, r3
1a002dee:	4619      	mov	r1, r3
1a002df0:	f000 fb54 	bl	1a00349c <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a002df4:	2100      	movs	r1, #0
1a002df6:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a002df8:	4a08      	ldr	r2, [pc, #32]	; (1a002e1c <Chip_ADC_Init+0x3c>)
1a002dfa:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a002dfc:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a002dfe:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a002e00:	230b      	movs	r3, #11
1a002e02:	4628      	mov	r0, r5
1a002e04:	f7ff ffd2 	bl	1a002dac <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a002e08:	0200      	lsls	r0, r0, #8
1a002e0a:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a002e0e:	7920      	ldrb	r0, [r4, #4]
1a002e10:	0440      	lsls	r0, r0, #17
1a002e12:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a002e16:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a002e18:	6028      	str	r0, [r5, #0]
}
1a002e1a:	bd38      	pop	{r3, r4, r5, pc}
1a002e1c:	00061a80 	.word	0x00061a80

1a002e20 <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a002e20:	b570      	push	{r4, r5, r6, lr}
1a002e22:	4605      	mov	r5, r0
1a002e24:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a002e26:	6804      	ldr	r4, [r0, #0]
1a002e28:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a002e2c:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a002e30:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a002e32:	790b      	ldrb	r3, [r1, #4]
1a002e34:	f1c3 030b 	rsb	r3, r3, #11
1a002e38:	b2db      	uxtb	r3, r3
1a002e3a:	7949      	ldrb	r1, [r1, #5]
1a002e3c:	f7ff ffb6 	bl	1a002dac <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a002e40:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a002e44:	7933      	ldrb	r3, [r6, #4]
1a002e46:	045b      	lsls	r3, r3, #17
1a002e48:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a002e4c:	4303      	orrs	r3, r0
	pADC->CR = cr;
1a002e4e:	602b      	str	r3, [r5, #0]
}
1a002e50:	bd70      	pop	{r4, r5, r6, pc}

1a002e52 <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a002e52:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a002e54:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a002e56:	680a      	ldr	r2, [r1, #0]
1a002e58:	f7ff ffe2 	bl	1a002e20 <Chip_ADC_SetSampleRate>
}
1a002e5c:	bd08      	pop	{r3, pc}
1a002e5e:	Address 0x1a002e5e is out of bounds.


1a002e60 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a002e60:	b570      	push	{r4, r5, r6, lr}
1a002e62:	b08a      	sub	sp, #40	; 0x28
1a002e64:	4605      	mov	r5, r0
1a002e66:	460e      	mov	r6, r1
1a002e68:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a002e6a:	f24c 3350 	movw	r3, #50000	; 0xc350
1a002e6e:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a002e70:	2806      	cmp	r0, #6
1a002e72:	d018      	beq.n	1a002ea6 <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a002e74:	2300      	movs	r3, #0
1a002e76:	2201      	movs	r2, #1
1a002e78:	4629      	mov	r1, r5
1a002e7a:	2004      	movs	r0, #4
1a002e7c:	f000 fac8 	bl	1a003410 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a002e80:	4a4a      	ldr	r2, [pc, #296]	; (1a002fac <Chip_SetupCoreClock+0x14c>)
1a002e82:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a002e84:	f043 0301 	orr.w	r3, r3, #1
1a002e88:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a002e8a:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a002e8e:	a901      	add	r1, sp, #4
1a002e90:	4630      	mov	r0, r6
1a002e92:	f000 fa35 	bl	1a003300 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a002e96:	4b46      	ldr	r3, [pc, #280]	; (1a002fb0 <Chip_SetupCoreClock+0x150>)
1a002e98:	429e      	cmp	r6, r3
1a002e9a:	d916      	bls.n	1a002eca <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a002e9c:	9b01      	ldr	r3, [sp, #4]
1a002e9e:	f013 0f40 	tst.w	r3, #64	; 0x40
1a002ea2:	d003      	beq.n	1a002eac <Chip_SetupCoreClock+0x4c>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a002ea4:	e7fe      	b.n	1a002ea4 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a002ea6:	f000 f98d 	bl	1a0031c4 <Chip_Clock_EnableCrystal>
1a002eaa:	e7e3      	b.n	1a002e74 <Chip_SetupCoreClock+0x14>
		} else if (ppll.ctrl & (1 << 7)){
1a002eac:	f013 0f80 	tst.w	r3, #128	; 0x80
1a002eb0:	d005      	beq.n	1a002ebe <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a002eb2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a002eb6:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a002eb8:	2500      	movs	r5, #0
			direct = 1;
1a002eba:	2601      	movs	r6, #1
1a002ebc:	e007      	b.n	1a002ece <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a002ebe:	9b04      	ldr	r3, [sp, #16]
1a002ec0:	3301      	adds	r3, #1
1a002ec2:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a002ec4:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a002ec6:	2600      	movs	r6, #0
1a002ec8:	e001      	b.n	1a002ece <Chip_SetupCoreClock+0x6e>
1a002eca:	2500      	movs	r5, #0
1a002ecc:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a002ece:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a002ed2:	9b01      	ldr	r3, [sp, #4]
1a002ed4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a002ed8:	9a05      	ldr	r2, [sp, #20]
1a002eda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a002ede:	9a03      	ldr	r2, [sp, #12]
1a002ee0:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a002ee4:	9a04      	ldr	r2, [sp, #16]
1a002ee6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002eea:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a002eee:	4a2f      	ldr	r2, [pc, #188]	; (1a002fac <Chip_SetupCoreClock+0x14c>)
1a002ef0:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a002ef2:	4b2e      	ldr	r3, [pc, #184]	; (1a002fac <Chip_SetupCoreClock+0x14c>)
1a002ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a002ef6:	f013 0f01 	tst.w	r3, #1
1a002efa:	d0fa      	beq.n	1a002ef2 <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a002efc:	2300      	movs	r3, #0
1a002efe:	2201      	movs	r2, #1
1a002f00:	2109      	movs	r1, #9
1a002f02:	2004      	movs	r0, #4
1a002f04:	f000 fa84 	bl	1a003410 <Chip_Clock_SetBaseClock>

	if (direct) {
1a002f08:	b306      	cbz	r6, 1a002f4c <Chip_SetupCoreClock+0xec>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a002f0a:	f24c 3350 	movw	r3, #50000	; 0xc350
1a002f0e:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a002f10:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a002f12:	1e5a      	subs	r2, r3, #1
1a002f14:	9209      	str	r2, [sp, #36]	; 0x24
1a002f16:	2b00      	cmp	r3, #0
1a002f18:	d1fa      	bne.n	1a002f10 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a002f1a:	9b01      	ldr	r3, [sp, #4]
1a002f1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a002f20:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a002f22:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a002f26:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a002f2a:	9a05      	ldr	r2, [sp, #20]
1a002f2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a002f30:	9a03      	ldr	r2, [sp, #12]
1a002f32:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a002f36:	9a04      	ldr	r2, [sp, #16]
1a002f38:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002f3c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a002f40:	4a1a      	ldr	r2, [pc, #104]	; (1a002fac <Chip_SetupCoreClock+0x14c>)
1a002f42:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a002f44:	2c00      	cmp	r4, #0
1a002f46:	d12e      	bne.n	1a002fa6 <Chip_SetupCoreClock+0x146>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a002f48:	b00a      	add	sp, #40	; 0x28
1a002f4a:	bd70      	pop	{r4, r5, r6, pc}
	} else if (pdivide) {
1a002f4c:	2d00      	cmp	r5, #0
1a002f4e:	d0f9      	beq.n	1a002f44 <Chip_SetupCoreClock+0xe4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a002f50:	f24c 3350 	movw	r3, #50000	; 0xc350
1a002f54:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a002f56:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a002f58:	1e5a      	subs	r2, r3, #1
1a002f5a:	9209      	str	r2, [sp, #36]	; 0x24
1a002f5c:	2b00      	cmp	r3, #0
1a002f5e:	d1fa      	bne.n	1a002f56 <Chip_SetupCoreClock+0xf6>
		ppll.psel--;
1a002f60:	9b04      	ldr	r3, [sp, #16]
1a002f62:	1e5a      	subs	r2, r3, #1
1a002f64:	9204      	str	r2, [sp, #16]
1a002f66:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a002f6a:	9b01      	ldr	r3, [sp, #4]
1a002f6c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a002f70:	9905      	ldr	r1, [sp, #20]
1a002f72:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a002f76:	9903      	ldr	r1, [sp, #12]
1a002f78:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a002f7c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002f80:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a002f84:	4a09      	ldr	r2, [pc, #36]	; (1a002fac <Chip_SetupCoreClock+0x14c>)
1a002f86:	6453      	str	r3, [r2, #68]	; 0x44
1a002f88:	e7dc      	b.n	1a002f44 <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a002f8a:	480a      	ldr	r0, [pc, #40]	; (1a002fb4 <Chip_SetupCoreClock+0x154>)
1a002f8c:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a002f90:	78cb      	ldrb	r3, [r1, #3]
1a002f92:	788a      	ldrb	r2, [r1, #2]
1a002f94:	7849      	ldrb	r1, [r1, #1]
1a002f96:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a002f9a:	f000 fa39 	bl	1a003410 <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a002f9e:	3401      	adds	r4, #1
1a002fa0:	2c11      	cmp	r4, #17
1a002fa2:	d9f2      	bls.n	1a002f8a <Chip_SetupCoreClock+0x12a>
1a002fa4:	e7d0      	b.n	1a002f48 <Chip_SetupCoreClock+0xe8>
1a002fa6:	2400      	movs	r4, #0
1a002fa8:	e7fa      	b.n	1a002fa0 <Chip_SetupCoreClock+0x140>
1a002faa:	bf00      	nop
1a002fac:	40050000 	.word	0x40050000
1a002fb0:	068e7780 	.word	0x068e7780
1a002fb4:	1a005908 	.word	0x1a005908

1a002fb8 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a002fb8:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a002fba:	2069      	movs	r0, #105	; 0x69
1a002fbc:	f000 faa6 	bl	1a00350c <Chip_Clock_GetRate>
1a002fc0:	4b01      	ldr	r3, [pc, #4]	; (1a002fc8 <SystemCoreClockUpdate+0x10>)
1a002fc2:	6018      	str	r0, [r3, #0]
}
1a002fc4:	bd08      	pop	{r3, pc}
1a002fc6:	bf00      	nop
1a002fc8:	100022c0 	.word	0x100022c0

1a002fcc <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a002fcc:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a002fce:	680b      	ldr	r3, [r1, #0]
1a002fd0:	f013 0f80 	tst.w	r3, #128	; 0x80
1a002fd4:	d002      	beq.n	1a002fdc <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a002fd6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a002fda:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a002fdc:	4607      	mov	r7, r0
1a002fde:	2501      	movs	r5, #1
1a002fe0:	e03a      	b.n	1a003058 <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a002fe2:	694b      	ldr	r3, [r1, #20]
1a002fe4:	fb03 f302 	mul.w	r3, r3, r2
1a002fe8:	fbb3 f3f5 	udiv	r3, r3, r5
1a002fec:	e01c      	b.n	1a003028 <pll_calc_divs+0x5c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a002fee:	461c      	mov	r4, r3
	if (val < 0)
1a002ff0:	ebb0 0c04 	subs.w	ip, r0, r4
1a002ff4:	d427      	bmi.n	1a003046 <pll_calc_divs+0x7a>
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a002ff6:	4567      	cmp	r7, ip
1a002ff8:	d906      	bls.n	1a003008 <pll_calc_divs+0x3c>
					ppll->nsel = n;
1a002ffa:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a002ffc:	1c77      	adds	r7, r6, #1
1a002ffe:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a003000:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a003002:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a003004:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a003006:	4667      	mov	r7, ip
			for (m = 1; m <= 256; m++) {
1a003008:	3201      	adds	r2, #1
1a00300a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a00300e:	dc1d      	bgt.n	1a00304c <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 6)) {
1a003010:	680c      	ldr	r4, [r1, #0]
1a003012:	f014 0f40 	tst.w	r4, #64	; 0x40
1a003016:	d0e4      	beq.n	1a002fe2 <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a003018:	1c73      	adds	r3, r6, #1
1a00301a:	fa02 fc03 	lsl.w	ip, r2, r3
1a00301e:	694b      	ldr	r3, [r1, #20]
1a003020:	fb03 f30c 	mul.w	r3, r3, ip
1a003024:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a003028:	f8df c038 	ldr.w	ip, [pc, #56]	; 1a003064 <pll_calc_divs+0x98>
1a00302c:	4563      	cmp	r3, ip
1a00302e:	d9eb      	bls.n	1a003008 <pll_calc_divs+0x3c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a003030:	f8df c034 	ldr.w	ip, [pc, #52]	; 1a003068 <pll_calc_divs+0x9c>
1a003034:	4563      	cmp	r3, ip
1a003036:	d809      	bhi.n	1a00304c <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 7)) {
1a003038:	f014 0f80 	tst.w	r4, #128	; 0x80
1a00303c:	d1d7      	bne.n	1a002fee <pll_calc_divs+0x22>
					fout = fcco >> (p + 1);
1a00303e:	1c74      	adds	r4, r6, #1
1a003040:	fa23 f404 	lsr.w	r4, r3, r4
1a003044:	e7d4      	b.n	1a002ff0 <pll_calc_divs+0x24>
		return -val;
1a003046:	f1cc 0c00 	rsb	ip, ip, #0
1a00304a:	e7d4      	b.n	1a002ff6 <pll_calc_divs+0x2a>
		for (p = 0; p < 4; p ++) {
1a00304c:	3601      	adds	r6, #1
1a00304e:	2e03      	cmp	r6, #3
1a003050:	dc01      	bgt.n	1a003056 <pll_calc_divs+0x8a>
			for (m = 1; m <= 256; m++) {
1a003052:	2201      	movs	r2, #1
1a003054:	e7d9      	b.n	1a00300a <pll_calc_divs+0x3e>
	for (n = 1; n <= 4; n++) {
1a003056:	3501      	adds	r5, #1
1a003058:	2d04      	cmp	r5, #4
1a00305a:	dc01      	bgt.n	1a003060 <pll_calc_divs+0x94>
		for (p = 0; p < 4; p ++) {
1a00305c:	2600      	movs	r6, #0
1a00305e:	e7f6      	b.n	1a00304e <pll_calc_divs+0x82>
				}
			}
		}
	}
}
1a003060:	bcf0      	pop	{r4, r5, r6, r7}
1a003062:	4770      	bx	lr
1a003064:	094c5eff 	.word	0x094c5eff
1a003068:	1312d000 	.word	0x1312d000

1a00306c <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a00306c:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00306e:	b099      	sub	sp, #100	; 0x64
1a003070:	4605      	mov	r5, r0
1a003072:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a003074:	225c      	movs	r2, #92	; 0x5c
1a003076:	2100      	movs	r1, #0
1a003078:	a801      	add	r0, sp, #4
1a00307a:	f001 fba0 	bl	1a0047be <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a00307e:	2380      	movs	r3, #128	; 0x80
1a003080:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a003082:	6963      	ldr	r3, [r4, #20]
1a003084:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a003086:	7923      	ldrb	r3, [r4, #4]
1a003088:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a00308c:	4669      	mov	r1, sp
1a00308e:	4628      	mov	r0, r5
1a003090:	f7ff ff9c 	bl	1a002fcc <pll_calc_divs>
	if (pll[0].fout == freq) {
1a003094:	9b06      	ldr	r3, [sp, #24]
1a003096:	42ab      	cmp	r3, r5
1a003098:	d027      	beq.n	1a0030ea <pll_get_frac+0x7e>
	if (val < 0)
1a00309a:	1aeb      	subs	r3, r5, r3
1a00309c:	d42e      	bmi.n	1a0030fc <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a00309e:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a0030a0:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a0030a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0030a6:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a0030a8:	6963      	ldr	r3, [r4, #20]
1a0030aa:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a0030ac:	7923      	ldrb	r3, [r4, #4]
1a0030ae:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a0030b2:	a910      	add	r1, sp, #64	; 0x40
1a0030b4:	4628      	mov	r0, r5
1a0030b6:	f7ff ff89 	bl	1a002fcc <pll_calc_divs>
	if (pll[2].fout == freq) {
1a0030ba:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a0030bc:	42ab      	cmp	r3, r5
1a0030be:	d01f      	beq.n	1a003100 <pll_get_frac+0x94>
	if (val < 0)
1a0030c0:	1aeb      	subs	r3, r5, r3
1a0030c2:	d425      	bmi.n	1a003110 <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a0030c4:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a0030c6:	4b2b      	ldr	r3, [pc, #172]	; (1a003174 <pll_get_frac+0x108>)
1a0030c8:	429d      	cmp	r5, r3
1a0030ca:	d923      	bls.n	1a003114 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a0030cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a0030ce:	1aed      	subs	r5, r5, r3
1a0030d0:	d433      	bmi.n	1a00313a <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a0030d2:	42ae      	cmp	r6, r5
1a0030d4:	dc3b      	bgt.n	1a00314e <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a0030d6:	42be      	cmp	r6, r7
1a0030d8:	dc31      	bgt.n	1a00313e <pll_get_frac+0xd2>
			*ppll = pll[0];
1a0030da:	466d      	mov	r5, sp
1a0030dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0030de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0030e0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0030e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0030e8:	e006      	b.n	1a0030f8 <pll_get_frac+0x8c>
		*ppll = pll[0];
1a0030ea:	466d      	mov	r5, sp
1a0030ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0030ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0030f0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0030f4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a0030f8:	b019      	add	sp, #100	; 0x64
1a0030fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a0030fc:	425b      	negs	r3, r3
1a0030fe:	e7ce      	b.n	1a00309e <pll_get_frac+0x32>
		*ppll = pll[2];
1a003100:	ad10      	add	r5, sp, #64	; 0x40
1a003102:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a003104:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a003106:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00310a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a00310e:	e7f3      	b.n	1a0030f8 <pll_get_frac+0x8c>
		return -val;
1a003110:	425b      	negs	r3, r3
1a003112:	e7d7      	b.n	1a0030c4 <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a003114:	2340      	movs	r3, #64	; 0x40
1a003116:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a003118:	6963      	ldr	r3, [r4, #20]
1a00311a:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a00311c:	a908      	add	r1, sp, #32
1a00311e:	4628      	mov	r0, r5
1a003120:	f7ff ff54 	bl	1a002fcc <pll_calc_divs>
		if (pll[1].fout == freq) {
1a003124:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a003126:	42ab      	cmp	r3, r5
1a003128:	d1d0      	bne.n	1a0030cc <pll_get_frac+0x60>
			*ppll = pll[1];
1a00312a:	ad08      	add	r5, sp, #32
1a00312c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00312e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a003130:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a003134:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a003138:	e7de      	b.n	1a0030f8 <pll_get_frac+0x8c>
		return -val;
1a00313a:	426d      	negs	r5, r5
1a00313c:	e7c9      	b.n	1a0030d2 <pll_get_frac+0x66>
			*ppll = pll[2];
1a00313e:	ad10      	add	r5, sp, #64	; 0x40
1a003140:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a003142:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a003144:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a003148:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00314c:	e7d4      	b.n	1a0030f8 <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a00314e:	42af      	cmp	r7, r5
1a003150:	db07      	blt.n	1a003162 <pll_get_frac+0xf6>
			*ppll = pll[1];
1a003152:	ad08      	add	r5, sp, #32
1a003154:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a003156:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a003158:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00315c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a003160:	e7ca      	b.n	1a0030f8 <pll_get_frac+0x8c>
			*ppll = pll[2];
1a003162:	ad10      	add	r5, sp, #64	; 0x40
1a003164:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a003166:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a003168:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00316c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a003170:	e7c2      	b.n	1a0030f8 <pll_get_frac+0x8c>
1a003172:	bf00      	nop
1a003174:	068e7780 	.word	0x068e7780

1a003178 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a003178:	b430      	push	{r4, r5}
1a00317a:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a00317c:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a00317e:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a003180:	e000      	b.n	1a003184 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a003182:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a003184:	281c      	cmp	r0, #28
1a003186:	d118      	bne.n	1a0031ba <Chip_Clock_FindBaseClock+0x42>
1a003188:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a00318c:	0051      	lsls	r1, r2, #1
1a00318e:	4a0c      	ldr	r2, [pc, #48]	; (1a0031c0 <Chip_Clock_FindBaseClock+0x48>)
1a003190:	440a      	add	r2, r1
1a003192:	7914      	ldrb	r4, [r2, #4]
1a003194:	4284      	cmp	r4, r0
1a003196:	d010      	beq.n	1a0031ba <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a003198:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a00319c:	004a      	lsls	r2, r1, #1
1a00319e:	4908      	ldr	r1, [pc, #32]	; (1a0031c0 <Chip_Clock_FindBaseClock+0x48>)
1a0031a0:	5a8a      	ldrh	r2, [r1, r2]
1a0031a2:	42aa      	cmp	r2, r5
1a0031a4:	d8ed      	bhi.n	1a003182 <Chip_Clock_FindBaseClock+0xa>
1a0031a6:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0031aa:	0051      	lsls	r1, r2, #1
1a0031ac:	4a04      	ldr	r2, [pc, #16]	; (1a0031c0 <Chip_Clock_FindBaseClock+0x48>)
1a0031ae:	440a      	add	r2, r1
1a0031b0:	8852      	ldrh	r2, [r2, #2]
1a0031b2:	42aa      	cmp	r2, r5
1a0031b4:	d3e5      	bcc.n	1a003182 <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a0031b6:	4620      	mov	r0, r4
1a0031b8:	e7e4      	b.n	1a003184 <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a0031ba:	bc30      	pop	{r4, r5}
1a0031bc:	4770      	bx	lr
1a0031be:	bf00      	nop
1a0031c0:	1a00595c 	.word	0x1a00595c

1a0031c4 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a0031c4:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a0031c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a0031ca:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a0031cc:	4a0d      	ldr	r2, [pc, #52]	; (1a003204 <Chip_Clock_EnableCrystal+0x40>)
1a0031ce:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a0031d0:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a0031d4:	6992      	ldr	r2, [r2, #24]
1a0031d6:	428a      	cmp	r2, r1
1a0031d8:	d001      	beq.n	1a0031de <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a0031da:	4a0a      	ldr	r2, [pc, #40]	; (1a003204 <Chip_Clock_EnableCrystal+0x40>)
1a0031dc:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a0031de:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a0031e2:	4a09      	ldr	r2, [pc, #36]	; (1a003208 <Chip_Clock_EnableCrystal+0x44>)
1a0031e4:	6811      	ldr	r1, [r2, #0]
1a0031e6:	4a09      	ldr	r2, [pc, #36]	; (1a00320c <Chip_Clock_EnableCrystal+0x48>)
1a0031e8:	4291      	cmp	r1, r2
1a0031ea:	d901      	bls.n	1a0031f0 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a0031ec:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a0031f0:	4a04      	ldr	r2, [pc, #16]	; (1a003204 <Chip_Clock_EnableCrystal+0x40>)
1a0031f2:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a0031f4:	9b01      	ldr	r3, [sp, #4]
1a0031f6:	1e5a      	subs	r2, r3, #1
1a0031f8:	9201      	str	r2, [sp, #4]
1a0031fa:	2b00      	cmp	r3, #0
1a0031fc:	d1fa      	bne.n	1a0031f4 <Chip_Clock_EnableCrystal+0x30>
}
1a0031fe:	b002      	add	sp, #8
1a003200:	4770      	bx	lr
1a003202:	bf00      	nop
1a003204:	40050000 	.word	0x40050000
1a003208:	1a005904 	.word	0x1a005904
1a00320c:	01312cff 	.word	0x01312cff

1a003210 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a003210:	3012      	adds	r0, #18
1a003212:	4b05      	ldr	r3, [pc, #20]	; (1a003228 <Chip_Clock_GetDividerSource+0x18>)
1a003214:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a003218:	f010 0f01 	tst.w	r0, #1
1a00321c:	d102      	bne.n	1a003224 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a00321e:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a003222:	4770      	bx	lr
		return CLKINPUT_PD;
1a003224:	2011      	movs	r0, #17
}
1a003226:	4770      	bx	lr
1a003228:	40050000 	.word	0x40050000

1a00322c <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a00322c:	f100 0212 	add.w	r2, r0, #18
1a003230:	4b03      	ldr	r3, [pc, #12]	; (1a003240 <Chip_Clock_GetDividerDivisor+0x14>)
1a003232:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a003236:	4b03      	ldr	r3, [pc, #12]	; (1a003244 <Chip_Clock_GetDividerDivisor+0x18>)
1a003238:	5c18      	ldrb	r0, [r3, r0]
}
1a00323a:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a00323e:	4770      	bx	lr
1a003240:	40050000 	.word	0x40050000
1a003244:	1a005954 	.word	0x1a005954

1a003248 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a003248:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a00324a:	2810      	cmp	r0, #16
1a00324c:	d80a      	bhi.n	1a003264 <Chip_Clock_GetClockInputHz+0x1c>
1a00324e:	e8df f000 	tbb	[pc, r0]
1a003252:	0b44      	.short	0x0b44
1a003254:	0921180d 	.word	0x0921180d
1a003258:	2d2a2724 	.word	0x2d2a2724
1a00325c:	34300909 	.word	0x34300909
1a003260:	3c38      	.short	0x3c38
1a003262:	40          	.byte	0x40
1a003263:	00          	.byte	0x00
	uint32_t rate = 0;
1a003264:	2000      	movs	r0, #0
1a003266:	e03a      	b.n	1a0032de <Chip_Clock_GetClockInputHz+0x96>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a003268:	481e      	ldr	r0, [pc, #120]	; (1a0032e4 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a00326a:	e038      	b.n	1a0032de <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a00326c:	4b1e      	ldr	r3, [pc, #120]	; (1a0032e8 <Chip_Clock_GetClockInputHz+0xa0>)
1a00326e:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a003272:	f003 0307 	and.w	r3, r3, #7
1a003276:	2b04      	cmp	r3, #4
1a003278:	d001      	beq.n	1a00327e <Chip_Clock_GetClockInputHz+0x36>
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a00327a:	481c      	ldr	r0, [pc, #112]	; (1a0032ec <Chip_Clock_GetClockInputHz+0xa4>)
1a00327c:	e02f      	b.n	1a0032de <Chip_Clock_GetClockInputHz+0x96>
	uint32_t rate = 0;
1a00327e:	2000      	movs	r0, #0
1a003280:	e02d      	b.n	1a0032de <Chip_Clock_GetClockInputHz+0x96>
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a003282:	4b19      	ldr	r3, [pc, #100]	; (1a0032e8 <Chip_Clock_GetClockInputHz+0xa0>)
1a003284:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a003288:	f003 0307 	and.w	r3, r3, #7
1a00328c:	2b04      	cmp	r3, #4
1a00328e:	d027      	beq.n	1a0032e0 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a003290:	4816      	ldr	r0, [pc, #88]	; (1a0032ec <Chip_Clock_GetClockInputHz+0xa4>)
1a003292:	e024      	b.n	1a0032de <Chip_Clock_GetClockInputHz+0x96>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a003294:	4b16      	ldr	r3, [pc, #88]	; (1a0032f0 <Chip_Clock_GetClockInputHz+0xa8>)
1a003296:	6818      	ldr	r0, [r3, #0]
		break;
1a003298:	e021      	b.n	1a0032de <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a00329a:	4b16      	ldr	r3, [pc, #88]	; (1a0032f4 <Chip_Clock_GetClockInputHz+0xac>)
1a00329c:	6818      	ldr	r0, [r3, #0]
		break;
1a00329e:	e01e      	b.n	1a0032de <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a0032a0:	4b15      	ldr	r3, [pc, #84]	; (1a0032f8 <Chip_Clock_GetClockInputHz+0xb0>)
1a0032a2:	6818      	ldr	r0, [r3, #0]
		break;
1a0032a4:	e01b      	b.n	1a0032de <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a0032a6:	4b14      	ldr	r3, [pc, #80]	; (1a0032f8 <Chip_Clock_GetClockInputHz+0xb0>)
1a0032a8:	6858      	ldr	r0, [r3, #4]
		break;
1a0032aa:	e018      	b.n	1a0032de <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a0032ac:	f000 f868 	bl	1a003380 <Chip_Clock_GetMainPLLHz>
		break;
1a0032b0:	e015      	b.n	1a0032de <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a0032b2:	2100      	movs	r1, #0
1a0032b4:	f000 f89a 	bl	1a0033ec <Chip_Clock_GetDivRate>
		break;
1a0032b8:	e011      	b.n	1a0032de <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a0032ba:	2101      	movs	r1, #1
1a0032bc:	f000 f896 	bl	1a0033ec <Chip_Clock_GetDivRate>
		break;
1a0032c0:	e00d      	b.n	1a0032de <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a0032c2:	2102      	movs	r1, #2
1a0032c4:	f000 f892 	bl	1a0033ec <Chip_Clock_GetDivRate>
		break;
1a0032c8:	e009      	b.n	1a0032de <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a0032ca:	2103      	movs	r1, #3
1a0032cc:	f000 f88e 	bl	1a0033ec <Chip_Clock_GetDivRate>
		break;
1a0032d0:	e005      	b.n	1a0032de <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a0032d2:	2104      	movs	r1, #4
1a0032d4:	f000 f88a 	bl	1a0033ec <Chip_Clock_GetDivRate>
		break;
1a0032d8:	e001      	b.n	1a0032de <Chip_Clock_GetClockInputHz+0x96>
		rate = CRYSTAL_32K_FREQ_IN;
1a0032da:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a0032de:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
1a0032e0:	4806      	ldr	r0, [pc, #24]	; (1a0032fc <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a0032e2:	e7fc      	b.n	1a0032de <Chip_Clock_GetClockInputHz+0x96>
1a0032e4:	00b71b00 	.word	0x00b71b00
1a0032e8:	40043000 	.word	0x40043000
1a0032ec:	017d7840 	.word	0x017d7840
1a0032f0:	1a0058d8 	.word	0x1a0058d8
1a0032f4:	1a005904 	.word	0x1a005904
1a0032f8:	10002244 	.word	0x10002244
1a0032fc:	02faf080 	.word	0x02faf080

1a003300 <Chip_Clock_CalcMainPLLValue>:
{
1a003300:	b538      	push	{r3, r4, r5, lr}
1a003302:	4605      	mov	r5, r0
1a003304:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a003306:	7908      	ldrb	r0, [r1, #4]
1a003308:	f7ff ff9e 	bl	1a003248 <Chip_Clock_GetClockInputHz>
1a00330c:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a00330e:	4b19      	ldr	r3, [pc, #100]	; (1a003374 <Chip_Clock_CalcMainPLLValue+0x74>)
1a003310:	442b      	add	r3, r5
1a003312:	4a19      	ldr	r2, [pc, #100]	; (1a003378 <Chip_Clock_CalcMainPLLValue+0x78>)
1a003314:	4293      	cmp	r3, r2
1a003316:	d821      	bhi.n	1a00335c <Chip_Clock_CalcMainPLLValue+0x5c>
1a003318:	b318      	cbz	r0, 1a003362 <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a00331a:	2380      	movs	r3, #128	; 0x80
1a00331c:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a00331e:	2300      	movs	r3, #0
1a003320:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a003322:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a003324:	fbb5 f3f0 	udiv	r3, r5, r0
1a003328:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a00332a:	4a14      	ldr	r2, [pc, #80]	; (1a00337c <Chip_Clock_CalcMainPLLValue+0x7c>)
1a00332c:	4295      	cmp	r5, r2
1a00332e:	d903      	bls.n	1a003338 <Chip_Clock_CalcMainPLLValue+0x38>
1a003330:	fb03 f000 	mul.w	r0, r3, r0
1a003334:	42a8      	cmp	r0, r5
1a003336:	d007      	beq.n	1a003348 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a003338:	4621      	mov	r1, r4
1a00333a:	4628      	mov	r0, r5
1a00333c:	f7ff fe96 	bl	1a00306c <pll_get_frac>
		if (!ppll->nsel) {
1a003340:	68a3      	ldr	r3, [r4, #8]
1a003342:	b18b      	cbz	r3, 1a003368 <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a003344:	3b01      	subs	r3, #1
1a003346:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a003348:	6923      	ldr	r3, [r4, #16]
1a00334a:	b183      	cbz	r3, 1a00336e <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a00334c:	68e2      	ldr	r2, [r4, #12]
1a00334e:	b10a      	cbz	r2, 1a003354 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a003350:	3a01      	subs	r2, #1
1a003352:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a003354:	3b01      	subs	r3, #1
1a003356:	6123      	str	r3, [r4, #16]
	return 0;
1a003358:	2000      	movs	r0, #0
}
1a00335a:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a00335c:	f04f 30ff 	mov.w	r0, #4294967295
1a003360:	e7fb      	b.n	1a00335a <Chip_Clock_CalcMainPLLValue+0x5a>
1a003362:	f04f 30ff 	mov.w	r0, #4294967295
1a003366:	e7f8      	b.n	1a00335a <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a003368:	f04f 30ff 	mov.w	r0, #4294967295
1a00336c:	e7f5      	b.n	1a00335a <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a00336e:	f04f 30ff 	mov.w	r0, #4294967295
1a003372:	e7f2      	b.n	1a00335a <Chip_Clock_CalcMainPLLValue+0x5a>
1a003374:	ff6b3a10 	.word	0xff6b3a10
1a003378:	0b940510 	.word	0x0b940510
1a00337c:	094c5eff 	.word	0x094c5eff

1a003380 <Chip_Clock_GetMainPLLHz>:
{
1a003380:	b530      	push	{r4, r5, lr}
1a003382:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a003384:	4d17      	ldr	r5, [pc, #92]	; (1a0033e4 <Chip_Clock_GetMainPLLHz+0x64>)
1a003386:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a003388:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a00338c:	f7ff ff5c 	bl	1a003248 <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a003390:	4b15      	ldr	r3, [pc, #84]	; (1a0033e8 <Chip_Clock_GetMainPLLHz+0x68>)
1a003392:	681b      	ldr	r3, [r3, #0]
1a003394:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a003396:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a003398:	f013 0f01 	tst.w	r3, #1
1a00339c:	d020      	beq.n	1a0033e0 <Chip_Clock_GetMainPLLHz+0x60>
	msel = (PLLReg >> 16) & 0xFF;
1a00339e:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a0033a2:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a0033a6:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a0033aa:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a0033ae:	3301      	adds	r3, #1
	n = nsel + 1;
1a0033b0:	3201      	adds	r2, #1
	p = ptab[psel];
1a0033b2:	f10d 0c08 	add.w	ip, sp, #8
1a0033b6:	4461      	add	r1, ip
1a0033b8:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a0033bc:	f014 0f80 	tst.w	r4, #128	; 0x80
1a0033c0:	d108      	bne.n	1a0033d4 <Chip_Clock_GetMainPLLHz+0x54>
1a0033c2:	b93d      	cbnz	r5, 1a0033d4 <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a0033c4:	0049      	lsls	r1, r1, #1
1a0033c6:	fbb3 f3f1 	udiv	r3, r3, r1
1a0033ca:	fbb0 f0f2 	udiv	r0, r0, r2
1a0033ce:	fb00 f003 	mul.w	r0, r0, r3
1a0033d2:	e003      	b.n	1a0033dc <Chip_Clock_GetMainPLLHz+0x5c>
		return m * (freq / n);
1a0033d4:	fbb0 f0f2 	udiv	r0, r0, r2
1a0033d8:	fb03 f000 	mul.w	r0, r3, r0
}
1a0033dc:	b003      	add	sp, #12
1a0033de:	bd30      	pop	{r4, r5, pc}
		return 0;
1a0033e0:	2000      	movs	r0, #0
1a0033e2:	e7fb      	b.n	1a0033dc <Chip_Clock_GetMainPLLHz+0x5c>
1a0033e4:	40050000 	.word	0x40050000
1a0033e8:	1a005950 	.word	0x1a005950

1a0033ec <Chip_Clock_GetDivRate>:
{
1a0033ec:	b538      	push	{r3, r4, r5, lr}
1a0033ee:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a0033f0:	4608      	mov	r0, r1
1a0033f2:	f7ff ff0d 	bl	1a003210 <Chip_Clock_GetDividerSource>
1a0033f6:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a0033f8:	4620      	mov	r0, r4
1a0033fa:	f7ff ff17 	bl	1a00322c <Chip_Clock_GetDividerDivisor>
1a0033fe:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a003400:	4628      	mov	r0, r5
1a003402:	f7ff ff21 	bl	1a003248 <Chip_Clock_GetClockInputHz>
1a003406:	3401      	adds	r4, #1
}
1a003408:	fbb0 f0f4 	udiv	r0, r0, r4
1a00340c:	bd38      	pop	{r3, r4, r5, pc}
1a00340e:	Address 0x1a00340e is out of bounds.


1a003410 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a003410:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a003412:	f100 0416 	add.w	r4, r0, #22
1a003416:	00a4      	lsls	r4, r4, #2
1a003418:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a00341c:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a003420:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a003422:	281b      	cmp	r0, #27
1a003424:	d813      	bhi.n	1a00344e <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a003426:	2911      	cmp	r1, #17
1a003428:	d01a      	beq.n	1a003460 <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a00342a:	4d0e      	ldr	r5, [pc, #56]	; (1a003464 <Chip_Clock_SetBaseClock+0x54>)
1a00342c:	4025      	ands	r5, r4

			if (autoblocken) {
1a00342e:	b10a      	cbz	r2, 1a003434 <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a003430:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a003434:	b10b      	cbz	r3, 1a00343a <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a003436:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a00343a:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a00343e:	3016      	adds	r0, #22
1a003440:	0080      	lsls	r0, r0, #2
1a003442:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a003446:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00344a:	6045      	str	r5, [r0, #4]
1a00344c:	e008      	b.n	1a003460 <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a00344e:	f044 0401 	orr.w	r4, r4, #1
1a003452:	3016      	adds	r0, #22
1a003454:	0080      	lsls	r0, r0, #2
1a003456:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00345a:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00345e:	6044      	str	r4, [r0, #4]
	}
}
1a003460:	bc30      	pop	{r4, r5}
1a003462:	4770      	bx	lr
1a003464:	e0fff7fe 	.word	0xe0fff7fe

1a003468 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a003468:	281b      	cmp	r0, #27
1a00346a:	d80c      	bhi.n	1a003486 <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a00346c:	3016      	adds	r0, #22
1a00346e:	0080      	lsls	r0, r0, #2
1a003470:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a003474:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a003478:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a00347a:	f010 0f01 	tst.w	r0, #1
1a00347e:	d104      	bne.n	1a00348a <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a003480:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a003484:	4770      	bx	lr
		return CLKINPUT_PD;
1a003486:	2011      	movs	r0, #17
1a003488:	4770      	bx	lr
		return CLKINPUT_PD;
1a00348a:	2011      	movs	r0, #17
}
1a00348c:	4770      	bx	lr

1a00348e <Chip_Clock_GetBaseClocktHz>:
{
1a00348e:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a003490:	f7ff ffea 	bl	1a003468 <Chip_Clock_GetBaseClock>
1a003494:	f7ff fed8 	bl	1a003248 <Chip_Clock_GetClockInputHz>
}
1a003498:	bd08      	pop	{r3, pc}
1a00349a:	Address 0x1a00349a is out of bounds.


1a00349c <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a00349c:	b971      	cbnz	r1, 1a0034bc <Chip_Clock_EnableOpts+0x20>
	uint32_t reg = 1;
1a00349e:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a0034a0:	b10a      	cbz	r2, 1a0034a6 <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a0034a2:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a0034a6:	2b02      	cmp	r3, #2
1a0034a8:	d00a      	beq.n	1a0034c0 <Chip_Clock_EnableOpts+0x24>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a0034aa:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0034ae:	d30a      	bcc.n	1a0034c6 <Chip_Clock_EnableOpts+0x2a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a0034b0:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a0034b4:	4b06      	ldr	r3, [pc, #24]	; (1a0034d0 <Chip_Clock_EnableOpts+0x34>)
1a0034b6:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a0034ba:	4770      	bx	lr
		reg |= (1 << 1);
1a0034bc:	2103      	movs	r1, #3
1a0034be:	e7ef      	b.n	1a0034a0 <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a0034c0:	f041 0120 	orr.w	r1, r1, #32
1a0034c4:	e7f1      	b.n	1a0034aa <Chip_Clock_EnableOpts+0xe>
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a0034c6:	3020      	adds	r0, #32
1a0034c8:	4b02      	ldr	r3, [pc, #8]	; (1a0034d4 <Chip_Clock_EnableOpts+0x38>)
1a0034ca:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a0034ce:	4770      	bx	lr
1a0034d0:	40052000 	.word	0x40052000
1a0034d4:	40051000 	.word	0x40051000

1a0034d8 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a0034d8:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0034dc:	d309      	bcc.n	1a0034f2 <Chip_Clock_Enable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a0034de:	4a09      	ldr	r2, [pc, #36]	; (1a003504 <Chip_Clock_Enable+0x2c>)
1a0034e0:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a0034e4:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a0034e8:	f043 0301 	orr.w	r3, r3, #1
1a0034ec:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a0034f0:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a0034f2:	4a05      	ldr	r2, [pc, #20]	; (1a003508 <Chip_Clock_Enable+0x30>)
1a0034f4:	3020      	adds	r0, #32
1a0034f6:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a0034fa:	f043 0301 	orr.w	r3, r3, #1
1a0034fe:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a003502:	4770      	bx	lr
1a003504:	40052000 	.word	0x40052000
1a003508:	40051000 	.word	0x40051000

1a00350c <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a00350c:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a00350e:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a003512:	d309      	bcc.n	1a003528 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a003514:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a003518:	4a0d      	ldr	r2, [pc, #52]	; (1a003550 <Chip_Clock_GetRate+0x44>)
1a00351a:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a00351e:	f014 0f01 	tst.w	r4, #1
1a003522:	d107      	bne.n	1a003534 <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a003524:	2000      	movs	r0, #0
	}

	return rate;
}
1a003526:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a003528:	f100 0320 	add.w	r3, r0, #32
1a00352c:	4a09      	ldr	r2, [pc, #36]	; (1a003554 <Chip_Clock_GetRate+0x48>)
1a00352e:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a003532:	e7f4      	b.n	1a00351e <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a003534:	f7ff fe20 	bl	1a003178 <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a003538:	f7ff ffa9 	bl	1a00348e <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a00353c:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a003540:	d103      	bne.n	1a00354a <Chip_Clock_GetRate+0x3e>
			div = 1;
1a003542:	2301      	movs	r3, #1
		rate = rate / div;
1a003544:	fbb0 f0f3 	udiv	r0, r0, r3
1a003548:	e7ed      	b.n	1a003526 <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a00354a:	2302      	movs	r3, #2
1a00354c:	e7fa      	b.n	1a003544 <Chip_Clock_GetRate+0x38>
1a00354e:	bf00      	nop
1a003550:	40052000 	.word	0x40052000
1a003554:	40051000 	.word	0x40051000

1a003558 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a003558:	4b09      	ldr	r3, [pc, #36]	; (1a003580 <Chip_UART_GetIndex+0x28>)
1a00355a:	4298      	cmp	r0, r3
1a00355c:	d009      	beq.n	1a003572 <Chip_UART_GetIndex+0x1a>
1a00355e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a003562:	4298      	cmp	r0, r3
1a003564:	d007      	beq.n	1a003576 <Chip_UART_GetIndex+0x1e>
1a003566:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a00356a:	4298      	cmp	r0, r3
1a00356c:	d005      	beq.n	1a00357a <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a00356e:	2000      	movs	r0, #0
1a003570:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a003572:	2002      	movs	r0, #2
1a003574:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a003576:	2003      	movs	r0, #3
1a003578:	4770      	bx	lr
			return 1;
1a00357a:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a00357c:	4770      	bx	lr
1a00357e:	bf00      	nop
1a003580:	400c1000 	.word	0x400c1000

1a003584 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a003584:	b530      	push	{r4, r5, lr}
1a003586:	b083      	sub	sp, #12
1a003588:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a00358a:	f7ff ffe5 	bl	1a003558 <Chip_UART_GetIndex>
1a00358e:	2301      	movs	r3, #1
1a003590:	461a      	mov	r2, r3
1a003592:	4619      	mov	r1, r3
1a003594:	4d0e      	ldr	r5, [pc, #56]	; (1a0035d0 <Chip_UART_Init+0x4c>)
1a003596:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a00359a:	f7ff ff7f 	bl	1a00349c <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a00359e:	2307      	movs	r3, #7
1a0035a0:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a0035a2:	2300      	movs	r3, #0
1a0035a4:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a0035a6:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a0035a8:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a0035aa:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a0035ac:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a0035ae:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a0035b0:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a0035b2:	4b08      	ldr	r3, [pc, #32]	; (1a0035d4 <Chip_UART_Init+0x50>)
1a0035b4:	429c      	cmp	r4, r3
1a0035b6:	d006      	beq.n	1a0035c6 <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a0035b8:	2303      	movs	r3, #3
1a0035ba:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a0035bc:	2310      	movs	r3, #16
1a0035be:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a0035c0:	9b01      	ldr	r3, [sp, #4]
}
1a0035c2:	b003      	add	sp, #12
1a0035c4:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a0035c6:	2300      	movs	r3, #0
1a0035c8:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a0035ca:	69a3      	ldr	r3, [r4, #24]
1a0035cc:	9301      	str	r3, [sp, #4]
1a0035ce:	e7f3      	b.n	1a0035b8 <Chip_UART_Init+0x34>
1a0035d0:	1a0059d0 	.word	0x1a0059d0
1a0035d4:	40082000 	.word	0x40082000

1a0035d8 <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a0035d8:	b538      	push	{r3, r4, r5, lr}
1a0035da:	4605      	mov	r5, r0
1a0035dc:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a0035de:	f7ff ffbb 	bl	1a003558 <Chip_UART_GetIndex>
1a0035e2:	4b0c      	ldr	r3, [pc, #48]	; (1a003614 <Chip_UART_SetBaud+0x3c>)
1a0035e4:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a0035e8:	f7ff ff90 	bl	1a00350c <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a0035ec:	0123      	lsls	r3, r4, #4
1a0035ee:	fbb0 f3f3 	udiv	r3, r0, r3

	/* High and low halves of the divider */
	divh = div / 256;
	divl = div - (divh * 256);
1a0035f2:	b2d9      	uxtb	r1, r3
	pUART->LCR |= UART_LCR_DLAB_EN;
1a0035f4:	68ea      	ldr	r2, [r5, #12]
1a0035f6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a0035fa:	60ea      	str	r2, [r5, #12]
	pUART->DLL = (uint32_t) dll;
1a0035fc:	6029      	str	r1, [r5, #0]
	pUART->DLM = (uint32_t) dlm;
1a0035fe:	f3c3 2207 	ubfx	r2, r3, #8, #8
1a003602:	606a      	str	r2, [r5, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a003604:	68ea      	ldr	r2, [r5, #12]
1a003606:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a00360a:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a00360c:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a003610:	0900      	lsrs	r0, r0, #4
1a003612:	bd38      	pop	{r3, r4, r5, pc}
1a003614:	1a0059c8 	.word	0x1a0059c8

1a003618 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a003618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00361c:	b083      	sub	sp, #12
1a00361e:	9001      	str	r0, [sp, #4]
1a003620:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a003622:	f7ff ff99 	bl	1a003558 <Chip_UART_GetIndex>
1a003626:	4b32      	ldr	r3, [pc, #200]	; (1a0036f0 <Chip_UART_SetBaudFDR+0xd8>)
1a003628:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a00362c:	f7ff ff6e 	bl	1a00350c <Chip_Clock_GetRate>
1a003630:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a003632:	f04f 37ff 	mov.w	r7, #4294967295

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a003636:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a003638:	f04f 0b00 	mov.w	fp, #0
1a00363c:	46a2      	mov	sl, r4
1a00363e:	46d9      	mov	r9, fp
	for (m = 1; odiff && m < 16; m++) {
1a003640:	e02a      	b.n	1a003698 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a003642:	4242      	negs	r2, r0
				div ++;
1a003644:	1c4b      	adds	r3, r1, #1
1a003646:	e017      	b.n	1a003678 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a003648:	b30a      	cbz	r2, 1a00368e <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a00364a:	4617      	mov	r7, r2
			sd = d;
1a00364c:	46ab      	mov	fp, r5
			sm = m;
1a00364e:	46a2      	mov	sl, r4
			sdiv = div;
1a003650:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a003652:	3501      	adds	r5, #1
1a003654:	42ac      	cmp	r4, r5
1a003656:	d91e      	bls.n	1a003696 <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a003658:	0933      	lsrs	r3, r6, #4
1a00365a:	0730      	lsls	r0, r6, #28
1a00365c:	fba4 0100 	umull	r0, r1, r4, r0
1a003660:	fb04 1103 	mla	r1, r4, r3, r1
1a003664:	1962      	adds	r2, r4, r5
1a003666:	fb08 f202 	mul.w	r2, r8, r2
1a00366a:	2300      	movs	r3, #0
1a00366c:	f000 fd3a 	bl	1a0040e4 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a003670:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a003672:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a003674:	2800      	cmp	r0, #0
1a003676:	dbe4      	blt.n	1a003642 <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a003678:	4297      	cmp	r7, r2
1a00367a:	d3ea      	bcc.n	1a003652 <Chip_UART_SetBaudFDR+0x3a>
1a00367c:	2b00      	cmp	r3, #0
1a00367e:	d0e8      	beq.n	1a003652 <Chip_UART_SetBaudFDR+0x3a>
1a003680:	0c19      	lsrs	r1, r3, #16
1a003682:	d1e6      	bne.n	1a003652 <Chip_UART_SetBaudFDR+0x3a>
1a003684:	2b02      	cmp	r3, #2
1a003686:	d8df      	bhi.n	1a003648 <Chip_UART_SetBaudFDR+0x30>
1a003688:	2d00      	cmp	r5, #0
1a00368a:	d0dd      	beq.n	1a003648 <Chip_UART_SetBaudFDR+0x30>
1a00368c:	e7e1      	b.n	1a003652 <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a00368e:	4617      	mov	r7, r2
			sd = d;
1a003690:	46ab      	mov	fp, r5
			sm = m;
1a003692:	46a2      	mov	sl, r4
			sdiv = div;
1a003694:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a003696:	3401      	adds	r4, #1
1a003698:	b11f      	cbz	r7, 1a0036a2 <Chip_UART_SetBaudFDR+0x8a>
1a00369a:	2c0f      	cmp	r4, #15
1a00369c:	d801      	bhi.n	1a0036a2 <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a00369e:	2500      	movs	r5, #0
1a0036a0:	e7d8      	b.n	1a003654 <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a0036a2:	f1b9 0f00 	cmp.w	r9, #0
1a0036a6:	d01e      	beq.n	1a0036e6 <Chip_UART_SetBaudFDR+0xce>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a0036a8:	9a01      	ldr	r2, [sp, #4]
1a0036aa:	4611      	mov	r1, r2
1a0036ac:	68d3      	ldr	r3, [r2, #12]
1a0036ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0036b2:	60d3      	str	r3, [r2, #12]
	pUART->DLL = (uint32_t) dll;
1a0036b4:	fa5f f389 	uxtb.w	r3, r9
1a0036b8:	6013      	str	r3, [r2, #0]
	pUART->DLM = (uint32_t) dlm;
1a0036ba:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a0036be:	6053      	str	r3, [r2, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a0036c0:	68d3      	ldr	r3, [r2, #12]
1a0036c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0036c6:	60d3      	str	r3, [r2, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a0036c8:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a0036cc:	b2db      	uxtb	r3, r3
1a0036ce:	f00b 020f 	and.w	r2, fp, #15
1a0036d2:	4313      	orrs	r3, r2
1a0036d4:	628b      	str	r3, [r1, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a0036d6:	0933      	lsrs	r3, r6, #4
1a0036d8:	fb0a f303 	mul.w	r3, sl, r3
1a0036dc:	44da      	add	sl, fp
1a0036de:	fb09 f90a 	mul.w	r9, r9, sl
1a0036e2:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a0036e6:	4648      	mov	r0, r9
1a0036e8:	b003      	add	sp, #12
1a0036ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0036ee:	bf00      	nop
1a0036f0:	1a0059c8 	.word	0x1a0059c8

1a0036f4 <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a0036f4:	b508      	push	{r3, lr}
   extern void * const g_pfnVectors[];
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a0036f6:	4a0b      	ldr	r2, [pc, #44]	; (1a003724 <SystemInit+0x30>)
1a0036f8:	4b0b      	ldr	r3, [pc, #44]	; (1a003728 <SystemInit+0x34>)
1a0036fa:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a0036fc:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a003700:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a003702:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a003706:	2b20      	cmp	r3, #32
1a003708:	d004      	beq.n	1a003714 <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit */
   Board_SystemInit();
1a00370a:	f7ff f9ad 	bl	1a002a68 <Board_SystemInit>
   Board_Init();
1a00370e:	f7ff fa83 	bl	1a002c18 <Board_Init>
}
1a003712:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a003714:	4a04      	ldr	r2, [pc, #16]	; (1a003728 <SystemInit+0x34>)
1a003716:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a00371a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a00371e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a003722:	e7f2      	b.n	1a00370a <SystemInit+0x16>
1a003724:	1a000000 	.word	0x1a000000
1a003728:	e000ed00 	.word	0xe000ed00

1a00372c <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a00372c:	4b04      	ldr	r3, [pc, #16]	; (1a003740 <cyclesCounterInit+0x14>)
1a00372e:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a003730:	4a04      	ldr	r2, [pc, #16]	; (1a003744 <cyclesCounterInit+0x18>)
1a003732:	6813      	ldr	r3, [r2, #0]
1a003734:	f043 0301 	orr.w	r3, r3, #1
1a003738:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a00373a:	2001      	movs	r0, #1
1a00373c:	4770      	bx	lr
1a00373e:	bf00      	nop
1a003740:	10000040 	.word	0x10000040
1a003744:	e0001000 	.word	0xe0001000

1a003748 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a003748:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a00374a:	4d0b      	ldr	r5, [pc, #44]	; (1a003778 <gpioObtainPinInit+0x30>)
1a00374c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a003750:	182c      	adds	r4, r5, r0
1a003752:	5628      	ldrsb	r0, [r5, r0]
1a003754:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a003756:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a00375a:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a00375c:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a003760:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a003762:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a003766:	9b02      	ldr	r3, [sp, #8]
1a003768:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a00376a:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a00376e:	9b03      	ldr	r3, [sp, #12]
1a003770:	701a      	strb	r2, [r3, #0]
}
1a003772:	bc30      	pop	{r4, r5}
1a003774:	4770      	bx	lr
1a003776:	bf00      	nop
1a003778:	1a0059d8 	.word	0x1a0059d8

1a00377c <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
   if( pin == VCC ){
1a00377c:	f110 0f02 	cmn.w	r0, #2
1a003780:	f000 80c7 	beq.w	1a003912 <gpioInit+0x196>
	  return FALSE;
   }
   if( pin == GND ){
1a003784:	f1b0 3fff 	cmp.w	r0, #4294967295
1a003788:	f000 80c5 	beq.w	1a003916 <gpioInit+0x19a>
{
1a00378c:	b570      	push	{r4, r5, r6, lr}
1a00378e:	b084      	sub	sp, #16
1a003790:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a003792:	2300      	movs	r3, #0
1a003794:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a003798:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a00379c:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0037a0:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0037a4:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0037a8:	f10d 030b 	add.w	r3, sp, #11
1a0037ac:	9301      	str	r3, [sp, #4]
1a0037ae:	ab03      	add	r3, sp, #12
1a0037b0:	9300      	str	r3, [sp, #0]
1a0037b2:	f10d 030d 	add.w	r3, sp, #13
1a0037b6:	f10d 020e 	add.w	r2, sp, #14
1a0037ba:	f10d 010f 	add.w	r1, sp, #15
1a0037be:	f7ff ffc3 	bl	1a003748 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a0037c2:	2c05      	cmp	r4, #5
1a0037c4:	f200 80a9 	bhi.w	1a00391a <gpioInit+0x19e>
1a0037c8:	e8df f004 	tbb	[pc, r4]
1a0037cc:	45278109 	.word	0x45278109
1a0037d0:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a0037d2:	4853      	ldr	r0, [pc, #332]	; (1a003920 <gpioInit+0x1a4>)
1a0037d4:	f7ff fade 	bl	1a002d94 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a0037d8:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a0037da:	b004      	add	sp, #16
1a0037dc:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a0037de:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0037e2:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0037e6:	f89d 200d 	ldrb.w	r2, [sp, #13]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0037ea:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0037ee:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0037f2:	494c      	ldr	r1, [pc, #304]	; (1a003924 <gpioInit+0x1a8>)
1a0037f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0037f8:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0037fc:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003800:	2001      	movs	r0, #1
1a003802:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a003806:	4c46      	ldr	r4, [pc, #280]	; (1a003920 <gpioInit+0x1a4>)
1a003808:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a00380c:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a003810:	ea22 0201 	bic.w	r2, r2, r1
1a003814:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a003818:	e7df      	b.n	1a0037da <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a00381a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00381e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a003822:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a003826:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a00382a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00382e:	493d      	ldr	r1, [pc, #244]	; (1a003924 <gpioInit+0x1a8>)
1a003830:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a003834:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003838:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a00383c:	2001      	movs	r0, #1
1a00383e:	fa00 f102 	lsl.w	r1, r0, r2
1a003842:	4c37      	ldr	r4, [pc, #220]	; (1a003920 <gpioInit+0x1a4>)
1a003844:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003848:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a00384c:	ea22 0201 	bic.w	r2, r2, r1
1a003850:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a003854:	e7c1      	b.n	1a0037da <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a003856:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00385a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00385e:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a003862:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a003866:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00386a:	492e      	ldr	r1, [pc, #184]	; (1a003924 <gpioInit+0x1a8>)
1a00386c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a003870:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003874:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003878:	2001      	movs	r0, #1
1a00387a:	fa00 f102 	lsl.w	r1, r0, r2
1a00387e:	4c28      	ldr	r4, [pc, #160]	; (1a003920 <gpioInit+0x1a4>)
1a003880:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003884:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a003888:	ea22 0201 	bic.w	r2, r2, r1
1a00388c:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a003890:	e7a3      	b.n	1a0037da <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a003892:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003896:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00389a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00389e:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a0038a2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0038a6:	491f      	ldr	r1, [pc, #124]	; (1a003924 <gpioInit+0x1a8>)
1a0038a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0038ac:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0038b0:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0038b4:	2001      	movs	r0, #1
1a0038b6:	fa00 f102 	lsl.w	r1, r0, r2
1a0038ba:	4c19      	ldr	r4, [pc, #100]	; (1a003920 <gpioInit+0x1a4>)
1a0038bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0038c0:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0038c4:	ea22 0201 	bic.w	r2, r2, r1
1a0038c8:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0038cc:	e785      	b.n	1a0037da <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a0038ce:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0038d2:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0038d6:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0038da:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0038de:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0038e2:	4910      	ldr	r1, [pc, #64]	; (1a003924 <gpioInit+0x1a8>)
1a0038e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a0038e8:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a0038ec:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0038f0:	2001      	movs	r0, #1
1a0038f2:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a0038f6:	4b0a      	ldr	r3, [pc, #40]	; (1a003920 <gpioInit+0x1a4>)
1a0038f8:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a0038fc:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a003900:	4331      	orrs	r1, r6
1a003902:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a003906:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a003908:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a00390c:	2100      	movs	r1, #0
1a00390e:	5499      	strb	r1, [r3, r2]
1a003910:	e763      	b.n	1a0037da <gpioInit+0x5e>
	  return FALSE;
1a003912:	2000      	movs	r0, #0
1a003914:	4770      	bx	lr
	  return FALSE;
1a003916:	2000      	movs	r0, #0
}
1a003918:	4770      	bx	lr
      ret_val = 0;
1a00391a:	2000      	movs	r0, #0
1a00391c:	e75d      	b.n	1a0037da <gpioInit+0x5e>
1a00391e:	bf00      	nop
1a003920:	400f4000 	.word	0x400f4000
1a003924:	40086000 	.word	0x40086000

1a003928 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
   if( pin == VCC ){
1a003928:	f110 0f02 	cmn.w	r0, #2
1a00392c:	d02d      	beq.n	1a00398a <gpioWrite+0x62>
	  return FALSE;
   }
   if( pin == GND ){
1a00392e:	f1b0 3fff 	cmp.w	r0, #4294967295
1a003932:	d02c      	beq.n	1a00398e <gpioWrite+0x66>
{
1a003934:	b510      	push	{r4, lr}
1a003936:	b084      	sub	sp, #16
1a003938:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a00393a:	2300      	movs	r3, #0
1a00393c:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a003940:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a003944:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a003948:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a00394c:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a003950:	f10d 030b 	add.w	r3, sp, #11
1a003954:	9301      	str	r3, [sp, #4]
1a003956:	ab03      	add	r3, sp, #12
1a003958:	9300      	str	r3, [sp, #0]
1a00395a:	f10d 030d 	add.w	r3, sp, #13
1a00395e:	f10d 020e 	add.w	r2, sp, #14
1a003962:	f10d 010f 	add.w	r1, sp, #15
1a003966:	f7ff feef 	bl	1a003748 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a00396a:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00396e:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a003972:	1c21      	adds	r1, r4, #0
1a003974:	bf18      	it	ne
1a003976:	2101      	movne	r1, #1
1a003978:	015b      	lsls	r3, r3, #5
1a00397a:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a00397e:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a003982:	5499      	strb	r1, [r3, r2]

   return ret_val;
1a003984:	2001      	movs	r0, #1
}
1a003986:	b004      	add	sp, #16
1a003988:	bd10      	pop	{r4, pc}
	  return FALSE;
1a00398a:	2000      	movs	r0, #0
1a00398c:	4770      	bx	lr
	  return FALSE;
1a00398e:	2000      	movs	r0, #0
}
1a003990:	4770      	bx	lr

1a003992 <gpioRead>:
}


bool_t gpioRead( gpioMap_t pin )
{
   if( pin == VCC ){
1a003992:	f110 0f02 	cmn.w	r0, #2
1a003996:	d02c      	beq.n	1a0039f2 <gpioRead+0x60>
      return TRUE;
   }
   if( pin == GND ){
1a003998:	f1b0 3fff 	cmp.w	r0, #4294967295
1a00399c:	d02b      	beq.n	1a0039f6 <gpioRead+0x64>
{
1a00399e:	b500      	push	{lr}
1a0039a0:	b085      	sub	sp, #20
      return FALSE;
   }

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a0039a2:	2300      	movs	r3, #0
1a0039a4:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a0039a8:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0039ac:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0039b0:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0039b4:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0039b8:	f10d 030b 	add.w	r3, sp, #11
1a0039bc:	9301      	str	r3, [sp, #4]
1a0039be:	ab03      	add	r3, sp, #12
1a0039c0:	9300      	str	r3, [sp, #0]
1a0039c2:	f10d 030d 	add.w	r3, sp, #13
1a0039c6:	f10d 020e 	add.w	r2, sp, #14
1a0039ca:	f10d 010f 	add.w	r1, sp, #15
1a0039ce:	f7ff febb 	bl	1a003748 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a0039d2:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a0039d6:	f89d 200b 	ldrb.w	r2, [sp, #11]
	return (bool) pGPIO->B[port][pin];
1a0039da:	015b      	lsls	r3, r3, #5
1a0039dc:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a0039e0:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a0039e4:	5c98      	ldrb	r0, [r3, r2]
1a0039e6:	3000      	adds	r0, #0
1a0039e8:	bf18      	it	ne
1a0039ea:	2001      	movne	r0, #1

   return ret_val;
}
1a0039ec:	b005      	add	sp, #20
1a0039ee:	f85d fb04 	ldr.w	pc, [sp], #4
      return TRUE;
1a0039f2:	2001      	movs	r0, #1
1a0039f4:	4770      	bx	lr
      return FALSE;
1a0039f6:	2000      	movs	r0, #0
}
1a0039f8:	4770      	bx	lr
1a0039fa:	Address 0x1a0039fa is out of bounds.


1a0039fc <uartTxReady>:
   return Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr ) & UART_LSR_RDR;
}
// Return TRUE if have space in TX FIFO
bool_t uartTxReady( uartMap_t uart )
{
   return Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr ) & UART_LSR_THRE;
1a0039fc:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a003a00:	0083      	lsls	r3, r0, #2
1a003a02:	4a03      	ldr	r2, [pc, #12]	; (1a003a10 <uartTxReady+0x14>)
1a003a04:	58d3      	ldr	r3, [r2, r3]
	return pUART->LSR;
1a003a06:	6958      	ldr	r0, [r3, #20]
}
1a003a08:	f000 0020 	and.w	r0, r0, #32
1a003a0c:	4770      	bx	lr
1a003a0e:	bf00      	nop
1a003a10:	1a005ac0 	.word	0x1a005ac0

1a003a14 <uartTxWrite>:
   return Chip_UART_ReadByte( lpcUarts[uart].uartAddr );
}
// Write in TX FIFO
void uartTxWrite( uartMap_t uart, const uint8_t value )
{
   Chip_UART_SendByte( lpcUarts[uart].uartAddr, value );
1a003a14:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a003a18:	0083      	lsls	r3, r0, #2
1a003a1a:	4a02      	ldr	r2, [pc, #8]	; (1a003a24 <uartTxWrite+0x10>)
1a003a1c:	58d3      	ldr	r3, [r2, r3]
	pUART->THR = (uint32_t) data;
1a003a1e:	6019      	str	r1, [r3, #0]
}
1a003a20:	4770      	bx	lr
1a003a22:	bf00      	nop
1a003a24:	1a005ac0 	.word	0x1a005ac0

1a003a28 <uartInit>:

//-------------------------------------------------------------

// UART Initialization
void uartInit( uartMap_t uart, uint32_t baudRate )
{
1a003a28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a003a2c:	4680      	mov	r8, r0
1a003a2e:	4689      	mov	r9, r1
   // Initialize UART
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a003a30:	4c19      	ldr	r4, [pc, #100]	; (1a003a98 <uartInit+0x70>)
1a003a32:	0045      	lsls	r5, r0, #1
1a003a34:	182a      	adds	r2, r5, r0
1a003a36:	0093      	lsls	r3, r2, #2
1a003a38:	18e6      	adds	r6, r4, r3
1a003a3a:	58e7      	ldr	r7, [r4, r3]
1a003a3c:	4638      	mov	r0, r7
1a003a3e:	f7ff fda1 	bl	1a003584 <Chip_UART_Init>
   // Set Baud rate
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a003a42:	4649      	mov	r1, r9
1a003a44:	4638      	mov	r0, r7
1a003a46:	f7ff fdc7 	bl	1a0035d8 <Chip_UART_SetBaud>
	pUART->FCR = fcr;
1a003a4a:	2307      	movs	r3, #7
1a003a4c:	60bb      	str	r3, [r7, #8]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a003a4e:	683b      	ldr	r3, [r7, #0]
    pUART->TER2 = UART_TER2_TXEN;
1a003a50:	2301      	movs	r3, #1
1a003a52:	65fb      	str	r3, [r7, #92]	; 0x5c
   
   // Enable UART Transmission
   Chip_UART_TXEnable( lpcUarts[uart].uartAddr );
   
   // Configure SCU UARTn_TXD pin
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a003a54:	7930      	ldrb	r0, [r6, #4]
1a003a56:	7973      	ldrb	r3, [r6, #5]
1a003a58:	79b2      	ldrb	r2, [r6, #6]
1a003a5a:	f042 0218 	orr.w	r2, r2, #24
1a003a5e:	490f      	ldr	r1, [pc, #60]	; (1a003a9c <uartInit+0x74>)
1a003a60:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a003a64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].txPin.lpcScuPin,
                    MD_PDN,
                    lpcUarts[uart].txPin.lpcScuFunc );
                    
   // Configure SCU UARTn_RXD pin
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a003a68:	79f0      	ldrb	r0, [r6, #7]
1a003a6a:	7a33      	ldrb	r3, [r6, #8]
1a003a6c:	7a72      	ldrb	r2, [r6, #9]
1a003a6e:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a003a72:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a003a76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].rxPin.lpcScuPin,
                    MD_PLN | MD_EZI | MD_ZI,
                    lpcUarts[uart].rxPin.lpcScuFunc );

   // Specific configurations for RS485
   if( uart == UART_485 ) {
1a003a7a:	f1b8 0f01 	cmp.w	r8, #1
1a003a7e:	d001      	beq.n	1a003a84 <uartInit+0x5c>
      Chip_SCU_PinMux( lpcUart485DirPin.lpcScuPort,
                       lpcUart485DirPin.lpcScuPin,
                       MD_PDN,
                       lpcUart485DirPin.lpcScuFunc );
   }
}
1a003a80:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a003a84:	4a06      	ldr	r2, [pc, #24]	; (1a003aa0 <uartInit+0x78>)
1a003a86:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a003a88:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a003a8c:	64d3      	str	r3, [r2, #76]	; 0x4c
1a003a8e:	221a      	movs	r2, #26
1a003a90:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
1a003a94:	e7f4      	b.n	1a003a80 <uartInit+0x58>
1a003a96:	bf00      	nop
1a003a98:	1a005ac0 	.word	0x1a005ac0
1a003a9c:	40086000 	.word	0x40086000
1a003aa0:	40081000 	.word	0x40081000

1a003aa4 <uartWriteByte>:
   return retVal;
}

// Blocking Write 1 byte to TX FIFO
void uartWriteByte( uartMap_t uart, const uint8_t value )
{
1a003aa4:	b538      	push	{r3, r4, r5, lr}
1a003aa6:	4604      	mov	r4, r0
1a003aa8:	460d      	mov	r5, r1
   // Wait for space in FIFO (blocking)
   while( uartTxReady( uart ) == FALSE );
1a003aaa:	4620      	mov	r0, r4
1a003aac:	f7ff ffa6 	bl	1a0039fc <uartTxReady>
1a003ab0:	2800      	cmp	r0, #0
1a003ab2:	d0fa      	beq.n	1a003aaa <uartWriteByte+0x6>
   // Send byte
   uartTxWrite( uart, value );
1a003ab4:	4629      	mov	r1, r5
1a003ab6:	4620      	mov	r0, r4
1a003ab8:	f7ff ffac 	bl	1a003a14 <uartTxWrite>
}
1a003abc:	bd38      	pop	{r3, r4, r5, pc}

1a003abe <uartWriteString>:

// Blocking Send a string
void uartWriteString( uartMap_t uart, const char* str )
{
1a003abe:	b538      	push	{r3, r4, r5, lr}
1a003ac0:	4605      	mov	r5, r0
1a003ac2:	460c      	mov	r4, r1
   while( *str != 0 ) {
1a003ac4:	7821      	ldrb	r1, [r4, #0]
1a003ac6:	b121      	cbz	r1, 1a003ad2 <uartWriteString+0x14>
      uartWriteByte( uart, (uint8_t)*str );
1a003ac8:	4628      	mov	r0, r5
1a003aca:	f7ff ffeb 	bl	1a003aa4 <uartWriteByte>
      str++;
1a003ace:	3401      	adds	r4, #1
1a003ad0:	e7f8      	b.n	1a003ac4 <uartWriteString+0x6>
   }
}
1a003ad2:	bd38      	pop	{r3, r4, r5, pc}

1a003ad4 <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a003ad4:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a003ad6:	4b04      	ldr	r3, [pc, #16]	; (1a003ae8 <USB0_IRQHandler+0x14>)
1a003ad8:	681b      	ldr	r3, [r3, #0]
1a003ada:	681b      	ldr	r3, [r3, #0]
1a003adc:	68db      	ldr	r3, [r3, #12]
1a003ade:	4a03      	ldr	r2, [pc, #12]	; (1a003aec <USB0_IRQHandler+0x18>)
1a003ae0:	6810      	ldr	r0, [r2, #0]
1a003ae2:	4798      	blx	r3
}
1a003ae4:	bd08      	pop	{r3, pc}
1a003ae6:	bf00      	nop
1a003ae8:	100022c4 	.word	0x100022c4
1a003aec:	1000224c 	.word	0x1000224c

1a003af0 <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a003af0:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a003af2:	f7ff fa61 	bl	1a002fb8 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a003af6:	4b18      	ldr	r3, [pc, #96]	; (1a003b58 <boardInit+0x68>)
1a003af8:	6818      	ldr	r0, [r3, #0]
1a003afa:	f7ff fe17 	bl	1a00372c <cyclesCounterInit>
      //#error CIAA-NXP

   #elif BOARD==edu_ciaa_nxp

      // Inicializar GPIOs
      gpioInit( 0, GPIO_ENABLE );
1a003afe:	2105      	movs	r1, #5
1a003b00:	2000      	movs	r0, #0
1a003b02:	f7ff fe3b 	bl	1a00377c <gpioInit>

      // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
      gpioInit( TEC1, GPIO_INPUT );
1a003b06:	2100      	movs	r1, #0
1a003b08:	2024      	movs	r0, #36	; 0x24
1a003b0a:	f7ff fe37 	bl	1a00377c <gpioInit>
      gpioInit( TEC2, GPIO_INPUT );
1a003b0e:	2100      	movs	r1, #0
1a003b10:	2025      	movs	r0, #37	; 0x25
1a003b12:	f7ff fe33 	bl	1a00377c <gpioInit>
      gpioInit( TEC3, GPIO_INPUT );
1a003b16:	2100      	movs	r1, #0
1a003b18:	2026      	movs	r0, #38	; 0x26
1a003b1a:	f7ff fe2f 	bl	1a00377c <gpioInit>
      gpioInit( TEC4, GPIO_INPUT );
1a003b1e:	2100      	movs	r1, #0
1a003b20:	2027      	movs	r0, #39	; 0x27
1a003b22:	f7ff fe2b 	bl	1a00377c <gpioInit>

      // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
      gpioInit( LEDR, GPIO_OUTPUT );
1a003b26:	2101      	movs	r1, #1
1a003b28:	2028      	movs	r0, #40	; 0x28
1a003b2a:	f7ff fe27 	bl	1a00377c <gpioInit>
      gpioInit( LEDG, GPIO_OUTPUT );
1a003b2e:	2101      	movs	r1, #1
1a003b30:	2029      	movs	r0, #41	; 0x29
1a003b32:	f7ff fe23 	bl	1a00377c <gpioInit>
      gpioInit( LEDB, GPIO_OUTPUT );
1a003b36:	2101      	movs	r1, #1
1a003b38:	202a      	movs	r0, #42	; 0x2a
1a003b3a:	f7ff fe1f 	bl	1a00377c <gpioInit>
      gpioInit( LED1, GPIO_OUTPUT );
1a003b3e:	2101      	movs	r1, #1
1a003b40:	202b      	movs	r0, #43	; 0x2b
1a003b42:	f7ff fe1b 	bl	1a00377c <gpioInit>
      gpioInit( LED2, GPIO_OUTPUT );
1a003b46:	2101      	movs	r1, #1
1a003b48:	202c      	movs	r0, #44	; 0x2c
1a003b4a:	f7ff fe17 	bl	1a00377c <gpioInit>
      gpioInit( LED3, GPIO_OUTPUT );
1a003b4e:	2101      	movs	r1, #1
1a003b50:	202d      	movs	r0, #45	; 0x2d
1a003b52:	f7ff fe13 	bl	1a00377c <gpioInit>
   #else
      #error BOARD compile variable must be defined

   #endif

}
1a003b56:	bd08      	pop	{r3, pc}
1a003b58:	100022c0 	.word	0x100022c0

1a003b5c <int64ToString>:
/*==================[external functions definition]==========================*/

// C++ version 0.4 char* style "itoa"
// Modified by Eric Pernia.
bool_t int64ToString( int64_t value, char* result, uint8_t base )
{
1a003b5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a003b60:	4614      	mov	r4, r2
1a003b62:	469a      	mov	sl, r3
   // check that the base if valid
   if( base < 2 || base > 36 ) {
1a003b64:	3b02      	subs	r3, #2
1a003b66:	b2db      	uxtb	r3, r3
1a003b68:	2b22      	cmp	r3, #34	; 0x22
1a003b6a:	d803      	bhi.n	1a003b74 <int64ToString+0x18>
1a003b6c:	4606      	mov	r6, r0
1a003b6e:	460f      	mov	r7, r1
      *result = '\0';
      return FALSE;
   }

   char* ptr = result, *ptr1 = result, tmp_char;
1a003b70:	4615      	mov	r5, r2
1a003b72:	e005      	b.n	1a003b80 <int64ToString+0x24>
      *result = '\0';
1a003b74:	2000      	movs	r0, #0
1a003b76:	7010      	strb	r0, [r2, #0]
      return FALSE;
1a003b78:	e02f      	b.n	1a003bda <int64ToString+0x7e>
   int64_t tmp_value;

   do {
      tmp_value = value;
      value /= (int64_t)base;
      *ptr++ = "zyxwvutsrqponmlkjihgfedcba9876543210123456789abcdefghijklmnopqrstuvwxyz" [35 + (tmp_value - value * (int64_t)base)];
1a003b7a:	461d      	mov	r5, r3
      value /= (int64_t)base;
1a003b7c:	4606      	mov	r6, r0
1a003b7e:	460f      	mov	r7, r1
1a003b80:	fa5f f88a 	uxtb.w	r8, sl
1a003b84:	f04f 0900 	mov.w	r9, #0
1a003b88:	4642      	mov	r2, r8
1a003b8a:	464b      	mov	r3, r9
1a003b8c:	4630      	mov	r0, r6
1a003b8e:	4639      	mov	r1, r7
1a003b90:	f000 fa58 	bl	1a004044 <__aeabi_ldivmod>
      *ptr++ = "zyxwvutsrqponmlkjihgfedcba9876543210123456789abcdefghijklmnopqrstuvwxyz" [35 + (tmp_value - value * (int64_t)base)];
1a003b94:	fba8 2300 	umull	r2, r3, r8, r0
1a003b98:	1ab2      	subs	r2, r6, r2
1a003b9a:	3223      	adds	r2, #35	; 0x23
1a003b9c:	462b      	mov	r3, r5
1a003b9e:	f8df c040 	ldr.w	ip, [pc, #64]	; 1a003be0 <int64ToString+0x84>
1a003ba2:	4462      	add	r2, ip
1a003ba4:	7812      	ldrb	r2, [r2, #0]
1a003ba6:	f803 2b01 	strb.w	r2, [r3], #1
   } while ( value );
1a003baa:	ea50 0201 	orrs.w	r2, r0, r1
1a003bae:	d1e4      	bne.n	1a003b7a <int64ToString+0x1e>

   // Apply negative sign
   if (tmp_value < 0) *ptr++ = '-';
1a003bb0:	2e00      	cmp	r6, #0
1a003bb2:	f177 0200 	sbcs.w	r2, r7, #0
1a003bb6:	db03      	blt.n	1a003bc0 <int64ToString+0x64>
   *ptr-- = '\0';
1a003bb8:	2200      	movs	r2, #0
1a003bba:	f803 2901 	strb.w	r2, [r3], #-1
   while(ptr1 < ptr) {
1a003bbe:	e009      	b.n	1a003bd4 <int64ToString+0x78>
   if (tmp_value < 0) *ptr++ = '-';
1a003bc0:	222d      	movs	r2, #45	; 0x2d
1a003bc2:	701a      	strb	r2, [r3, #0]
1a003bc4:	1cab      	adds	r3, r5, #2
1a003bc6:	e7f7      	b.n	1a003bb8 <int64ToString+0x5c>
      tmp_char = *ptr;
1a003bc8:	781a      	ldrb	r2, [r3, #0]
      *ptr--= *ptr1;
1a003bca:	7821      	ldrb	r1, [r4, #0]
1a003bcc:	f803 1901 	strb.w	r1, [r3], #-1
      *ptr1++ = tmp_char;
1a003bd0:	f804 2b01 	strb.w	r2, [r4], #1
   while(ptr1 < ptr) {
1a003bd4:	42a3      	cmp	r3, r4
1a003bd6:	d8f7      	bhi.n	1a003bc8 <int64ToString+0x6c>
   }
   return TRUE;
1a003bd8:	2001      	movs	r0, #1
}
1a003bda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a003bde:	bf00      	nop
1a003be0:	1a005b08 	.word	0x1a005b08

1a003be4 <uint64ToString>:
// C++ version 0.4 char* style "itoa":
// Written by Lukï¿½s Chmela
// Released under GPLv3.
// Modified by Eric Pernia.
bool_t uint64ToString( uint64_t value, char* result, uint8_t base )
{
1a003be4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a003be8:	4615      	mov	r5, r2
1a003bea:	469a      	mov	sl, r3
   // check that the base if valid
   if( base < 2 || base > 36 ) {
1a003bec:	3b02      	subs	r3, #2
1a003bee:	b2db      	uxtb	r3, r3
1a003bf0:	2b22      	cmp	r3, #34	; 0x22
1a003bf2:	d803      	bhi.n	1a003bfc <uint64ToString+0x18>
1a003bf4:	4606      	mov	r6, r0
1a003bf6:	460f      	mov	r7, r1
      *result = '\0';
      return FALSE;
   }

   char* ptr = result, *ptr1 = result, tmp_char;
1a003bf8:	4614      	mov	r4, r2
1a003bfa:	e005      	b.n	1a003c08 <uint64ToString+0x24>
      *result = '\0';
1a003bfc:	2000      	movs	r0, #0
1a003bfe:	7010      	strb	r0, [r2, #0]
      return FALSE;
1a003c00:	e027      	b.n	1a003c52 <uint64ToString+0x6e>
   uint64_t tmp_value;

   do {
      tmp_value = value;
      value /= (uint64_t)base;
      *ptr++ = "zyxwvutsrqponmlkjihgfedcba9876543210123456789abcdefghijklmnopqrstuvwxyz" [35 + (tmp_value - value * (uint64_t)base)];
1a003c02:	461c      	mov	r4, r3
      value /= (uint64_t)base;
1a003c04:	4606      	mov	r6, r0
1a003c06:	460f      	mov	r7, r1
1a003c08:	fa5f f88a 	uxtb.w	r8, sl
1a003c0c:	f04f 0900 	mov.w	r9, #0
1a003c10:	4642      	mov	r2, r8
1a003c12:	464b      	mov	r3, r9
1a003c14:	4630      	mov	r0, r6
1a003c16:	4639      	mov	r1, r7
1a003c18:	f000 fa64 	bl	1a0040e4 <__aeabi_uldivmod>
      *ptr++ = "zyxwvutsrqponmlkjihgfedcba9876543210123456789abcdefghijklmnopqrstuvwxyz" [35 + (tmp_value - value * (uint64_t)base)];
1a003c1c:	fba8 2300 	umull	r2, r3, r8, r0
1a003c20:	1ab2      	subs	r2, r6, r2
1a003c22:	3223      	adds	r2, #35	; 0x23
1a003c24:	4623      	mov	r3, r4
1a003c26:	f8df c030 	ldr.w	ip, [pc, #48]	; 1a003c58 <uint64ToString+0x74>
1a003c2a:	4462      	add	r2, ip
1a003c2c:	7812      	ldrb	r2, [r2, #0]
1a003c2e:	f803 2b01 	strb.w	r2, [r3], #1
   } while ( value );
1a003c32:	454f      	cmp	r7, r9
1a003c34:	bf08      	it	eq
1a003c36:	4546      	cmpeq	r6, r8
1a003c38:	d2e3      	bcs.n	1a003c02 <uint64ToString+0x1e>

   // Apply negative sign
   if (tmp_value < 0) *ptr++ = '-';
   *ptr-- = '\0';
1a003c3a:	2200      	movs	r2, #0
1a003c3c:	701a      	strb	r2, [r3, #0]
   while(ptr1 < ptr) {
1a003c3e:	e005      	b.n	1a003c4c <uint64ToString+0x68>
      tmp_char = *ptr;
1a003c40:	7823      	ldrb	r3, [r4, #0]
      *ptr--= *ptr1;
1a003c42:	782a      	ldrb	r2, [r5, #0]
1a003c44:	f804 2901 	strb.w	r2, [r4], #-1
      *ptr1++ = tmp_char;
1a003c48:	f805 3b01 	strb.w	r3, [r5], #1
   while(ptr1 < ptr) {
1a003c4c:	42ac      	cmp	r4, r5
1a003c4e:	d8f7      	bhi.n	1a003c40 <uint64ToString+0x5c>
   }
   return TRUE;
1a003c50:	2001      	movs	r0, #1
}
1a003c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a003c56:	bf00      	nop
1a003c58:	1a005b08 	.word	0x1a005b08

1a003c5c <printInitUart>:
{
   *printer = uart;
}

void printInitUart( print_t* printer, uartMap_t uart, uint32_t baudRate )
{
1a003c5c:	b508      	push	{r3, lr}
1a003c5e:	460b      	mov	r3, r1
   *printer = uart;
1a003c60:	7001      	strb	r1, [r0, #0]
   uartInit( uart, baudRate );
1a003c62:	4611      	mov	r1, r2
1a003c64:	4618      	mov	r0, r3
1a003c66:	f7ff fedf 	bl	1a003a28 <uartInit>
}
1a003c6a:	bd08      	pop	{r3, pc}

1a003c6c <printString>:
}

// Print String

void printString( print_t printer, const char* string )
{
1a003c6c:	b508      	push	{r3, lr}
   uartWriteString( printer, string );
1a003c6e:	f7ff ff26 	bl	1a003abe <uartWriteString>
}
1a003c72:	bd08      	pop	{r3, pc}

1a003c74 <printEnter>:

void printEnter( print_t printer )
{
1a003c74:	b508      	push	{r3, lr}
   uartWriteString( printer, PRINT_ENTER_STRING );
1a003c76:	4902      	ldr	r1, [pc, #8]	; (1a003c80 <printEnter+0xc>)
1a003c78:	f7ff ff21 	bl	1a003abe <uartWriteString>
}
1a003c7c:	bd08      	pop	{r3, pc}
1a003c7e:	bf00      	nop
1a003c80:	1a00585c 	.word	0x1a00585c

1a003c84 <printIntFormat>:


// Print Integer

void printIntFormat( print_t printer, int64_t number, numberFormat_t format )
{
1a003c84:	b510      	push	{r4, lr}
1a003c86:	b092      	sub	sp, #72	; 0x48
1a003c88:	4604      	mov	r4, r0
1a003c8a:	4610      	mov	r0, r2
1a003c8c:	4619      	mov	r1, r3

   char strNumber[65];

   if( int64ToString( number, strNumber, format ) ) {
1a003c8e:	f89d 3050 	ldrb.w	r3, [sp, #80]	; 0x50
1a003c92:	aa01      	add	r2, sp, #4
1a003c94:	f7ff ff62 	bl	1a003b5c <int64ToString>
1a003c98:	b908      	cbnz	r0, 1a003c9e <printIntFormat+0x1a>
      uartWriteString( printer, strNumber );
   }
}
1a003c9a:	b012      	add	sp, #72	; 0x48
1a003c9c:	bd10      	pop	{r4, pc}
      uartWriteString( printer, strNumber );
1a003c9e:	a901      	add	r1, sp, #4
1a003ca0:	4620      	mov	r0, r4
1a003ca2:	f7ff ff0c 	bl	1a003abe <uartWriteString>
}
1a003ca6:	e7f8      	b.n	1a003c9a <printIntFormat+0x16>

1a003ca8 <printUIntFormat>:

void printUIntFormat( print_t printer, uint64_t number, numberFormat_t format )
{
1a003ca8:	b510      	push	{r4, lr}
1a003caa:	b092      	sub	sp, #72	; 0x48
1a003cac:	4604      	mov	r4, r0
1a003cae:	4610      	mov	r0, r2
1a003cb0:	4619      	mov	r1, r3

   char strNumber[65];

   if( uint64ToString( number, strNumber, format ) ) {
1a003cb2:	f89d 3050 	ldrb.w	r3, [sp, #80]	; 0x50
1a003cb6:	aa01      	add	r2, sp, #4
1a003cb8:	f7ff ff94 	bl	1a003be4 <uint64ToString>
1a003cbc:	b908      	cbnz	r0, 1a003cc2 <printUIntFormat+0x1a>
      uartWriteString( printer, strNumber );
   }
}
1a003cbe:	b012      	add	sp, #72	; 0x48
1a003cc0:	bd10      	pop	{r4, pc}
      uartWriteString( printer, strNumber );
1a003cc2:	a901      	add	r1, sp, #4
1a003cc4:	4620      	mov	r0, r4
1a003cc6:	f7ff fefa 	bl	1a003abe <uartWriteString>
}
1a003cca:	e7f8      	b.n	1a003cbe <printUIntFormat+0x16>

1a003ccc <__aeabi_drsub>:
1a003ccc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
1a003cd0:	e002      	b.n	1a003cd8 <__adddf3>
1a003cd2:	bf00      	nop

1a003cd4 <__aeabi_dsub>:
1a003cd4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

1a003cd8 <__adddf3>:
1a003cd8:	b530      	push	{r4, r5, lr}
1a003cda:	ea4f 0441 	mov.w	r4, r1, lsl #1
1a003cde:	ea4f 0543 	mov.w	r5, r3, lsl #1
1a003ce2:	ea94 0f05 	teq	r4, r5
1a003ce6:	bf08      	it	eq
1a003ce8:	ea90 0f02 	teqeq	r0, r2
1a003cec:	bf1f      	itttt	ne
1a003cee:	ea54 0c00 	orrsne.w	ip, r4, r0
1a003cf2:	ea55 0c02 	orrsne.w	ip, r5, r2
1a003cf6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
1a003cfa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
1a003cfe:	f000 80e2 	beq.w	1a003ec6 <__adddf3+0x1ee>
1a003d02:	ea4f 5454 	mov.w	r4, r4, lsr #21
1a003d06:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
1a003d0a:	bfb8      	it	lt
1a003d0c:	426d      	neglt	r5, r5
1a003d0e:	dd0c      	ble.n	1a003d2a <__adddf3+0x52>
1a003d10:	442c      	add	r4, r5
1a003d12:	ea80 0202 	eor.w	r2, r0, r2
1a003d16:	ea81 0303 	eor.w	r3, r1, r3
1a003d1a:	ea82 0000 	eor.w	r0, r2, r0
1a003d1e:	ea83 0101 	eor.w	r1, r3, r1
1a003d22:	ea80 0202 	eor.w	r2, r0, r2
1a003d26:	ea81 0303 	eor.w	r3, r1, r3
1a003d2a:	2d36      	cmp	r5, #54	; 0x36
1a003d2c:	bf88      	it	hi
1a003d2e:	bd30      	pophi	{r4, r5, pc}
1a003d30:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
1a003d34:	ea4f 3101 	mov.w	r1, r1, lsl #12
1a003d38:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
1a003d3c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
1a003d40:	d002      	beq.n	1a003d48 <__adddf3+0x70>
1a003d42:	4240      	negs	r0, r0
1a003d44:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a003d48:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
1a003d4c:	ea4f 3303 	mov.w	r3, r3, lsl #12
1a003d50:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
1a003d54:	d002      	beq.n	1a003d5c <__adddf3+0x84>
1a003d56:	4252      	negs	r2, r2
1a003d58:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
1a003d5c:	ea94 0f05 	teq	r4, r5
1a003d60:	f000 80a7 	beq.w	1a003eb2 <__adddf3+0x1da>
1a003d64:	f1a4 0401 	sub.w	r4, r4, #1
1a003d68:	f1d5 0e20 	rsbs	lr, r5, #32
1a003d6c:	db0d      	blt.n	1a003d8a <__adddf3+0xb2>
1a003d6e:	fa02 fc0e 	lsl.w	ip, r2, lr
1a003d72:	fa22 f205 	lsr.w	r2, r2, r5
1a003d76:	1880      	adds	r0, r0, r2
1a003d78:	f141 0100 	adc.w	r1, r1, #0
1a003d7c:	fa03 f20e 	lsl.w	r2, r3, lr
1a003d80:	1880      	adds	r0, r0, r2
1a003d82:	fa43 f305 	asr.w	r3, r3, r5
1a003d86:	4159      	adcs	r1, r3
1a003d88:	e00e      	b.n	1a003da8 <__adddf3+0xd0>
1a003d8a:	f1a5 0520 	sub.w	r5, r5, #32
1a003d8e:	f10e 0e20 	add.w	lr, lr, #32
1a003d92:	2a01      	cmp	r2, #1
1a003d94:	fa03 fc0e 	lsl.w	ip, r3, lr
1a003d98:	bf28      	it	cs
1a003d9a:	f04c 0c02 	orrcs.w	ip, ip, #2
1a003d9e:	fa43 f305 	asr.w	r3, r3, r5
1a003da2:	18c0      	adds	r0, r0, r3
1a003da4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
1a003da8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1a003dac:	d507      	bpl.n	1a003dbe <__adddf3+0xe6>
1a003dae:	f04f 0e00 	mov.w	lr, #0
1a003db2:	f1dc 0c00 	rsbs	ip, ip, #0
1a003db6:	eb7e 0000 	sbcs.w	r0, lr, r0
1a003dba:	eb6e 0101 	sbc.w	r1, lr, r1
1a003dbe:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
1a003dc2:	d31b      	bcc.n	1a003dfc <__adddf3+0x124>
1a003dc4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
1a003dc8:	d30c      	bcc.n	1a003de4 <__adddf3+0x10c>
1a003dca:	0849      	lsrs	r1, r1, #1
1a003dcc:	ea5f 0030 	movs.w	r0, r0, rrx
1a003dd0:	ea4f 0c3c 	mov.w	ip, ip, rrx
1a003dd4:	f104 0401 	add.w	r4, r4, #1
1a003dd8:	ea4f 5244 	mov.w	r2, r4, lsl #21
1a003ddc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
1a003de0:	f080 809a 	bcs.w	1a003f18 <__adddf3+0x240>
1a003de4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
1a003de8:	bf08      	it	eq
1a003dea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
1a003dee:	f150 0000 	adcs.w	r0, r0, #0
1a003df2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1a003df6:	ea41 0105 	orr.w	r1, r1, r5
1a003dfa:	bd30      	pop	{r4, r5, pc}
1a003dfc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
1a003e00:	4140      	adcs	r0, r0
1a003e02:	eb41 0101 	adc.w	r1, r1, r1
1a003e06:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
1a003e0a:	f1a4 0401 	sub.w	r4, r4, #1
1a003e0e:	d1e9      	bne.n	1a003de4 <__adddf3+0x10c>
1a003e10:	f091 0f00 	teq	r1, #0
1a003e14:	bf04      	itt	eq
1a003e16:	4601      	moveq	r1, r0
1a003e18:	2000      	moveq	r0, #0
1a003e1a:	fab1 f381 	clz	r3, r1
1a003e1e:	bf08      	it	eq
1a003e20:	3320      	addeq	r3, #32
1a003e22:	f1a3 030b 	sub.w	r3, r3, #11
1a003e26:	f1b3 0220 	subs.w	r2, r3, #32
1a003e2a:	da0c      	bge.n	1a003e46 <__adddf3+0x16e>
1a003e2c:	320c      	adds	r2, #12
1a003e2e:	dd08      	ble.n	1a003e42 <__adddf3+0x16a>
1a003e30:	f102 0c14 	add.w	ip, r2, #20
1a003e34:	f1c2 020c 	rsb	r2, r2, #12
1a003e38:	fa01 f00c 	lsl.w	r0, r1, ip
1a003e3c:	fa21 f102 	lsr.w	r1, r1, r2
1a003e40:	e00c      	b.n	1a003e5c <__adddf3+0x184>
1a003e42:	f102 0214 	add.w	r2, r2, #20
1a003e46:	bfd8      	it	le
1a003e48:	f1c2 0c20 	rsble	ip, r2, #32
1a003e4c:	fa01 f102 	lsl.w	r1, r1, r2
1a003e50:	fa20 fc0c 	lsr.w	ip, r0, ip
1a003e54:	bfdc      	itt	le
1a003e56:	ea41 010c 	orrle.w	r1, r1, ip
1a003e5a:	4090      	lslle	r0, r2
1a003e5c:	1ae4      	subs	r4, r4, r3
1a003e5e:	bfa2      	ittt	ge
1a003e60:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
1a003e64:	4329      	orrge	r1, r5
1a003e66:	bd30      	popge	{r4, r5, pc}
1a003e68:	ea6f 0404 	mvn.w	r4, r4
1a003e6c:	3c1f      	subs	r4, #31
1a003e6e:	da1c      	bge.n	1a003eaa <__adddf3+0x1d2>
1a003e70:	340c      	adds	r4, #12
1a003e72:	dc0e      	bgt.n	1a003e92 <__adddf3+0x1ba>
1a003e74:	f104 0414 	add.w	r4, r4, #20
1a003e78:	f1c4 0220 	rsb	r2, r4, #32
1a003e7c:	fa20 f004 	lsr.w	r0, r0, r4
1a003e80:	fa01 f302 	lsl.w	r3, r1, r2
1a003e84:	ea40 0003 	orr.w	r0, r0, r3
1a003e88:	fa21 f304 	lsr.w	r3, r1, r4
1a003e8c:	ea45 0103 	orr.w	r1, r5, r3
1a003e90:	bd30      	pop	{r4, r5, pc}
1a003e92:	f1c4 040c 	rsb	r4, r4, #12
1a003e96:	f1c4 0220 	rsb	r2, r4, #32
1a003e9a:	fa20 f002 	lsr.w	r0, r0, r2
1a003e9e:	fa01 f304 	lsl.w	r3, r1, r4
1a003ea2:	ea40 0003 	orr.w	r0, r0, r3
1a003ea6:	4629      	mov	r1, r5
1a003ea8:	bd30      	pop	{r4, r5, pc}
1a003eaa:	fa21 f004 	lsr.w	r0, r1, r4
1a003eae:	4629      	mov	r1, r5
1a003eb0:	bd30      	pop	{r4, r5, pc}
1a003eb2:	f094 0f00 	teq	r4, #0
1a003eb6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
1a003eba:	bf06      	itte	eq
1a003ebc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
1a003ec0:	3401      	addeq	r4, #1
1a003ec2:	3d01      	subne	r5, #1
1a003ec4:	e74e      	b.n	1a003d64 <__adddf3+0x8c>
1a003ec6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
1a003eca:	bf18      	it	ne
1a003ecc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
1a003ed0:	d029      	beq.n	1a003f26 <__adddf3+0x24e>
1a003ed2:	ea94 0f05 	teq	r4, r5
1a003ed6:	bf08      	it	eq
1a003ed8:	ea90 0f02 	teqeq	r0, r2
1a003edc:	d005      	beq.n	1a003eea <__adddf3+0x212>
1a003ede:	ea54 0c00 	orrs.w	ip, r4, r0
1a003ee2:	bf04      	itt	eq
1a003ee4:	4619      	moveq	r1, r3
1a003ee6:	4610      	moveq	r0, r2
1a003ee8:	bd30      	pop	{r4, r5, pc}
1a003eea:	ea91 0f03 	teq	r1, r3
1a003eee:	bf1e      	ittt	ne
1a003ef0:	2100      	movne	r1, #0
1a003ef2:	2000      	movne	r0, #0
1a003ef4:	bd30      	popne	{r4, r5, pc}
1a003ef6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
1a003efa:	d105      	bne.n	1a003f08 <__adddf3+0x230>
1a003efc:	0040      	lsls	r0, r0, #1
1a003efe:	4149      	adcs	r1, r1
1a003f00:	bf28      	it	cs
1a003f02:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
1a003f06:	bd30      	pop	{r4, r5, pc}
1a003f08:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
1a003f0c:	bf3c      	itt	cc
1a003f0e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
1a003f12:	bd30      	popcc	{r4, r5, pc}
1a003f14:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1a003f18:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
1a003f1c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a003f20:	f04f 0000 	mov.w	r0, #0
1a003f24:	bd30      	pop	{r4, r5, pc}
1a003f26:	ea7f 5c64 	mvns.w	ip, r4, asr #21
1a003f2a:	bf1a      	itte	ne
1a003f2c:	4619      	movne	r1, r3
1a003f2e:	4610      	movne	r0, r2
1a003f30:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
1a003f34:	bf1c      	itt	ne
1a003f36:	460b      	movne	r3, r1
1a003f38:	4602      	movne	r2, r0
1a003f3a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
1a003f3e:	bf06      	itte	eq
1a003f40:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
1a003f44:	ea91 0f03 	teqeq	r1, r3
1a003f48:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
1a003f4c:	bd30      	pop	{r4, r5, pc}
1a003f4e:	bf00      	nop

1a003f50 <__aeabi_ui2d>:
1a003f50:	f090 0f00 	teq	r0, #0
1a003f54:	bf04      	itt	eq
1a003f56:	2100      	moveq	r1, #0
1a003f58:	4770      	bxeq	lr
1a003f5a:	b530      	push	{r4, r5, lr}
1a003f5c:	f44f 6480 	mov.w	r4, #1024	; 0x400
1a003f60:	f104 0432 	add.w	r4, r4, #50	; 0x32
1a003f64:	f04f 0500 	mov.w	r5, #0
1a003f68:	f04f 0100 	mov.w	r1, #0
1a003f6c:	e750      	b.n	1a003e10 <__adddf3+0x138>
1a003f6e:	bf00      	nop

1a003f70 <__aeabi_i2d>:
1a003f70:	f090 0f00 	teq	r0, #0
1a003f74:	bf04      	itt	eq
1a003f76:	2100      	moveq	r1, #0
1a003f78:	4770      	bxeq	lr
1a003f7a:	b530      	push	{r4, r5, lr}
1a003f7c:	f44f 6480 	mov.w	r4, #1024	; 0x400
1a003f80:	f104 0432 	add.w	r4, r4, #50	; 0x32
1a003f84:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
1a003f88:	bf48      	it	mi
1a003f8a:	4240      	negmi	r0, r0
1a003f8c:	f04f 0100 	mov.w	r1, #0
1a003f90:	e73e      	b.n	1a003e10 <__adddf3+0x138>
1a003f92:	bf00      	nop

1a003f94 <__aeabi_f2d>:
1a003f94:	0042      	lsls	r2, r0, #1
1a003f96:	ea4f 01e2 	mov.w	r1, r2, asr #3
1a003f9a:	ea4f 0131 	mov.w	r1, r1, rrx
1a003f9e:	ea4f 7002 	mov.w	r0, r2, lsl #28
1a003fa2:	bf1f      	itttt	ne
1a003fa4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
1a003fa8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
1a003fac:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
1a003fb0:	4770      	bxne	lr
1a003fb2:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
1a003fb6:	bf08      	it	eq
1a003fb8:	4770      	bxeq	lr
1a003fba:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
1a003fbe:	bf04      	itt	eq
1a003fc0:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
1a003fc4:	4770      	bxeq	lr
1a003fc6:	b530      	push	{r4, r5, lr}
1a003fc8:	f44f 7460 	mov.w	r4, #896	; 0x380
1a003fcc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1a003fd0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
1a003fd4:	e71c      	b.n	1a003e10 <__adddf3+0x138>
1a003fd6:	bf00      	nop

1a003fd8 <__aeabi_ul2d>:
1a003fd8:	ea50 0201 	orrs.w	r2, r0, r1
1a003fdc:	bf08      	it	eq
1a003fde:	4770      	bxeq	lr
1a003fe0:	b530      	push	{r4, r5, lr}
1a003fe2:	f04f 0500 	mov.w	r5, #0
1a003fe6:	e00a      	b.n	1a003ffe <__aeabi_l2d+0x16>

1a003fe8 <__aeabi_l2d>:
1a003fe8:	ea50 0201 	orrs.w	r2, r0, r1
1a003fec:	bf08      	it	eq
1a003fee:	4770      	bxeq	lr
1a003ff0:	b530      	push	{r4, r5, lr}
1a003ff2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
1a003ff6:	d502      	bpl.n	1a003ffe <__aeabi_l2d+0x16>
1a003ff8:	4240      	negs	r0, r0
1a003ffa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a003ffe:	f44f 6480 	mov.w	r4, #1024	; 0x400
1a004002:	f104 0432 	add.w	r4, r4, #50	; 0x32
1a004006:	ea5f 5c91 	movs.w	ip, r1, lsr #22
1a00400a:	f43f aed8 	beq.w	1a003dbe <__adddf3+0xe6>
1a00400e:	f04f 0203 	mov.w	r2, #3
1a004012:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
1a004016:	bf18      	it	ne
1a004018:	3203      	addne	r2, #3
1a00401a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
1a00401e:	bf18      	it	ne
1a004020:	3203      	addne	r2, #3
1a004022:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
1a004026:	f1c2 0320 	rsb	r3, r2, #32
1a00402a:	fa00 fc03 	lsl.w	ip, r0, r3
1a00402e:	fa20 f002 	lsr.w	r0, r0, r2
1a004032:	fa01 fe03 	lsl.w	lr, r1, r3
1a004036:	ea40 000e 	orr.w	r0, r0, lr
1a00403a:	fa21 f102 	lsr.w	r1, r1, r2
1a00403e:	4414      	add	r4, r2
1a004040:	e6bd      	b.n	1a003dbe <__adddf3+0xe6>
1a004042:	bf00      	nop

1a004044 <__aeabi_ldivmod>:
1a004044:	b97b      	cbnz	r3, 1a004066 <__aeabi_ldivmod+0x22>
1a004046:	b972      	cbnz	r2, 1a004066 <__aeabi_ldivmod+0x22>
1a004048:	2900      	cmp	r1, #0
1a00404a:	bfbe      	ittt	lt
1a00404c:	2000      	movlt	r0, #0
1a00404e:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
1a004052:	e006      	blt.n	1a004062 <__aeabi_ldivmod+0x1e>
1a004054:	bf08      	it	eq
1a004056:	2800      	cmpeq	r0, #0
1a004058:	bf1c      	itt	ne
1a00405a:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
1a00405e:	f04f 30ff 	movne.w	r0, #4294967295
1a004062:	f000 b9bf 	b.w	1a0043e4 <__aeabi_idiv0>
1a004066:	f1ad 0c08 	sub.w	ip, sp, #8
1a00406a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a00406e:	2900      	cmp	r1, #0
1a004070:	db09      	blt.n	1a004086 <__aeabi_ldivmod+0x42>
1a004072:	2b00      	cmp	r3, #0
1a004074:	db1a      	blt.n	1a0040ac <__aeabi_ldivmod+0x68>
1a004076:	f000 f84d 	bl	1a004114 <__udivmoddi4>
1a00407a:	f8dd e004 	ldr.w	lr, [sp, #4]
1a00407e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a004082:	b004      	add	sp, #16
1a004084:	4770      	bx	lr
1a004086:	4240      	negs	r0, r0
1a004088:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a00408c:	2b00      	cmp	r3, #0
1a00408e:	db1b      	blt.n	1a0040c8 <__aeabi_ldivmod+0x84>
1a004090:	f000 f840 	bl	1a004114 <__udivmoddi4>
1a004094:	f8dd e004 	ldr.w	lr, [sp, #4]
1a004098:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a00409c:	b004      	add	sp, #16
1a00409e:	4240      	negs	r0, r0
1a0040a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a0040a4:	4252      	negs	r2, r2
1a0040a6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
1a0040aa:	4770      	bx	lr
1a0040ac:	4252      	negs	r2, r2
1a0040ae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
1a0040b2:	f000 f82f 	bl	1a004114 <__udivmoddi4>
1a0040b6:	f8dd e004 	ldr.w	lr, [sp, #4]
1a0040ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a0040be:	b004      	add	sp, #16
1a0040c0:	4240      	negs	r0, r0
1a0040c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a0040c6:	4770      	bx	lr
1a0040c8:	4252      	negs	r2, r2
1a0040ca:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
1a0040ce:	f000 f821 	bl	1a004114 <__udivmoddi4>
1a0040d2:	f8dd e004 	ldr.w	lr, [sp, #4]
1a0040d6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a0040da:	b004      	add	sp, #16
1a0040dc:	4252      	negs	r2, r2
1a0040de:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
1a0040e2:	4770      	bx	lr

1a0040e4 <__aeabi_uldivmod>:
1a0040e4:	b953      	cbnz	r3, 1a0040fc <__aeabi_uldivmod+0x18>
1a0040e6:	b94a      	cbnz	r2, 1a0040fc <__aeabi_uldivmod+0x18>
1a0040e8:	2900      	cmp	r1, #0
1a0040ea:	bf08      	it	eq
1a0040ec:	2800      	cmpeq	r0, #0
1a0040ee:	bf1c      	itt	ne
1a0040f0:	f04f 31ff 	movne.w	r1, #4294967295
1a0040f4:	f04f 30ff 	movne.w	r0, #4294967295
1a0040f8:	f000 b974 	b.w	1a0043e4 <__aeabi_idiv0>
1a0040fc:	f1ad 0c08 	sub.w	ip, sp, #8
1a004100:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a004104:	f000 f806 	bl	1a004114 <__udivmoddi4>
1a004108:	f8dd e004 	ldr.w	lr, [sp, #4]
1a00410c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a004110:	b004      	add	sp, #16
1a004112:	4770      	bx	lr

1a004114 <__udivmoddi4>:
1a004114:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a004118:	9e08      	ldr	r6, [sp, #32]
1a00411a:	4604      	mov	r4, r0
1a00411c:	4688      	mov	r8, r1
1a00411e:	2b00      	cmp	r3, #0
1a004120:	f040 8085 	bne.w	1a00422e <__udivmoddi4+0x11a>
1a004124:	428a      	cmp	r2, r1
1a004126:	4615      	mov	r5, r2
1a004128:	d948      	bls.n	1a0041bc <__udivmoddi4+0xa8>
1a00412a:	fab2 f282 	clz	r2, r2
1a00412e:	b14a      	cbz	r2, 1a004144 <__udivmoddi4+0x30>
1a004130:	f1c2 0720 	rsb	r7, r2, #32
1a004134:	fa01 f302 	lsl.w	r3, r1, r2
1a004138:	fa20 f707 	lsr.w	r7, r0, r7
1a00413c:	4095      	lsls	r5, r2
1a00413e:	ea47 0803 	orr.w	r8, r7, r3
1a004142:	4094      	lsls	r4, r2
1a004144:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a004148:	0c23      	lsrs	r3, r4, #16
1a00414a:	fbb8 f7fe 	udiv	r7, r8, lr
1a00414e:	fa1f fc85 	uxth.w	ip, r5
1a004152:	fb0e 8817 	mls	r8, lr, r7, r8
1a004156:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a00415a:	fb07 f10c 	mul.w	r1, r7, ip
1a00415e:	4299      	cmp	r1, r3
1a004160:	d909      	bls.n	1a004176 <__udivmoddi4+0x62>
1a004162:	18eb      	adds	r3, r5, r3
1a004164:	f107 30ff 	add.w	r0, r7, #4294967295
1a004168:	f080 80e3 	bcs.w	1a004332 <__udivmoddi4+0x21e>
1a00416c:	4299      	cmp	r1, r3
1a00416e:	f240 80e0 	bls.w	1a004332 <__udivmoddi4+0x21e>
1a004172:	3f02      	subs	r7, #2
1a004174:	442b      	add	r3, r5
1a004176:	1a5b      	subs	r3, r3, r1
1a004178:	b2a4      	uxth	r4, r4
1a00417a:	fbb3 f0fe 	udiv	r0, r3, lr
1a00417e:	fb0e 3310 	mls	r3, lr, r0, r3
1a004182:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a004186:	fb00 fc0c 	mul.w	ip, r0, ip
1a00418a:	45a4      	cmp	ip, r4
1a00418c:	d909      	bls.n	1a0041a2 <__udivmoddi4+0x8e>
1a00418e:	192c      	adds	r4, r5, r4
1a004190:	f100 33ff 	add.w	r3, r0, #4294967295
1a004194:	f080 80cb 	bcs.w	1a00432e <__udivmoddi4+0x21a>
1a004198:	45a4      	cmp	ip, r4
1a00419a:	f240 80c8 	bls.w	1a00432e <__udivmoddi4+0x21a>
1a00419e:	3802      	subs	r0, #2
1a0041a0:	442c      	add	r4, r5
1a0041a2:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a0041a6:	eba4 040c 	sub.w	r4, r4, ip
1a0041aa:	2700      	movs	r7, #0
1a0041ac:	b11e      	cbz	r6, 1a0041b6 <__udivmoddi4+0xa2>
1a0041ae:	40d4      	lsrs	r4, r2
1a0041b0:	2300      	movs	r3, #0
1a0041b2:	e9c6 4300 	strd	r4, r3, [r6]
1a0041b6:	4639      	mov	r1, r7
1a0041b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0041bc:	2a00      	cmp	r2, #0
1a0041be:	d053      	beq.n	1a004268 <__udivmoddi4+0x154>
1a0041c0:	fab2 f282 	clz	r2, r2
1a0041c4:	2a00      	cmp	r2, #0
1a0041c6:	f040 80b6 	bne.w	1a004336 <__udivmoddi4+0x222>
1a0041ca:	1b49      	subs	r1, r1, r5
1a0041cc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0041d0:	fa1f f885 	uxth.w	r8, r5
1a0041d4:	2701      	movs	r7, #1
1a0041d6:	fbb1 fcfe 	udiv	ip, r1, lr
1a0041da:	0c23      	lsrs	r3, r4, #16
1a0041dc:	fb0e 111c 	mls	r1, lr, ip, r1
1a0041e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a0041e4:	fb08 f10c 	mul.w	r1, r8, ip
1a0041e8:	4299      	cmp	r1, r3
1a0041ea:	d907      	bls.n	1a0041fc <__udivmoddi4+0xe8>
1a0041ec:	18eb      	adds	r3, r5, r3
1a0041ee:	f10c 30ff 	add.w	r0, ip, #4294967295
1a0041f2:	d202      	bcs.n	1a0041fa <__udivmoddi4+0xe6>
1a0041f4:	4299      	cmp	r1, r3
1a0041f6:	f200 80ec 	bhi.w	1a0043d2 <__udivmoddi4+0x2be>
1a0041fa:	4684      	mov	ip, r0
1a0041fc:	1a59      	subs	r1, r3, r1
1a0041fe:	b2a3      	uxth	r3, r4
1a004200:	fbb1 f0fe 	udiv	r0, r1, lr
1a004204:	fb0e 1410 	mls	r4, lr, r0, r1
1a004208:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a00420c:	fb08 f800 	mul.w	r8, r8, r0
1a004210:	45a0      	cmp	r8, r4
1a004212:	d907      	bls.n	1a004224 <__udivmoddi4+0x110>
1a004214:	192c      	adds	r4, r5, r4
1a004216:	f100 33ff 	add.w	r3, r0, #4294967295
1a00421a:	d202      	bcs.n	1a004222 <__udivmoddi4+0x10e>
1a00421c:	45a0      	cmp	r8, r4
1a00421e:	f200 80dc 	bhi.w	1a0043da <__udivmoddi4+0x2c6>
1a004222:	4618      	mov	r0, r3
1a004224:	eba4 0408 	sub.w	r4, r4, r8
1a004228:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a00422c:	e7be      	b.n	1a0041ac <__udivmoddi4+0x98>
1a00422e:	428b      	cmp	r3, r1
1a004230:	d908      	bls.n	1a004244 <__udivmoddi4+0x130>
1a004232:	2e00      	cmp	r6, #0
1a004234:	d078      	beq.n	1a004328 <__udivmoddi4+0x214>
1a004236:	2700      	movs	r7, #0
1a004238:	e9c6 0100 	strd	r0, r1, [r6]
1a00423c:	4638      	mov	r0, r7
1a00423e:	4639      	mov	r1, r7
1a004240:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a004244:	fab3 f783 	clz	r7, r3
1a004248:	b97f      	cbnz	r7, 1a00426a <__udivmoddi4+0x156>
1a00424a:	428b      	cmp	r3, r1
1a00424c:	d302      	bcc.n	1a004254 <__udivmoddi4+0x140>
1a00424e:	4282      	cmp	r2, r0
1a004250:	f200 80bd 	bhi.w	1a0043ce <__udivmoddi4+0x2ba>
1a004254:	1a84      	subs	r4, r0, r2
1a004256:	eb61 0303 	sbc.w	r3, r1, r3
1a00425a:	2001      	movs	r0, #1
1a00425c:	4698      	mov	r8, r3
1a00425e:	2e00      	cmp	r6, #0
1a004260:	d0a9      	beq.n	1a0041b6 <__udivmoddi4+0xa2>
1a004262:	e9c6 4800 	strd	r4, r8, [r6]
1a004266:	e7a6      	b.n	1a0041b6 <__udivmoddi4+0xa2>
1a004268:	deff      	udf	#255	; 0xff
1a00426a:	f1c7 0520 	rsb	r5, r7, #32
1a00426e:	40bb      	lsls	r3, r7
1a004270:	fa22 fc05 	lsr.w	ip, r2, r5
1a004274:	ea4c 0c03 	orr.w	ip, ip, r3
1a004278:	fa01 f407 	lsl.w	r4, r1, r7
1a00427c:	fa20 f805 	lsr.w	r8, r0, r5
1a004280:	fa21 f305 	lsr.w	r3, r1, r5
1a004284:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
1a004288:	ea48 0404 	orr.w	r4, r8, r4
1a00428c:	fbb3 f9fe 	udiv	r9, r3, lr
1a004290:	0c21      	lsrs	r1, r4, #16
1a004292:	fb0e 3319 	mls	r3, lr, r9, r3
1a004296:	fa1f f88c 	uxth.w	r8, ip
1a00429a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a00429e:	fb09 fa08 	mul.w	sl, r9, r8
1a0042a2:	459a      	cmp	sl, r3
1a0042a4:	fa02 f207 	lsl.w	r2, r2, r7
1a0042a8:	fa00 f107 	lsl.w	r1, r0, r7
1a0042ac:	d90b      	bls.n	1a0042c6 <__udivmoddi4+0x1b2>
1a0042ae:	eb1c 0303 	adds.w	r3, ip, r3
1a0042b2:	f109 30ff 	add.w	r0, r9, #4294967295
1a0042b6:	f080 8088 	bcs.w	1a0043ca <__udivmoddi4+0x2b6>
1a0042ba:	459a      	cmp	sl, r3
1a0042bc:	f240 8085 	bls.w	1a0043ca <__udivmoddi4+0x2b6>
1a0042c0:	f1a9 0902 	sub.w	r9, r9, #2
1a0042c4:	4463      	add	r3, ip
1a0042c6:	eba3 030a 	sub.w	r3, r3, sl
1a0042ca:	b2a4      	uxth	r4, r4
1a0042cc:	fbb3 f0fe 	udiv	r0, r3, lr
1a0042d0:	fb0e 3310 	mls	r3, lr, r0, r3
1a0042d4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a0042d8:	fb00 f808 	mul.w	r8, r0, r8
1a0042dc:	45a0      	cmp	r8, r4
1a0042de:	d908      	bls.n	1a0042f2 <__udivmoddi4+0x1de>
1a0042e0:	eb1c 0404 	adds.w	r4, ip, r4
1a0042e4:	f100 33ff 	add.w	r3, r0, #4294967295
1a0042e8:	d26b      	bcs.n	1a0043c2 <__udivmoddi4+0x2ae>
1a0042ea:	45a0      	cmp	r8, r4
1a0042ec:	d969      	bls.n	1a0043c2 <__udivmoddi4+0x2ae>
1a0042ee:	3802      	subs	r0, #2
1a0042f0:	4464      	add	r4, ip
1a0042f2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a0042f6:	eba4 0408 	sub.w	r4, r4, r8
1a0042fa:	fba0 8902 	umull	r8, r9, r0, r2
1a0042fe:	454c      	cmp	r4, r9
1a004300:	46c6      	mov	lr, r8
1a004302:	464b      	mov	r3, r9
1a004304:	d354      	bcc.n	1a0043b0 <__udivmoddi4+0x29c>
1a004306:	d051      	beq.n	1a0043ac <__udivmoddi4+0x298>
1a004308:	2e00      	cmp	r6, #0
1a00430a:	d069      	beq.n	1a0043e0 <__udivmoddi4+0x2cc>
1a00430c:	ebb1 020e 	subs.w	r2, r1, lr
1a004310:	eb64 0403 	sbc.w	r4, r4, r3
1a004314:	fa04 f505 	lsl.w	r5, r4, r5
1a004318:	fa22 f307 	lsr.w	r3, r2, r7
1a00431c:	40fc      	lsrs	r4, r7
1a00431e:	431d      	orrs	r5, r3
1a004320:	e9c6 5400 	strd	r5, r4, [r6]
1a004324:	2700      	movs	r7, #0
1a004326:	e746      	b.n	1a0041b6 <__udivmoddi4+0xa2>
1a004328:	4637      	mov	r7, r6
1a00432a:	4630      	mov	r0, r6
1a00432c:	e743      	b.n	1a0041b6 <__udivmoddi4+0xa2>
1a00432e:	4618      	mov	r0, r3
1a004330:	e737      	b.n	1a0041a2 <__udivmoddi4+0x8e>
1a004332:	4607      	mov	r7, r0
1a004334:	e71f      	b.n	1a004176 <__udivmoddi4+0x62>
1a004336:	f1c2 0320 	rsb	r3, r2, #32
1a00433a:	fa20 f703 	lsr.w	r7, r0, r3
1a00433e:	4095      	lsls	r5, r2
1a004340:	fa01 f002 	lsl.w	r0, r1, r2
1a004344:	fa21 f303 	lsr.w	r3, r1, r3
1a004348:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a00434c:	4338      	orrs	r0, r7
1a00434e:	0c01      	lsrs	r1, r0, #16
1a004350:	fbb3 f7fe 	udiv	r7, r3, lr
1a004354:	fa1f f885 	uxth.w	r8, r5
1a004358:	fb0e 3317 	mls	r3, lr, r7, r3
1a00435c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a004360:	fb07 f308 	mul.w	r3, r7, r8
1a004364:	428b      	cmp	r3, r1
1a004366:	fa04 f402 	lsl.w	r4, r4, r2
1a00436a:	d907      	bls.n	1a00437c <__udivmoddi4+0x268>
1a00436c:	1869      	adds	r1, r5, r1
1a00436e:	f107 3cff 	add.w	ip, r7, #4294967295
1a004372:	d228      	bcs.n	1a0043c6 <__udivmoddi4+0x2b2>
1a004374:	428b      	cmp	r3, r1
1a004376:	d926      	bls.n	1a0043c6 <__udivmoddi4+0x2b2>
1a004378:	3f02      	subs	r7, #2
1a00437a:	4429      	add	r1, r5
1a00437c:	1acb      	subs	r3, r1, r3
1a00437e:	b281      	uxth	r1, r0
1a004380:	fbb3 f0fe 	udiv	r0, r3, lr
1a004384:	fb0e 3310 	mls	r3, lr, r0, r3
1a004388:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a00438c:	fb00 f308 	mul.w	r3, r0, r8
1a004390:	428b      	cmp	r3, r1
1a004392:	d907      	bls.n	1a0043a4 <__udivmoddi4+0x290>
1a004394:	1869      	adds	r1, r5, r1
1a004396:	f100 3cff 	add.w	ip, r0, #4294967295
1a00439a:	d210      	bcs.n	1a0043be <__udivmoddi4+0x2aa>
1a00439c:	428b      	cmp	r3, r1
1a00439e:	d90e      	bls.n	1a0043be <__udivmoddi4+0x2aa>
1a0043a0:	3802      	subs	r0, #2
1a0043a2:	4429      	add	r1, r5
1a0043a4:	1ac9      	subs	r1, r1, r3
1a0043a6:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a0043aa:	e714      	b.n	1a0041d6 <__udivmoddi4+0xc2>
1a0043ac:	4541      	cmp	r1, r8
1a0043ae:	d2ab      	bcs.n	1a004308 <__udivmoddi4+0x1f4>
1a0043b0:	ebb8 0e02 	subs.w	lr, r8, r2
1a0043b4:	eb69 020c 	sbc.w	r2, r9, ip
1a0043b8:	3801      	subs	r0, #1
1a0043ba:	4613      	mov	r3, r2
1a0043bc:	e7a4      	b.n	1a004308 <__udivmoddi4+0x1f4>
1a0043be:	4660      	mov	r0, ip
1a0043c0:	e7f0      	b.n	1a0043a4 <__udivmoddi4+0x290>
1a0043c2:	4618      	mov	r0, r3
1a0043c4:	e795      	b.n	1a0042f2 <__udivmoddi4+0x1de>
1a0043c6:	4667      	mov	r7, ip
1a0043c8:	e7d8      	b.n	1a00437c <__udivmoddi4+0x268>
1a0043ca:	4681      	mov	r9, r0
1a0043cc:	e77b      	b.n	1a0042c6 <__udivmoddi4+0x1b2>
1a0043ce:	4638      	mov	r0, r7
1a0043d0:	e745      	b.n	1a00425e <__udivmoddi4+0x14a>
1a0043d2:	f1ac 0c02 	sub.w	ip, ip, #2
1a0043d6:	442b      	add	r3, r5
1a0043d8:	e710      	b.n	1a0041fc <__udivmoddi4+0xe8>
1a0043da:	3802      	subs	r0, #2
1a0043dc:	442c      	add	r4, r5
1a0043de:	e721      	b.n	1a004224 <__udivmoddi4+0x110>
1a0043e0:	4637      	mov	r7, r6
1a0043e2:	e6e8      	b.n	1a0041b6 <__udivmoddi4+0xa2>

1a0043e4 <__aeabi_idiv0>:
1a0043e4:	4770      	bx	lr
1a0043e6:	bf00      	nop

1a0043e8 <__sflush_r>:
1a0043e8:	898a      	ldrh	r2, [r1, #12]
1a0043ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0043ee:	4605      	mov	r5, r0
1a0043f0:	0710      	lsls	r0, r2, #28
1a0043f2:	460c      	mov	r4, r1
1a0043f4:	d458      	bmi.n	1a0044a8 <__sflush_r+0xc0>
1a0043f6:	684b      	ldr	r3, [r1, #4]
1a0043f8:	2b00      	cmp	r3, #0
1a0043fa:	dc05      	bgt.n	1a004408 <__sflush_r+0x20>
1a0043fc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
1a0043fe:	2b00      	cmp	r3, #0
1a004400:	dc02      	bgt.n	1a004408 <__sflush_r+0x20>
1a004402:	2000      	movs	r0, #0
1a004404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a004408:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a00440a:	2e00      	cmp	r6, #0
1a00440c:	d0f9      	beq.n	1a004402 <__sflush_r+0x1a>
1a00440e:	2300      	movs	r3, #0
1a004410:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
1a004414:	682f      	ldr	r7, [r5, #0]
1a004416:	602b      	str	r3, [r5, #0]
1a004418:	d032      	beq.n	1a004480 <__sflush_r+0x98>
1a00441a:	6d60      	ldr	r0, [r4, #84]	; 0x54
1a00441c:	89a3      	ldrh	r3, [r4, #12]
1a00441e:	075a      	lsls	r2, r3, #29
1a004420:	d505      	bpl.n	1a00442e <__sflush_r+0x46>
1a004422:	6863      	ldr	r3, [r4, #4]
1a004424:	1ac0      	subs	r0, r0, r3
1a004426:	6b63      	ldr	r3, [r4, #52]	; 0x34
1a004428:	b10b      	cbz	r3, 1a00442e <__sflush_r+0x46>
1a00442a:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a00442c:	1ac0      	subs	r0, r0, r3
1a00442e:	2300      	movs	r3, #0
1a004430:	4602      	mov	r2, r0
1a004432:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a004434:	6a21      	ldr	r1, [r4, #32]
1a004436:	4628      	mov	r0, r5
1a004438:	47b0      	blx	r6
1a00443a:	1c43      	adds	r3, r0, #1
1a00443c:	89a3      	ldrh	r3, [r4, #12]
1a00443e:	d106      	bne.n	1a00444e <__sflush_r+0x66>
1a004440:	6829      	ldr	r1, [r5, #0]
1a004442:	291d      	cmp	r1, #29
1a004444:	d849      	bhi.n	1a0044da <__sflush_r+0xf2>
1a004446:	4a2a      	ldr	r2, [pc, #168]	; (1a0044f0 <__sflush_r+0x108>)
1a004448:	40ca      	lsrs	r2, r1
1a00444a:	07d6      	lsls	r6, r2, #31
1a00444c:	d545      	bpl.n	1a0044da <__sflush_r+0xf2>
1a00444e:	2200      	movs	r2, #0
1a004450:	6062      	str	r2, [r4, #4]
1a004452:	04d9      	lsls	r1, r3, #19
1a004454:	6922      	ldr	r2, [r4, #16]
1a004456:	6022      	str	r2, [r4, #0]
1a004458:	d504      	bpl.n	1a004464 <__sflush_r+0x7c>
1a00445a:	1c42      	adds	r2, r0, #1
1a00445c:	d101      	bne.n	1a004462 <__sflush_r+0x7a>
1a00445e:	682b      	ldr	r3, [r5, #0]
1a004460:	b903      	cbnz	r3, 1a004464 <__sflush_r+0x7c>
1a004462:	6560      	str	r0, [r4, #84]	; 0x54
1a004464:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a004466:	602f      	str	r7, [r5, #0]
1a004468:	2900      	cmp	r1, #0
1a00446a:	d0ca      	beq.n	1a004402 <__sflush_r+0x1a>
1a00446c:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a004470:	4299      	cmp	r1, r3
1a004472:	d002      	beq.n	1a00447a <__sflush_r+0x92>
1a004474:	4628      	mov	r0, r5
1a004476:	f000 f9ab 	bl	1a0047d0 <_free_r>
1a00447a:	2000      	movs	r0, #0
1a00447c:	6360      	str	r0, [r4, #52]	; 0x34
1a00447e:	e7c1      	b.n	1a004404 <__sflush_r+0x1c>
1a004480:	6a21      	ldr	r1, [r4, #32]
1a004482:	2301      	movs	r3, #1
1a004484:	4628      	mov	r0, r5
1a004486:	47b0      	blx	r6
1a004488:	1c41      	adds	r1, r0, #1
1a00448a:	d1c7      	bne.n	1a00441c <__sflush_r+0x34>
1a00448c:	682b      	ldr	r3, [r5, #0]
1a00448e:	2b00      	cmp	r3, #0
1a004490:	d0c4      	beq.n	1a00441c <__sflush_r+0x34>
1a004492:	2b1d      	cmp	r3, #29
1a004494:	d001      	beq.n	1a00449a <__sflush_r+0xb2>
1a004496:	2b16      	cmp	r3, #22
1a004498:	d101      	bne.n	1a00449e <__sflush_r+0xb6>
1a00449a:	602f      	str	r7, [r5, #0]
1a00449c:	e7b1      	b.n	1a004402 <__sflush_r+0x1a>
1a00449e:	89a3      	ldrh	r3, [r4, #12]
1a0044a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0044a4:	81a3      	strh	r3, [r4, #12]
1a0044a6:	e7ad      	b.n	1a004404 <__sflush_r+0x1c>
1a0044a8:	690f      	ldr	r7, [r1, #16]
1a0044aa:	2f00      	cmp	r7, #0
1a0044ac:	d0a9      	beq.n	1a004402 <__sflush_r+0x1a>
1a0044ae:	0793      	lsls	r3, r2, #30
1a0044b0:	680e      	ldr	r6, [r1, #0]
1a0044b2:	bf08      	it	eq
1a0044b4:	694b      	ldreq	r3, [r1, #20]
1a0044b6:	600f      	str	r7, [r1, #0]
1a0044b8:	bf18      	it	ne
1a0044ba:	2300      	movne	r3, #0
1a0044bc:	eba6 0807 	sub.w	r8, r6, r7
1a0044c0:	608b      	str	r3, [r1, #8]
1a0044c2:	f1b8 0f00 	cmp.w	r8, #0
1a0044c6:	dd9c      	ble.n	1a004402 <__sflush_r+0x1a>
1a0044c8:	4643      	mov	r3, r8
1a0044ca:	463a      	mov	r2, r7
1a0044cc:	6a21      	ldr	r1, [r4, #32]
1a0044ce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1a0044d0:	4628      	mov	r0, r5
1a0044d2:	47b0      	blx	r6
1a0044d4:	2800      	cmp	r0, #0
1a0044d6:	dc06      	bgt.n	1a0044e6 <__sflush_r+0xfe>
1a0044d8:	89a3      	ldrh	r3, [r4, #12]
1a0044da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0044de:	81a3      	strh	r3, [r4, #12]
1a0044e0:	f04f 30ff 	mov.w	r0, #4294967295
1a0044e4:	e78e      	b.n	1a004404 <__sflush_r+0x1c>
1a0044e6:	4407      	add	r7, r0
1a0044e8:	eba8 0800 	sub.w	r8, r8, r0
1a0044ec:	e7e9      	b.n	1a0044c2 <__sflush_r+0xda>
1a0044ee:	bf00      	nop
1a0044f0:	20400001 	.word	0x20400001

1a0044f4 <_fflush_r>:
1a0044f4:	b538      	push	{r3, r4, r5, lr}
1a0044f6:	690b      	ldr	r3, [r1, #16]
1a0044f8:	4605      	mov	r5, r0
1a0044fa:	460c      	mov	r4, r1
1a0044fc:	b913      	cbnz	r3, 1a004504 <_fflush_r+0x10>
1a0044fe:	2500      	movs	r5, #0
1a004500:	4628      	mov	r0, r5
1a004502:	bd38      	pop	{r3, r4, r5, pc}
1a004504:	b118      	cbz	r0, 1a00450e <_fflush_r+0x1a>
1a004506:	6983      	ldr	r3, [r0, #24]
1a004508:	b90b      	cbnz	r3, 1a00450e <_fflush_r+0x1a>
1a00450a:	f000 f887 	bl	1a00461c <__sinit>
1a00450e:	4b14      	ldr	r3, [pc, #80]	; (1a004560 <_fflush_r+0x6c>)
1a004510:	429c      	cmp	r4, r3
1a004512:	d11b      	bne.n	1a00454c <_fflush_r+0x58>
1a004514:	686c      	ldr	r4, [r5, #4]
1a004516:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00451a:	2b00      	cmp	r3, #0
1a00451c:	d0ef      	beq.n	1a0044fe <_fflush_r+0xa>
1a00451e:	6e62      	ldr	r2, [r4, #100]	; 0x64
1a004520:	07d0      	lsls	r0, r2, #31
1a004522:	d404      	bmi.n	1a00452e <_fflush_r+0x3a>
1a004524:	0599      	lsls	r1, r3, #22
1a004526:	d402      	bmi.n	1a00452e <_fflush_r+0x3a>
1a004528:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a00452a:	f000 f938 	bl	1a00479e <__retarget_lock_acquire_recursive>
1a00452e:	4628      	mov	r0, r5
1a004530:	4621      	mov	r1, r4
1a004532:	f7ff ff59 	bl	1a0043e8 <__sflush_r>
1a004536:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a004538:	07da      	lsls	r2, r3, #31
1a00453a:	4605      	mov	r5, r0
1a00453c:	d4e0      	bmi.n	1a004500 <_fflush_r+0xc>
1a00453e:	89a3      	ldrh	r3, [r4, #12]
1a004540:	059b      	lsls	r3, r3, #22
1a004542:	d4dd      	bmi.n	1a004500 <_fflush_r+0xc>
1a004544:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a004546:	f000 f92b 	bl	1a0047a0 <__retarget_lock_release_recursive>
1a00454a:	e7d9      	b.n	1a004500 <_fflush_r+0xc>
1a00454c:	4b05      	ldr	r3, [pc, #20]	; (1a004564 <_fflush_r+0x70>)
1a00454e:	429c      	cmp	r4, r3
1a004550:	d101      	bne.n	1a004556 <_fflush_r+0x62>
1a004552:	68ac      	ldr	r4, [r5, #8]
1a004554:	e7df      	b.n	1a004516 <_fflush_r+0x22>
1a004556:	4b04      	ldr	r3, [pc, #16]	; (1a004568 <_fflush_r+0x74>)
1a004558:	429c      	cmp	r4, r3
1a00455a:	bf08      	it	eq
1a00455c:	68ec      	ldreq	r4, [r5, #12]
1a00455e:	e7da      	b.n	1a004516 <_fflush_r+0x22>
1a004560:	1a005b70 	.word	0x1a005b70
1a004564:	1a005b90 	.word	0x1a005b90
1a004568:	1a005b50 	.word	0x1a005b50

1a00456c <std>:
1a00456c:	2300      	movs	r3, #0
1a00456e:	b510      	push	{r4, lr}
1a004570:	4604      	mov	r4, r0
1a004572:	e9c0 3300 	strd	r3, r3, [r0]
1a004576:	6083      	str	r3, [r0, #8]
1a004578:	8181      	strh	r1, [r0, #12]
1a00457a:	6643      	str	r3, [r0, #100]	; 0x64
1a00457c:	81c2      	strh	r2, [r0, #14]
1a00457e:	e9c0 3304 	strd	r3, r3, [r0, #16]
1a004582:	6183      	str	r3, [r0, #24]
1a004584:	4619      	mov	r1, r3
1a004586:	2208      	movs	r2, #8
1a004588:	305c      	adds	r0, #92	; 0x5c
1a00458a:	f000 f918 	bl	1a0047be <memset>
1a00458e:	4b05      	ldr	r3, [pc, #20]	; (1a0045a4 <std+0x38>)
1a004590:	6263      	str	r3, [r4, #36]	; 0x24
1a004592:	4b05      	ldr	r3, [pc, #20]	; (1a0045a8 <std+0x3c>)
1a004594:	62a3      	str	r3, [r4, #40]	; 0x28
1a004596:	4b05      	ldr	r3, [pc, #20]	; (1a0045ac <std+0x40>)
1a004598:	62e3      	str	r3, [r4, #44]	; 0x2c
1a00459a:	4b05      	ldr	r3, [pc, #20]	; (1a0045b0 <std+0x44>)
1a00459c:	6224      	str	r4, [r4, #32]
1a00459e:	6323      	str	r3, [r4, #48]	; 0x30
1a0045a0:	bd10      	pop	{r4, pc}
1a0045a2:	bf00      	nop
1a0045a4:	1a005035 	.word	0x1a005035
1a0045a8:	1a005057 	.word	0x1a005057
1a0045ac:	1a00508f 	.word	0x1a00508f
1a0045b0:	1a0050b3 	.word	0x1a0050b3

1a0045b4 <_cleanup_r>:
1a0045b4:	4901      	ldr	r1, [pc, #4]	; (1a0045bc <_cleanup_r+0x8>)
1a0045b6:	f000 b8af 	b.w	1a004718 <_fwalk_reent>
1a0045ba:	bf00      	nop
1a0045bc:	1a0044f5 	.word	0x1a0044f5

1a0045c0 <__sfmoreglue>:
1a0045c0:	b570      	push	{r4, r5, r6, lr}
1a0045c2:	1e4a      	subs	r2, r1, #1
1a0045c4:	2568      	movs	r5, #104	; 0x68
1a0045c6:	4355      	muls	r5, r2
1a0045c8:	460e      	mov	r6, r1
1a0045ca:	f105 0174 	add.w	r1, r5, #116	; 0x74
1a0045ce:	f000 f94d 	bl	1a00486c <_malloc_r>
1a0045d2:	4604      	mov	r4, r0
1a0045d4:	b140      	cbz	r0, 1a0045e8 <__sfmoreglue+0x28>
1a0045d6:	2100      	movs	r1, #0
1a0045d8:	e9c0 1600 	strd	r1, r6, [r0]
1a0045dc:	300c      	adds	r0, #12
1a0045de:	60a0      	str	r0, [r4, #8]
1a0045e0:	f105 0268 	add.w	r2, r5, #104	; 0x68
1a0045e4:	f000 f8eb 	bl	1a0047be <memset>
1a0045e8:	4620      	mov	r0, r4
1a0045ea:	bd70      	pop	{r4, r5, r6, pc}

1a0045ec <__sfp_lock_acquire>:
1a0045ec:	4801      	ldr	r0, [pc, #4]	; (1a0045f4 <__sfp_lock_acquire+0x8>)
1a0045ee:	f000 b8d6 	b.w	1a00479e <__retarget_lock_acquire_recursive>
1a0045f2:	bf00      	nop
1a0045f4:	100022d0 	.word	0x100022d0

1a0045f8 <__sfp_lock_release>:
1a0045f8:	4801      	ldr	r0, [pc, #4]	; (1a004600 <__sfp_lock_release+0x8>)
1a0045fa:	f000 b8d1 	b.w	1a0047a0 <__retarget_lock_release_recursive>
1a0045fe:	bf00      	nop
1a004600:	100022d0 	.word	0x100022d0

1a004604 <__sinit_lock_acquire>:
1a004604:	4801      	ldr	r0, [pc, #4]	; (1a00460c <__sinit_lock_acquire+0x8>)
1a004606:	f000 b8ca 	b.w	1a00479e <__retarget_lock_acquire_recursive>
1a00460a:	bf00      	nop
1a00460c:	100022cb 	.word	0x100022cb

1a004610 <__sinit_lock_release>:
1a004610:	4801      	ldr	r0, [pc, #4]	; (1a004618 <__sinit_lock_release+0x8>)
1a004612:	f000 b8c5 	b.w	1a0047a0 <__retarget_lock_release_recursive>
1a004616:	bf00      	nop
1a004618:	100022cb 	.word	0x100022cb

1a00461c <__sinit>:
1a00461c:	b510      	push	{r4, lr}
1a00461e:	4604      	mov	r4, r0
1a004620:	f7ff fff0 	bl	1a004604 <__sinit_lock_acquire>
1a004624:	69a3      	ldr	r3, [r4, #24]
1a004626:	b11b      	cbz	r3, 1a004630 <__sinit+0x14>
1a004628:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a00462c:	f7ff bff0 	b.w	1a004610 <__sinit_lock_release>
1a004630:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
1a004634:	6523      	str	r3, [r4, #80]	; 0x50
1a004636:	4b13      	ldr	r3, [pc, #76]	; (1a004684 <__sinit+0x68>)
1a004638:	4a13      	ldr	r2, [pc, #76]	; (1a004688 <__sinit+0x6c>)
1a00463a:	681b      	ldr	r3, [r3, #0]
1a00463c:	62a2      	str	r2, [r4, #40]	; 0x28
1a00463e:	42a3      	cmp	r3, r4
1a004640:	bf04      	itt	eq
1a004642:	2301      	moveq	r3, #1
1a004644:	61a3      	streq	r3, [r4, #24]
1a004646:	4620      	mov	r0, r4
1a004648:	f000 f820 	bl	1a00468c <__sfp>
1a00464c:	6060      	str	r0, [r4, #4]
1a00464e:	4620      	mov	r0, r4
1a004650:	f000 f81c 	bl	1a00468c <__sfp>
1a004654:	60a0      	str	r0, [r4, #8]
1a004656:	4620      	mov	r0, r4
1a004658:	f000 f818 	bl	1a00468c <__sfp>
1a00465c:	2200      	movs	r2, #0
1a00465e:	60e0      	str	r0, [r4, #12]
1a004660:	2104      	movs	r1, #4
1a004662:	6860      	ldr	r0, [r4, #4]
1a004664:	f7ff ff82 	bl	1a00456c <std>
1a004668:	2201      	movs	r2, #1
1a00466a:	2109      	movs	r1, #9
1a00466c:	68a0      	ldr	r0, [r4, #8]
1a00466e:	f7ff ff7d 	bl	1a00456c <std>
1a004672:	2202      	movs	r2, #2
1a004674:	2112      	movs	r1, #18
1a004676:	68e0      	ldr	r0, [r4, #12]
1a004678:	f7ff ff78 	bl	1a00456c <std>
1a00467c:	2301      	movs	r3, #1
1a00467e:	61a3      	str	r3, [r4, #24]
1a004680:	e7d2      	b.n	1a004628 <__sinit+0xc>
1a004682:	bf00      	nop
1a004684:	1a005bb0 	.word	0x1a005bb0
1a004688:	1a0045b5 	.word	0x1a0045b5

1a00468c <__sfp>:
1a00468c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a00468e:	4607      	mov	r7, r0
1a004690:	f7ff ffac 	bl	1a0045ec <__sfp_lock_acquire>
1a004694:	4b1e      	ldr	r3, [pc, #120]	; (1a004710 <__sfp+0x84>)
1a004696:	681e      	ldr	r6, [r3, #0]
1a004698:	69b3      	ldr	r3, [r6, #24]
1a00469a:	b913      	cbnz	r3, 1a0046a2 <__sfp+0x16>
1a00469c:	4630      	mov	r0, r6
1a00469e:	f7ff ffbd 	bl	1a00461c <__sinit>
1a0046a2:	3648      	adds	r6, #72	; 0x48
1a0046a4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
1a0046a8:	3b01      	subs	r3, #1
1a0046aa:	d503      	bpl.n	1a0046b4 <__sfp+0x28>
1a0046ac:	6833      	ldr	r3, [r6, #0]
1a0046ae:	b30b      	cbz	r3, 1a0046f4 <__sfp+0x68>
1a0046b0:	6836      	ldr	r6, [r6, #0]
1a0046b2:	e7f7      	b.n	1a0046a4 <__sfp+0x18>
1a0046b4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
1a0046b8:	b9d5      	cbnz	r5, 1a0046f0 <__sfp+0x64>
1a0046ba:	4b16      	ldr	r3, [pc, #88]	; (1a004714 <__sfp+0x88>)
1a0046bc:	60e3      	str	r3, [r4, #12]
1a0046be:	f104 0058 	add.w	r0, r4, #88	; 0x58
1a0046c2:	6665      	str	r5, [r4, #100]	; 0x64
1a0046c4:	f000 f86a 	bl	1a00479c <__retarget_lock_init_recursive>
1a0046c8:	f7ff ff96 	bl	1a0045f8 <__sfp_lock_release>
1a0046cc:	6025      	str	r5, [r4, #0]
1a0046ce:	e9c4 5501 	strd	r5, r5, [r4, #4]
1a0046d2:	e9c4 5504 	strd	r5, r5, [r4, #16]
1a0046d6:	61a5      	str	r5, [r4, #24]
1a0046d8:	2208      	movs	r2, #8
1a0046da:	4629      	mov	r1, r5
1a0046dc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
1a0046e0:	f000 f86d 	bl	1a0047be <memset>
1a0046e4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
1a0046e8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
1a0046ec:	4620      	mov	r0, r4
1a0046ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0046f0:	3468      	adds	r4, #104	; 0x68
1a0046f2:	e7d9      	b.n	1a0046a8 <__sfp+0x1c>
1a0046f4:	2104      	movs	r1, #4
1a0046f6:	4638      	mov	r0, r7
1a0046f8:	f7ff ff62 	bl	1a0045c0 <__sfmoreglue>
1a0046fc:	4604      	mov	r4, r0
1a0046fe:	6030      	str	r0, [r6, #0]
1a004700:	2800      	cmp	r0, #0
1a004702:	d1d5      	bne.n	1a0046b0 <__sfp+0x24>
1a004704:	f7ff ff78 	bl	1a0045f8 <__sfp_lock_release>
1a004708:	230c      	movs	r3, #12
1a00470a:	603b      	str	r3, [r7, #0]
1a00470c:	e7ee      	b.n	1a0046ec <__sfp+0x60>
1a00470e:	bf00      	nop
1a004710:	1a005bb0 	.word	0x1a005bb0
1a004714:	ffff0001 	.word	0xffff0001

1a004718 <_fwalk_reent>:
1a004718:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a00471c:	4680      	mov	r8, r0
1a00471e:	4689      	mov	r9, r1
1a004720:	f100 0448 	add.w	r4, r0, #72	; 0x48
1a004724:	2600      	movs	r6, #0
1a004726:	b914      	cbnz	r4, 1a00472e <_fwalk_reent+0x16>
1a004728:	4630      	mov	r0, r6
1a00472a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a00472e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
1a004732:	3f01      	subs	r7, #1
1a004734:	d501      	bpl.n	1a00473a <_fwalk_reent+0x22>
1a004736:	6824      	ldr	r4, [r4, #0]
1a004738:	e7f5      	b.n	1a004726 <_fwalk_reent+0xe>
1a00473a:	89ab      	ldrh	r3, [r5, #12]
1a00473c:	2b01      	cmp	r3, #1
1a00473e:	d907      	bls.n	1a004750 <_fwalk_reent+0x38>
1a004740:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
1a004744:	3301      	adds	r3, #1
1a004746:	d003      	beq.n	1a004750 <_fwalk_reent+0x38>
1a004748:	4629      	mov	r1, r5
1a00474a:	4640      	mov	r0, r8
1a00474c:	47c8      	blx	r9
1a00474e:	4306      	orrs	r6, r0
1a004750:	3568      	adds	r5, #104	; 0x68
1a004752:	e7ee      	b.n	1a004732 <_fwalk_reent+0x1a>

1a004754 <__libc_init_array>:
1a004754:	b570      	push	{r4, r5, r6, lr}
1a004756:	4d0d      	ldr	r5, [pc, #52]	; (1a00478c <__libc_init_array+0x38>)
1a004758:	4c0d      	ldr	r4, [pc, #52]	; (1a004790 <__libc_init_array+0x3c>)
1a00475a:	1b64      	subs	r4, r4, r5
1a00475c:	10a4      	asrs	r4, r4, #2
1a00475e:	2600      	movs	r6, #0
1a004760:	42a6      	cmp	r6, r4
1a004762:	d109      	bne.n	1a004778 <__libc_init_array+0x24>
1a004764:	4d0b      	ldr	r5, [pc, #44]	; (1a004794 <__libc_init_array+0x40>)
1a004766:	4c0c      	ldr	r4, [pc, #48]	; (1a004798 <__libc_init_array+0x44>)
1a004768:	f7fc f8fb 	bl	1a000962 <_init>
1a00476c:	1b64      	subs	r4, r4, r5
1a00476e:	10a4      	asrs	r4, r4, #2
1a004770:	2600      	movs	r6, #0
1a004772:	42a6      	cmp	r6, r4
1a004774:	d105      	bne.n	1a004782 <__libc_init_array+0x2e>
1a004776:	bd70      	pop	{r4, r5, r6, pc}
1a004778:	f855 3b04 	ldr.w	r3, [r5], #4
1a00477c:	4798      	blx	r3
1a00477e:	3601      	adds	r6, #1
1a004780:	e7ee      	b.n	1a004760 <__libc_init_array+0xc>
1a004782:	f855 3b04 	ldr.w	r3, [r5], #4
1a004786:	4798      	blx	r3
1a004788:	3601      	adds	r6, #1
1a00478a:	e7f2      	b.n	1a004772 <__libc_init_array+0x1e>
1a00478c:	1a005be8 	.word	0x1a005be8
1a004790:	1a005be8 	.word	0x1a005be8
1a004794:	1a005be8 	.word	0x1a005be8
1a004798:	1a005bec 	.word	0x1a005bec

1a00479c <__retarget_lock_init_recursive>:
1a00479c:	4770      	bx	lr

1a00479e <__retarget_lock_acquire_recursive>:
1a00479e:	4770      	bx	lr

1a0047a0 <__retarget_lock_release_recursive>:
1a0047a0:	4770      	bx	lr

1a0047a2 <memcpy>:
1a0047a2:	440a      	add	r2, r1
1a0047a4:	4291      	cmp	r1, r2
1a0047a6:	f100 33ff 	add.w	r3, r0, #4294967295
1a0047aa:	d100      	bne.n	1a0047ae <memcpy+0xc>
1a0047ac:	4770      	bx	lr
1a0047ae:	b510      	push	{r4, lr}
1a0047b0:	f811 4b01 	ldrb.w	r4, [r1], #1
1a0047b4:	f803 4f01 	strb.w	r4, [r3, #1]!
1a0047b8:	4291      	cmp	r1, r2
1a0047ba:	d1f9      	bne.n	1a0047b0 <memcpy+0xe>
1a0047bc:	bd10      	pop	{r4, pc}

1a0047be <memset>:
1a0047be:	4402      	add	r2, r0
1a0047c0:	4603      	mov	r3, r0
1a0047c2:	4293      	cmp	r3, r2
1a0047c4:	d100      	bne.n	1a0047c8 <memset+0xa>
1a0047c6:	4770      	bx	lr
1a0047c8:	f803 1b01 	strb.w	r1, [r3], #1
1a0047cc:	e7f9      	b.n	1a0047c2 <memset+0x4>
1a0047ce:	Address 0x1a0047ce is out of bounds.


1a0047d0 <_free_r>:
1a0047d0:	b538      	push	{r3, r4, r5, lr}
1a0047d2:	4605      	mov	r5, r0
1a0047d4:	2900      	cmp	r1, #0
1a0047d6:	d045      	beq.n	1a004864 <_free_r+0x94>
1a0047d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a0047dc:	1f0c      	subs	r4, r1, #4
1a0047de:	2b00      	cmp	r3, #0
1a0047e0:	bfb8      	it	lt
1a0047e2:	18e4      	addlt	r4, r4, r3
1a0047e4:	f000 fdfe 	bl	1a0053e4 <__malloc_lock>
1a0047e8:	4a1f      	ldr	r2, [pc, #124]	; (1a004868 <_free_r+0x98>)
1a0047ea:	6813      	ldr	r3, [r2, #0]
1a0047ec:	4610      	mov	r0, r2
1a0047ee:	b933      	cbnz	r3, 1a0047fe <_free_r+0x2e>
1a0047f0:	6063      	str	r3, [r4, #4]
1a0047f2:	6014      	str	r4, [r2, #0]
1a0047f4:	4628      	mov	r0, r5
1a0047f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a0047fa:	f000 bdf9 	b.w	1a0053f0 <__malloc_unlock>
1a0047fe:	42a3      	cmp	r3, r4
1a004800:	d90c      	bls.n	1a00481c <_free_r+0x4c>
1a004802:	6821      	ldr	r1, [r4, #0]
1a004804:	1862      	adds	r2, r4, r1
1a004806:	4293      	cmp	r3, r2
1a004808:	bf04      	itt	eq
1a00480a:	681a      	ldreq	r2, [r3, #0]
1a00480c:	685b      	ldreq	r3, [r3, #4]
1a00480e:	6063      	str	r3, [r4, #4]
1a004810:	bf04      	itt	eq
1a004812:	1852      	addeq	r2, r2, r1
1a004814:	6022      	streq	r2, [r4, #0]
1a004816:	6004      	str	r4, [r0, #0]
1a004818:	e7ec      	b.n	1a0047f4 <_free_r+0x24>
1a00481a:	4613      	mov	r3, r2
1a00481c:	685a      	ldr	r2, [r3, #4]
1a00481e:	b10a      	cbz	r2, 1a004824 <_free_r+0x54>
1a004820:	42a2      	cmp	r2, r4
1a004822:	d9fa      	bls.n	1a00481a <_free_r+0x4a>
1a004824:	6819      	ldr	r1, [r3, #0]
1a004826:	1858      	adds	r0, r3, r1
1a004828:	42a0      	cmp	r0, r4
1a00482a:	d10b      	bne.n	1a004844 <_free_r+0x74>
1a00482c:	6820      	ldr	r0, [r4, #0]
1a00482e:	4401      	add	r1, r0
1a004830:	1858      	adds	r0, r3, r1
1a004832:	4282      	cmp	r2, r0
1a004834:	6019      	str	r1, [r3, #0]
1a004836:	d1dd      	bne.n	1a0047f4 <_free_r+0x24>
1a004838:	6810      	ldr	r0, [r2, #0]
1a00483a:	6852      	ldr	r2, [r2, #4]
1a00483c:	605a      	str	r2, [r3, #4]
1a00483e:	4401      	add	r1, r0
1a004840:	6019      	str	r1, [r3, #0]
1a004842:	e7d7      	b.n	1a0047f4 <_free_r+0x24>
1a004844:	d902      	bls.n	1a00484c <_free_r+0x7c>
1a004846:	230c      	movs	r3, #12
1a004848:	602b      	str	r3, [r5, #0]
1a00484a:	e7d3      	b.n	1a0047f4 <_free_r+0x24>
1a00484c:	6820      	ldr	r0, [r4, #0]
1a00484e:	1821      	adds	r1, r4, r0
1a004850:	428a      	cmp	r2, r1
1a004852:	bf04      	itt	eq
1a004854:	6811      	ldreq	r1, [r2, #0]
1a004856:	6852      	ldreq	r2, [r2, #4]
1a004858:	6062      	str	r2, [r4, #4]
1a00485a:	bf04      	itt	eq
1a00485c:	1809      	addeq	r1, r1, r0
1a00485e:	6021      	streq	r1, [r4, #0]
1a004860:	605c      	str	r4, [r3, #4]
1a004862:	e7c7      	b.n	1a0047f4 <_free_r+0x24>
1a004864:	bd38      	pop	{r3, r4, r5, pc}
1a004866:	bf00      	nop
1a004868:	10002250 	.word	0x10002250

1a00486c <_malloc_r>:
1a00486c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a00486e:	1ccd      	adds	r5, r1, #3
1a004870:	f025 0503 	bic.w	r5, r5, #3
1a004874:	3508      	adds	r5, #8
1a004876:	2d0c      	cmp	r5, #12
1a004878:	bf38      	it	cc
1a00487a:	250c      	movcc	r5, #12
1a00487c:	2d00      	cmp	r5, #0
1a00487e:	4606      	mov	r6, r0
1a004880:	db01      	blt.n	1a004886 <_malloc_r+0x1a>
1a004882:	42a9      	cmp	r1, r5
1a004884:	d903      	bls.n	1a00488e <_malloc_r+0x22>
1a004886:	230c      	movs	r3, #12
1a004888:	6033      	str	r3, [r6, #0]
1a00488a:	2000      	movs	r0, #0
1a00488c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00488e:	f000 fda9 	bl	1a0053e4 <__malloc_lock>
1a004892:	4921      	ldr	r1, [pc, #132]	; (1a004918 <_malloc_r+0xac>)
1a004894:	680a      	ldr	r2, [r1, #0]
1a004896:	4614      	mov	r4, r2
1a004898:	b99c      	cbnz	r4, 1a0048c2 <_malloc_r+0x56>
1a00489a:	4f20      	ldr	r7, [pc, #128]	; (1a00491c <_malloc_r+0xb0>)
1a00489c:	683b      	ldr	r3, [r7, #0]
1a00489e:	b923      	cbnz	r3, 1a0048aa <_malloc_r+0x3e>
1a0048a0:	4621      	mov	r1, r4
1a0048a2:	4630      	mov	r0, r6
1a0048a4:	f7fc f8b2 	bl	1a000a0c <_sbrk_r>
1a0048a8:	6038      	str	r0, [r7, #0]
1a0048aa:	4629      	mov	r1, r5
1a0048ac:	4630      	mov	r0, r6
1a0048ae:	f7fc f8ad 	bl	1a000a0c <_sbrk_r>
1a0048b2:	1c43      	adds	r3, r0, #1
1a0048b4:	d123      	bne.n	1a0048fe <_malloc_r+0x92>
1a0048b6:	230c      	movs	r3, #12
1a0048b8:	6033      	str	r3, [r6, #0]
1a0048ba:	4630      	mov	r0, r6
1a0048bc:	f000 fd98 	bl	1a0053f0 <__malloc_unlock>
1a0048c0:	e7e3      	b.n	1a00488a <_malloc_r+0x1e>
1a0048c2:	6823      	ldr	r3, [r4, #0]
1a0048c4:	1b5b      	subs	r3, r3, r5
1a0048c6:	d417      	bmi.n	1a0048f8 <_malloc_r+0x8c>
1a0048c8:	2b0b      	cmp	r3, #11
1a0048ca:	d903      	bls.n	1a0048d4 <_malloc_r+0x68>
1a0048cc:	6023      	str	r3, [r4, #0]
1a0048ce:	441c      	add	r4, r3
1a0048d0:	6025      	str	r5, [r4, #0]
1a0048d2:	e004      	b.n	1a0048de <_malloc_r+0x72>
1a0048d4:	6863      	ldr	r3, [r4, #4]
1a0048d6:	42a2      	cmp	r2, r4
1a0048d8:	bf0c      	ite	eq
1a0048da:	600b      	streq	r3, [r1, #0]
1a0048dc:	6053      	strne	r3, [r2, #4]
1a0048de:	4630      	mov	r0, r6
1a0048e0:	f000 fd86 	bl	1a0053f0 <__malloc_unlock>
1a0048e4:	f104 000b 	add.w	r0, r4, #11
1a0048e8:	1d23      	adds	r3, r4, #4
1a0048ea:	f020 0007 	bic.w	r0, r0, #7
1a0048ee:	1ac2      	subs	r2, r0, r3
1a0048f0:	d0cc      	beq.n	1a00488c <_malloc_r+0x20>
1a0048f2:	1a1b      	subs	r3, r3, r0
1a0048f4:	50a3      	str	r3, [r4, r2]
1a0048f6:	e7c9      	b.n	1a00488c <_malloc_r+0x20>
1a0048f8:	4622      	mov	r2, r4
1a0048fa:	6864      	ldr	r4, [r4, #4]
1a0048fc:	e7cc      	b.n	1a004898 <_malloc_r+0x2c>
1a0048fe:	1cc4      	adds	r4, r0, #3
1a004900:	f024 0403 	bic.w	r4, r4, #3
1a004904:	42a0      	cmp	r0, r4
1a004906:	d0e3      	beq.n	1a0048d0 <_malloc_r+0x64>
1a004908:	1a21      	subs	r1, r4, r0
1a00490a:	4630      	mov	r0, r6
1a00490c:	f7fc f87e 	bl	1a000a0c <_sbrk_r>
1a004910:	3001      	adds	r0, #1
1a004912:	d1dd      	bne.n	1a0048d0 <_malloc_r+0x64>
1a004914:	e7cf      	b.n	1a0048b6 <_malloc_r+0x4a>
1a004916:	bf00      	nop
1a004918:	10002250 	.word	0x10002250
1a00491c:	10002254 	.word	0x10002254

1a004920 <__sfputc_r>:
1a004920:	6893      	ldr	r3, [r2, #8]
1a004922:	3b01      	subs	r3, #1
1a004924:	2b00      	cmp	r3, #0
1a004926:	b410      	push	{r4}
1a004928:	6093      	str	r3, [r2, #8]
1a00492a:	da08      	bge.n	1a00493e <__sfputc_r+0x1e>
1a00492c:	6994      	ldr	r4, [r2, #24]
1a00492e:	42a3      	cmp	r3, r4
1a004930:	db01      	blt.n	1a004936 <__sfputc_r+0x16>
1a004932:	290a      	cmp	r1, #10
1a004934:	d103      	bne.n	1a00493e <__sfputc_r+0x1e>
1a004936:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00493a:	f000 bbbf 	b.w	1a0050bc <__swbuf_r>
1a00493e:	6813      	ldr	r3, [r2, #0]
1a004940:	1c58      	adds	r0, r3, #1
1a004942:	6010      	str	r0, [r2, #0]
1a004944:	7019      	strb	r1, [r3, #0]
1a004946:	4608      	mov	r0, r1
1a004948:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00494c:	4770      	bx	lr

1a00494e <__sfputs_r>:
1a00494e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a004950:	4606      	mov	r6, r0
1a004952:	460f      	mov	r7, r1
1a004954:	4614      	mov	r4, r2
1a004956:	18d5      	adds	r5, r2, r3
1a004958:	42ac      	cmp	r4, r5
1a00495a:	d101      	bne.n	1a004960 <__sfputs_r+0x12>
1a00495c:	2000      	movs	r0, #0
1a00495e:	e007      	b.n	1a004970 <__sfputs_r+0x22>
1a004960:	463a      	mov	r2, r7
1a004962:	f814 1b01 	ldrb.w	r1, [r4], #1
1a004966:	4630      	mov	r0, r6
1a004968:	f7ff ffda 	bl	1a004920 <__sfputc_r>
1a00496c:	1c43      	adds	r3, r0, #1
1a00496e:	d1f3      	bne.n	1a004958 <__sfputs_r+0xa>
1a004970:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a004972:	Address 0x1a004972 is out of bounds.


1a004974 <_vfiprintf_r>:
1a004974:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a004978:	460d      	mov	r5, r1
1a00497a:	b09d      	sub	sp, #116	; 0x74
1a00497c:	4614      	mov	r4, r2
1a00497e:	461e      	mov	r6, r3
1a004980:	4607      	mov	r7, r0
1a004982:	b118      	cbz	r0, 1a00498c <_vfiprintf_r+0x18>
1a004984:	6983      	ldr	r3, [r0, #24]
1a004986:	b90b      	cbnz	r3, 1a00498c <_vfiprintf_r+0x18>
1a004988:	f7ff fe48 	bl	1a00461c <__sinit>
1a00498c:	4b85      	ldr	r3, [pc, #532]	; (1a004ba4 <_vfiprintf_r+0x230>)
1a00498e:	429d      	cmp	r5, r3
1a004990:	d11b      	bne.n	1a0049ca <_vfiprintf_r+0x56>
1a004992:	687d      	ldr	r5, [r7, #4]
1a004994:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a004996:	07d9      	lsls	r1, r3, #31
1a004998:	d405      	bmi.n	1a0049a6 <_vfiprintf_r+0x32>
1a00499a:	89ab      	ldrh	r3, [r5, #12]
1a00499c:	059a      	lsls	r2, r3, #22
1a00499e:	d402      	bmi.n	1a0049a6 <_vfiprintf_r+0x32>
1a0049a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a0049a2:	f7ff fefc 	bl	1a00479e <__retarget_lock_acquire_recursive>
1a0049a6:	89ab      	ldrh	r3, [r5, #12]
1a0049a8:	071b      	lsls	r3, r3, #28
1a0049aa:	d501      	bpl.n	1a0049b0 <_vfiprintf_r+0x3c>
1a0049ac:	692b      	ldr	r3, [r5, #16]
1a0049ae:	b9eb      	cbnz	r3, 1a0049ec <_vfiprintf_r+0x78>
1a0049b0:	4629      	mov	r1, r5
1a0049b2:	4638      	mov	r0, r7
1a0049b4:	f000 fbd4 	bl	1a005160 <__swsetup_r>
1a0049b8:	b1c0      	cbz	r0, 1a0049ec <_vfiprintf_r+0x78>
1a0049ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a0049bc:	07d8      	lsls	r0, r3, #31
1a0049be:	d50e      	bpl.n	1a0049de <_vfiprintf_r+0x6a>
1a0049c0:	f04f 30ff 	mov.w	r0, #4294967295
1a0049c4:	b01d      	add	sp, #116	; 0x74
1a0049c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0049ca:	4b77      	ldr	r3, [pc, #476]	; (1a004ba8 <_vfiprintf_r+0x234>)
1a0049cc:	429d      	cmp	r5, r3
1a0049ce:	d101      	bne.n	1a0049d4 <_vfiprintf_r+0x60>
1a0049d0:	68bd      	ldr	r5, [r7, #8]
1a0049d2:	e7df      	b.n	1a004994 <_vfiprintf_r+0x20>
1a0049d4:	4b75      	ldr	r3, [pc, #468]	; (1a004bac <_vfiprintf_r+0x238>)
1a0049d6:	429d      	cmp	r5, r3
1a0049d8:	bf08      	it	eq
1a0049da:	68fd      	ldreq	r5, [r7, #12]
1a0049dc:	e7da      	b.n	1a004994 <_vfiprintf_r+0x20>
1a0049de:	89ab      	ldrh	r3, [r5, #12]
1a0049e0:	0599      	lsls	r1, r3, #22
1a0049e2:	d4ed      	bmi.n	1a0049c0 <_vfiprintf_r+0x4c>
1a0049e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a0049e6:	f7ff fedb 	bl	1a0047a0 <__retarget_lock_release_recursive>
1a0049ea:	e7e9      	b.n	1a0049c0 <_vfiprintf_r+0x4c>
1a0049ec:	2300      	movs	r3, #0
1a0049ee:	9309      	str	r3, [sp, #36]	; 0x24
1a0049f0:	2320      	movs	r3, #32
1a0049f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
1a0049f6:	f8df 91b8 	ldr.w	r9, [pc, #440]	; 1a004bb0 <_vfiprintf_r+0x23c>
1a0049fa:	9603      	str	r6, [sp, #12]
1a0049fc:	2330      	movs	r3, #48	; 0x30
1a0049fe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1a004a02:	f04f 0a01 	mov.w	sl, #1
1a004a06:	4623      	mov	r3, r4
1a004a08:	461e      	mov	r6, r3
1a004a0a:	f813 2b01 	ldrb.w	r2, [r3], #1
1a004a0e:	b10a      	cbz	r2, 1a004a14 <_vfiprintf_r+0xa0>
1a004a10:	2a25      	cmp	r2, #37	; 0x25
1a004a12:	d1f9      	bne.n	1a004a08 <_vfiprintf_r+0x94>
1a004a14:	ebb6 0b04 	subs.w	fp, r6, r4
1a004a18:	d00b      	beq.n	1a004a32 <_vfiprintf_r+0xbe>
1a004a1a:	465b      	mov	r3, fp
1a004a1c:	4622      	mov	r2, r4
1a004a1e:	4629      	mov	r1, r5
1a004a20:	4638      	mov	r0, r7
1a004a22:	f7ff ff94 	bl	1a00494e <__sfputs_r>
1a004a26:	3001      	adds	r0, #1
1a004a28:	f000 80a3 	beq.w	1a004b72 <_vfiprintf_r+0x1fe>
1a004a2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a004a2e:	445b      	add	r3, fp
1a004a30:	9309      	str	r3, [sp, #36]	; 0x24
1a004a32:	7833      	ldrb	r3, [r6, #0]
1a004a34:	2b00      	cmp	r3, #0
1a004a36:	f000 809c 	beq.w	1a004b72 <_vfiprintf_r+0x1fe>
1a004a3a:	2300      	movs	r3, #0
1a004a3c:	f04f 32ff 	mov.w	r2, #4294967295
1a004a40:	e9cd 2305 	strd	r2, r3, [sp, #20]
1a004a44:	3601      	adds	r6, #1
1a004a46:	9304      	str	r3, [sp, #16]
1a004a48:	9307      	str	r3, [sp, #28]
1a004a4a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1a004a4e:	931a      	str	r3, [sp, #104]	; 0x68
1a004a50:	4634      	mov	r4, r6
1a004a52:	2205      	movs	r2, #5
1a004a54:	f814 1b01 	ldrb.w	r1, [r4], #1
1a004a58:	4855      	ldr	r0, [pc, #340]	; (1a004bb0 <_vfiprintf_r+0x23c>)
1a004a5a:	f000 fc59 	bl	1a005310 <memchr>
1a004a5e:	9b04      	ldr	r3, [sp, #16]
1a004a60:	b9c0      	cbnz	r0, 1a004a94 <_vfiprintf_r+0x120>
1a004a62:	06da      	lsls	r2, r3, #27
1a004a64:	bf44      	itt	mi
1a004a66:	2220      	movmi	r2, #32
1a004a68:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a004a6c:	0718      	lsls	r0, r3, #28
1a004a6e:	bf44      	itt	mi
1a004a70:	222b      	movmi	r2, #43	; 0x2b
1a004a72:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a004a76:	7832      	ldrb	r2, [r6, #0]
1a004a78:	2a2a      	cmp	r2, #42	; 0x2a
1a004a7a:	d013      	beq.n	1a004aa4 <_vfiprintf_r+0x130>
1a004a7c:	9a07      	ldr	r2, [sp, #28]
1a004a7e:	4634      	mov	r4, r6
1a004a80:	2000      	movs	r0, #0
1a004a82:	260a      	movs	r6, #10
1a004a84:	4621      	mov	r1, r4
1a004a86:	f811 3b01 	ldrb.w	r3, [r1], #1
1a004a8a:	3b30      	subs	r3, #48	; 0x30
1a004a8c:	2b09      	cmp	r3, #9
1a004a8e:	d94b      	bls.n	1a004b28 <_vfiprintf_r+0x1b4>
1a004a90:	b970      	cbnz	r0, 1a004ab0 <_vfiprintf_r+0x13c>
1a004a92:	e014      	b.n	1a004abe <_vfiprintf_r+0x14a>
1a004a94:	eba0 0009 	sub.w	r0, r0, r9
1a004a98:	fa0a f000 	lsl.w	r0, sl, r0
1a004a9c:	4318      	orrs	r0, r3
1a004a9e:	9004      	str	r0, [sp, #16]
1a004aa0:	4626      	mov	r6, r4
1a004aa2:	e7d5      	b.n	1a004a50 <_vfiprintf_r+0xdc>
1a004aa4:	9a03      	ldr	r2, [sp, #12]
1a004aa6:	1d11      	adds	r1, r2, #4
1a004aa8:	6812      	ldr	r2, [r2, #0]
1a004aaa:	9103      	str	r1, [sp, #12]
1a004aac:	2a00      	cmp	r2, #0
1a004aae:	db01      	blt.n	1a004ab4 <_vfiprintf_r+0x140>
1a004ab0:	9207      	str	r2, [sp, #28]
1a004ab2:	e004      	b.n	1a004abe <_vfiprintf_r+0x14a>
1a004ab4:	4252      	negs	r2, r2
1a004ab6:	f043 0302 	orr.w	r3, r3, #2
1a004aba:	9207      	str	r2, [sp, #28]
1a004abc:	9304      	str	r3, [sp, #16]
1a004abe:	7823      	ldrb	r3, [r4, #0]
1a004ac0:	2b2e      	cmp	r3, #46	; 0x2e
1a004ac2:	d10c      	bne.n	1a004ade <_vfiprintf_r+0x16a>
1a004ac4:	7863      	ldrb	r3, [r4, #1]
1a004ac6:	2b2a      	cmp	r3, #42	; 0x2a
1a004ac8:	d133      	bne.n	1a004b32 <_vfiprintf_r+0x1be>
1a004aca:	9b03      	ldr	r3, [sp, #12]
1a004acc:	1d1a      	adds	r2, r3, #4
1a004ace:	681b      	ldr	r3, [r3, #0]
1a004ad0:	9203      	str	r2, [sp, #12]
1a004ad2:	2b00      	cmp	r3, #0
1a004ad4:	bfb8      	it	lt
1a004ad6:	f04f 33ff 	movlt.w	r3, #4294967295
1a004ada:	3402      	adds	r4, #2
1a004adc:	9305      	str	r3, [sp, #20]
1a004ade:	4e35      	ldr	r6, [pc, #212]	; (1a004bb4 <_vfiprintf_r+0x240>)
1a004ae0:	7821      	ldrb	r1, [r4, #0]
1a004ae2:	2203      	movs	r2, #3
1a004ae4:	4630      	mov	r0, r6
1a004ae6:	f000 fc13 	bl	1a005310 <memchr>
1a004aea:	b138      	cbz	r0, 1a004afc <_vfiprintf_r+0x188>
1a004aec:	2340      	movs	r3, #64	; 0x40
1a004aee:	1b80      	subs	r0, r0, r6
1a004af0:	fa03 f000 	lsl.w	r0, r3, r0
1a004af4:	9b04      	ldr	r3, [sp, #16]
1a004af6:	4303      	orrs	r3, r0
1a004af8:	3401      	adds	r4, #1
1a004afa:	9304      	str	r3, [sp, #16]
1a004afc:	f814 1b01 	ldrb.w	r1, [r4], #1
1a004b00:	482d      	ldr	r0, [pc, #180]	; (1a004bb8 <_vfiprintf_r+0x244>)
1a004b02:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1a004b06:	2206      	movs	r2, #6
1a004b08:	f000 fc02 	bl	1a005310 <memchr>
1a004b0c:	2800      	cmp	r0, #0
1a004b0e:	d03f      	beq.n	1a004b90 <_vfiprintf_r+0x21c>
1a004b10:	4b2a      	ldr	r3, [pc, #168]	; (1a004bbc <_vfiprintf_r+0x248>)
1a004b12:	bb13      	cbnz	r3, 1a004b5a <_vfiprintf_r+0x1e6>
1a004b14:	9b03      	ldr	r3, [sp, #12]
1a004b16:	3307      	adds	r3, #7
1a004b18:	f023 0307 	bic.w	r3, r3, #7
1a004b1c:	3308      	adds	r3, #8
1a004b1e:	9303      	str	r3, [sp, #12]
1a004b20:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a004b22:	4443      	add	r3, r8
1a004b24:	9309      	str	r3, [sp, #36]	; 0x24
1a004b26:	e76e      	b.n	1a004a06 <_vfiprintf_r+0x92>
1a004b28:	fb06 3202 	mla	r2, r6, r2, r3
1a004b2c:	2001      	movs	r0, #1
1a004b2e:	460c      	mov	r4, r1
1a004b30:	e7a8      	b.n	1a004a84 <_vfiprintf_r+0x110>
1a004b32:	2300      	movs	r3, #0
1a004b34:	3401      	adds	r4, #1
1a004b36:	9305      	str	r3, [sp, #20]
1a004b38:	4619      	mov	r1, r3
1a004b3a:	260a      	movs	r6, #10
1a004b3c:	4620      	mov	r0, r4
1a004b3e:	f810 2b01 	ldrb.w	r2, [r0], #1
1a004b42:	3a30      	subs	r2, #48	; 0x30
1a004b44:	2a09      	cmp	r2, #9
1a004b46:	d903      	bls.n	1a004b50 <_vfiprintf_r+0x1dc>
1a004b48:	2b00      	cmp	r3, #0
1a004b4a:	d0c8      	beq.n	1a004ade <_vfiprintf_r+0x16a>
1a004b4c:	9105      	str	r1, [sp, #20]
1a004b4e:	e7c6      	b.n	1a004ade <_vfiprintf_r+0x16a>
1a004b50:	fb06 2101 	mla	r1, r6, r1, r2
1a004b54:	2301      	movs	r3, #1
1a004b56:	4604      	mov	r4, r0
1a004b58:	e7f0      	b.n	1a004b3c <_vfiprintf_r+0x1c8>
1a004b5a:	ab03      	add	r3, sp, #12
1a004b5c:	9300      	str	r3, [sp, #0]
1a004b5e:	462a      	mov	r2, r5
1a004b60:	4b17      	ldr	r3, [pc, #92]	; (1a004bc0 <_vfiprintf_r+0x24c>)
1a004b62:	a904      	add	r1, sp, #16
1a004b64:	4638      	mov	r0, r7
1a004b66:	f3af 8000 	nop.w
1a004b6a:	f1b0 3fff 	cmp.w	r0, #4294967295
1a004b6e:	4680      	mov	r8, r0
1a004b70:	d1d6      	bne.n	1a004b20 <_vfiprintf_r+0x1ac>
1a004b72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a004b74:	07d9      	lsls	r1, r3, #31
1a004b76:	d405      	bmi.n	1a004b84 <_vfiprintf_r+0x210>
1a004b78:	89ab      	ldrh	r3, [r5, #12]
1a004b7a:	059a      	lsls	r2, r3, #22
1a004b7c:	d402      	bmi.n	1a004b84 <_vfiprintf_r+0x210>
1a004b7e:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a004b80:	f7ff fe0e 	bl	1a0047a0 <__retarget_lock_release_recursive>
1a004b84:	89ab      	ldrh	r3, [r5, #12]
1a004b86:	065b      	lsls	r3, r3, #25
1a004b88:	f53f af1a 	bmi.w	1a0049c0 <_vfiprintf_r+0x4c>
1a004b8c:	9809      	ldr	r0, [sp, #36]	; 0x24
1a004b8e:	e719      	b.n	1a0049c4 <_vfiprintf_r+0x50>
1a004b90:	ab03      	add	r3, sp, #12
1a004b92:	9300      	str	r3, [sp, #0]
1a004b94:	462a      	mov	r2, r5
1a004b96:	4b0a      	ldr	r3, [pc, #40]	; (1a004bc0 <_vfiprintf_r+0x24c>)
1a004b98:	a904      	add	r1, sp, #16
1a004b9a:	4638      	mov	r0, r7
1a004b9c:	f000 f888 	bl	1a004cb0 <_printf_i>
1a004ba0:	e7e3      	b.n	1a004b6a <_vfiprintf_r+0x1f6>
1a004ba2:	bf00      	nop
1a004ba4:	1a005b70 	.word	0x1a005b70
1a004ba8:	1a005b90 	.word	0x1a005b90
1a004bac:	1a005b50 	.word	0x1a005b50
1a004bb0:	1a005bb4 	.word	0x1a005bb4
1a004bb4:	1a005bba 	.word	0x1a005bba
1a004bb8:	1a005bbe 	.word	0x1a005bbe
1a004bbc:	00000000 	.word	0x00000000
1a004bc0:	1a00494f 	.word	0x1a00494f

1a004bc4 <_printf_common>:
1a004bc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a004bc8:	4691      	mov	r9, r2
1a004bca:	461f      	mov	r7, r3
1a004bcc:	688a      	ldr	r2, [r1, #8]
1a004bce:	690b      	ldr	r3, [r1, #16]
1a004bd0:	f8dd 8020 	ldr.w	r8, [sp, #32]
1a004bd4:	4293      	cmp	r3, r2
1a004bd6:	bfb8      	it	lt
1a004bd8:	4613      	movlt	r3, r2
1a004bda:	f8c9 3000 	str.w	r3, [r9]
1a004bde:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
1a004be2:	4606      	mov	r6, r0
1a004be4:	460c      	mov	r4, r1
1a004be6:	b112      	cbz	r2, 1a004bee <_printf_common+0x2a>
1a004be8:	3301      	adds	r3, #1
1a004bea:	f8c9 3000 	str.w	r3, [r9]
1a004bee:	6823      	ldr	r3, [r4, #0]
1a004bf0:	0699      	lsls	r1, r3, #26
1a004bf2:	bf42      	ittt	mi
1a004bf4:	f8d9 3000 	ldrmi.w	r3, [r9]
1a004bf8:	3302      	addmi	r3, #2
1a004bfa:	f8c9 3000 	strmi.w	r3, [r9]
1a004bfe:	6825      	ldr	r5, [r4, #0]
1a004c00:	f015 0506 	ands.w	r5, r5, #6
1a004c04:	d107      	bne.n	1a004c16 <_printf_common+0x52>
1a004c06:	f104 0a19 	add.w	sl, r4, #25
1a004c0a:	68e3      	ldr	r3, [r4, #12]
1a004c0c:	f8d9 2000 	ldr.w	r2, [r9]
1a004c10:	1a9b      	subs	r3, r3, r2
1a004c12:	42ab      	cmp	r3, r5
1a004c14:	dc28      	bgt.n	1a004c68 <_printf_common+0xa4>
1a004c16:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
1a004c1a:	6822      	ldr	r2, [r4, #0]
1a004c1c:	3300      	adds	r3, #0
1a004c1e:	bf18      	it	ne
1a004c20:	2301      	movne	r3, #1
1a004c22:	0692      	lsls	r2, r2, #26
1a004c24:	d42d      	bmi.n	1a004c82 <_printf_common+0xbe>
1a004c26:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a004c2a:	4639      	mov	r1, r7
1a004c2c:	4630      	mov	r0, r6
1a004c2e:	47c0      	blx	r8
1a004c30:	3001      	adds	r0, #1
1a004c32:	d020      	beq.n	1a004c76 <_printf_common+0xb2>
1a004c34:	6823      	ldr	r3, [r4, #0]
1a004c36:	68e5      	ldr	r5, [r4, #12]
1a004c38:	f8d9 2000 	ldr.w	r2, [r9]
1a004c3c:	f003 0306 	and.w	r3, r3, #6
1a004c40:	2b04      	cmp	r3, #4
1a004c42:	bf08      	it	eq
1a004c44:	1aad      	subeq	r5, r5, r2
1a004c46:	68a3      	ldr	r3, [r4, #8]
1a004c48:	6922      	ldr	r2, [r4, #16]
1a004c4a:	bf0c      	ite	eq
1a004c4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
1a004c50:	2500      	movne	r5, #0
1a004c52:	4293      	cmp	r3, r2
1a004c54:	bfc4      	itt	gt
1a004c56:	1a9b      	subgt	r3, r3, r2
1a004c58:	18ed      	addgt	r5, r5, r3
1a004c5a:	f04f 0900 	mov.w	r9, #0
1a004c5e:	341a      	adds	r4, #26
1a004c60:	454d      	cmp	r5, r9
1a004c62:	d11a      	bne.n	1a004c9a <_printf_common+0xd6>
1a004c64:	2000      	movs	r0, #0
1a004c66:	e008      	b.n	1a004c7a <_printf_common+0xb6>
1a004c68:	2301      	movs	r3, #1
1a004c6a:	4652      	mov	r2, sl
1a004c6c:	4639      	mov	r1, r7
1a004c6e:	4630      	mov	r0, r6
1a004c70:	47c0      	blx	r8
1a004c72:	3001      	adds	r0, #1
1a004c74:	d103      	bne.n	1a004c7e <_printf_common+0xba>
1a004c76:	f04f 30ff 	mov.w	r0, #4294967295
1a004c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a004c7e:	3501      	adds	r5, #1
1a004c80:	e7c3      	b.n	1a004c0a <_printf_common+0x46>
1a004c82:	18e1      	adds	r1, r4, r3
1a004c84:	1c5a      	adds	r2, r3, #1
1a004c86:	2030      	movs	r0, #48	; 0x30
1a004c88:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1a004c8c:	4422      	add	r2, r4
1a004c8e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1a004c92:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1a004c96:	3302      	adds	r3, #2
1a004c98:	e7c5      	b.n	1a004c26 <_printf_common+0x62>
1a004c9a:	2301      	movs	r3, #1
1a004c9c:	4622      	mov	r2, r4
1a004c9e:	4639      	mov	r1, r7
1a004ca0:	4630      	mov	r0, r6
1a004ca2:	47c0      	blx	r8
1a004ca4:	3001      	adds	r0, #1
1a004ca6:	d0e6      	beq.n	1a004c76 <_printf_common+0xb2>
1a004ca8:	f109 0901 	add.w	r9, r9, #1
1a004cac:	e7d8      	b.n	1a004c60 <_printf_common+0x9c>
1a004cae:	Address 0x1a004cae is out of bounds.


1a004cb0 <_printf_i>:
1a004cb0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a004cb4:	4606      	mov	r6, r0
1a004cb6:	460c      	mov	r4, r1
1a004cb8:	f101 0043 	add.w	r0, r1, #67	; 0x43
1a004cbc:	7e09      	ldrb	r1, [r1, #24]
1a004cbe:	b085      	sub	sp, #20
1a004cc0:	296e      	cmp	r1, #110	; 0x6e
1a004cc2:	4698      	mov	r8, r3
1a004cc4:	4617      	mov	r7, r2
1a004cc6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a004cc8:	f000 80ba 	beq.w	1a004e40 <_printf_i+0x190>
1a004ccc:	d824      	bhi.n	1a004d18 <_printf_i+0x68>
1a004cce:	2963      	cmp	r1, #99	; 0x63
1a004cd0:	d039      	beq.n	1a004d46 <_printf_i+0x96>
1a004cd2:	d80a      	bhi.n	1a004cea <_printf_i+0x3a>
1a004cd4:	2900      	cmp	r1, #0
1a004cd6:	f000 80c3 	beq.w	1a004e60 <_printf_i+0x1b0>
1a004cda:	2958      	cmp	r1, #88	; 0x58
1a004cdc:	f000 8091 	beq.w	1a004e02 <_printf_i+0x152>
1a004ce0:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a004ce4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
1a004ce8:	e035      	b.n	1a004d56 <_printf_i+0xa6>
1a004cea:	2964      	cmp	r1, #100	; 0x64
1a004cec:	d001      	beq.n	1a004cf2 <_printf_i+0x42>
1a004cee:	2969      	cmp	r1, #105	; 0x69
1a004cf0:	d1f6      	bne.n	1a004ce0 <_printf_i+0x30>
1a004cf2:	6825      	ldr	r5, [r4, #0]
1a004cf4:	681a      	ldr	r2, [r3, #0]
1a004cf6:	f015 0f80 	tst.w	r5, #128	; 0x80
1a004cfa:	f102 0104 	add.w	r1, r2, #4
1a004cfe:	d02c      	beq.n	1a004d5a <_printf_i+0xaa>
1a004d00:	6812      	ldr	r2, [r2, #0]
1a004d02:	6019      	str	r1, [r3, #0]
1a004d04:	2a00      	cmp	r2, #0
1a004d06:	da03      	bge.n	1a004d10 <_printf_i+0x60>
1a004d08:	232d      	movs	r3, #45	; 0x2d
1a004d0a:	4252      	negs	r2, r2
1a004d0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a004d10:	f8df c1bc 	ldr.w	ip, [pc, #444]	; 1a004ed0 <_printf_i+0x220>
1a004d14:	230a      	movs	r3, #10
1a004d16:	e03f      	b.n	1a004d98 <_printf_i+0xe8>
1a004d18:	2973      	cmp	r1, #115	; 0x73
1a004d1a:	f000 80a5 	beq.w	1a004e68 <_printf_i+0x1b8>
1a004d1e:	d808      	bhi.n	1a004d32 <_printf_i+0x82>
1a004d20:	296f      	cmp	r1, #111	; 0x6f
1a004d22:	d021      	beq.n	1a004d68 <_printf_i+0xb8>
1a004d24:	2970      	cmp	r1, #112	; 0x70
1a004d26:	d1db      	bne.n	1a004ce0 <_printf_i+0x30>
1a004d28:	6822      	ldr	r2, [r4, #0]
1a004d2a:	f042 0220 	orr.w	r2, r2, #32
1a004d2e:	6022      	str	r2, [r4, #0]
1a004d30:	e003      	b.n	1a004d3a <_printf_i+0x8a>
1a004d32:	2975      	cmp	r1, #117	; 0x75
1a004d34:	d018      	beq.n	1a004d68 <_printf_i+0xb8>
1a004d36:	2978      	cmp	r1, #120	; 0x78
1a004d38:	d1d2      	bne.n	1a004ce0 <_printf_i+0x30>
1a004d3a:	2278      	movs	r2, #120	; 0x78
1a004d3c:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
1a004d40:	f8df c190 	ldr.w	ip, [pc, #400]	; 1a004ed4 <_printf_i+0x224>
1a004d44:	e061      	b.n	1a004e0a <_printf_i+0x15a>
1a004d46:	681a      	ldr	r2, [r3, #0]
1a004d48:	1d11      	adds	r1, r2, #4
1a004d4a:	6019      	str	r1, [r3, #0]
1a004d4c:	6813      	ldr	r3, [r2, #0]
1a004d4e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a004d52:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a004d56:	2301      	movs	r3, #1
1a004d58:	e093      	b.n	1a004e82 <_printf_i+0x1d2>
1a004d5a:	6812      	ldr	r2, [r2, #0]
1a004d5c:	6019      	str	r1, [r3, #0]
1a004d5e:	f015 0f40 	tst.w	r5, #64	; 0x40
1a004d62:	bf18      	it	ne
1a004d64:	b212      	sxthne	r2, r2
1a004d66:	e7cd      	b.n	1a004d04 <_printf_i+0x54>
1a004d68:	f8d4 c000 	ldr.w	ip, [r4]
1a004d6c:	681a      	ldr	r2, [r3, #0]
1a004d6e:	f01c 0f80 	tst.w	ip, #128	; 0x80
1a004d72:	f102 0504 	add.w	r5, r2, #4
1a004d76:	601d      	str	r5, [r3, #0]
1a004d78:	d001      	beq.n	1a004d7e <_printf_i+0xce>
1a004d7a:	6812      	ldr	r2, [r2, #0]
1a004d7c:	e003      	b.n	1a004d86 <_printf_i+0xd6>
1a004d7e:	f01c 0f40 	tst.w	ip, #64	; 0x40
1a004d82:	d0fa      	beq.n	1a004d7a <_printf_i+0xca>
1a004d84:	8812      	ldrh	r2, [r2, #0]
1a004d86:	f8df c148 	ldr.w	ip, [pc, #328]	; 1a004ed0 <_printf_i+0x220>
1a004d8a:	296f      	cmp	r1, #111	; 0x6f
1a004d8c:	bf0c      	ite	eq
1a004d8e:	2308      	moveq	r3, #8
1a004d90:	230a      	movne	r3, #10
1a004d92:	2100      	movs	r1, #0
1a004d94:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
1a004d98:	6865      	ldr	r5, [r4, #4]
1a004d9a:	60a5      	str	r5, [r4, #8]
1a004d9c:	2d00      	cmp	r5, #0
1a004d9e:	bfa2      	ittt	ge
1a004da0:	6821      	ldrge	r1, [r4, #0]
1a004da2:	f021 0104 	bicge.w	r1, r1, #4
1a004da6:	6021      	strge	r1, [r4, #0]
1a004da8:	b90a      	cbnz	r2, 1a004dae <_printf_i+0xfe>
1a004daa:	2d00      	cmp	r5, #0
1a004dac:	d046      	beq.n	1a004e3c <_printf_i+0x18c>
1a004dae:	4605      	mov	r5, r0
1a004db0:	fbb2 f1f3 	udiv	r1, r2, r3
1a004db4:	fb03 2e11 	mls	lr, r3, r1, r2
1a004db8:	4293      	cmp	r3, r2
1a004dba:	f81c e00e 	ldrb.w	lr, [ip, lr]
1a004dbe:	f805 ed01 	strb.w	lr, [r5, #-1]!
1a004dc2:	d939      	bls.n	1a004e38 <_printf_i+0x188>
1a004dc4:	2b08      	cmp	r3, #8
1a004dc6:	d10b      	bne.n	1a004de0 <_printf_i+0x130>
1a004dc8:	6823      	ldr	r3, [r4, #0]
1a004dca:	07da      	lsls	r2, r3, #31
1a004dcc:	d508      	bpl.n	1a004de0 <_printf_i+0x130>
1a004dce:	6923      	ldr	r3, [r4, #16]
1a004dd0:	6862      	ldr	r2, [r4, #4]
1a004dd2:	429a      	cmp	r2, r3
1a004dd4:	bfde      	ittt	le
1a004dd6:	2330      	movle	r3, #48	; 0x30
1a004dd8:	f805 3c01 	strble.w	r3, [r5, #-1]
1a004ddc:	f105 35ff 	addle.w	r5, r5, #4294967295
1a004de0:	1b40      	subs	r0, r0, r5
1a004de2:	6120      	str	r0, [r4, #16]
1a004de4:	f8cd 8000 	str.w	r8, [sp]
1a004de8:	463b      	mov	r3, r7
1a004dea:	aa03      	add	r2, sp, #12
1a004dec:	4621      	mov	r1, r4
1a004dee:	4630      	mov	r0, r6
1a004df0:	f7ff fee8 	bl	1a004bc4 <_printf_common>
1a004df4:	3001      	adds	r0, #1
1a004df6:	d149      	bne.n	1a004e8c <_printf_i+0x1dc>
1a004df8:	f04f 30ff 	mov.w	r0, #4294967295
1a004dfc:	b005      	add	sp, #20
1a004dfe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a004e02:	f8df c0cc 	ldr.w	ip, [pc, #204]	; 1a004ed0 <_printf_i+0x220>
1a004e06:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
1a004e0a:	681d      	ldr	r5, [r3, #0]
1a004e0c:	6821      	ldr	r1, [r4, #0]
1a004e0e:	f855 2b04 	ldr.w	r2, [r5], #4
1a004e12:	601d      	str	r5, [r3, #0]
1a004e14:	060d      	lsls	r5, r1, #24
1a004e16:	d50b      	bpl.n	1a004e30 <_printf_i+0x180>
1a004e18:	07cd      	lsls	r5, r1, #31
1a004e1a:	bf44      	itt	mi
1a004e1c:	f041 0120 	orrmi.w	r1, r1, #32
1a004e20:	6021      	strmi	r1, [r4, #0]
1a004e22:	b91a      	cbnz	r2, 1a004e2c <_printf_i+0x17c>
1a004e24:	6823      	ldr	r3, [r4, #0]
1a004e26:	f023 0320 	bic.w	r3, r3, #32
1a004e2a:	6023      	str	r3, [r4, #0]
1a004e2c:	2310      	movs	r3, #16
1a004e2e:	e7b0      	b.n	1a004d92 <_printf_i+0xe2>
1a004e30:	064b      	lsls	r3, r1, #25
1a004e32:	bf48      	it	mi
1a004e34:	b292      	uxthmi	r2, r2
1a004e36:	e7ef      	b.n	1a004e18 <_printf_i+0x168>
1a004e38:	460a      	mov	r2, r1
1a004e3a:	e7b9      	b.n	1a004db0 <_printf_i+0x100>
1a004e3c:	4605      	mov	r5, r0
1a004e3e:	e7c1      	b.n	1a004dc4 <_printf_i+0x114>
1a004e40:	681a      	ldr	r2, [r3, #0]
1a004e42:	f8d4 c000 	ldr.w	ip, [r4]
1a004e46:	6961      	ldr	r1, [r4, #20]
1a004e48:	1d15      	adds	r5, r2, #4
1a004e4a:	601d      	str	r5, [r3, #0]
1a004e4c:	f01c 0f80 	tst.w	ip, #128	; 0x80
1a004e50:	6813      	ldr	r3, [r2, #0]
1a004e52:	d001      	beq.n	1a004e58 <_printf_i+0x1a8>
1a004e54:	6019      	str	r1, [r3, #0]
1a004e56:	e003      	b.n	1a004e60 <_printf_i+0x1b0>
1a004e58:	f01c 0f40 	tst.w	ip, #64	; 0x40
1a004e5c:	d0fa      	beq.n	1a004e54 <_printf_i+0x1a4>
1a004e5e:	8019      	strh	r1, [r3, #0]
1a004e60:	2300      	movs	r3, #0
1a004e62:	6123      	str	r3, [r4, #16]
1a004e64:	4605      	mov	r5, r0
1a004e66:	e7bd      	b.n	1a004de4 <_printf_i+0x134>
1a004e68:	681a      	ldr	r2, [r3, #0]
1a004e6a:	1d11      	adds	r1, r2, #4
1a004e6c:	6019      	str	r1, [r3, #0]
1a004e6e:	6815      	ldr	r5, [r2, #0]
1a004e70:	6862      	ldr	r2, [r4, #4]
1a004e72:	2100      	movs	r1, #0
1a004e74:	4628      	mov	r0, r5
1a004e76:	f000 fa4b 	bl	1a005310 <memchr>
1a004e7a:	b108      	cbz	r0, 1a004e80 <_printf_i+0x1d0>
1a004e7c:	1b40      	subs	r0, r0, r5
1a004e7e:	6060      	str	r0, [r4, #4]
1a004e80:	6863      	ldr	r3, [r4, #4]
1a004e82:	6123      	str	r3, [r4, #16]
1a004e84:	2300      	movs	r3, #0
1a004e86:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a004e8a:	e7ab      	b.n	1a004de4 <_printf_i+0x134>
1a004e8c:	6923      	ldr	r3, [r4, #16]
1a004e8e:	462a      	mov	r2, r5
1a004e90:	4639      	mov	r1, r7
1a004e92:	4630      	mov	r0, r6
1a004e94:	47c0      	blx	r8
1a004e96:	3001      	adds	r0, #1
1a004e98:	d0ae      	beq.n	1a004df8 <_printf_i+0x148>
1a004e9a:	6823      	ldr	r3, [r4, #0]
1a004e9c:	079b      	lsls	r3, r3, #30
1a004e9e:	d413      	bmi.n	1a004ec8 <_printf_i+0x218>
1a004ea0:	68e0      	ldr	r0, [r4, #12]
1a004ea2:	9b03      	ldr	r3, [sp, #12]
1a004ea4:	4298      	cmp	r0, r3
1a004ea6:	bfb8      	it	lt
1a004ea8:	4618      	movlt	r0, r3
1a004eaa:	e7a7      	b.n	1a004dfc <_printf_i+0x14c>
1a004eac:	2301      	movs	r3, #1
1a004eae:	464a      	mov	r2, r9
1a004eb0:	4639      	mov	r1, r7
1a004eb2:	4630      	mov	r0, r6
1a004eb4:	47c0      	blx	r8
1a004eb6:	3001      	adds	r0, #1
1a004eb8:	d09e      	beq.n	1a004df8 <_printf_i+0x148>
1a004eba:	3501      	adds	r5, #1
1a004ebc:	68e3      	ldr	r3, [r4, #12]
1a004ebe:	9a03      	ldr	r2, [sp, #12]
1a004ec0:	1a9b      	subs	r3, r3, r2
1a004ec2:	42ab      	cmp	r3, r5
1a004ec4:	dcf2      	bgt.n	1a004eac <_printf_i+0x1fc>
1a004ec6:	e7eb      	b.n	1a004ea0 <_printf_i+0x1f0>
1a004ec8:	2500      	movs	r5, #0
1a004eca:	f104 0919 	add.w	r9, r4, #25
1a004ece:	e7f5      	b.n	1a004ebc <_printf_i+0x20c>
1a004ed0:	1a005bc5 	.word	0x1a005bc5
1a004ed4:	1a005bd6 	.word	0x1a005bd6

1a004ed8 <iprintf>:
1a004ed8:	b40f      	push	{r0, r1, r2, r3}
1a004eda:	4b0a      	ldr	r3, [pc, #40]	; (1a004f04 <iprintf+0x2c>)
1a004edc:	b513      	push	{r0, r1, r4, lr}
1a004ede:	681c      	ldr	r4, [r3, #0]
1a004ee0:	b124      	cbz	r4, 1a004eec <iprintf+0x14>
1a004ee2:	69a3      	ldr	r3, [r4, #24]
1a004ee4:	b913      	cbnz	r3, 1a004eec <iprintf+0x14>
1a004ee6:	4620      	mov	r0, r4
1a004ee8:	f7ff fb98 	bl	1a00461c <__sinit>
1a004eec:	ab05      	add	r3, sp, #20
1a004eee:	9a04      	ldr	r2, [sp, #16]
1a004ef0:	68a1      	ldr	r1, [r4, #8]
1a004ef2:	9301      	str	r3, [sp, #4]
1a004ef4:	4620      	mov	r0, r4
1a004ef6:	f7ff fd3d 	bl	1a004974 <_vfiprintf_r>
1a004efa:	b002      	add	sp, #8
1a004efc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a004f00:	b004      	add	sp, #16
1a004f02:	4770      	bx	lr
1a004f04:	10000044 	.word	0x10000044

1a004f08 <_puts_r>:
1a004f08:	b570      	push	{r4, r5, r6, lr}
1a004f0a:	460e      	mov	r6, r1
1a004f0c:	4605      	mov	r5, r0
1a004f0e:	b118      	cbz	r0, 1a004f18 <_puts_r+0x10>
1a004f10:	6983      	ldr	r3, [r0, #24]
1a004f12:	b90b      	cbnz	r3, 1a004f18 <_puts_r+0x10>
1a004f14:	f7ff fb82 	bl	1a00461c <__sinit>
1a004f18:	69ab      	ldr	r3, [r5, #24]
1a004f1a:	68ac      	ldr	r4, [r5, #8]
1a004f1c:	b913      	cbnz	r3, 1a004f24 <_puts_r+0x1c>
1a004f1e:	4628      	mov	r0, r5
1a004f20:	f7ff fb7c 	bl	1a00461c <__sinit>
1a004f24:	4b2c      	ldr	r3, [pc, #176]	; (1a004fd8 <_puts_r+0xd0>)
1a004f26:	429c      	cmp	r4, r3
1a004f28:	d120      	bne.n	1a004f6c <_puts_r+0x64>
1a004f2a:	686c      	ldr	r4, [r5, #4]
1a004f2c:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a004f2e:	07db      	lsls	r3, r3, #31
1a004f30:	d405      	bmi.n	1a004f3e <_puts_r+0x36>
1a004f32:	89a3      	ldrh	r3, [r4, #12]
1a004f34:	0598      	lsls	r0, r3, #22
1a004f36:	d402      	bmi.n	1a004f3e <_puts_r+0x36>
1a004f38:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a004f3a:	f7ff fc30 	bl	1a00479e <__retarget_lock_acquire_recursive>
1a004f3e:	89a3      	ldrh	r3, [r4, #12]
1a004f40:	0719      	lsls	r1, r3, #28
1a004f42:	d51d      	bpl.n	1a004f80 <_puts_r+0x78>
1a004f44:	6923      	ldr	r3, [r4, #16]
1a004f46:	b1db      	cbz	r3, 1a004f80 <_puts_r+0x78>
1a004f48:	3e01      	subs	r6, #1
1a004f4a:	68a3      	ldr	r3, [r4, #8]
1a004f4c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
1a004f50:	3b01      	subs	r3, #1
1a004f52:	60a3      	str	r3, [r4, #8]
1a004f54:	bb39      	cbnz	r1, 1a004fa6 <_puts_r+0x9e>
1a004f56:	2b00      	cmp	r3, #0
1a004f58:	da38      	bge.n	1a004fcc <_puts_r+0xc4>
1a004f5a:	4622      	mov	r2, r4
1a004f5c:	210a      	movs	r1, #10
1a004f5e:	4628      	mov	r0, r5
1a004f60:	f000 f8ac 	bl	1a0050bc <__swbuf_r>
1a004f64:	3001      	adds	r0, #1
1a004f66:	d011      	beq.n	1a004f8c <_puts_r+0x84>
1a004f68:	250a      	movs	r5, #10
1a004f6a:	e011      	b.n	1a004f90 <_puts_r+0x88>
1a004f6c:	4b1b      	ldr	r3, [pc, #108]	; (1a004fdc <_puts_r+0xd4>)
1a004f6e:	429c      	cmp	r4, r3
1a004f70:	d101      	bne.n	1a004f76 <_puts_r+0x6e>
1a004f72:	68ac      	ldr	r4, [r5, #8]
1a004f74:	e7da      	b.n	1a004f2c <_puts_r+0x24>
1a004f76:	4b1a      	ldr	r3, [pc, #104]	; (1a004fe0 <_puts_r+0xd8>)
1a004f78:	429c      	cmp	r4, r3
1a004f7a:	bf08      	it	eq
1a004f7c:	68ec      	ldreq	r4, [r5, #12]
1a004f7e:	e7d5      	b.n	1a004f2c <_puts_r+0x24>
1a004f80:	4621      	mov	r1, r4
1a004f82:	4628      	mov	r0, r5
1a004f84:	f000 f8ec 	bl	1a005160 <__swsetup_r>
1a004f88:	2800      	cmp	r0, #0
1a004f8a:	d0dd      	beq.n	1a004f48 <_puts_r+0x40>
1a004f8c:	f04f 35ff 	mov.w	r5, #4294967295
1a004f90:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a004f92:	07da      	lsls	r2, r3, #31
1a004f94:	d405      	bmi.n	1a004fa2 <_puts_r+0x9a>
1a004f96:	89a3      	ldrh	r3, [r4, #12]
1a004f98:	059b      	lsls	r3, r3, #22
1a004f9a:	d402      	bmi.n	1a004fa2 <_puts_r+0x9a>
1a004f9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a004f9e:	f7ff fbff 	bl	1a0047a0 <__retarget_lock_release_recursive>
1a004fa2:	4628      	mov	r0, r5
1a004fa4:	bd70      	pop	{r4, r5, r6, pc}
1a004fa6:	2b00      	cmp	r3, #0
1a004fa8:	da04      	bge.n	1a004fb4 <_puts_r+0xac>
1a004faa:	69a2      	ldr	r2, [r4, #24]
1a004fac:	429a      	cmp	r2, r3
1a004fae:	dc06      	bgt.n	1a004fbe <_puts_r+0xb6>
1a004fb0:	290a      	cmp	r1, #10
1a004fb2:	d004      	beq.n	1a004fbe <_puts_r+0xb6>
1a004fb4:	6823      	ldr	r3, [r4, #0]
1a004fb6:	1c5a      	adds	r2, r3, #1
1a004fb8:	6022      	str	r2, [r4, #0]
1a004fba:	7019      	strb	r1, [r3, #0]
1a004fbc:	e7c5      	b.n	1a004f4a <_puts_r+0x42>
1a004fbe:	4622      	mov	r2, r4
1a004fc0:	4628      	mov	r0, r5
1a004fc2:	f000 f87b 	bl	1a0050bc <__swbuf_r>
1a004fc6:	3001      	adds	r0, #1
1a004fc8:	d1bf      	bne.n	1a004f4a <_puts_r+0x42>
1a004fca:	e7df      	b.n	1a004f8c <_puts_r+0x84>
1a004fcc:	6823      	ldr	r3, [r4, #0]
1a004fce:	250a      	movs	r5, #10
1a004fd0:	1c5a      	adds	r2, r3, #1
1a004fd2:	6022      	str	r2, [r4, #0]
1a004fd4:	701d      	strb	r5, [r3, #0]
1a004fd6:	e7db      	b.n	1a004f90 <_puts_r+0x88>
1a004fd8:	1a005b70 	.word	0x1a005b70
1a004fdc:	1a005b90 	.word	0x1a005b90
1a004fe0:	1a005b50 	.word	0x1a005b50

1a004fe4 <puts>:
1a004fe4:	4b02      	ldr	r3, [pc, #8]	; (1a004ff0 <puts+0xc>)
1a004fe6:	4601      	mov	r1, r0
1a004fe8:	6818      	ldr	r0, [r3, #0]
1a004fea:	f7ff bf8d 	b.w	1a004f08 <_puts_r>
1a004fee:	bf00      	nop
1a004ff0:	10000044 	.word	0x10000044

1a004ff4 <siprintf>:
1a004ff4:	b40e      	push	{r1, r2, r3}
1a004ff6:	b500      	push	{lr}
1a004ff8:	b09c      	sub	sp, #112	; 0x70
1a004ffa:	ab1d      	add	r3, sp, #116	; 0x74
1a004ffc:	9002      	str	r0, [sp, #8]
1a004ffe:	9006      	str	r0, [sp, #24]
1a005000:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
1a005004:	4809      	ldr	r0, [pc, #36]	; (1a00502c <siprintf+0x38>)
1a005006:	9107      	str	r1, [sp, #28]
1a005008:	9104      	str	r1, [sp, #16]
1a00500a:	4909      	ldr	r1, [pc, #36]	; (1a005030 <siprintf+0x3c>)
1a00500c:	f853 2b04 	ldr.w	r2, [r3], #4
1a005010:	9105      	str	r1, [sp, #20]
1a005012:	6800      	ldr	r0, [r0, #0]
1a005014:	9301      	str	r3, [sp, #4]
1a005016:	a902      	add	r1, sp, #8
1a005018:	f000 fa72 	bl	1a005500 <_svfiprintf_r>
1a00501c:	9b02      	ldr	r3, [sp, #8]
1a00501e:	2200      	movs	r2, #0
1a005020:	701a      	strb	r2, [r3, #0]
1a005022:	b01c      	add	sp, #112	; 0x70
1a005024:	f85d eb04 	ldr.w	lr, [sp], #4
1a005028:	b003      	add	sp, #12
1a00502a:	4770      	bx	lr
1a00502c:	10000044 	.word	0x10000044
1a005030:	ffff0208 	.word	0xffff0208

1a005034 <__sread>:
1a005034:	b510      	push	{r4, lr}
1a005036:	460c      	mov	r4, r1
1a005038:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a00503c:	f7fb fcaa 	bl	1a000994 <_read_r>
1a005040:	2800      	cmp	r0, #0
1a005042:	bfab      	itete	ge
1a005044:	6d63      	ldrge	r3, [r4, #84]	; 0x54
1a005046:	89a3      	ldrhlt	r3, [r4, #12]
1a005048:	181b      	addge	r3, r3, r0
1a00504a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
1a00504e:	bfac      	ite	ge
1a005050:	6563      	strge	r3, [r4, #84]	; 0x54
1a005052:	81a3      	strhlt	r3, [r4, #12]
1a005054:	bd10      	pop	{r4, pc}

1a005056 <__swrite>:
1a005056:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a00505a:	461f      	mov	r7, r3
1a00505c:	898b      	ldrh	r3, [r1, #12]
1a00505e:	05db      	lsls	r3, r3, #23
1a005060:	4605      	mov	r5, r0
1a005062:	460c      	mov	r4, r1
1a005064:	4616      	mov	r6, r2
1a005066:	d505      	bpl.n	1a005074 <__swrite+0x1e>
1a005068:	2302      	movs	r3, #2
1a00506a:	2200      	movs	r2, #0
1a00506c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a005070:	f7fb fc8b 	bl	1a00098a <_lseek_r>
1a005074:	89a3      	ldrh	r3, [r4, #12]
1a005076:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a00507a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1a00507e:	81a3      	strh	r3, [r4, #12]
1a005080:	4632      	mov	r2, r6
1a005082:	463b      	mov	r3, r7
1a005084:	4628      	mov	r0, r5
1a005086:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a00508a:	f7fb bcaa 	b.w	1a0009e2 <_write_r>

1a00508e <__sseek>:
1a00508e:	b510      	push	{r4, lr}
1a005090:	460c      	mov	r4, r1
1a005092:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a005096:	f7fb fc78 	bl	1a00098a <_lseek_r>
1a00509a:	1c43      	adds	r3, r0, #1
1a00509c:	89a3      	ldrh	r3, [r4, #12]
1a00509e:	bf15      	itete	ne
1a0050a0:	6560      	strne	r0, [r4, #84]	; 0x54
1a0050a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1a0050a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1a0050aa:	81a3      	strheq	r3, [r4, #12]
1a0050ac:	bf18      	it	ne
1a0050ae:	81a3      	strhne	r3, [r4, #12]
1a0050b0:	bd10      	pop	{r4, pc}

1a0050b2 <__sclose>:
1a0050b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a0050b6:	f7fb bc55 	b.w	1a000964 <_close_r>
1a0050ba:	Address 0x1a0050ba is out of bounds.


1a0050bc <__swbuf_r>:
1a0050bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0050be:	460e      	mov	r6, r1
1a0050c0:	4614      	mov	r4, r2
1a0050c2:	4605      	mov	r5, r0
1a0050c4:	b118      	cbz	r0, 1a0050ce <__swbuf_r+0x12>
1a0050c6:	6983      	ldr	r3, [r0, #24]
1a0050c8:	b90b      	cbnz	r3, 1a0050ce <__swbuf_r+0x12>
1a0050ca:	f7ff faa7 	bl	1a00461c <__sinit>
1a0050ce:	4b21      	ldr	r3, [pc, #132]	; (1a005154 <__swbuf_r+0x98>)
1a0050d0:	429c      	cmp	r4, r3
1a0050d2:	d12b      	bne.n	1a00512c <__swbuf_r+0x70>
1a0050d4:	686c      	ldr	r4, [r5, #4]
1a0050d6:	69a3      	ldr	r3, [r4, #24]
1a0050d8:	60a3      	str	r3, [r4, #8]
1a0050da:	89a3      	ldrh	r3, [r4, #12]
1a0050dc:	071a      	lsls	r2, r3, #28
1a0050de:	d52f      	bpl.n	1a005140 <__swbuf_r+0x84>
1a0050e0:	6923      	ldr	r3, [r4, #16]
1a0050e2:	b36b      	cbz	r3, 1a005140 <__swbuf_r+0x84>
1a0050e4:	6923      	ldr	r3, [r4, #16]
1a0050e6:	6820      	ldr	r0, [r4, #0]
1a0050e8:	1ac0      	subs	r0, r0, r3
1a0050ea:	6963      	ldr	r3, [r4, #20]
1a0050ec:	b2f6      	uxtb	r6, r6
1a0050ee:	4283      	cmp	r3, r0
1a0050f0:	4637      	mov	r7, r6
1a0050f2:	dc04      	bgt.n	1a0050fe <__swbuf_r+0x42>
1a0050f4:	4621      	mov	r1, r4
1a0050f6:	4628      	mov	r0, r5
1a0050f8:	f7ff f9fc 	bl	1a0044f4 <_fflush_r>
1a0050fc:	bb30      	cbnz	r0, 1a00514c <__swbuf_r+0x90>
1a0050fe:	68a3      	ldr	r3, [r4, #8]
1a005100:	3b01      	subs	r3, #1
1a005102:	60a3      	str	r3, [r4, #8]
1a005104:	6823      	ldr	r3, [r4, #0]
1a005106:	1c5a      	adds	r2, r3, #1
1a005108:	6022      	str	r2, [r4, #0]
1a00510a:	701e      	strb	r6, [r3, #0]
1a00510c:	6963      	ldr	r3, [r4, #20]
1a00510e:	3001      	adds	r0, #1
1a005110:	4283      	cmp	r3, r0
1a005112:	d004      	beq.n	1a00511e <__swbuf_r+0x62>
1a005114:	89a3      	ldrh	r3, [r4, #12]
1a005116:	07db      	lsls	r3, r3, #31
1a005118:	d506      	bpl.n	1a005128 <__swbuf_r+0x6c>
1a00511a:	2e0a      	cmp	r6, #10
1a00511c:	d104      	bne.n	1a005128 <__swbuf_r+0x6c>
1a00511e:	4621      	mov	r1, r4
1a005120:	4628      	mov	r0, r5
1a005122:	f7ff f9e7 	bl	1a0044f4 <_fflush_r>
1a005126:	b988      	cbnz	r0, 1a00514c <__swbuf_r+0x90>
1a005128:	4638      	mov	r0, r7
1a00512a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00512c:	4b0a      	ldr	r3, [pc, #40]	; (1a005158 <__swbuf_r+0x9c>)
1a00512e:	429c      	cmp	r4, r3
1a005130:	d101      	bne.n	1a005136 <__swbuf_r+0x7a>
1a005132:	68ac      	ldr	r4, [r5, #8]
1a005134:	e7cf      	b.n	1a0050d6 <__swbuf_r+0x1a>
1a005136:	4b09      	ldr	r3, [pc, #36]	; (1a00515c <__swbuf_r+0xa0>)
1a005138:	429c      	cmp	r4, r3
1a00513a:	bf08      	it	eq
1a00513c:	68ec      	ldreq	r4, [r5, #12]
1a00513e:	e7ca      	b.n	1a0050d6 <__swbuf_r+0x1a>
1a005140:	4621      	mov	r1, r4
1a005142:	4628      	mov	r0, r5
1a005144:	f000 f80c 	bl	1a005160 <__swsetup_r>
1a005148:	2800      	cmp	r0, #0
1a00514a:	d0cb      	beq.n	1a0050e4 <__swbuf_r+0x28>
1a00514c:	f04f 37ff 	mov.w	r7, #4294967295
1a005150:	e7ea      	b.n	1a005128 <__swbuf_r+0x6c>
1a005152:	bf00      	nop
1a005154:	1a005b70 	.word	0x1a005b70
1a005158:	1a005b90 	.word	0x1a005b90
1a00515c:	1a005b50 	.word	0x1a005b50

1a005160 <__swsetup_r>:
1a005160:	4b32      	ldr	r3, [pc, #200]	; (1a00522c <__swsetup_r+0xcc>)
1a005162:	b570      	push	{r4, r5, r6, lr}
1a005164:	681d      	ldr	r5, [r3, #0]
1a005166:	4606      	mov	r6, r0
1a005168:	460c      	mov	r4, r1
1a00516a:	b125      	cbz	r5, 1a005176 <__swsetup_r+0x16>
1a00516c:	69ab      	ldr	r3, [r5, #24]
1a00516e:	b913      	cbnz	r3, 1a005176 <__swsetup_r+0x16>
1a005170:	4628      	mov	r0, r5
1a005172:	f7ff fa53 	bl	1a00461c <__sinit>
1a005176:	4b2e      	ldr	r3, [pc, #184]	; (1a005230 <__swsetup_r+0xd0>)
1a005178:	429c      	cmp	r4, r3
1a00517a:	d10f      	bne.n	1a00519c <__swsetup_r+0x3c>
1a00517c:	686c      	ldr	r4, [r5, #4]
1a00517e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a005182:	b29a      	uxth	r2, r3
1a005184:	0715      	lsls	r5, r2, #28
1a005186:	d42c      	bmi.n	1a0051e2 <__swsetup_r+0x82>
1a005188:	06d0      	lsls	r0, r2, #27
1a00518a:	d411      	bmi.n	1a0051b0 <__swsetup_r+0x50>
1a00518c:	2209      	movs	r2, #9
1a00518e:	6032      	str	r2, [r6, #0]
1a005190:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a005194:	81a3      	strh	r3, [r4, #12]
1a005196:	f04f 30ff 	mov.w	r0, #4294967295
1a00519a:	e03e      	b.n	1a00521a <__swsetup_r+0xba>
1a00519c:	4b25      	ldr	r3, [pc, #148]	; (1a005234 <__swsetup_r+0xd4>)
1a00519e:	429c      	cmp	r4, r3
1a0051a0:	d101      	bne.n	1a0051a6 <__swsetup_r+0x46>
1a0051a2:	68ac      	ldr	r4, [r5, #8]
1a0051a4:	e7eb      	b.n	1a00517e <__swsetup_r+0x1e>
1a0051a6:	4b24      	ldr	r3, [pc, #144]	; (1a005238 <__swsetup_r+0xd8>)
1a0051a8:	429c      	cmp	r4, r3
1a0051aa:	bf08      	it	eq
1a0051ac:	68ec      	ldreq	r4, [r5, #12]
1a0051ae:	e7e6      	b.n	1a00517e <__swsetup_r+0x1e>
1a0051b0:	0751      	lsls	r1, r2, #29
1a0051b2:	d512      	bpl.n	1a0051da <__swsetup_r+0x7a>
1a0051b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a0051b6:	b141      	cbz	r1, 1a0051ca <__swsetup_r+0x6a>
1a0051b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a0051bc:	4299      	cmp	r1, r3
1a0051be:	d002      	beq.n	1a0051c6 <__swsetup_r+0x66>
1a0051c0:	4630      	mov	r0, r6
1a0051c2:	f7ff fb05 	bl	1a0047d0 <_free_r>
1a0051c6:	2300      	movs	r3, #0
1a0051c8:	6363      	str	r3, [r4, #52]	; 0x34
1a0051ca:	89a3      	ldrh	r3, [r4, #12]
1a0051cc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
1a0051d0:	81a3      	strh	r3, [r4, #12]
1a0051d2:	2300      	movs	r3, #0
1a0051d4:	6063      	str	r3, [r4, #4]
1a0051d6:	6923      	ldr	r3, [r4, #16]
1a0051d8:	6023      	str	r3, [r4, #0]
1a0051da:	89a3      	ldrh	r3, [r4, #12]
1a0051dc:	f043 0308 	orr.w	r3, r3, #8
1a0051e0:	81a3      	strh	r3, [r4, #12]
1a0051e2:	6923      	ldr	r3, [r4, #16]
1a0051e4:	b94b      	cbnz	r3, 1a0051fa <__swsetup_r+0x9a>
1a0051e6:	89a3      	ldrh	r3, [r4, #12]
1a0051e8:	f403 7320 	and.w	r3, r3, #640	; 0x280
1a0051ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a0051f0:	d003      	beq.n	1a0051fa <__swsetup_r+0x9a>
1a0051f2:	4621      	mov	r1, r4
1a0051f4:	4630      	mov	r0, r6
1a0051f6:	f000 f845 	bl	1a005284 <__smakebuf_r>
1a0051fa:	89a2      	ldrh	r2, [r4, #12]
1a0051fc:	f012 0301 	ands.w	r3, r2, #1
1a005200:	d00c      	beq.n	1a00521c <__swsetup_r+0xbc>
1a005202:	2300      	movs	r3, #0
1a005204:	60a3      	str	r3, [r4, #8]
1a005206:	6963      	ldr	r3, [r4, #20]
1a005208:	425b      	negs	r3, r3
1a00520a:	61a3      	str	r3, [r4, #24]
1a00520c:	6923      	ldr	r3, [r4, #16]
1a00520e:	b953      	cbnz	r3, 1a005226 <__swsetup_r+0xc6>
1a005210:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a005214:	f013 0080 	ands.w	r0, r3, #128	; 0x80
1a005218:	d1ba      	bne.n	1a005190 <__swsetup_r+0x30>
1a00521a:	bd70      	pop	{r4, r5, r6, pc}
1a00521c:	0792      	lsls	r2, r2, #30
1a00521e:	bf58      	it	pl
1a005220:	6963      	ldrpl	r3, [r4, #20]
1a005222:	60a3      	str	r3, [r4, #8]
1a005224:	e7f2      	b.n	1a00520c <__swsetup_r+0xac>
1a005226:	2000      	movs	r0, #0
1a005228:	e7f7      	b.n	1a00521a <__swsetup_r+0xba>
1a00522a:	bf00      	nop
1a00522c:	10000044 	.word	0x10000044
1a005230:	1a005b70 	.word	0x1a005b70
1a005234:	1a005b90 	.word	0x1a005b90
1a005238:	1a005b50 	.word	0x1a005b50

1a00523c <__swhatbuf_r>:
1a00523c:	b570      	push	{r4, r5, r6, lr}
1a00523e:	460e      	mov	r6, r1
1a005240:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a005244:	2900      	cmp	r1, #0
1a005246:	b096      	sub	sp, #88	; 0x58
1a005248:	4614      	mov	r4, r2
1a00524a:	461d      	mov	r5, r3
1a00524c:	da07      	bge.n	1a00525e <__swhatbuf_r+0x22>
1a00524e:	2300      	movs	r3, #0
1a005250:	602b      	str	r3, [r5, #0]
1a005252:	89b3      	ldrh	r3, [r6, #12]
1a005254:	061a      	lsls	r2, r3, #24
1a005256:	d410      	bmi.n	1a00527a <__swhatbuf_r+0x3e>
1a005258:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a00525c:	e00e      	b.n	1a00527c <__swhatbuf_r+0x40>
1a00525e:	466a      	mov	r2, sp
1a005260:	f7fb fb85 	bl	1a00096e <_fstat_r>
1a005264:	2800      	cmp	r0, #0
1a005266:	dbf2      	blt.n	1a00524e <__swhatbuf_r+0x12>
1a005268:	9a01      	ldr	r2, [sp, #4]
1a00526a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1a00526e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
1a005272:	425a      	negs	r2, r3
1a005274:	415a      	adcs	r2, r3
1a005276:	602a      	str	r2, [r5, #0]
1a005278:	e7ee      	b.n	1a005258 <__swhatbuf_r+0x1c>
1a00527a:	2340      	movs	r3, #64	; 0x40
1a00527c:	2000      	movs	r0, #0
1a00527e:	6023      	str	r3, [r4, #0]
1a005280:	b016      	add	sp, #88	; 0x58
1a005282:	bd70      	pop	{r4, r5, r6, pc}

1a005284 <__smakebuf_r>:
1a005284:	898b      	ldrh	r3, [r1, #12]
1a005286:	b573      	push	{r0, r1, r4, r5, r6, lr}
1a005288:	079d      	lsls	r5, r3, #30
1a00528a:	4606      	mov	r6, r0
1a00528c:	460c      	mov	r4, r1
1a00528e:	d507      	bpl.n	1a0052a0 <__smakebuf_r+0x1c>
1a005290:	f104 0347 	add.w	r3, r4, #71	; 0x47
1a005294:	6023      	str	r3, [r4, #0]
1a005296:	6123      	str	r3, [r4, #16]
1a005298:	2301      	movs	r3, #1
1a00529a:	6163      	str	r3, [r4, #20]
1a00529c:	b002      	add	sp, #8
1a00529e:	bd70      	pop	{r4, r5, r6, pc}
1a0052a0:	ab01      	add	r3, sp, #4
1a0052a2:	466a      	mov	r2, sp
1a0052a4:	f7ff ffca 	bl	1a00523c <__swhatbuf_r>
1a0052a8:	9900      	ldr	r1, [sp, #0]
1a0052aa:	4605      	mov	r5, r0
1a0052ac:	4630      	mov	r0, r6
1a0052ae:	f7ff fadd 	bl	1a00486c <_malloc_r>
1a0052b2:	b948      	cbnz	r0, 1a0052c8 <__smakebuf_r+0x44>
1a0052b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a0052b8:	059a      	lsls	r2, r3, #22
1a0052ba:	d4ef      	bmi.n	1a00529c <__smakebuf_r+0x18>
1a0052bc:	f023 0303 	bic.w	r3, r3, #3
1a0052c0:	f043 0302 	orr.w	r3, r3, #2
1a0052c4:	81a3      	strh	r3, [r4, #12]
1a0052c6:	e7e3      	b.n	1a005290 <__smakebuf_r+0xc>
1a0052c8:	4b0d      	ldr	r3, [pc, #52]	; (1a005300 <__smakebuf_r+0x7c>)
1a0052ca:	62b3      	str	r3, [r6, #40]	; 0x28
1a0052cc:	89a3      	ldrh	r3, [r4, #12]
1a0052ce:	6020      	str	r0, [r4, #0]
1a0052d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0052d4:	81a3      	strh	r3, [r4, #12]
1a0052d6:	9b00      	ldr	r3, [sp, #0]
1a0052d8:	6163      	str	r3, [r4, #20]
1a0052da:	9b01      	ldr	r3, [sp, #4]
1a0052dc:	6120      	str	r0, [r4, #16]
1a0052de:	b15b      	cbz	r3, 1a0052f8 <__smakebuf_r+0x74>
1a0052e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a0052e4:	4630      	mov	r0, r6
1a0052e6:	f7fb fb47 	bl	1a000978 <_isatty_r>
1a0052ea:	b128      	cbz	r0, 1a0052f8 <__smakebuf_r+0x74>
1a0052ec:	89a3      	ldrh	r3, [r4, #12]
1a0052ee:	f023 0303 	bic.w	r3, r3, #3
1a0052f2:	f043 0301 	orr.w	r3, r3, #1
1a0052f6:	81a3      	strh	r3, [r4, #12]
1a0052f8:	89a3      	ldrh	r3, [r4, #12]
1a0052fa:	431d      	orrs	r5, r3
1a0052fc:	81a5      	strh	r5, [r4, #12]
1a0052fe:	e7cd      	b.n	1a00529c <__smakebuf_r+0x18>
1a005300:	1a0045b5 	.word	0x1a0045b5
1a005304:	ffffffff 	.word	0xffffffff
1a005308:	ffffffff 	.word	0xffffffff
1a00530c:	ffffffff 	.word	0xffffffff

1a005310 <memchr>:
1a005310:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a005314:	2a10      	cmp	r2, #16
1a005316:	db2b      	blt.n	1a005370 <memchr+0x60>
1a005318:	f010 0f07 	tst.w	r0, #7
1a00531c:	d008      	beq.n	1a005330 <memchr+0x20>
1a00531e:	f810 3b01 	ldrb.w	r3, [r0], #1
1a005322:	3a01      	subs	r2, #1
1a005324:	428b      	cmp	r3, r1
1a005326:	d02d      	beq.n	1a005384 <memchr+0x74>
1a005328:	f010 0f07 	tst.w	r0, #7
1a00532c:	b342      	cbz	r2, 1a005380 <memchr+0x70>
1a00532e:	d1f6      	bne.n	1a00531e <memchr+0xe>
1a005330:	b4f0      	push	{r4, r5, r6, r7}
1a005332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
1a005336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1a00533a:	f022 0407 	bic.w	r4, r2, #7
1a00533e:	f07f 0700 	mvns.w	r7, #0
1a005342:	2300      	movs	r3, #0
1a005344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
1a005348:	3c08      	subs	r4, #8
1a00534a:	ea85 0501 	eor.w	r5, r5, r1
1a00534e:	ea86 0601 	eor.w	r6, r6, r1
1a005352:	fa85 f547 	uadd8	r5, r5, r7
1a005356:	faa3 f587 	sel	r5, r3, r7
1a00535a:	fa86 f647 	uadd8	r6, r6, r7
1a00535e:	faa5 f687 	sel	r6, r5, r7
1a005362:	b98e      	cbnz	r6, 1a005388 <memchr+0x78>
1a005364:	d1ee      	bne.n	1a005344 <memchr+0x34>
1a005366:	bcf0      	pop	{r4, r5, r6, r7}
1a005368:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a00536c:	f002 0207 	and.w	r2, r2, #7
1a005370:	b132      	cbz	r2, 1a005380 <memchr+0x70>
1a005372:	f810 3b01 	ldrb.w	r3, [r0], #1
1a005376:	3a01      	subs	r2, #1
1a005378:	ea83 0301 	eor.w	r3, r3, r1
1a00537c:	b113      	cbz	r3, 1a005384 <memchr+0x74>
1a00537e:	d1f8      	bne.n	1a005372 <memchr+0x62>
1a005380:	2000      	movs	r0, #0
1a005382:	4770      	bx	lr
1a005384:	3801      	subs	r0, #1
1a005386:	4770      	bx	lr
1a005388:	2d00      	cmp	r5, #0
1a00538a:	bf06      	itte	eq
1a00538c:	4635      	moveq	r5, r6
1a00538e:	3803      	subeq	r0, #3
1a005390:	3807      	subne	r0, #7
1a005392:	f015 0f01 	tst.w	r5, #1
1a005396:	d107      	bne.n	1a0053a8 <memchr+0x98>
1a005398:	3001      	adds	r0, #1
1a00539a:	f415 7f80 	tst.w	r5, #256	; 0x100
1a00539e:	bf02      	ittt	eq
1a0053a0:	3001      	addeq	r0, #1
1a0053a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
1a0053a6:	3001      	addeq	r0, #1
1a0053a8:	bcf0      	pop	{r4, r5, r6, r7}
1a0053aa:	3801      	subs	r0, #1
1a0053ac:	4770      	bx	lr
1a0053ae:	bf00      	nop

1a0053b0 <memmove>:
1a0053b0:	4288      	cmp	r0, r1
1a0053b2:	b510      	push	{r4, lr}
1a0053b4:	eb01 0302 	add.w	r3, r1, r2
1a0053b8:	d902      	bls.n	1a0053c0 <memmove+0x10>
1a0053ba:	4283      	cmp	r3, r0
1a0053bc:	461c      	mov	r4, r3
1a0053be:	d807      	bhi.n	1a0053d0 <memmove+0x20>
1a0053c0:	1e42      	subs	r2, r0, #1
1a0053c2:	4299      	cmp	r1, r3
1a0053c4:	d008      	beq.n	1a0053d8 <memmove+0x28>
1a0053c6:	f811 4b01 	ldrb.w	r4, [r1], #1
1a0053ca:	f802 4f01 	strb.w	r4, [r2, #1]!
1a0053ce:	e7f8      	b.n	1a0053c2 <memmove+0x12>
1a0053d0:	1883      	adds	r3, r0, r2
1a0053d2:	1a9a      	subs	r2, r3, r2
1a0053d4:	429a      	cmp	r2, r3
1a0053d6:	d100      	bne.n	1a0053da <memmove+0x2a>
1a0053d8:	bd10      	pop	{r4, pc}
1a0053da:	f814 1d01 	ldrb.w	r1, [r4, #-1]!
1a0053de:	f803 1d01 	strb.w	r1, [r3, #-1]!
1a0053e2:	e7f7      	b.n	1a0053d4 <memmove+0x24>

1a0053e4 <__malloc_lock>:
1a0053e4:	4801      	ldr	r0, [pc, #4]	; (1a0053ec <__malloc_lock+0x8>)
1a0053e6:	f7ff b9da 	b.w	1a00479e <__retarget_lock_acquire_recursive>
1a0053ea:	bf00      	nop
1a0053ec:	100022cc 	.word	0x100022cc

1a0053f0 <__malloc_unlock>:
1a0053f0:	4801      	ldr	r0, [pc, #4]	; (1a0053f8 <__malloc_unlock+0x8>)
1a0053f2:	f7ff b9d5 	b.w	1a0047a0 <__retarget_lock_release_recursive>
1a0053f6:	bf00      	nop
1a0053f8:	100022cc 	.word	0x100022cc

1a0053fc <_realloc_r>:
1a0053fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0053fe:	4607      	mov	r7, r0
1a005400:	4614      	mov	r4, r2
1a005402:	460e      	mov	r6, r1
1a005404:	b921      	cbnz	r1, 1a005410 <_realloc_r+0x14>
1a005406:	4611      	mov	r1, r2
1a005408:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
1a00540c:	f7ff ba2e 	b.w	1a00486c <_malloc_r>
1a005410:	b922      	cbnz	r2, 1a00541c <_realloc_r+0x20>
1a005412:	f7ff f9dd 	bl	1a0047d0 <_free_r>
1a005416:	4625      	mov	r5, r4
1a005418:	4628      	mov	r0, r5
1a00541a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00541c:	f000 f968 	bl	1a0056f0 <_malloc_usable_size_r>
1a005420:	42a0      	cmp	r0, r4
1a005422:	d20f      	bcs.n	1a005444 <_realloc_r+0x48>
1a005424:	4621      	mov	r1, r4
1a005426:	4638      	mov	r0, r7
1a005428:	f7ff fa20 	bl	1a00486c <_malloc_r>
1a00542c:	4605      	mov	r5, r0
1a00542e:	2800      	cmp	r0, #0
1a005430:	d0f2      	beq.n	1a005418 <_realloc_r+0x1c>
1a005432:	4631      	mov	r1, r6
1a005434:	4622      	mov	r2, r4
1a005436:	f7ff f9b4 	bl	1a0047a2 <memcpy>
1a00543a:	4631      	mov	r1, r6
1a00543c:	4638      	mov	r0, r7
1a00543e:	f7ff f9c7 	bl	1a0047d0 <_free_r>
1a005442:	e7e9      	b.n	1a005418 <_realloc_r+0x1c>
1a005444:	4635      	mov	r5, r6
1a005446:	e7e7      	b.n	1a005418 <_realloc_r+0x1c>

1a005448 <__ssputs_r>:
1a005448:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a00544c:	688e      	ldr	r6, [r1, #8]
1a00544e:	429e      	cmp	r6, r3
1a005450:	4682      	mov	sl, r0
1a005452:	460c      	mov	r4, r1
1a005454:	4691      	mov	r9, r2
1a005456:	4698      	mov	r8, r3
1a005458:	d838      	bhi.n	1a0054cc <__ssputs_r+0x84>
1a00545a:	f8b1 c00c 	ldrh.w	ip, [r1, #12]
1a00545e:	f41c 6f90 	tst.w	ip, #1152	; 0x480
1a005462:	d031      	beq.n	1a0054c8 <__ssputs_r+0x80>
1a005464:	6962      	ldr	r2, [r4, #20]
1a005466:	6825      	ldr	r5, [r4, #0]
1a005468:	6909      	ldr	r1, [r1, #16]
1a00546a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
1a00546e:	1a6f      	subs	r7, r5, r1
1a005470:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
1a005474:	3301      	adds	r3, #1
1a005476:	1055      	asrs	r5, r2, #1
1a005478:	443b      	add	r3, r7
1a00547a:	429d      	cmp	r5, r3
1a00547c:	bf38      	it	cc
1a00547e:	461d      	movcc	r5, r3
1a005480:	f41c 6f80 	tst.w	ip, #1024	; 0x400
1a005484:	d030      	beq.n	1a0054e8 <__ssputs_r+0xa0>
1a005486:	4629      	mov	r1, r5
1a005488:	f7ff f9f0 	bl	1a00486c <_malloc_r>
1a00548c:	4606      	mov	r6, r0
1a00548e:	b950      	cbnz	r0, 1a0054a6 <__ssputs_r+0x5e>
1a005490:	230c      	movs	r3, #12
1a005492:	f8ca 3000 	str.w	r3, [sl]
1a005496:	89a3      	ldrh	r3, [r4, #12]
1a005498:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a00549c:	81a3      	strh	r3, [r4, #12]
1a00549e:	f04f 30ff 	mov.w	r0, #4294967295
1a0054a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0054a6:	463a      	mov	r2, r7
1a0054a8:	6921      	ldr	r1, [r4, #16]
1a0054aa:	f7ff f97a 	bl	1a0047a2 <memcpy>
1a0054ae:	89a3      	ldrh	r3, [r4, #12]
1a0054b0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
1a0054b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0054b8:	81a3      	strh	r3, [r4, #12]
1a0054ba:	6126      	str	r6, [r4, #16]
1a0054bc:	6165      	str	r5, [r4, #20]
1a0054be:	443e      	add	r6, r7
1a0054c0:	1bed      	subs	r5, r5, r7
1a0054c2:	6026      	str	r6, [r4, #0]
1a0054c4:	60a5      	str	r5, [r4, #8]
1a0054c6:	4646      	mov	r6, r8
1a0054c8:	4546      	cmp	r6, r8
1a0054ca:	d900      	bls.n	1a0054ce <__ssputs_r+0x86>
1a0054cc:	4646      	mov	r6, r8
1a0054ce:	4632      	mov	r2, r6
1a0054d0:	4649      	mov	r1, r9
1a0054d2:	6820      	ldr	r0, [r4, #0]
1a0054d4:	f7ff ff6c 	bl	1a0053b0 <memmove>
1a0054d8:	68a3      	ldr	r3, [r4, #8]
1a0054da:	1b9b      	subs	r3, r3, r6
1a0054dc:	60a3      	str	r3, [r4, #8]
1a0054de:	6823      	ldr	r3, [r4, #0]
1a0054e0:	441e      	add	r6, r3
1a0054e2:	6026      	str	r6, [r4, #0]
1a0054e4:	2000      	movs	r0, #0
1a0054e6:	e7dc      	b.n	1a0054a2 <__ssputs_r+0x5a>
1a0054e8:	462a      	mov	r2, r5
1a0054ea:	f7ff ff87 	bl	1a0053fc <_realloc_r>
1a0054ee:	4606      	mov	r6, r0
1a0054f0:	2800      	cmp	r0, #0
1a0054f2:	d1e2      	bne.n	1a0054ba <__ssputs_r+0x72>
1a0054f4:	6921      	ldr	r1, [r4, #16]
1a0054f6:	4650      	mov	r0, sl
1a0054f8:	f7ff f96a 	bl	1a0047d0 <_free_r>
1a0054fc:	e7c8      	b.n	1a005490 <__ssputs_r+0x48>
1a0054fe:	Address 0x1a0054fe is out of bounds.


1a005500 <_svfiprintf_r>:
1a005500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a005504:	461e      	mov	r6, r3
1a005506:	898b      	ldrh	r3, [r1, #12]
1a005508:	061b      	lsls	r3, r3, #24
1a00550a:	b09d      	sub	sp, #116	; 0x74
1a00550c:	4607      	mov	r7, r0
1a00550e:	460d      	mov	r5, r1
1a005510:	4614      	mov	r4, r2
1a005512:	d50e      	bpl.n	1a005532 <_svfiprintf_r+0x32>
1a005514:	690b      	ldr	r3, [r1, #16]
1a005516:	b963      	cbnz	r3, 1a005532 <_svfiprintf_r+0x32>
1a005518:	2140      	movs	r1, #64	; 0x40
1a00551a:	f7ff f9a7 	bl	1a00486c <_malloc_r>
1a00551e:	6028      	str	r0, [r5, #0]
1a005520:	6128      	str	r0, [r5, #16]
1a005522:	b920      	cbnz	r0, 1a00552e <_svfiprintf_r+0x2e>
1a005524:	230c      	movs	r3, #12
1a005526:	603b      	str	r3, [r7, #0]
1a005528:	f04f 30ff 	mov.w	r0, #4294967295
1a00552c:	e0c9      	b.n	1a0056c2 <_svfiprintf_r+0x1c2>
1a00552e:	2340      	movs	r3, #64	; 0x40
1a005530:	616b      	str	r3, [r5, #20]
1a005532:	2300      	movs	r3, #0
1a005534:	9309      	str	r3, [sp, #36]	; 0x24
1a005536:	2320      	movs	r3, #32
1a005538:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
1a00553c:	f8df 919c 	ldr.w	r9, [pc, #412]	; 1a0056dc <_svfiprintf_r+0x1dc>
1a005540:	9603      	str	r6, [sp, #12]
1a005542:	2330      	movs	r3, #48	; 0x30
1a005544:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1a005548:	f04f 0a01 	mov.w	sl, #1
1a00554c:	4623      	mov	r3, r4
1a00554e:	461e      	mov	r6, r3
1a005550:	f813 2b01 	ldrb.w	r2, [r3], #1
1a005554:	b10a      	cbz	r2, 1a00555a <_svfiprintf_r+0x5a>
1a005556:	2a25      	cmp	r2, #37	; 0x25
1a005558:	d1f9      	bne.n	1a00554e <_svfiprintf_r+0x4e>
1a00555a:	ebb6 0b04 	subs.w	fp, r6, r4
1a00555e:	d00b      	beq.n	1a005578 <_svfiprintf_r+0x78>
1a005560:	465b      	mov	r3, fp
1a005562:	4622      	mov	r2, r4
1a005564:	4629      	mov	r1, r5
1a005566:	4638      	mov	r0, r7
1a005568:	f7ff ff6e 	bl	1a005448 <__ssputs_r>
1a00556c:	3001      	adds	r0, #1
1a00556e:	f000 80a3 	beq.w	1a0056b8 <_svfiprintf_r+0x1b8>
1a005572:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a005574:	445b      	add	r3, fp
1a005576:	9309      	str	r3, [sp, #36]	; 0x24
1a005578:	7833      	ldrb	r3, [r6, #0]
1a00557a:	2b00      	cmp	r3, #0
1a00557c:	f000 809c 	beq.w	1a0056b8 <_svfiprintf_r+0x1b8>
1a005580:	2300      	movs	r3, #0
1a005582:	f04f 32ff 	mov.w	r2, #4294967295
1a005586:	e9cd 2305 	strd	r2, r3, [sp, #20]
1a00558a:	3601      	adds	r6, #1
1a00558c:	9304      	str	r3, [sp, #16]
1a00558e:	9307      	str	r3, [sp, #28]
1a005590:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1a005594:	931a      	str	r3, [sp, #104]	; 0x68
1a005596:	4634      	mov	r4, r6
1a005598:	2205      	movs	r2, #5
1a00559a:	f814 1b01 	ldrb.w	r1, [r4], #1
1a00559e:	484f      	ldr	r0, [pc, #316]	; (1a0056dc <_svfiprintf_r+0x1dc>)
1a0055a0:	f7ff feb6 	bl	1a005310 <memchr>
1a0055a4:	9b04      	ldr	r3, [sp, #16]
1a0055a6:	b9c0      	cbnz	r0, 1a0055da <_svfiprintf_r+0xda>
1a0055a8:	06d9      	lsls	r1, r3, #27
1a0055aa:	bf44      	itt	mi
1a0055ac:	2220      	movmi	r2, #32
1a0055ae:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a0055b2:	071a      	lsls	r2, r3, #28
1a0055b4:	bf44      	itt	mi
1a0055b6:	222b      	movmi	r2, #43	; 0x2b
1a0055b8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a0055bc:	7832      	ldrb	r2, [r6, #0]
1a0055be:	2a2a      	cmp	r2, #42	; 0x2a
1a0055c0:	d013      	beq.n	1a0055ea <_svfiprintf_r+0xea>
1a0055c2:	9a07      	ldr	r2, [sp, #28]
1a0055c4:	4634      	mov	r4, r6
1a0055c6:	2000      	movs	r0, #0
1a0055c8:	260a      	movs	r6, #10
1a0055ca:	4621      	mov	r1, r4
1a0055cc:	f811 3b01 	ldrb.w	r3, [r1], #1
1a0055d0:	3b30      	subs	r3, #48	; 0x30
1a0055d2:	2b09      	cmp	r3, #9
1a0055d4:	d94b      	bls.n	1a00566e <_svfiprintf_r+0x16e>
1a0055d6:	b970      	cbnz	r0, 1a0055f6 <_svfiprintf_r+0xf6>
1a0055d8:	e014      	b.n	1a005604 <_svfiprintf_r+0x104>
1a0055da:	eba0 0009 	sub.w	r0, r0, r9
1a0055de:	fa0a f000 	lsl.w	r0, sl, r0
1a0055e2:	4318      	orrs	r0, r3
1a0055e4:	9004      	str	r0, [sp, #16]
1a0055e6:	4626      	mov	r6, r4
1a0055e8:	e7d5      	b.n	1a005596 <_svfiprintf_r+0x96>
1a0055ea:	9a03      	ldr	r2, [sp, #12]
1a0055ec:	1d11      	adds	r1, r2, #4
1a0055ee:	6812      	ldr	r2, [r2, #0]
1a0055f0:	9103      	str	r1, [sp, #12]
1a0055f2:	2a00      	cmp	r2, #0
1a0055f4:	db01      	blt.n	1a0055fa <_svfiprintf_r+0xfa>
1a0055f6:	9207      	str	r2, [sp, #28]
1a0055f8:	e004      	b.n	1a005604 <_svfiprintf_r+0x104>
1a0055fa:	4252      	negs	r2, r2
1a0055fc:	f043 0302 	orr.w	r3, r3, #2
1a005600:	9207      	str	r2, [sp, #28]
1a005602:	9304      	str	r3, [sp, #16]
1a005604:	7823      	ldrb	r3, [r4, #0]
1a005606:	2b2e      	cmp	r3, #46	; 0x2e
1a005608:	d10c      	bne.n	1a005624 <_svfiprintf_r+0x124>
1a00560a:	7863      	ldrb	r3, [r4, #1]
1a00560c:	2b2a      	cmp	r3, #42	; 0x2a
1a00560e:	d133      	bne.n	1a005678 <_svfiprintf_r+0x178>
1a005610:	9b03      	ldr	r3, [sp, #12]
1a005612:	1d1a      	adds	r2, r3, #4
1a005614:	681b      	ldr	r3, [r3, #0]
1a005616:	9203      	str	r2, [sp, #12]
1a005618:	2b00      	cmp	r3, #0
1a00561a:	bfb8      	it	lt
1a00561c:	f04f 33ff 	movlt.w	r3, #4294967295
1a005620:	3402      	adds	r4, #2
1a005622:	9305      	str	r3, [sp, #20]
1a005624:	4e2e      	ldr	r6, [pc, #184]	; (1a0056e0 <_svfiprintf_r+0x1e0>)
1a005626:	7821      	ldrb	r1, [r4, #0]
1a005628:	2203      	movs	r2, #3
1a00562a:	4630      	mov	r0, r6
1a00562c:	f7ff fe70 	bl	1a005310 <memchr>
1a005630:	b138      	cbz	r0, 1a005642 <_svfiprintf_r+0x142>
1a005632:	2340      	movs	r3, #64	; 0x40
1a005634:	1b80      	subs	r0, r0, r6
1a005636:	fa03 f000 	lsl.w	r0, r3, r0
1a00563a:	9b04      	ldr	r3, [sp, #16]
1a00563c:	4303      	orrs	r3, r0
1a00563e:	3401      	adds	r4, #1
1a005640:	9304      	str	r3, [sp, #16]
1a005642:	f814 1b01 	ldrb.w	r1, [r4], #1
1a005646:	4827      	ldr	r0, [pc, #156]	; (1a0056e4 <_svfiprintf_r+0x1e4>)
1a005648:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1a00564c:	2206      	movs	r2, #6
1a00564e:	f7ff fe5f 	bl	1a005310 <memchr>
1a005652:	2800      	cmp	r0, #0
1a005654:	d038      	beq.n	1a0056c8 <_svfiprintf_r+0x1c8>
1a005656:	4b24      	ldr	r3, [pc, #144]	; (1a0056e8 <_svfiprintf_r+0x1e8>)
1a005658:	bb13      	cbnz	r3, 1a0056a0 <_svfiprintf_r+0x1a0>
1a00565a:	9b03      	ldr	r3, [sp, #12]
1a00565c:	3307      	adds	r3, #7
1a00565e:	f023 0307 	bic.w	r3, r3, #7
1a005662:	3308      	adds	r3, #8
1a005664:	9303      	str	r3, [sp, #12]
1a005666:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a005668:	4443      	add	r3, r8
1a00566a:	9309      	str	r3, [sp, #36]	; 0x24
1a00566c:	e76e      	b.n	1a00554c <_svfiprintf_r+0x4c>
1a00566e:	fb06 3202 	mla	r2, r6, r2, r3
1a005672:	2001      	movs	r0, #1
1a005674:	460c      	mov	r4, r1
1a005676:	e7a8      	b.n	1a0055ca <_svfiprintf_r+0xca>
1a005678:	2300      	movs	r3, #0
1a00567a:	3401      	adds	r4, #1
1a00567c:	9305      	str	r3, [sp, #20]
1a00567e:	4619      	mov	r1, r3
1a005680:	260a      	movs	r6, #10
1a005682:	4620      	mov	r0, r4
1a005684:	f810 2b01 	ldrb.w	r2, [r0], #1
1a005688:	3a30      	subs	r2, #48	; 0x30
1a00568a:	2a09      	cmp	r2, #9
1a00568c:	d903      	bls.n	1a005696 <_svfiprintf_r+0x196>
1a00568e:	2b00      	cmp	r3, #0
1a005690:	d0c8      	beq.n	1a005624 <_svfiprintf_r+0x124>
1a005692:	9105      	str	r1, [sp, #20]
1a005694:	e7c6      	b.n	1a005624 <_svfiprintf_r+0x124>
1a005696:	fb06 2101 	mla	r1, r6, r1, r2
1a00569a:	2301      	movs	r3, #1
1a00569c:	4604      	mov	r4, r0
1a00569e:	e7f0      	b.n	1a005682 <_svfiprintf_r+0x182>
1a0056a0:	ab03      	add	r3, sp, #12
1a0056a2:	9300      	str	r3, [sp, #0]
1a0056a4:	462a      	mov	r2, r5
1a0056a6:	4b11      	ldr	r3, [pc, #68]	; (1a0056ec <_svfiprintf_r+0x1ec>)
1a0056a8:	a904      	add	r1, sp, #16
1a0056aa:	4638      	mov	r0, r7
1a0056ac:	f3af 8000 	nop.w
1a0056b0:	f1b0 3fff 	cmp.w	r0, #4294967295
1a0056b4:	4680      	mov	r8, r0
1a0056b6:	d1d6      	bne.n	1a005666 <_svfiprintf_r+0x166>
1a0056b8:	89ab      	ldrh	r3, [r5, #12]
1a0056ba:	065b      	lsls	r3, r3, #25
1a0056bc:	f53f af34 	bmi.w	1a005528 <_svfiprintf_r+0x28>
1a0056c0:	9809      	ldr	r0, [sp, #36]	; 0x24
1a0056c2:	b01d      	add	sp, #116	; 0x74
1a0056c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0056c8:	ab03      	add	r3, sp, #12
1a0056ca:	9300      	str	r3, [sp, #0]
1a0056cc:	462a      	mov	r2, r5
1a0056ce:	4b07      	ldr	r3, [pc, #28]	; (1a0056ec <_svfiprintf_r+0x1ec>)
1a0056d0:	a904      	add	r1, sp, #16
1a0056d2:	4638      	mov	r0, r7
1a0056d4:	f7ff faec 	bl	1a004cb0 <_printf_i>
1a0056d8:	e7ea      	b.n	1a0056b0 <_svfiprintf_r+0x1b0>
1a0056da:	bf00      	nop
1a0056dc:	1a005bb4 	.word	0x1a005bb4
1a0056e0:	1a005bba 	.word	0x1a005bba
1a0056e4:	1a005bbe 	.word	0x1a005bbe
1a0056e8:	00000000 	.word	0x00000000
1a0056ec:	1a005449 	.word	0x1a005449

1a0056f0 <_malloc_usable_size_r>:
1a0056f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a0056f4:	1f18      	subs	r0, r3, #4
1a0056f6:	2b00      	cmp	r3, #0
1a0056f8:	bfbc      	itt	lt
1a0056fa:	580b      	ldrlt	r3, [r1, r0]
1a0056fc:	18c0      	addlt	r0, r0, r3
1a0056fe:	4770      	bx	lr
1a005700:	50205054 	.word	0x50205054
1a005704:	65666f72 	.word	0x65666f72
1a005708:	6e6f6973 	.word	0x6e6f6973
1a00570c:	002e6c61 	.word	0x002e6c61
1a005710:	65726174 	.word	0x65726174
1a005714:	61745f61 	.word	0x61745f61
1a005718:	00726172 	.word	0x00726172
1a00571c:	65726174 	.word	0x65726174
1a005720:	78525f61 	.word	0x78525f61
1a005724:	00000000 	.word	0x00000000
1a005728:	65726174 	.word	0x65726174
1a00572c:	78545f61 	.word	0x78545f61
1a005730:	ffffff00 	.word	0xffffff00
1a005734:	72657546 	.word	0x72657546
1a005738:	203a617a 	.word	0x203a617a
1a00573c:	00000000 	.word	0x00000000
1a005740:	00006425 	.word	0x00006425
1a005744:	6f736550 	.word	0x6f736550
1a005748:	ff00203a 	.word	0xff00203a
1a00574c:	65726174 	.word	0x65726174
1a005750:	73655f61 	.word	0x73655f61
1a005754:	61726570 	.word	0x61726570
1a005758:	00000072 	.word	0x00000072
1a00575c:	65726174 	.word	0x65726174
1a005760:	72705f61 	.word	0x72705f61
1a005764:	64656d6f 	.word	0x64656d6f
1a005768:	00726169 	.word	0x00726169
1a00576c:	65726174 	.word	0x65726174
1a005770:	656d5f61 	.word	0x656d5f61
1a005774:	00726964 	.word	0x00726964
1a005778:	7366664f 	.word	0x7366664f
1a00577c:	203a7465 	.word	0x203a7465
1a005780:	00000000 	.word	0x00000000
1a005784:	7366664f 	.word	0x7366664f
1a005788:	6e207465 	.word	0x6e207465
1a00578c:	6170206f 	.word	0x6170206f
1a005790:	ff006f73 	.word	0xff006f73
1a005794:	51726d54 	.word	0x51726d54
1a005798:	ffffff00 	.word	0xffffff00
1a00579c:	20726d54 	.word	0x20726d54
1a0057a0:	00637653 	.word	0x00637653
1a0057a4:	454c4449 	.word	0x454c4449
1a0057a8:	ffffff00 	.word	0xffffff00
1a0057ac:	6c707041 	.word	0x6c707041
1a0057b0:	74616369 	.word	0x74616369
1a0057b4:	206e6f69 	.word	0x206e6f69
1a0057b8:	6c6c614d 	.word	0x6c6c614d
1a0057bc:	4620636f 	.word	0x4620636f
1a0057c0:	656c6961 	.word	0x656c6961
1a0057c4:	6f482064 	.word	0x6f482064
1a0057c8:	0d216b6f 	.word	0x0d216b6f
1a0057cc:	00000000 	.word	0x00000000
1a0057d0:	7362696c 	.word	0x7362696c
1a0057d4:	6572662f 	.word	0x6572662f
1a0057d8:	6f747265 	.word	0x6f747265
1a0057dc:	6f732f73 	.word	0x6f732f73
1a0057e0:	65637275 	.word	0x65637275
1a0057e4:	6f6f682f 	.word	0x6f6f682f
1a0057e8:	632e736b 	.word	0x632e736b
1a0057ec:	ffffff00 	.word	0xffffff00
1a0057f0:	70410a0d 	.word	0x70410a0d
1a0057f4:	63696c70 	.word	0x63696c70
1a0057f8:	6f697461 	.word	0x6f697461
1a0057fc:	7453206e 	.word	0x7453206e
1a005800:	206b6361 	.word	0x206b6361
1a005804:	7265764f 	.word	0x7265764f
1a005808:	776f6c66 	.word	0x776f6c66
1a00580c:	6f202121 	.word	0x6f202121
1a005810:	6154206e 	.word	0x6154206e
1a005814:	203a6b73 	.word	0x203a6b73
1a005818:	0a0d7325 	.word	0x0a0d7325
1a00581c:	ffffff00 	.word	0xffffff00
1a005820:	41760a0d 	.word	0x41760a0d
1a005824:	72657373 	.word	0x72657373
1a005828:	6c614374 	.word	0x6c614374
1a00582c:	2864656c 	.word	0x2864656c
1a005830:	200a0d29 	.word	0x200a0d29
1a005834:	4c4c2020 	.word	0x4c4c2020
1a005838:	20656e69 	.word	0x20656e69
1a00583c:	626d754e 	.word	0x626d754e
1a005840:	3d207265 	.word	0x3d207265
1a005844:	0d642520 	.word	0x0d642520
1a005848:	2020200a 	.word	0x2020200a
1a00584c:	656c6946 	.word	0x656c6946
1a005850:	6d614e20 	.word	0x6d614e20
1a005854:	203d2065 	.word	0x203d2065
1a005858:	0a0d7325 	.word	0x0a0d7325
1a00585c:	ff000a0d 	.word	0xff000a0d

1a005860 <InitClkStates>:
1a005860:	01010f01                                ....

1a005864 <pinmuxing>:
1a005864:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a005874:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a005884:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a005894:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a0058a4:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a0058b4:	00d50301 00d50401 00160107 00560207     ..............V.
1a0058c4:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a0058d4:	00570206                                ..W.

1a0058d8 <ExtRateIn>:
1a0058d8:	00000000                                ....

1a0058dc <GpioButtons>:
1a0058dc:	08000400 09010900                       ........

1a0058e4 <GpioLeds>:
1a0058e4:	01050005 0e000205 0c010b01              ............

1a0058f0 <GpioPorts>:
1a0058f0:	03030003 0f050403 05031005 07030603     ................
1a005900:	ffff0802                                ....

1a005904 <OscRateIn>:
1a005904:	00b71b00                                ....

1a005908 <InitClkStates>:
1a005908:	00010100 00010909 0001090a 01010701     ................
1a005918:	00010902 00010906 0101090c 0001090d     ................
1a005928:	0001090e 0001090f 00010910 00010911     ................
1a005938:	00010912 00010913 00011114 00011119     ................
1a005948:	0001111a 0001111b 08040201 0f0f0f03     ................
1a005958:	ffff00ff                                ....

1a00595c <periph_to_base>:
1a00595c:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a00596c:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a00597c:	000100e0 01000100 01200003 00060120     .......... . ...
1a00598c:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a00599c:	01820013 00120182 01a201a2 01c20011     ................
1a0059ac:	001001c2 01e201e2 0202000f 000e0202     ................
1a0059bc:	02220222 0223000d 001c0223              "."...#.#...

1a0059c8 <UART_BClock>:
1a0059c8:	01a201c2 01620182                       ......b.

1a0059d0 <UART_PClock>:
1a0059d0:	00820081 00a200a1                       ........

1a0059d8 <gpioPinsInit>:
1a0059d8:	02000104 00050701 05010d03 04080100     ................
1a0059e8:	02020002 02000304 00000403 04070002     ................
1a0059f8:	030c0300 09050402 05040103 04030208     ................
1a005a08:	04020305 06040504 0802000c 03000b06     ................
1a005a18:	00090607 07060503 060f0504 03030004     ................
1a005a28:	02000404 00050404 06040502 04060200     ................
1a005a38:	0c050408 05040a04 0003010e 14010a00     ................
1a005a48:	010f0000 0d000012 00001101 0010010c     ................
1a005a58:	07070300 000f0300 01000001 00000000     ................
1a005a68:	000a0600 08060603 06100504 04030005     ................
1a005a78:	03000106 04090400 04010d05 010b0000     ................
1a005a88:	0200000f 00000001 00010104 02010800     ................
1a005a98:	01090000 09010006 05040002 04010200     ................
1a005aa8:	02020105 02020504 0e00000a 01000b02     ................
1a005ab8:	000c020b ffff0c01                       ........

1a005ac0 <lpcUarts>:
1a005ac0:	40081000 06020406 00180205 40081000     ...@...........@
1a005ad0:	09070509 00180706 40082000 00000000     ......... .@....
1a005ae0:	00190000 400c1000 07060107 001a0602     .......@........
1a005af0:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a005b00:	02020302 001b0204 7778797a 73747576     ........zyxwvuts
1a005b10:	6f707172 6b6c6d6e 6768696a 63646566     rqponmlkjihgfedc
1a005b20:	38396162 34353637 30313233 34333231     ba98765432101234
1a005b30:	38373635 63626139 67666564 6b6a6968     56789abcdefghijk
1a005b40:	6f6e6d6c 73727170 77767574 007a7978     lmnopqrstuvwxyz.

1a005b50 <__sf_fake_stderr>:
	...

1a005b70 <__sf_fake_stdin>:
	...

1a005b90 <__sf_fake_stdout>:
	...

1a005bb0 <_global_impure_ptr>:
1a005bb0:	10000048 2b302d23 6c680020 6665004c     H...#-0+ .hlL.ef
1a005bc0:	47464567 32313000 36353433 41393837     gEFG.0123456789A
1a005bd0:	45444342 31300046 35343332 39383736     BCDEF.0123456789
1a005be0:	64636261 ff006665                       abcdef..
