{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 10:40:10 2020 " "Info: Processing started: Mon Sep 14 10:40:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Diviseur_frequence -c Diviseur_frequence --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Diviseur_frequence -c Diviseur_frequence --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clkin " "Info: Assuming node \"clkin\" is an undefined clock" {  } { { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkin" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clkin register cpt1\[0\] register cpt1\[31\] 185.15 MHz 5.401 ns Internal " "Info: Clock \"clkin\" has Internal fmax of 185.15 MHz between source register \"cpt1\[0\]\" and destination register \"cpt1\[31\]\" (period= 5.401 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.138 ns + Longest register register " "Info: + Longest register to register delay is 5.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpt1\[0\] 1 REG LCFF_X3_Y1_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N19; Fanout = 4; REG Node = 'cpt1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpt1[0] } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.596 ns) 1.733 ns cpt1\[1\]~32 2 COMB LCCOMB_X2_Y2_N2 2 " "Info: 2: + IC(1.137 ns) + CELL(0.596 ns) = 1.733 ns; Loc. = LCCOMB_X2_Y2_N2; Fanout = 2; COMB Node = 'cpt1\[1\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { cpt1[0] cpt1[1]~32 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.819 ns cpt1\[2\]~34 3 COMB LCCOMB_X2_Y2_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.819 ns; Loc. = LCCOMB_X2_Y2_N4; Fanout = 2; COMB Node = 'cpt1\[2\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[1]~32 cpt1[2]~34 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.905 ns cpt1\[3\]~36 4 COMB LCCOMB_X2_Y2_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.905 ns; Loc. = LCCOMB_X2_Y2_N6; Fanout = 2; COMB Node = 'cpt1\[3\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[2]~34 cpt1[3]~36 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.991 ns cpt1\[4\]~38 5 COMB LCCOMB_X2_Y2_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.991 ns; Loc. = LCCOMB_X2_Y2_N8; Fanout = 2; COMB Node = 'cpt1\[4\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[3]~36 cpt1[4]~38 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.077 ns cpt1\[5\]~40 6 COMB LCCOMB_X2_Y2_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.077 ns; Loc. = LCCOMB_X2_Y2_N10; Fanout = 2; COMB Node = 'cpt1\[5\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[4]~38 cpt1[5]~40 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.163 ns cpt1\[6\]~42 7 COMB LCCOMB_X2_Y2_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.163 ns; Loc. = LCCOMB_X2_Y2_N12; Fanout = 2; COMB Node = 'cpt1\[6\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[5]~40 cpt1[6]~42 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.353 ns cpt1\[7\]~44 8 COMB LCCOMB_X2_Y2_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.190 ns) = 2.353 ns; Loc. = LCCOMB_X2_Y2_N14; Fanout = 2; COMB Node = 'cpt1\[7\]~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { cpt1[6]~42 cpt1[7]~44 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.439 ns cpt1\[8\]~46 9 COMB LCCOMB_X2_Y2_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.439 ns; Loc. = LCCOMB_X2_Y2_N16; Fanout = 2; COMB Node = 'cpt1\[8\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[7]~44 cpt1[8]~46 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.525 ns cpt1\[9\]~48 10 COMB LCCOMB_X2_Y2_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.525 ns; Loc. = LCCOMB_X2_Y2_N18; Fanout = 2; COMB Node = 'cpt1\[9\]~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[8]~46 cpt1[9]~48 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.611 ns cpt1\[10\]~50 11 COMB LCCOMB_X2_Y2_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.611 ns; Loc. = LCCOMB_X2_Y2_N20; Fanout = 2; COMB Node = 'cpt1\[10\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[9]~48 cpt1[10]~50 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.697 ns cpt1\[11\]~52 12 COMB LCCOMB_X2_Y2_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.697 ns; Loc. = LCCOMB_X2_Y2_N22; Fanout = 2; COMB Node = 'cpt1\[11\]~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[10]~50 cpt1[11]~52 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.783 ns cpt1\[12\]~54 13 COMB LCCOMB_X2_Y2_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.783 ns; Loc. = LCCOMB_X2_Y2_N24; Fanout = 2; COMB Node = 'cpt1\[12\]~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[11]~52 cpt1[12]~54 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.869 ns cpt1\[13\]~56 14 COMB LCCOMB_X2_Y2_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.869 ns; Loc. = LCCOMB_X2_Y2_N26; Fanout = 2; COMB Node = 'cpt1\[13\]~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[12]~54 cpt1[13]~56 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.955 ns cpt1\[14\]~58 15 COMB LCCOMB_X2_Y2_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.955 ns; Loc. = LCCOMB_X2_Y2_N28; Fanout = 2; COMB Node = 'cpt1\[14\]~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[13]~56 cpt1[14]~58 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 3.130 ns cpt1\[15\]~60 16 COMB LCCOMB_X2_Y2_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.175 ns) = 3.130 ns; Loc. = LCCOMB_X2_Y2_N30; Fanout = 2; COMB Node = 'cpt1\[15\]~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { cpt1[14]~58 cpt1[15]~60 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.216 ns cpt1\[16\]~62 17 COMB LCCOMB_X2_Y1_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.216 ns; Loc. = LCCOMB_X2_Y1_N0; Fanout = 2; COMB Node = 'cpt1\[16\]~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[15]~60 cpt1[16]~62 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.302 ns cpt1\[17\]~64 18 COMB LCCOMB_X2_Y1_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.302 ns; Loc. = LCCOMB_X2_Y1_N2; Fanout = 2; COMB Node = 'cpt1\[17\]~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[16]~62 cpt1[17]~64 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.388 ns cpt1\[18\]~66 19 COMB LCCOMB_X2_Y1_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.388 ns; Loc. = LCCOMB_X2_Y1_N4; Fanout = 2; COMB Node = 'cpt1\[18\]~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[17]~64 cpt1[18]~66 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.474 ns cpt1\[19\]~68 20 COMB LCCOMB_X2_Y1_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.474 ns; Loc. = LCCOMB_X2_Y1_N6; Fanout = 2; COMB Node = 'cpt1\[19\]~68'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[18]~66 cpt1[19]~68 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.560 ns cpt1\[20\]~70 21 COMB LCCOMB_X2_Y1_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.560 ns; Loc. = LCCOMB_X2_Y1_N8; Fanout = 2; COMB Node = 'cpt1\[20\]~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[19]~68 cpt1[20]~70 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.646 ns cpt1\[21\]~72 22 COMB LCCOMB_X2_Y1_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.646 ns; Loc. = LCCOMB_X2_Y1_N10; Fanout = 2; COMB Node = 'cpt1\[21\]~72'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[20]~70 cpt1[21]~72 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.732 ns cpt1\[22\]~74 23 COMB LCCOMB_X2_Y1_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.732 ns; Loc. = LCCOMB_X2_Y1_N12; Fanout = 2; COMB Node = 'cpt1\[22\]~74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[21]~72 cpt1[22]~74 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.922 ns cpt1\[23\]~76 24 COMB LCCOMB_X2_Y1_N14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.190 ns) = 3.922 ns; Loc. = LCCOMB_X2_Y1_N14; Fanout = 2; COMB Node = 'cpt1\[23\]~76'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { cpt1[22]~74 cpt1[23]~76 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.008 ns cpt1\[24\]~78 25 COMB LCCOMB_X2_Y1_N16 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 4.008 ns; Loc. = LCCOMB_X2_Y1_N16; Fanout = 2; COMB Node = 'cpt1\[24\]~78'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[23]~76 cpt1[24]~78 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.094 ns cpt1\[25\]~80 26 COMB LCCOMB_X2_Y1_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 4.094 ns; Loc. = LCCOMB_X2_Y1_N18; Fanout = 2; COMB Node = 'cpt1\[25\]~80'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[24]~78 cpt1[25]~80 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.180 ns cpt1\[26\]~82 27 COMB LCCOMB_X2_Y1_N20 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 4.180 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 2; COMB Node = 'cpt1\[26\]~82'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[25]~80 cpt1[26]~82 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.266 ns cpt1\[27\]~84 28 COMB LCCOMB_X2_Y1_N22 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 4.266 ns; Loc. = LCCOMB_X2_Y1_N22; Fanout = 2; COMB Node = 'cpt1\[27\]~84'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[26]~82 cpt1[27]~84 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.352 ns cpt1\[28\]~86 29 COMB LCCOMB_X2_Y1_N24 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 4.352 ns; Loc. = LCCOMB_X2_Y1_N24; Fanout = 2; COMB Node = 'cpt1\[28\]~86'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[27]~84 cpt1[28]~86 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.438 ns cpt1\[29\]~88 30 COMB LCCOMB_X2_Y1_N26 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.438 ns; Loc. = LCCOMB_X2_Y1_N26; Fanout = 2; COMB Node = 'cpt1\[29\]~88'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[28]~86 cpt1[29]~88 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.524 ns cpt1\[30\]~90 31 COMB LCCOMB_X2_Y1_N28 1 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.524 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 1; COMB Node = 'cpt1\[30\]~90'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[29]~88 cpt1[30]~90 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.030 ns cpt1\[31\]~91 32 COMB LCCOMB_X2_Y1_N30 1 " "Info: 32: + IC(0.000 ns) + CELL(0.506 ns) = 5.030 ns; Loc. = LCCOMB_X2_Y1_N30; Fanout = 1; COMB Node = 'cpt1\[31\]~91'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cpt1[30]~90 cpt1[31]~91 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.138 ns cpt1\[31\] 33 REG LCFF_X2_Y1_N31 2 " "Info: 33: + IC(0.000 ns) + CELL(0.108 ns) = 5.138 ns; Loc. = LCFF_X2_Y1_N31; Fanout = 2; REG Node = 'cpt1\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cpt1[31]~91 cpt1[31] } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.001 ns ( 77.87 % ) " "Info: Total cell delay = 4.001 ns ( 77.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 22.13 % ) " "Info: Total interconnect delay = 1.137 ns ( 22.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.138 ns" { cpt1[0] cpt1[1]~32 cpt1[2]~34 cpt1[3]~36 cpt1[4]~38 cpt1[5]~40 cpt1[6]~42 cpt1[7]~44 cpt1[8]~46 cpt1[9]~48 cpt1[10]~50 cpt1[11]~52 cpt1[12]~54 cpt1[13]~56 cpt1[14]~58 cpt1[15]~60 cpt1[16]~62 cpt1[17]~64 cpt1[18]~66 cpt1[19]~68 cpt1[20]~70 cpt1[21]~72 cpt1[22]~74 cpt1[23]~76 cpt1[24]~78 cpt1[25]~80 cpt1[26]~82 cpt1[27]~84 cpt1[28]~86 cpt1[29]~88 cpt1[30]~90 cpt1[31]~91 cpt1[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.138 ns" { cpt1[0] {} cpt1[1]~32 {} cpt1[2]~34 {} cpt1[3]~36 {} cpt1[4]~38 {} cpt1[5]~40 {} cpt1[6]~42 {} cpt1[7]~44 {} cpt1[8]~46 {} cpt1[9]~48 {} cpt1[10]~50 {} cpt1[11]~52 {} cpt1[12]~54 {} cpt1[13]~56 {} cpt1[14]~58 {} cpt1[15]~60 {} cpt1[16]~62 {} cpt1[17]~64 {} cpt1[18]~66 {} cpt1[19]~68 {} cpt1[20]~70 {} cpt1[21]~72 {} cpt1[22]~74 {} cpt1[23]~76 {} cpt1[24]~78 {} cpt1[25]~80 {} cpt1[26]~82 {} cpt1[27]~84 {} cpt1[28]~86 {} cpt1[29]~88 {} cpt1[30]~90 {} cpt1[31]~91 {} cpt1[31] {} } { 0.000ns 1.137ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 2.734 ns + Shortest register " "Info: + Shortest clock path from clock \"clkin\" to destination register is 2.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clkin 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clkin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns clkin~clkctrl 2 COMB CLKCTRL_G2 33 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'clkin~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.734 ns cpt1\[31\] 3 REG LCFF_X2_Y1_N31 2 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.734 ns; Loc. = LCFF_X2_Y1_N31; Fanout = 2; REG Node = 'cpt1\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { clkin~clkctrl cpt1[31] } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.23 % ) " "Info: Total cell delay = 1.756 ns ( 64.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.77 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { clkin clkin~clkctrl cpt1[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.734 ns" { clkin {} clkin~combout {} clkin~clkctrl {} cpt1[31] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 2.733 ns - Longest register " "Info: - Longest clock path from clock \"clkin\" to source register is 2.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clkin 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clkin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns clkin~clkctrl 2 COMB CLKCTRL_G2 33 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'clkin~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 2.733 ns cpt1\[0\] 3 REG LCFF_X3_Y1_N19 4 " "Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 2.733 ns; Loc. = LCFF_X3_Y1_N19; Fanout = 4; REG Node = 'cpt1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clkin~clkctrl cpt1[0] } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.25 % ) " "Info: Total cell delay = 1.756 ns ( 64.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 35.75 % ) " "Info: Total interconnect delay = 0.977 ns ( 35.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { clkin clkin~clkctrl cpt1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { clkin {} clkin~combout {} clkin~clkctrl {} cpt1[0] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { clkin clkin~clkctrl cpt1[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.734 ns" { clkin {} clkin~combout {} clkin~clkctrl {} cpt1[31] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { clkin clkin~clkctrl cpt1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { clkin {} clkin~combout {} clkin~clkctrl {} cpt1[0] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.138 ns" { cpt1[0] cpt1[1]~32 cpt1[2]~34 cpt1[3]~36 cpt1[4]~38 cpt1[5]~40 cpt1[6]~42 cpt1[7]~44 cpt1[8]~46 cpt1[9]~48 cpt1[10]~50 cpt1[11]~52 cpt1[12]~54 cpt1[13]~56 cpt1[14]~58 cpt1[15]~60 cpt1[16]~62 cpt1[17]~64 cpt1[18]~66 cpt1[19]~68 cpt1[20]~70 cpt1[21]~72 cpt1[22]~74 cpt1[23]~76 cpt1[24]~78 cpt1[25]~80 cpt1[26]~82 cpt1[27]~84 cpt1[28]~86 cpt1[29]~88 cpt1[30]~90 cpt1[31]~91 cpt1[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.138 ns" { cpt1[0] {} cpt1[1]~32 {} cpt1[2]~34 {} cpt1[3]~36 {} cpt1[4]~38 {} cpt1[5]~40 {} cpt1[6]~42 {} cpt1[7]~44 {} cpt1[8]~46 {} cpt1[9]~48 {} cpt1[10]~50 {} cpt1[11]~52 {} cpt1[12]~54 {} cpt1[13]~56 {} cpt1[14]~58 {} cpt1[15]~60 {} cpt1[16]~62 {} cpt1[17]~64 {} cpt1[18]~66 {} cpt1[19]~68 {} cpt1[20]~70 {} cpt1[21]~72 {} cpt1[22]~74 {} cpt1[23]~76 {} cpt1[24]~78 {} cpt1[25]~80 {} cpt1[26]~82 {} cpt1[27]~84 {} cpt1[28]~86 {} cpt1[29]~88 {} cpt1[30]~90 {} cpt1[31]~91 {} cpt1[31] {} } { 0.000ns 1.137ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { clkin clkin~clkctrl cpt1[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.734 ns" { clkin {} clkin~combout {} clkin~clkctrl {} cpt1[31] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { clkin clkin~clkctrl cpt1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { clkin {} clkin~combout {} clkin~clkctrl {} cpt1[0] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clkin clkout state\[0\] 7.110 ns register " "Info: tco from clock \"clkin\" to destination pin \"clkout\" through register \"state\[0\]\" is 7.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 2.733 ns + Longest register " "Info: + Longest clock path from clock \"clkin\" to source register is 2.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clkin 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clkin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns clkin~clkctrl 2 COMB CLKCTRL_G2 33 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'clkin~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 2.733 ns state\[0\] 3 REG LCFF_X3_Y1_N1 3 " "Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 2.733 ns; Loc. = LCFF_X3_Y1_N1; Fanout = 3; REG Node = 'state\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clkin~clkctrl state[0] } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.25 % ) " "Info: Total cell delay = 1.756 ns ( 64.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 35.75 % ) " "Info: Total interconnect delay = 0.977 ns ( 35.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { clkin clkin~clkctrl state[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { clkin {} clkin~combout {} clkin~clkctrl {} state[0] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.073 ns + Longest register pin " "Info: + Longest register to pin delay is 4.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state\[0\] 1 REG LCFF_X3_Y1_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N1; Fanout = 3; REG Node = 'state\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[0] } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(3.036 ns) 4.073 ns clkout 2 PIN PIN_P3 0 " "Info: 2: + IC(1.037 ns) + CELL(3.036 ns) = 4.073 ns; Loc. = PIN_P3; Fanout = 0; PIN Node = 'clkout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.073 ns" { state[0] clkout } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.036 ns ( 74.54 % ) " "Info: Total cell delay = 3.036 ns ( 74.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.037 ns ( 25.46 % ) " "Info: Total interconnect delay = 1.037 ns ( 25.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.073 ns" { state[0] clkout } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.073 ns" { state[0] {} clkout {} } { 0.000ns 1.037ns } { 0.000ns 3.036ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { clkin clkin~clkctrl state[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { clkin {} clkin~combout {} clkin~clkctrl {} state[0] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.073 ns" { state[0] clkout } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.073 ns" { state[0] {} clkout {} } { 0.000ns 1.037ns } { 0.000ns 3.036ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 10:40:10 2020 " "Info: Processing ended: Mon Sep 14 10:40:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
