

================================================================
== Vivado HLS Report for 'merlin_memcpy_1_0_0'
================================================================
* Date:           Thu Dec 12 01:07:35 2019

* Version:        2019.1.op (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        gcnconv_kernel
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     2.920|        1.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1921232|  1921232|  1921232|  1921232|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+--------+----------+
        |            |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- merlinL1  |  1921230|  1921230|        16|         15|          1|  128082|    yes   |
        +------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 15, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 15, D = 16, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 18 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 2 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%dst_offset_read = call i58 @_ssdm_op_Read.ap_auto.i58(i58 %dst_offset)"   --->   Operation 19 'read' 'dst_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %dst, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 216730, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.60ns)   --->   "br label %1" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:50]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_0 = phi i17 [ 0, %0 ], [ %i, %merlinL1 ]"   --->   Operation 22 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.68ns)   --->   "%icmp_ln50 = icmp eq i17 %i_0, -2990" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:50]   --->   Operation 23 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128082, i64 128082, i64 128082)"   --->   Operation 24 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.59ns)   --->   "%i = add i17 %i_0, 1" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:50]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %2, label %merlinL1" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:50]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i17 %i_0 to i18" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:50]   --->   Operation 27 'zext' 'zext_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.68ns)   --->   "%icmp_ln55 = icmp ult i17 %i_0, -22707" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 28 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln50)> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.59ns)   --->   "%add_ln55_1 = add i17 22707, %i_0" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 29 'add' 'add_ln55_1' <Predicate = (!icmp_ln50)> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_2)   --->   "%select_ln55 = select i1 %icmp_ln55, i17 %i_0, i17 %add_ln55_1" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 30 'select' 'select_ln55' <Predicate = (!icmp_ln50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_2)   --->   "%zext_ln55 = zext i17 %select_ln55 to i18" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 31 'zext' 'zext_ln55' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_2)   --->   "%select_ln55_1 = select i1 %icmp_ln55, i18 0, i18 108365" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 32 'select' 'select_ln55_1' <Predicate = (!icmp_ln50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.58ns) (out node of the LUT)   --->   "%add_ln55_2 = add i18 %select_ln55_1, %zext_ln55" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 33 'add' 'add_ln55_2' <Predicate = (!icmp_ln50)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i18 %add_ln55_2 to i64" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 34 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%src_addr = getelementptr [216730 x i32]* %src, i64 0, i64 %zext_ln55_1" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 35 'getelementptr' 'src_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.15ns)   --->   "%src_load = load i32* %src_addr, align 4" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 36 'load' 'src_load' <Predicate = (!icmp_ln50)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 216730> <RAM>
ST_2 : Operation 37 [1/1] (0.58ns)   --->   "%add_ln55 = add i18 88648, %zext_ln50" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 37 'add' 'add_ln55' <Predicate = (!icmp_ln50)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_7 = call i14 @_ssdm_op_PartSelect.i14.i18.i32.i32(i18 %add_ln55, i32 4, i32 17)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 38 'partselect' 'tmp_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i14 %tmp_7 to i59" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 39 'zext' 'zext_ln55_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln55_3 = zext i58 %dst_offset_read to i59" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 40 'zext' 'zext_ln55_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.78ns)   --->   "%add_ln55_3 = add i59 %zext_ln55_2, %zext_ln55_3" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 41 'add' 'add_ln55_3' <Predicate = (!icmp_ln50)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = trunc i18 %add_ln55 to i4" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 42 'trunc' 'empty' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 43 [1/2] (1.15ns)   --->   "%src_load = load i32* %src_addr, align 4" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 43 'load' 'src_load' <Predicate = (!icmp_ln50)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 216730> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln55_4 = zext i59 %add_ln55_3 to i64" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 44 'zext' 'zext_ln55_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i512* %dst, i64 %zext_ln55_4" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 45 'getelementptr' 'dst_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 46 [7/7] (2.92ns)   --->   "%dst_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dst_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 46 'readreq' 'dst_load_req' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 47 [6/7] (2.92ns)   --->   "%dst_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dst_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 47 'readreq' 'dst_load_req' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 48 [5/7] (2.92ns)   --->   "%dst_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dst_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 48 'readreq' 'dst_load_req' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 49 [4/7] (2.92ns)   --->   "%dst_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dst_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 49 'readreq' 'dst_load_req' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 50 [3/7] (2.92ns)   --->   "%dst_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dst_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 50 'readreq' 'dst_load_req' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 51 [2/7] (2.92ns)   --->   "%dst_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dst_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 51 'readreq' 'dst_load_req' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 52 [1/7] (2.92ns)   --->   "%dst_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dst_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 52 'readreq' 'dst_load_req' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 53 [1/1] (2.92ns)   --->   "%dst_addr_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %dst_addr)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 53 'read' 'dst_addr_read' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_8 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %empty, i5 0)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 54 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln55_5 = zext i9 %tmp_8 to i512" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 55 'zext' 'zext_ln55_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln55)   --->   "%shl_ln55 = shl i512 4294967295, %zext_ln55_5" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 56 'shl' 'shl_ln55' <Predicate = (!icmp_ln50)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln55)   --->   "%xor_ln55 = xor i512 %shl_ln55, -1" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 57 'xor' 'xor_ln55' <Predicate = (!icmp_ln50)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln55)   --->   "%and_ln55 = and i512 %dst_addr_read, %xor_ln55" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 58 'and' 'and_ln55' <Predicate = (!icmp_ln50)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln55)   --->   "%zext_ln55_6 = zext i32 %src_load to i512" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 59 'zext' 'zext_ln55_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln55)   --->   "%shl_ln55_1 = shl i512 %zext_ln55_6, %zext_ln55_5" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 60 'shl' 'shl_ln55_1' <Predicate = (!icmp_ln50)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 61 [1/1] (1.16ns) (out node of the LUT)   --->   "%or_ln55 = or i512 %and_ln55, %shl_ln55_1" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 61 'or' 'or_ln55' <Predicate = (!icmp_ln50)> <Delay = 1.16> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 62 [1/1] (2.92ns)   --->   "%dst_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %dst_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 62 'writereq' 'dst_addr_req' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 63 [1/1] (2.92ns)   --->   "call void @_ssdm_op_Write.m_axi.i512P(i512* %dst_addr, i512 %or_ln55, i64 -1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 63 'write' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 64 [5/5] (2.92ns)   --->   "%dst_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dst_addr)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 64 'writeresp' 'dst_addr_resp' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.92>
ST_14 : Operation 65 [4/5] (2.92ns)   --->   "%dst_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dst_addr)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 65 'writeresp' 'dst_addr_resp' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.92>
ST_15 : Operation 66 [3/5] (2.92ns)   --->   "%dst_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dst_addr)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 66 'writeresp' 'dst_addr_resp' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.92>
ST_16 : Operation 67 [2/5] (2.92ns)   --->   "%dst_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dst_addr)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 67 'writeresp' 'dst_addr_resp' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.92>
ST_17 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str32) nounwind" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:50]   --->   Operation 68 'specloopname' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str32)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:50]   --->   Operation 69 'specregionbegin' 'tmp' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:52]   --->   Operation 70 'specpipeline' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 71 [1/5] (2.92ns)   --->   "%dst_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dst_addr)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 71 'writeresp' 'dst_addr_resp' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 72 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str32, i32 %tmp)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:56]   --->   Operation 72 'specregionend' 'empty_24' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 73 [1/1] (0.00ns)   --->   "br label %1" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:50]   --->   Operation 73 'br' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 18 <SV = 2> <Delay = 0.00>
ST_18 : Operation 74 [1/1] (0.00ns)   --->   "ret void" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:57]   --->   Operation 74 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:50) [8]  (0.603 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:50) [8]  (0 ns)
	'icmp' operation ('icmp_ln55', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) [18]  (0.687 ns)
	'select' operation ('select_ln55', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) [20]  (0 ns)
	'add' operation ('add_ln55_2', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) [23]  (0.582 ns)
	'getelementptr' operation ('src_addr', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) [25]  (0 ns)
	'load' operation ('src_load', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) on array 'src' [26]  (1.16 ns)

 <State 3>: 2.92ns
The critical path consists of the following:
	'getelementptr' operation ('dst_addr', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) [33]  (0 ns)
	bus request on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) [34]  (2.92 ns)

 <State 4>: 2.92ns
The critical path consists of the following:
	bus request on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) [34]  (2.92 ns)

 <State 5>: 2.92ns
The critical path consists of the following:
	bus request on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) [34]  (2.92 ns)

 <State 6>: 2.92ns
The critical path consists of the following:
	bus request on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) [34]  (2.92 ns)

 <State 7>: 2.92ns
The critical path consists of the following:
	bus request on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) [34]  (2.92 ns)

 <State 8>: 2.92ns
The critical path consists of the following:
	bus request on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) [34]  (2.92 ns)

 <State 9>: 2.92ns
The critical path consists of the following:
	bus request on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) [34]  (2.92 ns)

 <State 10>: 2.92ns
The critical path consists of the following:
	bus read on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) [35]  (2.92 ns)

 <State 11>: 2.92ns
The critical path consists of the following:
	bus request on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) [45]  (2.92 ns)

 <State 12>: 2.92ns
The critical path consists of the following:
	bus write on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) [46]  (2.92 ns)

 <State 13>: 2.92ns
The critical path consists of the following:
	bus access on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) [47]  (2.92 ns)

 <State 14>: 2.92ns
The critical path consists of the following:
	bus access on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) [47]  (2.92 ns)

 <State 15>: 2.92ns
The critical path consists of the following:
	bus access on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) [47]  (2.92 ns)

 <State 16>: 2.92ns
The critical path consists of the following:
	bus access on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) [47]  (2.92 ns)

 <State 17>: 2.92ns
The critical path consists of the following:
	bus access on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) [47]  (2.92 ns)

 <State 18>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
