// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1614\sampleModel1614_4_sub\Mysubsystem_8.v
// Created: 2024-08-13 04:56:56
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_8
// Source Path: sampleModel1614_4_sub/Subsystem/Mysubsystem_8
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_8
          (In3,
           In4,
           Out1);


  input   [7:0] In3;  // uint8
  input   [7:0] In4;  // uint8
  output  [7:0] Out1;  // uint8


  wire [7:0] cfblk10_out1;  // uint8
  wire [7:0] cfblk86_const_val_1;  // uint8
  wire [7:0] cfblk86_out1;  // uint8


  assign cfblk10_out1 = In3 + In4;



  assign cfblk86_const_val_1 = 8'b00000000;



  assign cfblk86_out1 = cfblk10_out1 + cfblk86_const_val_1;



  assign Out1 = cfblk86_out1;

endmodule  // Mysubsystem_8

