// Seed: 2880100663
module module_0;
  struct packed {
    logic id_1;
    id_2  id_3;
  }
      id_4, id_5 = id_4.id_1 || -1'b0;
  assign module_1.id_15 = 0;
  parameter id_6 = 1;
  assign id_4.id_2 = id_4.id_1;
  supply1 id_7 = 1;
  tri1 id_8 = 1;
endmodule
module module_1 #(
    parameter id_1  = 32'd96,
    parameter id_12 = 32'd33,
    parameter id_23 = 32'd58,
    parameter id_6  = 32'd30
) (
    output wire id_0[id_12 : -1 'd0],
    input uwire _id_1,
    output tri id_2,
    input supply0 id_3,
    input tri0 id_4
    , id_25,
    input tri1 id_5,
    output uwire _id_6,
    output supply1 id_7,
    output supply1 id_8,
    output logic id_9,
    input wire id_10,
    input tri0 id_11,
    input wand _id_12
    , id_26,
    output wire id_13,
    output tri id_14,
    input wire id_15[1  -  id_1 : 1 'b0],
    inout uwire id_16,
    output wand id_17,
    output tri id_18[id_23 : id_6],
    output tri1 id_19,
    input tri1 id_20,
    output wand id_21,
    inout uwire id_22,
    output tri0 _id_23
);
  always id_9 <= id_12;
  assign id_2 = id_4;
  module_0 modCall_1 ();
endmodule
