`timescale 1ns/1ps

module test_sram_weight();

    /*AUTOREGINPUT*/

    /*AUTOWIRE*/

    //clock
    always
    begin
        clk = 0;
        #(CLK/2);
        clk = 1;
        #(CLK/2);
    end

endmodule
