Namespace,Name,GenParams,ModParams,Interface,Comments,
cgralib,PE,op_kind=“combined”,alu_op : string,data.in[2] : BitIn[16],,
,,,data0_mode : string,data.out : Bit[16],Caleb needs to implement this,
,,,data0_value : BitVector<16>,bit.in[3] : BitIn,Caleb needs to implement this,
,,,data1_mode : string,bit.out : Bit,Caleb needs to implement this,
,,,data1_value : BitVector<16>,,Caleb needs to implement this,
,,,lut_value : BitVector<8>,,,
,,,bit0_mode : string,,Caleb needs to implement this,
,,,bit1_mode : string,,Caleb needs to implement this,
,,,bit2_mode : string,,Caleb needs to implement this,
,,,,,,
cgralib,PE,op_kind=“alu”,alu_op : string,data.in[2] : BitIn[16],,
,,,data0_mode : string,data.out : Bit[16],Caleb needs to implement this,
,,,data0_value : BitVector<16>,,Caleb needs to implement this,
,,,data1_mode : string,,Caleb needs to implement this,
,,,data1_value : BitVector<16>,,Caleb needs to implement this,
,,,,,,
cgralib,PE,op_kind=“bit”,lut_value : BitVector<8>,bit.in[3] : BitIn,,
,,,bit0_mode : string,bit.out : Bit,Caleb needs to implement this,
,,,bit1_mode : string,,Caleb needs to implement this,
,,,bit2_mode : string,,Caleb needs to implement this,
,,,,,,
,,,,,,
cgralib,IO,,mode : string,in : BitIn[16],mode options:,
,,,,out : Bit[16],"i,o",
,,,,,,
cgralib,BitIO,,mode : string,in : BitIn,mode options:,
,,,,out : Bit,"i,o",
,,,,,,
cgralib,Mem,,mode : string,raddr : BitIn[16],See CGRA_mem.csv,
,,,fifo_depth : int,rdata : Bit[16],,
,,,almost_full_cnt : int,ren : BitIn,,
,,,,waddr : BitIn[16],,
,,,,wdata : BitIn[16],,
,,,,wen : BitIn,,
,,,,almost_full : Bit,,
,,,,valid : Bit,,
,,,,,,
coreir,const,,value : BitVector<16>,out : Bit[16],Will be deprecated,
,,,,,,
coreir,bitconst,,value : bool,out : Bit,Will be deprecated ,
,,,,,,
coreir,reg,,,in : BitIn[16],,
,,,,out : Bit[16],,
,,,,,,
coreir,bitreg,,,"in : BitIn, out: BitOut",,