Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_top_module_top glbl -Oenable_linking_all_libraries -prj top_module.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s top_module -debug all 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/sim/verilog/top_module.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_module_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/sim/verilog/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/sim/verilog/top_module_hart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_hart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/sim/verilog/top_module_OP_AL_32I.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_OP_AL_32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/sim/verilog/top_module_sparsemux_65_5_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_sparsemux_65_5_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.top_module_OP_AL_32I
Compiling module xil_defaultlib.top_module_hart
Compiling module xil_defaultlib.top_module_sparsemux_65_5_32_1_1...
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_top_module_top
Compiling module work.glbl
Built simulation snapshot top_module
