Analysis & Synthesis report for datapath
Thu Apr 30 19:54:36 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |datapath_test|dynamic_prediction_unit:u16|state_present
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated
 17. Source assignments for data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated
 18. Source assignments for register_file:u3|altsyncram:registers_rtl_0|altsyncram_osg1:auto_generated
 19. Source assignments for register_file:u3|altsyncram:registers_rtl_1|altsyncram_osg1:auto_generated
 20. Parameter Settings for User Entity Instance: instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: ALU_64:u5
 22. Parameter Settings for User Entity Instance: ALU_64:u5|addsub:U1
 23. Parameter Settings for User Entity Instance: ALU_64:u5|addsub:U2
 24. Parameter Settings for User Entity Instance: ALU_64:u5|logicShift:U3
 25. Parameter Settings for User Entity Instance: ALU_64:u5|logicShift:U4
 26. Parameter Settings for User Entity Instance: ALU_64:u5|logicShift:U5
 27. Parameter Settings for User Entity Instance: data_mem:u6|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: ALU_branch:u17
 29. Parameter Settings for User Entity Instance: ALU_branch:u17|addsub:U1
 30. Parameter Settings for Inferred Entity Instance: register_file:u3|altsyncram:registers_rtl_0
 31. Parameter Settings for Inferred Entity Instance: register_file:u3|altsyncram:registers_rtl_1
 32. altsyncram Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "ALU_branch:u17|addsub:U1"
 34. Port Connectivity Checks: "ALU_branch:u17"
 35. Port Connectivity Checks: "forwarding_unit:u15"
 36. Port Connectivity Checks: "ALU_64:u5|logicShift:U5"
 37. Port Connectivity Checks: "ALU_64:u5|logicShift:U4"
 38. Port Connectivity Checks: "ALU_64:u5|logicShift:U3"
 39. Port Connectivity Checks: "ALU_64:u5|addsub:U2"
 40. Port Connectivity Checks: "ALU_64:u5|addsub:U1|fulladder:\FA:0:U1"
 41. Port Connectivity Checks: "ALU_64:u5|addsub:U1"
 42. Port Connectivity Checks: "ALU_64:u5"
 43. Port Connectivity Checks: "instruction_fetch:u1|inst_mem:u2"
 44. Port Connectivity Checks: "instruction_fetch:u1"
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 30 19:54:36 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; datapath                                    ;
; Top-level Entity Name              ; datapath_test                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,762                                       ;
;     Total combinational functions  ; 5,554                                       ;
;     Dedicated logic registers      ; 563                                         ;
; Total registers                    ; 563                                         ;
; Total pins                         ; 316                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 20,480                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; datapath_test      ; datapath           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.3%      ;
;     Processor 4            ;   0.3%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                        ;
+-----------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                       ; Library ;
+-----------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------+---------+
; ../datapath2/forwarding_unit.vhd              ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/forwarding_unit.vhd                ;         ;
; ../../lab1/inst_mem.vhd                       ; yes             ; User Wizard-Generated File   ; C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd                                          ;         ;
; ../../lab1/register8.vhd                      ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/register8.vhd                                         ;         ;
; ../../lab1/programCounter.vhd                 ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/programCounter.vhd                                    ;         ;
; ../../lab2/logicShift.vhd                     ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd                                        ;         ;
; ../../lab2/fulladder.vhd                      ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/fulladder.vhd                                         ;         ;
; ../../lab2/ALU_64.vhd                         ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd                                            ;         ;
; ../../lab2/addsub.vhd                         ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/addsub.vhd                                            ;         ;
; ../../lab3/risc_v_decoder/risc_v_decoder.vhd  ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd                     ;         ;
; ../../lab3/register_file/register_file.vhd    ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/register_file/register_file.vhd                       ;         ;
; ../../lab4/control_unit/control_unit.vhd      ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/control_unit/control_unit.vhd                         ;         ;
; ../../lab4/ALU_control/ALU_control.vhd        ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/ALU_control/ALU_control.vhd                           ;         ;
; ../../lab4/data_mem.vhd                       ; yes             ; User Wizard-Generated File   ; C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd                                          ;         ;
; ../../lab4/imm_gen.vhd                        ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/imm_gen.vhd                                           ;         ;
; ../MEM_reg.vhd                                ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/MEM_reg.vhd                                  ;         ;
; ../EXE_reg.vhd                                ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/EXE_reg.vhd                                  ;         ;
; ../static_datapaths/RD_reg.vhd                ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/RD_reg.vhd                  ;         ;
; ../static_datapaths/instruction_fetch.vhd     ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd       ;         ;
; ../static_datapaths/IF_reg.vhd                ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/IF_reg.vhd                  ;         ;
; ../static_datapaths/early_forwarding_unit.vhd ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/early_forwarding_unit.vhd   ;         ;
; ../static_datapaths/control_RD_reg.vhd        ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/control_RD_reg.vhd          ;         ;
; ../static_datapaths/ALU_branch.vhd            ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd              ;         ;
; dynamic_prediction_unit.vhd                   ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/dynamic_prediction_unit.vhd ;         ;
; datapath_test.vhd                             ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd           ;         ;
; altsyncram.tdf                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                              ;         ;
; stratix_ram_block.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                       ;         ;
; lpm_mux.inc                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                 ;         ;
; lpm_decode.inc                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                              ;         ;
; aglobal181.inc                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                              ;         ;
; a_rdenreg.inc                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                               ;         ;
; altrom.inc                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                  ;         ;
; altram.inc                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                  ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                ;         ;
; db/altsyncram_79s3.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf      ;         ;
; db/altsyncram_ess3.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_ess3.tdf      ;         ;
; db/altsyncram_osg1.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_osg1.tdf      ;         ;
+-----------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 5,762       ;
;                                             ;             ;
; Total combinational functions               ; 5554        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 3789        ;
;     -- 3 input functions                    ; 1180        ;
;     -- <=2 input functions                  ; 585         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 5407        ;
;     -- arithmetic mode                      ; 147         ;
;                                             ;             ;
; Total registers                             ; 563         ;
;     -- Dedicated logic registers            ; 563         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 316         ;
; Total memory bits                           ; 20480       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clear~input ;
; Maximum fan-out                             ; 2014        ;
; Total fan-out                               ; 25056       ;
; Average fan-out                             ; 3.59        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                               ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                            ; Entity Name             ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |datapath_test                               ; 5554 (1474)         ; 563 (55)                  ; 20480       ; 0            ; 0       ; 0         ; 316  ; 0            ; |datapath_test                                                                                                 ; datapath_test           ; work         ;
;    |ALU_64:u5|                               ; 3174 (832)          ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5                                                                                       ; ALU_64                  ; work         ;
;       |addsub:U1|                            ; 211 (5)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1                                                                             ; addsub                  ; work         ;
;          |fulladder:\FA:0:U1|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:0:U1                                                          ; fulladder               ; work         ;
;          |fulladder:\FA:10:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:10:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:11:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:11:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:12:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:12:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:13:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:13:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:14:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:14:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:15:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:15:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:16:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:16:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:17:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:17:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:18:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:18:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:19:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:19:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:1:U1|                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:1:U1                                                          ; fulladder               ; work         ;
;          |fulladder:\FA:20:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:20:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:21:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:21:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:22:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:22:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:23:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:23:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:24:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:24:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:25:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:25:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:26:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:26:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:27:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:27:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:28:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:28:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:29:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:29:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:2:U1|                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:2:U1                                                          ; fulladder               ; work         ;
;          |fulladder:\FA:30:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:30:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:31:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:31:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:32:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:32:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:33:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:33:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:34:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:34:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:35:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:35:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:36:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:36:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:37:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:37:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:38:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:38:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:39:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:39:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:3:U1|                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:3:U1                                                          ; fulladder               ; work         ;
;          |fulladder:\FA:40:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:40:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:41:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:41:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:42:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:42:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:43:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:43:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:44:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:44:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:45:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:45:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:46:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:46:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:47:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:47:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:48:U1|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:48:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:49:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:49:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:4:U1|                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:4:U1                                                          ; fulladder               ; work         ;
;          |fulladder:\FA:50:U1|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:50:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:51:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:51:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:52:U1|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:52:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:53:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:53:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:54:U1|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:54:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:55:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:55:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:56:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:56:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:57:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:57:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:58:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:58:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:59:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:59:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:5:U1|                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:5:U1                                                          ; fulladder               ; work         ;
;          |fulladder:\FA:60:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:60:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:61:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:61:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:62:U1|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:62:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:6:U1|                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:6:U1                                                          ; fulladder               ; work         ;
;          |fulladder:\FA:7:U1|                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:7:U1                                                          ; fulladder               ; work         ;
;          |fulladder:\FA:8:U1|                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:8:U1                                                          ; fulladder               ; work         ;
;          |fulladder:\FA:9:U1|                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U1|fulladder:\FA:9:U1                                                          ; fulladder               ; work         ;
;       |addsub:U2|                            ; 307 (68)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2                                                                             ; addsub                  ; work         ;
;          |fulladder:\FA:10:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:10:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:11:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:11:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:12:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:12:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:13:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:13:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:14:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:14:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:15:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:15:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:16:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:16:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:17:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:17:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:18:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:18:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:19:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:19:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:1:U1|                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:1:U1                                                          ; fulladder               ; work         ;
;          |fulladder:\FA:20:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:20:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:21:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:21:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:22:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:22:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:23:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:23:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:24:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:24:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:25:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:25:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:26:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:26:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:27:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:27:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:28:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:28:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:29:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:29:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:2:U1|                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:2:U1                                                          ; fulladder               ; work         ;
;          |fulladder:\FA:30:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:30:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:31:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:31:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:32:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:32:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:33:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:33:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:34:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:34:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:35:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:35:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:36:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:36:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:37:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:37:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:38:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:38:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:39:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:39:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:3:U1|                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:3:U1                                                          ; fulladder               ; work         ;
;          |fulladder:\FA:40:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:40:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:41:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:41:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:42:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:42:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:43:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:43:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:44:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:44:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:45:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:45:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:46:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:46:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:47:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:47:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:48:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:48:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:49:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:49:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:4:U1|                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:4:U1                                                          ; fulladder               ; work         ;
;          |fulladder:\FA:50:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:50:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:51:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:51:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:52:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:52:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:53:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:53:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:54:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:54:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:55:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:55:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:56:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:56:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:57:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:57:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:58:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:58:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:59:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:59:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:5:U1|                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:5:U1                                                          ; fulladder               ; work         ;
;          |fulladder:\FA:60:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:60:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:61:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:61:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:62:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:62:U1                                                         ; fulladder               ; work         ;
;          |fulladder:\FA:6:U1|                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:6:U1                                                          ; fulladder               ; work         ;
;          |fulladder:\FA:7:U1|                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:7:U1                                                          ; fulladder               ; work         ;
;          |fulladder:\FA:8:U1|                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:8:U1                                                          ; fulladder               ; work         ;
;          |fulladder:\FA:9:U1|                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|addsub:U2|fulladder:\FA:9:U1                                                          ; fulladder               ; work         ;
;       |logicShift:U3|                        ; 753 (753)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|logicShift:U3                                                                         ; logicShift              ; work         ;
;       |logicShift:U4|                        ; 320 (320)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|logicShift:U4                                                                         ; logicShift              ; work         ;
;       |logicShift:U5|                        ; 751 (751)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_64:u5|logicShift:U5                                                                         ; logicShift              ; work         ;
;    |ALU_branch:u17|                          ; 423 (139)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17                                                                                  ; ALU_branch              ; work         ;
;       |addsub:U1|                            ; 284 (66)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1                                                                        ; addsub                  ; work         ;
;          |fulladder:\FA:0:U1|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:0:U1                                                     ; fulladder               ; work         ;
;          |fulladder:\FA:10:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:10:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:11:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:11:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:12:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:12:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:13:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:13:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:14:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:14:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:15:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:15:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:16:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:16:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:17:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:17:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:18:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:18:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:19:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:19:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:1:U1|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:1:U1                                                     ; fulladder               ; work         ;
;          |fulladder:\FA:20:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:20:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:21:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:21:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:22:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:22:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:23:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:23:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:24:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:24:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:25:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:25:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:26:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:26:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:27:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:27:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:28:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:28:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:29:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:29:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:2:U1|                ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:2:U1                                                     ; fulladder               ; work         ;
;          |fulladder:\FA:30:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:30:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:31:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:31:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:32:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:32:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:33:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:33:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:34:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:34:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:35:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:35:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:36:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:36:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:37:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:37:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:38:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:38:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:39:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:39:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:3:U1|                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:3:U1                                                     ; fulladder               ; work         ;
;          |fulladder:\FA:40:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:40:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:41:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:41:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:42:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:42:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:43:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:43:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:44:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:44:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:45:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:45:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:46:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:46:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:47:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:47:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:48:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:48:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:49:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:49:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:4:U1|                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:4:U1                                                     ; fulladder               ; work         ;
;          |fulladder:\FA:50:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:50:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:51:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:51:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:52:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:52:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:53:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:53:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:54:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:54:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:55:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:55:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:56:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:56:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:57:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:57:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:58:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:58:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:59:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:59:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:5:U1|                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:5:U1                                                     ; fulladder               ; work         ;
;          |fulladder:\FA:60:U1|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:60:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:61:U1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:61:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:62:U1|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:62:U1                                                    ; fulladder               ; work         ;
;          |fulladder:\FA:6:U1|                ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:6:U1                                                     ; fulladder               ; work         ;
;          |fulladder:\FA:7:U1|                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:7:U1                                                     ; fulladder               ; work         ;
;          |fulladder:\FA:8:U1|                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:8:U1                                                     ; fulladder               ; work         ;
;          |fulladder:\FA:9:U1|                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_branch:u17|addsub:U1|fulladder:\FA:9:U1                                                     ; fulladder               ; work         ;
;    |ALU_control:u8|                          ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|ALU_control:u8                                                                                  ; ALU_control             ; work         ;
;    |EXE_reg:u12|                             ; 0 (0)               ; 71 (71)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|EXE_reg:u12                                                                                     ; EXE_reg                 ; work         ;
;    |IF_reg:u9|                               ; 70 (70)             ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|IF_reg:u9                                                                                       ; IF_reg                  ; work         ;
;    |MEM_reg:u14|                             ; 0 (0)               ; 135 (135)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|MEM_reg:u14                                                                                     ; MEM_reg                 ; work         ;
;    |RD_reg:u10|                              ; 12 (12)             ; 197 (197)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|RD_reg:u10                                                                                      ; RD_reg                  ; work         ;
;    |control_RD_reg:u11|                      ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|control_RD_reg:u11                                                                              ; control_RD_reg          ; work         ;
;    |control_unit:u7|                         ; 14 (14)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|control_unit:u7                                                                                 ; control_unit            ; work         ;
;    |data_mem:u6|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|data_mem:u6                                                                                     ; data_mem                ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|data_mem:u6|altsyncram:altsyncram_component                                                     ; altsyncram              ; work         ;
;          |altsyncram_ess3:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated                      ; altsyncram_ess3         ; work         ;
;    |dynamic_prediction_unit:u16|             ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|dynamic_prediction_unit:u16                                                                     ; dynamic_prediction_unit ; work         ;
;    |early_forwarding_unit:u18|               ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|early_forwarding_unit:u18                                                                       ; early_forwarding_unit   ; work         ;
;    |forwarding_unit:u15|                     ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|forwarding_unit:u15                                                                             ; forwarding_unit         ; work         ;
;    |imm_gen:u4|                              ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|imm_gen:u4                                                                                      ; imm_gen                 ; work         ;
;    |instruction_fetch:u1|                    ; 45 (21)             ; 16 (8)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|instruction_fetch:u1                                                                            ; instruction_fetch       ; work         ;
;       |inst_mem:u2|                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|instruction_fetch:u1|inst_mem:u2                                                                ; inst_mem                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component                                ; altsyncram              ; work         ;
;             |altsyncram_79s3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated ; altsyncram_79s3         ; work         ;
;       |programCounter:u1|                    ; 24 (24)             ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|instruction_fetch:u1|programCounter:u1                                                          ; programCounter          ; work         ;
;          |register8:u1|                      ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|instruction_fetch:u1|programCounter:u1|register8:u1                                             ; register8               ; work         ;
;    |register_file:u3|                        ; 128 (128)           ; 2 (2)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|register_file:u3                                                                                ; register_file           ; work         ;
;       |altsyncram:registers_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|register_file:u3|altsyncram:registers_rtl_0                                                     ; altsyncram              ; work         ;
;          |altsyncram_osg1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|register_file:u3|altsyncram:registers_rtl_0|altsyncram_osg1:auto_generated                      ; altsyncram_osg1         ; work         ;
;       |altsyncram:registers_rtl_1|           ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|register_file:u3|altsyncram:registers_rtl_1                                                     ; altsyncram              ; work         ;
;          |altsyncram_osg1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|register_file:u3|altsyncram:registers_rtl_1|altsyncram_osg1:auto_generated                      ; altsyncram_osg1         ; work         ;
;    |risc_v_decoder:u2|                       ; 119 (119)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath_test|risc_v_decoder:u2                                                                               ; risc_v_decoder          ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------+
; data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ALTSYNCRAM                      ; AUTO ; Single Port      ; 128          ; 64           ; --           ; --           ; 8192 ; data_mem.mif ;
; instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; inst_mem.mif ;
; register_file:u3|altsyncram:registers_rtl_0|altsyncram_osg1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 32           ; 64           ; 32           ; 64           ; 2048 ; None         ;
; register_file:u3|altsyncram:registers_rtl_1|altsyncram_osg1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 32           ; 64           ; 32           ; 64           ; 2048 ; None         ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                 ; IP Include File         ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-------------------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |datapath_test|instruction_fetch:u1|inst_mem:u2 ; ../../lab1/inst_mem.vhd ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |datapath_test|data_mem:u6                      ; ../../lab4/data_mem.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |datapath_test|dynamic_prediction_unit:u16|state_present                ;
+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; state_present.A ; state_present.C ; state_present.B ; state_present.D ;
+-----------------+-----------------+-----------------+-----------------+-----------------+
; state_present.D ; 0               ; 0               ; 0               ; 0               ;
; state_present.B ; 0               ; 0               ; 1               ; 1               ;
; state_present.C ; 0               ; 1               ; 0               ; 1               ;
; state_present.A ; 1               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+------------------------------------------------------+---------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------+------------------------+
; hippos[63]                                           ; VCC                 ; yes                    ;
; hungry[0]                                            ; VCC                 ; yes                    ;
; hungry[1]                                            ; VCC                 ; yes                    ;
; hungry[2]                                            ; VCC                 ; yes                    ;
; hungry[3]                                            ; VCC                 ; yes                    ;
; hungry[4]                                            ; VCC                 ; yes                    ;
; hungry[5]                                            ; VCC                 ; yes                    ;
; hungry[6]                                            ; VCC                 ; yes                    ;
; hungry[7]                                            ; VCC                 ; yes                    ;
; hungry[8]                                            ; VCC                 ; yes                    ;
; hungry[9]                                            ; VCC                 ; yes                    ;
; hungry[10]                                           ; VCC                 ; yes                    ;
; hungry[11]                                           ; VCC                 ; yes                    ;
; hungry[12]                                           ; VCC                 ; yes                    ;
; hungry[13]                                           ; VCC                 ; yes                    ;
; hungry[14]                                           ; VCC                 ; yes                    ;
; hungry[15]                                           ; VCC                 ; yes                    ;
; hungry[16]                                           ; VCC                 ; yes                    ;
; hungry[17]                                           ; VCC                 ; yes                    ;
; hungry[18]                                           ; VCC                 ; yes                    ;
; hungry[19]                                           ; VCC                 ; yes                    ;
; hungry[20]                                           ; VCC                 ; yes                    ;
; hungry[21]                                           ; VCC                 ; yes                    ;
; hungry[22]                                           ; VCC                 ; yes                    ;
; hungry[23]                                           ; VCC                 ; yes                    ;
; hungry[24]                                           ; VCC                 ; yes                    ;
; hungry[25]                                           ; VCC                 ; yes                    ;
; hungry[26]                                           ; VCC                 ; yes                    ;
; hungry[27]                                           ; VCC                 ; yes                    ;
; hungry[28]                                           ; VCC                 ; yes                    ;
; hungry[29]                                           ; VCC                 ; yes                    ;
; hungry[30]                                           ; VCC                 ; yes                    ;
; hungry[31]                                           ; VCC                 ; yes                    ;
; hungry[32]                                           ; VCC                 ; yes                    ;
; hungry[33]                                           ; VCC                 ; yes                    ;
; hungry[34]                                           ; VCC                 ; yes                    ;
; hungry[35]                                           ; VCC                 ; yes                    ;
; hungry[36]                                           ; VCC                 ; yes                    ;
; hungry[37]                                           ; VCC                 ; yes                    ;
; hungry[38]                                           ; VCC                 ; yes                    ;
; hungry[39]                                           ; VCC                 ; yes                    ;
; hungry[40]                                           ; VCC                 ; yes                    ;
; hungry[41]                                           ; VCC                 ; yes                    ;
; hungry[42]                                           ; VCC                 ; yes                    ;
; hungry[43]                                           ; VCC                 ; yes                    ;
; hungry[44]                                           ; VCC                 ; yes                    ;
; hungry[45]                                           ; VCC                 ; yes                    ;
; hungry[46]                                           ; VCC                 ; yes                    ;
; hungry[47]                                           ; VCC                 ; yes                    ;
; hungry[48]                                           ; VCC                 ; yes                    ;
; hungry[49]                                           ; VCC                 ; yes                    ;
; hungry[50]                                           ; VCC                 ; yes                    ;
; hungry[51]                                           ; VCC                 ; yes                    ;
; hungry[52]                                           ; VCC                 ; yes                    ;
; hungry[53]                                           ; VCC                 ; yes                    ;
; hungry[54]                                           ; VCC                 ; yes                    ;
; hungry[55]                                           ; VCC                 ; yes                    ;
; hungry[56]                                           ; VCC                 ; yes                    ;
; hungry[57]                                           ; VCC                 ; yes                    ;
; hungry[58]                                           ; VCC                 ; yes                    ;
; hungry[59]                                           ; VCC                 ; yes                    ;
; hungry[60]                                           ; VCC                 ; yes                    ;
; hungry[61]                                           ; VCC                 ; yes                    ;
; hungry[62]                                           ; VCC                 ; yes                    ;
; hungry[63]                                           ; VCC                 ; yes                    ;
; hippos[0]                                            ; VCC                 ; yes                    ;
; hippos[1]                                            ; VCC                 ; yes                    ;
; hippos[2]                                            ; VCC                 ; yes                    ;
; hippos[3]                                            ; VCC                 ; yes                    ;
; hippos[4]                                            ; VCC                 ; yes                    ;
; hippos[5]                                            ; VCC                 ; yes                    ;
; hippos[6]                                            ; VCC                 ; yes                    ;
; hippos[7]                                            ; VCC                 ; yes                    ;
; hippos[8]                                            ; VCC                 ; yes                    ;
; hippos[9]                                            ; VCC                 ; yes                    ;
; hippos[10]                                           ; VCC                 ; yes                    ;
; hippos[11]                                           ; VCC                 ; yes                    ;
; hippos[12]                                           ; VCC                 ; yes                    ;
; hippos[13]                                           ; VCC                 ; yes                    ;
; hippos[14]                                           ; VCC                 ; yes                    ;
; hippos[15]                                           ; VCC                 ; yes                    ;
; hippos[16]                                           ; VCC                 ; yes                    ;
; hippos[17]                                           ; VCC                 ; yes                    ;
; hippos[18]                                           ; VCC                 ; yes                    ;
; hippos[19]                                           ; VCC                 ; yes                    ;
; hippos[20]                                           ; VCC                 ; yes                    ;
; hippos[21]                                           ; VCC                 ; yes                    ;
; hippos[22]                                           ; VCC                 ; yes                    ;
; hippos[23]                                           ; VCC                 ; yes                    ;
; hippos[24]                                           ; VCC                 ; yes                    ;
; hippos[25]                                           ; VCC                 ; yes                    ;
; hippos[26]                                           ; VCC                 ; yes                    ;
; hippos[27]                                           ; VCC                 ; yes                    ;
; hippos[28]                                           ; VCC                 ; yes                    ;
; hippos[29]                                           ; VCC                 ; yes                    ;
; hippos[30]                                           ; VCC                 ; yes                    ;
; hippos[31]                                           ; VCC                 ; yes                    ;
; hippos[32]                                           ; VCC                 ; yes                    ;
; hippos[33]                                           ; VCC                 ; yes                    ;
; hippos[34]                                           ; VCC                 ; yes                    ;
; Number of user-specified and inferred latches = 577  ;                     ;                        ;
+------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+----------------------------------------+--------------------------------------------+
; Register name                          ; Reason for Removal                         ;
+----------------------------------------+--------------------------------------------+
; RD_reg:u10|imm_out[32..63]             ; Merged with RD_reg:u10|imm_out[31]         ;
; clues[32..63]                          ; Merged with clues[31]                      ;
; control_RD_reg:u11|MemtoReg_out        ; Merged with control_RD_reg:u11|MemRead_out ;
; IF_reg:u9|imm_out[32..63]              ; Merged with IF_reg:u9|imm_out[31]          ;
; control_unit:u7|MemtoReg               ; Merged with control_unit:u7|MemRead        ;
; Total Number of Removed Registers = 98 ;                                            ;
+----------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 563   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 561   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 193   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                            ;
+-------------------------------+----------------------------------+------+
; Register Name                 ; Megafunction                     ; Type ;
+-------------------------------+----------------------------------+------+
; register_file:u3|data1[0..63] ; register_file:u3|registers_rtl_0 ; RAM  ;
; register_file:u3|data2[0..63] ; register_file:u3|registers_rtl_1 ; RAM  ;
+-------------------------------+----------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |datapath_test|IF_reg:u9|imm_out[22]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |datapath_test|instruction_fetch:u1|programCounter:u1|register8:u1|Q[1] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |datapath_test|control_unit:u7|ALUOp[1]                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |datapath_test|control_unit:u7|ALUSrc                                   ;
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |datapath_test|herses[8]                                                ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |datapath_test|she[3]                                                   ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |datapath_test|hippos[7]                                                ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |datapath_test|hungry[58]                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |datapath_test|risc_v_decoder:u2|immediate[3]                           ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |datapath_test|ALU_64:u5|logicShift:U3|ShiftLeft0                       ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |datapath_test|ALU_64:u5|logicShift:U4|ShiftRight0                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |datapath_test|ALU_64:u5|logicShift:U5|ShiftRight1                      ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |datapath_test|ALU_64:u5|logicShift:U5|ShiftRight1                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |datapath_test|ALU_64:u5|logicShift:U5|ShiftRight1                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |datapath_test|forwarding_unit:u15|fwdA[1]                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |datapath_test|nextaddr[7]                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |datapath_test|risc_v_decoder:u2|funct7[6]                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |datapath_test|risc_v_decoder:u2|rs2[2]                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |datapath_test|ALU_64:u5|logicShift:U3|ShiftLeft0                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |datapath_test|ALU_64:u5|logicShift:U5|ShiftRight1                      ;
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |datapath_test|hola[15]                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |datapath_test|ALU_64:u5|logicShift:U3|ShiftLeft0                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |datapath_test|ALU_64:u5|logicShift:U5|ShiftRight1                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |datapath_test|forwarding_unit:u15|fwdB[1]                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |datapath_test|early_forwarding_unit:u18|fwdA[0]                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |datapath_test|early_forwarding_unit:u18|fwdB[1]                        ;
; 10:1               ; 62 bits   ; 372 LEs       ; 372 LEs              ; 0 LEs                  ; No         ; |datapath_test|ALU_64:u5|r[58]                                          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |datapath_test|ALU_64:u5|logicShift:U3|ShiftLeft0                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |datapath_test|ALU_64:u5|logicShift:U3|ShiftLeft0                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |datapath_test|ALU_control:u8|Opcode[1]                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |datapath_test|ALU_64:u5|logicShift:U3|ShiftLeft0                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for register_file:u3|altsyncram:registers_rtl_0|altsyncram_osg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for register_file:u3|altsyncram:registers_rtl_1|altsyncram_osg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                    ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                    ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; inst_mem.mif         ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_79s3      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_64:u5 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; n              ; 64    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_64:u5|addsub:U1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 64    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_64:u5|addsub:U2 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 64    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_64:u5|logicShift:U3 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 64    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_64:u5|logicShift:U4 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 64    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_64:u5|logicShift:U5 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 64    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_mem:u6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 64                   ; Signed Integer               ;
; WIDTHAD_A                          ; 7                    ; Signed Integer               ;
; NUMWORDS_A                         ; 128                  ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Signed Integer               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; data_mem.mif         ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_ess3      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_branch:u17 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 64    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_branch:u17|addsub:U1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 64    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: register_file:u3|altsyncram:registers_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 64                   ; Untyped                          ;
; WIDTHAD_A                          ; 5                    ; Untyped                          ;
; NUMWORDS_A                         ; 32                   ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 64                   ; Untyped                          ;
; WIDTHAD_B                          ; 5                    ; Untyped                          ;
; NUMWORDS_B                         ; 32                   ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_osg1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: register_file:u3|altsyncram:registers_rtl_1 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 64                   ; Untyped                          ;
; WIDTHAD_A                          ; 5                    ; Untyped                          ;
; NUMWORDS_A                         ; 32                   ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 64                   ; Untyped                          ;
; WIDTHAD_B                          ; 5                    ; Untyped                          ;
; NUMWORDS_B                         ; 32                   ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_osg1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                ;
; Entity Instance                           ; instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                      ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 256                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; data_mem:u6|altsyncram:altsyncram_component                      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                      ;
;     -- WIDTH_A                            ; 64                                                               ;
;     -- NUMWORDS_A                         ; 128                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; register_file:u3|altsyncram:registers_rtl_0                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 64                                                               ;
;     -- NUMWORDS_A                         ; 32                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 64                                                               ;
;     -- NUMWORDS_B                         ; 32                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ;
; Entity Instance                           ; register_file:u3|altsyncram:registers_rtl_1                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 64                                                               ;
;     -- NUMWORDS_A                         ; 32                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 64                                                               ;
;     -- NUMWORDS_B                         ; 32                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ;
+-------------------------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "ALU_branch:u17|addsub:U1" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; op   ; Input ; Info     ; Stuck at VCC               ;
+------+-------+----------+----------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_branch:u17"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; result ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "forwarding_unit:u15"                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; clr  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ALU_64:u5|logicShift:U5" ;
+-------+-------+----------+--------------------------+
; Port  ; Type  ; Severity ; Details                  ;
+-------+-------+----------+--------------------------+
; op[1] ; Input ; Info     ; Stuck at VCC             ;
; op[0] ; Input ; Info     ; Stuck at GND             ;
+-------+-------+----------+--------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ALU_64:u5|logicShift:U4" ;
+-------+-------+----------+--------------------------+
; Port  ; Type  ; Severity ; Details                  ;
+-------+-------+----------+--------------------------+
; op[1] ; Input ; Info     ; Stuck at GND             ;
; op[0] ; Input ; Info     ; Stuck at VCC             ;
+-------+-------+----------+--------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ALU_64:u5|logicShift:U3" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; op   ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "ALU_64:u5|addsub:U2" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; op   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_64:u5|addsub:U1|fulladder:\FA:0:U1" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "ALU_64:u5|addsub:U1" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; op   ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_64:u5"                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; z    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "instruction_fetch:u1|inst_mem:u2" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; data ; Input ; Info     ; Stuck at GND                       ;
; wren ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "instruction_fetch:u1"                                                                                                                            ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ld        ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; staystall ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 316                         ;
; cycloneiii_ff         ; 563                         ;
;     CLR               ; 368                         ;
;     ENA CLR           ; 193                         ;
;     plain             ; 2                           ;
; cycloneiii_lcell_comb ; 5556                        ;
;     arith             ; 147                         ;
;         2 data inputs ; 133                         ;
;         3 data inputs ; 14                          ;
;     normal            ; 5409                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 447                         ;
;         3 data inputs ; 1166                        ;
;         4 data inputs ; 3789                        ;
; cycloneiii_ram_block  ; 224                         ;
;                       ;                             ;
; Max LUT depth         ; 81.10                       ;
; Average LUT depth     ; 55.36                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:21     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Apr 30 19:53:57 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/datapath2/forwarding_unit.vhd
    Info (12022): Found design unit 1: forwarding_unit-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/forwarding_unit.vhd Line: 13
    Info (12023): Found entity 1: forwarding_unit File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/forwarding_unit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab1/inst_mem.vhd
    Info (12022): Found design unit 1: inst_mem-SYN File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd Line: 54
    Info (12023): Found entity 1: inst_mem File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab1/register8.vhd
    Info (12022): Found design unit 1: register8-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/register8.vhd Line: 14
    Info (12023): Found entity 1: register8 File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/register8.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab1/programcounter.vhd
    Info (12022): Found design unit 1: programCounter-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/programCounter.vhd Line: 17
    Info (12023): Found entity 1: programCounter File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/programCounter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab2/logicshift.vhd
    Info (12022): Found design unit 1: logicShift-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 15
    Info (12023): Found entity 1: logicShift File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab2/fulladder.vhd
    Info (12022): Found design unit 1: fulladder-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/fulladder.vhd Line: 11
    Info (12023): Found entity 1: fulladder File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/fulladder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab2/alu_64.vhd
    Info (12022): Found design unit 1: ALU_64-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 16
    Info (12023): Found entity 1: ALU_64 File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab2/addsub.vhd
    Info (12022): Found design unit 1: addsub-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/addsub.vhd Line: 15
    Info (12023): Found entity 1: addsub File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/addsub.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab3/risc_v_decoder/risc_v_decoder.vhd
    Info (12022): Found design unit 1: risc_v_decoder-logic_function File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 15
    Info (12023): Found entity 1: risc_v_decoder File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab3/register_file/register_file.vhd
    Info (12022): Found design unit 1: register_file-logic_function File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/register_file/register_file.vhd Line: 15
    Info (12023): Found entity 1: register_file File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/register_file/register_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab4/control_unit/control_unit.vhd
    Info (12022): Found design unit 1: control_unit-logic_function File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/control_unit/control_unit.vhd Line: 14
    Info (12023): Found entity 1: control_unit File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/control_unit/control_unit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab4/alu_control/alu_control.vhd
    Info (12022): Found design unit 1: ALU_control-logic_function File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/ALU_control/ALU_control.vhd Line: 15
    Info (12023): Found entity 1: ALU_control File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/ALU_control/ALU_control.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab4/data_mem.vhd
    Info (12022): Found design unit 1: data_mem-SYN File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd Line: 55
    Info (12023): Found entity 1: data_mem File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab4/imm_gen.vhd
    Info (12022): Found design unit 1: imm_gen-logic_function File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/imm_gen.vhd Line: 13
    Info (12023): Found entity 1: imm_gen File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/imm_gen.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/mem_reg.vhd
    Info (12022): Found design unit 1: MEM_reg-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/MEM_reg.vhd Line: 15
    Info (12023): Found entity 1: MEM_reg File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/MEM_reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/exe_reg.vhd
    Info (12022): Found design unit 1: EXE_reg-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/EXE_reg.vhd Line: 15
    Info (12023): Found entity 1: EXE_reg File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/EXE_reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/control_if_reg.vhd
    Info (12022): Found design unit 1: control_IF_reg-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/control_IF_reg.vhd Line: 15
    Info (12023): Found entity 1: control_IF_reg File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/control_IF_reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/control_exe_reg.vhd
    Info (12022): Found design unit 1: control_EXE_reg-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/control_EXE_reg.vhd Line: 12
    Info (12023): Found entity 1: control_EXE_reg File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/control_EXE_reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/static_datapaths/rd_reg.vhd
    Info (12022): Found design unit 1: RD_reg-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/RD_reg.vhd Line: 22
    Info (12023): Found entity 1: RD_reg File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/RD_reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/static_datapaths/instruction_fetch.vhd
    Info (12022): Found design unit 1: instruction_fetch-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd Line: 18
    Info (12023): Found entity 1: instruction_fetch File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/static_datapaths/if_reg.vhd
    Info (12022): Found design unit 1: IF_reg-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/IF_reg.vhd Line: 22
    Info (12023): Found entity 1: IF_reg File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/IF_reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/static_datapaths/early_forwarding_unit.vhd
    Info (12022): Found design unit 1: early_forwarding_unit-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/early_forwarding_unit.vhd Line: 13
    Info (12023): Found entity 1: early_forwarding_unit File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/early_forwarding_unit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/static_datapaths/control_rd_reg.vhd
    Info (12022): Found design unit 1: control_RD_reg-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/control_RD_reg.vhd Line: 15
    Info (12023): Found entity 1: control_RD_reg File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/control_RD_reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/static_datapaths/alu_branch.vhd
    Info (12022): Found design unit 1: ALU_branch-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 15
    Info (12023): Found entity 1: ALU_branch File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dynamic_prediction_unit.vhd
    Info (12022): Found design unit 1: dynamic_prediction_unit-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/dynamic_prediction_unit.vhd Line: 9
    Info (12023): Found entity 1: dynamic_prediction_unit File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/dynamic_prediction_unit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-logic_function File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath.vhd Line: 12
    Info (12023): Found entity 1: datapath File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file datapath_test.vhd
    Info (12022): Found design unit 1: datapath_test-logic_function File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 19
    Info (12023): Found entity 1: datapath_test File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 6
Info (12127): Elaborating entity "datapath_test" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at datapath_test.vhd(198): object "carry" assigned a value but never read File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 198
Warning (10036): Verilog HDL or VHDL warning at datapath_test.vhd(198): object "zero" assigned a value but never read File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 198
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(385): signal "rock" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 385
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(387): signal "herses" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 387
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(389): signal "that" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 389
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(391): signal "done" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 391
Warning (10631): VHDL Process Statement warning at datapath_test.vhd(380): inferring latch(es) for signal or variable "hungry", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(400): signal "punk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 400
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(402): signal "herses" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 402
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(404): signal "that" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 404
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(406): signal "done" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 406
Warning (10631): VHDL Process Statement warning at datapath_test.vhd(395): inferring latch(es) for signal or variable "hippos", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(416): signal "take" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 416
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(418): signal "herses" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 418
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(420): signal "that" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 420
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(422): signal "lots" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 422
Warning (10631): VHDL Process Statement warning at datapath_test.vhd(411): inferring latch(es) for signal or variable "she", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(431): signal "gunna" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 431
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(433): signal "herses" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 433
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(435): signal "that" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 435
Warning (10631): VHDL Process Statement warning at datapath_test.vhd(426): inferring latch(es) for signal or variable "hola", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(445): signal "down" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 445
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(447): signal "had" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 447
Warning (10631): VHDL Process Statement warning at datapath_test.vhd(452): inferring latch(es) for signal or variable "sel", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 452
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(487): signal "choice" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 487
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(489): signal "more" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 489
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(501): signal "sel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 501
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(503): signal "sel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 503
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(515): signal "garbage" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 515
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(515): signal "lives" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 515
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(533): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 533
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(535): signal "guess" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 535
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(546): signal "penny" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 546
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(547): signal "predict" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 547
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(559): signal "werkit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 559
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(559): signal "clues" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 559
Warning (10492): VHDL Process Statement warning at datapath_test.vhd(560): signal "werkit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 560
Info (10041): Inferred latch for "sel" at datapath_test.vhd(452) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 452
Info (10041): Inferred latch for "hola[0]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[1]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[2]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[3]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[4]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[5]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[6]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[7]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[8]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[9]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[10]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[11]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[12]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[13]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[14]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[15]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[16]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[17]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[18]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[19]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[20]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[21]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[22]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[23]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[24]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[25]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[26]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[27]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[28]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[29]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[30]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[31]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[32]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[33]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[34]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[35]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[36]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[37]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[38]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[39]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[40]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[41]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[42]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[43]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[44]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[45]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[46]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[47]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[48]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[49]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[50]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[51]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[52]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[53]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[54]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[55]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[56]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[57]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[58]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[59]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[60]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[61]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[62]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "hola[63]" at datapath_test.vhd(426) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 426
Info (10041): Inferred latch for "she[0]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[1]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[2]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[3]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[4]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[5]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[6]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[7]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[8]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[9]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[10]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[11]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[12]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[13]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[14]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[15]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[16]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[17]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[18]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[19]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[20]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[21]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[22]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[23]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[24]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[25]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[26]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[27]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[28]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[29]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[30]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[31]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[32]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[33]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[34]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[35]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[36]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[37]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[38]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[39]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[40]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[41]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[42]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[43]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[44]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[45]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[46]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[47]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[48]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[49]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[50]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[51]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[52]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[53]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[54]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[55]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[56]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[57]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[58]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[59]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[60]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[61]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[62]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "she[63]" at datapath_test.vhd(411) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 411
Info (10041): Inferred latch for "hippos[0]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[1]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[2]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[3]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[4]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[5]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[6]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[7]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[8]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[9]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[10]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[11]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[12]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[13]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[14]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[15]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[16]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[17]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[18]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[19]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[20]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[21]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[22]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[23]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[24]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[25]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[26]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[27]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[28]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[29]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[30]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[31]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[32]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[33]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[34]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[35]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[36]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[37]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[38]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[39]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[40]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[41]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[42]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[43]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[44]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[45]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[46]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[47]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[48]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[49]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[50]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[51]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[52]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[53]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[54]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[55]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[56]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[57]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[58]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[59]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[60]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[61]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[62]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hippos[63]" at datapath_test.vhd(395) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 395
Info (10041): Inferred latch for "hungry[0]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[1]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[2]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[3]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[4]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[5]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[6]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[7]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[8]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[9]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[10]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[11]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[12]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[13]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[14]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[15]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[16]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[17]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[18]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[19]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[20]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[21]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[22]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[23]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[24]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[25]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[26]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[27]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[28]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[29]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[30]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[31]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[32]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[33]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[34]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[35]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[36]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[37]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[38]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[39]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[40]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[41]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[42]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[43]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[44]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[45]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[46]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[47]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[48]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[49]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[50]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[51]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[52]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[53]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[54]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[55]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[56]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[57]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[58]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[59]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[60]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[61]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[62]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (10041): Inferred latch for "hungry[63]" at datapath_test.vhd(380) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 380
Info (12128): Elaborating entity "instruction_fetch" for hierarchy "instruction_fetch:u1" File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 214
Warning (10540): VHDL Signal Declaration warning at instruction_fetch.vhd(38): used explicit default value for signal "lily" because signal was never assigned a value File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd Line: 38
Warning (10540): VHDL Signal Declaration warning at instruction_fetch.vhd(39): used explicit default value for signal "simon" because signal was never assigned a value File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd Line: 39
Warning (10492): VHDL Process Statement warning at instruction_fetch.vhd(61): signal "lacie" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd Line: 61
Warning (10492): VHDL Process Statement warning at instruction_fetch.vhd(62): signal "stall" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd Line: 62
Warning (10492): VHDL Process Statement warning at instruction_fetch.vhd(62): signal "staystall" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd Line: 62
Warning (10492): VHDL Process Statement warning at instruction_fetch.vhd(63): signal "addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd Line: 63
Warning (10492): VHDL Process Statement warning at instruction_fetch.vhd(65): signal "pc_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd Line: 65
Info (12128): Elaborating entity "programCounter" for hierarchy "instruction_fetch:u1|programCounter:u1" File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd Line: 42
Warning (10492): VHDL Process Statement warning at programCounter.vhd(38): signal "addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/programCounter.vhd Line: 38
Warning (10492): VHDL Process Statement warning at programCounter.vhd(40): signal "pc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/programCounter.vhd Line: 40
Info (12128): Elaborating entity "register8" for hierarchy "instruction_fetch:u1|programCounter:u1|register8:u1" File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/programCounter.vhd Line: 43
Warning (10492): VHDL Process Statement warning at register8.vhd(19): signal "Ld" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/register8.vhd Line: 19
Warning (10492): VHDL Process Statement warning at register8.vhd(22): signal "D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/register8.vhd Line: 22
Info (12128): Elaborating entity "inst_mem" for hierarchy "instruction_fetch:u1|inst_mem:u2" File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd Line: 49
Info (12128): Elaborating entity "altsyncram" for hierarchy "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component" File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component" File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd Line: 61
Info (12133): Instantiated megafunction "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "inst_mem.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_79s3.tdf
    Info (12023): Found entity 1: altsyncram_79s3 File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_79s3" for hierarchy "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "risc_v_decoder" for hierarchy "risc_v_decoder:u2" File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 224
Warning (10631): VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable "immediate", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Warning (10631): VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable "funct7", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Warning (10631): VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable "rs2", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Warning (10631): VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable "rs1", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Warning (10631): VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable "funct3", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Warning (10631): VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable "rd", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Warning (10631): VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable "opcode", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "opcode[0]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "opcode[1]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "opcode[2]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "opcode[3]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "opcode[4]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "opcode[5]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "opcode[6]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rd[0]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rd[1]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rd[2]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rd[3]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rd[4]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "funct3[0]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "funct3[1]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "funct3[2]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rs1[0]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rs1[1]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rs1[2]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rs1[3]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rs1[4]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rs2[0]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rs2[1]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rs2[2]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rs2[3]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rs2[4]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "funct7[0]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "funct7[1]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "funct7[2]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "funct7[3]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "funct7[4]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "funct7[5]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "funct7[6]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[0]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[1]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[2]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[3]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[4]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[5]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[6]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[7]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[8]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[9]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[10]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[11]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[12]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[13]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[14]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[15]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[16]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[17]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[18]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[19]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[20]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[21]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[22]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[23]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[24]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[25]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[26]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[27]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[28]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[29]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[30]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[31]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:u3" File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 233
Warning (10492): VHDL Process Statement warning at register_file.vhd(21): signal "clr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/register_file/register_file.vhd Line: 21
Info (12128): Elaborating entity "imm_gen" for hierarchy "imm_gen:u4" File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 242
Info (12128): Elaborating entity "ALU_64" for hierarchy "ALU_64:u5" File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 245
Warning (10492): VHDL Process Statement warning at ALU_64.vhd(40): signal "sum" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 40
Warning (10492): VHDL Process Statement warning at ALU_64.vhd(41): signal "sumout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 41
Warning (10492): VHDL Process Statement warning at ALU_64.vhd(43): signal "shiftll" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 43
Warning (10492): VHDL Process Statement warning at ALU_64.vhd(46): signal "diff" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 46
Warning (10492): VHDL Process Statement warning at ALU_64.vhd(53): signal "diffout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 53
Warning (10492): VHDL Process Statement warning at ALU_64.vhd(56): signal "shiftra" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 56
Warning (10492): VHDL Process Statement warning at ALU_64.vhd(62): signal "shiftrl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 62
Warning (10631): VHDL Process Statement warning at ALU_64.vhd(37): inferring latch(es) for signal or variable "r", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (10631): VHDL Process Statement warning at ALU_64.vhd(37): inferring latch(es) for signal or variable "c", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "c" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[0]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[1]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[2]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[3]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[4]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[5]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[6]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[7]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[8]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[9]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[10]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[11]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[12]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[13]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[14]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[15]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[16]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[17]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[18]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[19]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[20]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[21]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[22]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[23]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[24]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[25]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[26]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[27]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[28]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[29]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[30]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[31]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[32]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[33]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[34]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[35]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[36]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[37]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[38]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[39]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[40]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[41]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[42]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[43]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[44]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[45]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[46]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[47]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[48]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[49]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[50]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[51]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[52]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[53]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[54]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[55]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[56]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[57]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[58]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[59]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[60]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[61]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[62]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[63]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (12128): Elaborating entity "addsub" for hierarchy "ALU_64:u5|addsub:U1" File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 73
Info (12128): Elaborating entity "fulladder" for hierarchy "ALU_64:u5|addsub:U1|fulladder:\FA:0:U1" File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/addsub.vhd Line: 32
Info (12128): Elaborating entity "logicShift" for hierarchy "ALU_64:u5|logicShift:U3" File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 87
Warning (10631): VHDL Process Statement warning at logicShift.vhd(19): inferring latch(es) for signal or variable "R", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[0]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[1]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[2]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[3]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[4]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[5]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[6]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[7]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[8]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[9]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[10]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[11]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[12]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[13]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[14]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[15]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[16]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[17]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[18]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[19]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[20]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[21]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[22]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[23]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[24]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[25]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[26]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[27]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[28]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[29]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[30]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[31]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[32]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[33]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[34]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[35]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[36]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[37]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[38]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[39]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[40]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[41]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[42]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[43]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[44]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[45]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[46]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[47]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[48]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[49]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[50]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[51]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[52]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[53]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[54]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[55]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[56]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[57]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[58]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[59]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[60]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[61]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[62]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[63]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd Line: 19
Info (12128): Elaborating entity "data_mem" for hierarchy "data_mem:u6" File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 252
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_mem:u6|altsyncram:altsyncram_component" File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "data_mem:u6|altsyncram:altsyncram_component" File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd Line: 62
Info (12133): Instantiated megafunction "data_mem:u6|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "data_mem.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ess3.tdf
    Info (12023): Found entity 1: altsyncram_ess3 File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_ess3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ess3" for hierarchy "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:u7" File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 258
Warning (10492): VHDL Process Statement warning at control_unit.vhd(18): signal "clr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/control_unit/control_unit.vhd Line: 18
Info (12128): Elaborating entity "ALU_control" for hierarchy "ALU_control:u8" File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 271
Info (12128): Elaborating entity "IF_reg" for hierarchy "IF_reg:u9" File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 276
Info (12128): Elaborating entity "RD_reg" for hierarchy "RD_reg:u10" File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 296
Warning (10492): VHDL Process Statement warning at RD_reg.vhd(39): signal "staystall" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/RD_reg.vhd Line: 39
Info (12128): Elaborating entity "control_RD_reg" for hierarchy "control_RD_reg:u11" File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 317
Warning (10492): VHDL Process Statement warning at control_RD_reg.vhd(26): signal "staystall" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/control_RD_reg.vhd Line: 26
Info (12128): Elaborating entity "EXE_reg" for hierarchy "EXE_reg:u12" File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 332
Info (12128): Elaborating entity "MEM_reg" for hierarchy "MEM_reg:u14" File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 342
Info (12128): Elaborating entity "forwarding_unit" for hierarchy "forwarding_unit:u15" File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 354
Warning (10631): VHDL Process Statement warning at forwarding_unit.vhd(17): inferring latch(es) for signal or variable "fwdA", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/forwarding_unit.vhd Line: 17
Warning (10631): VHDL Process Statement warning at forwarding_unit.vhd(34): inferring latch(es) for signal or variable "fwdB", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/forwarding_unit.vhd Line: 34
Info (10041): Inferred latch for "fwdB[0]" at forwarding_unit.vhd(34) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/forwarding_unit.vhd Line: 34
Info (10041): Inferred latch for "fwdB[1]" at forwarding_unit.vhd(34) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/forwarding_unit.vhd Line: 34
Info (10041): Inferred latch for "fwdA[0]" at forwarding_unit.vhd(17) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/forwarding_unit.vhd Line: 17
Info (10041): Inferred latch for "fwdA[1]" at forwarding_unit.vhd(17) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/forwarding_unit.vhd Line: 17
Info (12128): Elaborating entity "dynamic_prediction_unit" for hierarchy "dynamic_prediction_unit:u16" File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 361
Warning (10492): VHDL Process Statement warning at dynamic_prediction_unit.vhd(19): signal "branch" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/dynamic_prediction_unit.vhd Line: 19
Warning (10492): VHDL Process Statement warning at dynamic_prediction_unit.vhd(21): signal "branch" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/dynamic_prediction_unit.vhd Line: 21
Warning (10492): VHDL Process Statement warning at dynamic_prediction_unit.vhd(24): signal "branch" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/dynamic_prediction_unit.vhd Line: 24
Warning (10492): VHDL Process Statement warning at dynamic_prediction_unit.vhd(30): signal "branch" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/dynamic_prediction_unit.vhd Line: 30
Warning (10492): VHDL Process Statement warning at dynamic_prediction_unit.vhd(32): signal "branch" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/dynamic_prediction_unit.vhd Line: 32
Warning (10492): VHDL Process Statement warning at dynamic_prediction_unit.vhd(35): signal "branch" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/dynamic_prediction_unit.vhd Line: 35
Warning (10492): VHDL Process Statement warning at dynamic_prediction_unit.vhd(41): signal "branch" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/dynamic_prediction_unit.vhd Line: 41
Warning (10492): VHDL Process Statement warning at dynamic_prediction_unit.vhd(43): signal "branch" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/dynamic_prediction_unit.vhd Line: 43
Warning (10492): VHDL Process Statement warning at dynamic_prediction_unit.vhd(45): signal "branch" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/dynamic_prediction_unit.vhd Line: 45
Warning (10492): VHDL Process Statement warning at dynamic_prediction_unit.vhd(51): signal "branch" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/dynamic_prediction_unit.vhd Line: 51
Warning (10492): VHDL Process Statement warning at dynamic_prediction_unit.vhd(53): signal "branch" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/dynamic_prediction_unit.vhd Line: 53
Warning (10492): VHDL Process Statement warning at dynamic_prediction_unit.vhd(55): signal "branch" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/dynamic_prediction_unit.vhd Line: 55
Warning (10631): VHDL Process Statement warning at dynamic_prediction_unit.vhd(13): inferring latch(es) for signal or variable "state_next", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/dynamic_prediction_unit.vhd Line: 13
Info (10041): Inferred latch for "state_next.D" at dynamic_prediction_unit.vhd(13) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/dynamic_prediction_unit.vhd Line: 13
Info (10041): Inferred latch for "state_next.C" at dynamic_prediction_unit.vhd(13) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/dynamic_prediction_unit.vhd Line: 13
Info (10041): Inferred latch for "state_next.B" at dynamic_prediction_unit.vhd(13) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/dynamic_prediction_unit.vhd Line: 13
Info (10041): Inferred latch for "state_next.A" at dynamic_prediction_unit.vhd(13) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/dynamic_prediction_unit.vhd Line: 13
Info (12128): Elaborating entity "ALU_branch" for hierarchy "ALU_branch:u17" File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 366
Warning (10492): VHDL Process Statement warning at ALU_branch.vhd(45): signal "diff" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 45
Warning (10492): VHDL Process Statement warning at ALU_branch.vhd(52): signal "diffout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 52
Warning (10492): VHDL Process Statement warning at ALU_branch.vhd(54): signal "r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 54
Warning (10492): VHDL Process Statement warning at ALU_branch.vhd(59): signal "r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 59
Warning (10631): VHDL Process Statement warning at ALU_branch.vhd(38): inferring latch(es) for signal or variable "r", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[0]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[1]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[2]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[3]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[4]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[5]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[6]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[7]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[8]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[9]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[10]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[11]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[12]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[13]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[14]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[15]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[16]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[17]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[18]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[19]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[20]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[21]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[22]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[23]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[24]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[25]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[26]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[27]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[28]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[29]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[30]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[31]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[32]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[33]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[34]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[35]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[36]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[37]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[38]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[39]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[40]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[41]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[42]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[43]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[44]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[45]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[46]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[47]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[48]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[49]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[50]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[51]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[52]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[53]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[54]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[55]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[56]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[57]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[58]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[59]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[60]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[61]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[62]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (10041): Inferred latch for "r[63]" at ALU_branch.vhd(38) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd Line: 38
Info (12128): Elaborating entity "early_forwarding_unit" for hierarchy "early_forwarding_unit:u18" File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 371
Warning (10631): VHDL Process Statement warning at early_forwarding_unit.vhd(17): inferring latch(es) for signal or variable "fwdA", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/early_forwarding_unit.vhd Line: 17
Warning (10631): VHDL Process Statement warning at early_forwarding_unit.vhd(36): inferring latch(es) for signal or variable "fwdB", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/early_forwarding_unit.vhd Line: 36
Info (10041): Inferred latch for "fwdB[0]" at early_forwarding_unit.vhd(36) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/early_forwarding_unit.vhd Line: 36
Info (10041): Inferred latch for "fwdB[1]" at early_forwarding_unit.vhd(36) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/early_forwarding_unit.vhd Line: 36
Info (10041): Inferred latch for "fwdA[0]" at early_forwarding_unit.vhd(17) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/early_forwarding_unit.vhd Line: 17
Info (10041): Inferred latch for "fwdA[1]" at early_forwarding_unit.vhd(17) File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/early_forwarding_unit.vhd Line: 17
Warning (14026): LATCH primitive "dynamic_prediction_unit:u16|state_next.C_184" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/dynamic_prediction_unit.vhd Line: 13
Warning (14026): LATCH primitive "dynamic_prediction_unit:u16|state_next.B_212" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/dynamic_prediction_unit.vhd Line: 13
Warning (14026): LATCH primitive "dynamic_prediction_unit:u16|state_next.A_240" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/dynamic_prediction_unit.vhd Line: 13
Warning (14026): LATCH primitive "dynamic_prediction_unit:u16|state_next.D_156" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/dynamic_prediction_unit.vhd Line: 13
Warning (14026): LATCH primitive "ALU_64:u5|r[0]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[63]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[62]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[61]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[60]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[59]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[58]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[57]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[56]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[55]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[54]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[53]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[52]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[51]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[50]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[49]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[48]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[47]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[46]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[45]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[44]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[43]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[42]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[41]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[40]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[39]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[38]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[37]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[36]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[35]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[34]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[33]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[32]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[31]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[30]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[29]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[28]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[27]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[26]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[25]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[24]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[23]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[22]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[21]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[20]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[19]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[18]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[17]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[16]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[15]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[14]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[13]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[12]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[11]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[10]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[9]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[8]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[7]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[6]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[5]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[4]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[3]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[2]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (14026): LATCH primitive "ALU_64:u5|r[1]" is permanently enabled File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd Line: 37
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "register_file:u3|registers_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 64
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 64
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "register_file:u3|registers_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 64
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 64
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "register_file:u3|altsyncram:registers_rtl_0"
Info (12133): Instantiated megafunction "register_file:u3|altsyncram:registers_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "64"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "64"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_osg1.tdf
    Info (12023): Found entity 1: altsyncram_osg1 File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_osg1.tdf Line: 27
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch sel has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal funky3[2] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/datapath_test.vhd Line: 567
Warning (13012): Latch risc_v_decoder:u2|opcode[0] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|opcode[2] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[2] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|opcode[1] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[1] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|opcode[3] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[3] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|opcode[4] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[4] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|opcode[5] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[5] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|opcode[6] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[6] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[0] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[1] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[2] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[3] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[4] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[5] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[6] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[7] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|rs2[0] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|rs2[1] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|rs2[2] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|rs2[3] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|rs2[4] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[8] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[9] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[10] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[11] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[12] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[13] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[14] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[15] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[16] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[17] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[18] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[19] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[20] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[21] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[22] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[23] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[24] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[25] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[26] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[27] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[28] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[29] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|immediate[30] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|rd[0] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|rd[1] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|rd[2] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|rd[3] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|rd[4] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|funct7[6] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|funct7[5] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|funct7[4] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|funct7[3] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|funct7[2] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|funct7[1] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Warning (13012): Latch risc_v_decoder:u2|funct7[0] has unsafe behavior File: C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0] File: C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/dynamic_datapath/db/altsyncram_79s3.tdf Line: 32
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6494 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 314 output pins
    Info (21061): Implemented 5954 logic cells
    Info (21064): Implemented 224 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 273 warnings
    Info: Peak virtual memory: 4866 megabytes
    Info: Processing ended: Thu Apr 30 19:54:36 2020
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:00:55


