<HdlImplementation Name="splitter2x2" Language="Verilog" Pattern="%w%M%0_">
  <xi:include href="splitter2x2_spec.xml"/>
  <!-- force byte enables because shep always uses them -->
  <ControlInterface Sub32BitConfigProperties="true">
      <Property Name="reserved1" Readable="true" Writable="false" Type="ULong"/>
      <Property Name="reserved2" Readable="true" Writable="false" Type="ULong"/>
      <Property Name="reserved3" Readable="true" Writable="false" Type="ULong"/>
      <Property Name="reserved4" Readable="true" Writable="false" Type="ULong"/>
      <Property Name="reserved5" Readable="true" Writable="false" Type="ULong"/>
      <Property Name="status" Readable="true" Writable="false" Type="ULong"/>
      <Property Name="S0_pMesgCount" Readable="true" Writable="false" Type="ULong"/>
      <Property Name="S0_iMesgCount" Readable="true" Writable="false" Type="ULong"/>
      <Property Name="S1_pMesgCount" Readable="true" Writable="false" Type="ULong"/>
      <Property Name="S1_iMesgCount" Readable="true" Writable="false" Type="ULong"/>
      <Property Name="M0_pMesgCount" Readable="true" Writable="false" Type="ULong"/>
      <Property Name="M0_iMesgCount" Readable="true" Writable="false" Type="ULong"/>
      <Property Name="M1_pMesgCount" Readable="true" Writable="false" Type="ULong"/>
      <Property Name="M1_iMesgCount" Readable="true" Writable="false" Type="ULong"/>
    <Property Name="ctrlInit" Parameter="true"/>
    <Property Name="hasDebugLogic" Parameter="true" Type="Bool"/>
  </ControlInterface>
  <StreamInterface Name="in0" ImpreciseBurst="true" PreciseBurst="true" DataWidth="32"/>
  <StreamInterface Name="in1" ImpreciseBurst="true" PreciseBurst="true" DataWidth="32"/>
  <StreamInterface Name="out0" ImpreciseBurst="true" PreciseBurst="true" DataWidth="32"/>
  <StreamInterface Name="out1" ImpreciseBurst="true" PreciseBurst="true" DataWidth="32"/>
</HdlImplementation>
