[
    {
        "publicationNumber": "4089343",
        "doi": "10.1109/IWIAS.2006.33",
        "publicationYear": "2006",
        "publicationDate": "23-25 Jan. 2006",
        "articleNumber": "4089357",
        "articleTitle": "Predictive Switching in 2-D Torus Routers",
        "volume": null,
        "issue": null,
        "startPage": "65",
        "endPage": "72",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems (IWIA'06)",
        "authors": [
            {
                "id": 37269812600,
                "preferredName": "Tsutomu Yoshinaga",
                "firstName": "Tsutomu",
                "lastName": "Yoshinaga"
            },
            {
                "id": 38131452900,
                "preferredName": "Shojiro Kamakura",
                "firstName": "Shojiro",
                "lastName": "Kamakura"
            },
            {
                "id": 37283850400,
                "preferredName": "Michihiro Koibuchi",
                "firstName": "Michihiro",
                "lastName": "Koibuchi"
            }
        ]
    },
    {
        "publicationNumber": "4089343",
        "doi": "10.1109/IWIAS.2006.26",
        "publicationYear": "2006",
        "publicationDate": "23-25 Jan. 2006",
        "articleNumber": "4089358",
        "articleTitle": "Hardware Support for MPI in DIMMnet-2 Network Interface",
        "volume": null,
        "issue": null,
        "startPage": "73",
        "endPage": "82",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems (IWIA'06)",
        "authors": [
            {
                "id": 37302065300,
                "preferredName": "Noboru Tanabe",
                "firstName": "Noboru",
                "lastName": "Tanabe"
            },
            {
                "id": 37300303900,
                "preferredName": "Akira Kitamura",
                "firstName": "Akira",
                "lastName": "Kitamura"
            },
            {
                "id": 37300303500,
                "preferredName": "Tomotaka Miyashiro",
                "firstName": "Tomotaka",
                "lastName": "Miyashiro"
            },
            {
                "id": 37971453100,
                "preferredName": "Yasuo Miyabe",
                "firstName": "Yasuo",
                "lastName": "Miyabe"
            },
            {
                "id": 38119725200,
                "preferredName": "Takeshi Araki",
                "firstName": "Takeshi",
                "lastName": "Araki"
            },
            {
                "id": 38128990800,
                "preferredName": "Zhengzhe Luo",
                "firstName": "Zhengzhe",
                "lastName": "Luo"
            },
            {
                "id": 37266981400,
                "preferredName": "Hironori Nakajo",
                "firstName": "Hironori",
                "lastName": "Nakajo"
            },
            {
                "id": 37280731600,
                "preferredName": "Hideharu Amano",
                "firstName": "Hideharu",
                "lastName": "Amano"
            }
        ]
    },
    {
        "publicationNumber": "4089343",
        "doi": "10.1109/IWIAS.2006.27",
        "publicationYear": "2006",
        "publicationDate": "23-25 Jan. 2006",
        "articleNumber": "4089353",
        "articleTitle": "Improving Instruction Issue Bandwidth for Concurrent Error-Detecting Processors",
        "volume": null,
        "issue": null,
        "startPage": "21",
        "endPage": "28",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems (IWIA'06)",
        "authors": [
            {
                "id": 38540439800,
                "preferredName": "Toshinori Sato",
                "firstName": "Toshinori",
                "lastName": "Sato"
            },
            {
                "id": 37298506100,
                "preferredName": "Akihiro Chiyonobu",
                "firstName": "Akihiro",
                "lastName": "Chiyonobu"
            },
            {
                "id": 37347603100,
                "preferredName": "Kazuki Joe",
                "firstName": "Kazuki",
                "lastName": "Joe"
            }
        ]
    },
    {
        "publicationNumber": "4089343",
        "doi": "10.1109/IWIAS.2006.35",
        "publicationYear": "2006",
        "publicationDate": "23-25 Jan. 2006",
        "articleNumber": "4089352",
        "articleTitle": "Redundancy in Multi-core Memory-Rich Application-Specific PIM Chips",
        "volume": null,
        "issue": null,
        "startPage": "13",
        "endPage": "20",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems (IWIA'06)",
        "authors": [
            {
                "id": 37274707700,
                "preferredName": "Peter M. Kogge",
                "firstName": "Peter M.",
                "lastName": "Kogge"
            },
            {
                "id": 37354786100,
                "preferredName": "Jay B. Brockman",
                "firstName": "Jay B.",
                "lastName": "Brockman"
            }
        ]
    },
    {
        "publicationNumber": "4089343",
        "doi": "10.1109/IWIAS.2006.23",
        "publicationYear": "2006",
        "publicationDate": "23-25 Jan. 2006",
        "articleNumber": "4089356",
        "articleTitle": "A Partial Irregular-Network Routing on Faulty k-ary n-cubes",
        "volume": null,
        "issue": null,
        "startPage": "57",
        "endPage": "64",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems (IWIA'06)",
        "authors": [
            {
                "id": 37283850400,
                "preferredName": "Michihiro Koibuchi",
                "firstName": "Michihiro",
                "lastName": "Koibuchi"
            },
            {
                "id": 37269812600,
                "preferredName": "Tsutomu Yoshinaga",
                "firstName": "Tsutomu",
                "lastName": "Yoshinaga"
            },
            {
                "id": 37971510300,
                "preferredName": "Yasuhiko Nishimura",
                "firstName": "Yasuhiko",
                "lastName": "Nishimura"
            }
        ]
    },
    {
        "publicationNumber": "4089343",
        "doi": "10.1109/IWIAS.2006.36",
        "publicationYear": "2006",
        "publicationDate": "23-25 Jan. 2006",
        "articleNumber": "4089355",
        "articleTitle": "Responsive Multithreaded Processor for Distributed Real-Time Processing",
        "volume": null,
        "issue": null,
        "startPage": "44",
        "endPage": "56",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems (IWIA'06)",
        "authors": [
            {
                "id": 37277920600,
                "preferredName": "Nobuyuki Yamasaki",
                "firstName": "Nobuyuki",
                "lastName": "Yamasaki"
            }
        ]
    },
    {
        "publicationNumber": "4089343",
        "doi": "10.1109/IWIAS.2006.22",
        "publicationYear": "2006",
        "publicationDate": "23-25 Jan. 2006",
        "articleNumber": "4089351",
        "articleTitle": "A Holistic Approach to System Reliability in Blue Gene",
        "volume": null,
        "issue": null,
        "startPage": "3",
        "endPage": "12",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems (IWIA'06)",
        "authors": [
            {
                "id": 37353961300,
                "preferredName": "M. Blumrich",
                "firstName": "M.",
                "lastName": "Blumrich"
            },
            {
                "id": 37400196600,
                "preferredName": "D. Chen",
                "firstName": "D.",
                "lastName": "Chen"
            },
            {
                "id": 37088625606,
                "preferredName": "G. L. -t. Chiu",
                "firstName": "G. L.",
                "lastName": "-t. Chiu"
            },
            {
                "id": 37993165200,
                "preferredName": "T. Cipolla",
                "firstName": "T.",
                "lastName": "Cipolla"
            },
            {
                "id": 37329362800,
                "preferredName": "P. Coteus",
                "firstName": "P.",
                "lastName": "Coteus"
            },
            {
                "id": 37992775900,
                "preferredName": "P. Crumley",
                "firstName": "P.",
                "lastName": "Crumley"
            },
            {
                "id": 37265468700,
                "preferredName": "A. Gara",
                "firstName": "A.",
                "lastName": "Gara"
            },
            {
                "id": 37600440500,
                "preferredName": "M.E. Giampapa",
                "firstName": "M.E.",
                "lastName": "Giampapa"
            },
            {
                "id": 37998019700,
                "preferredName": "S. Hall",
                "firstName": "S.",
                "lastName": "Hall"
            },
            {
                "id": 37270517000,
                "preferredName": "R.A. Haring",
                "firstName": "R.A.",
                "lastName": "Haring"
            },
            {
                "id": 37349536900,
                "preferredName": "P. Heidelberger",
                "firstName": "P.",
                "lastName": "Heidelberger"
            },
            {
                "id": 37265472200,
                "preferredName": "D. Hoenicke",
                "firstName": "D.",
                "lastName": "Hoenicke"
            },
            {
                "id": 37329347100,
                "preferredName": "G.V. Kopcsay",
                "firstName": "G.V.",
                "lastName": "Kopcsay"
            },
            {
                "id": 38111940900,
                "preferredName": "T.A. Liebsch",
                "firstName": "T.A.",
                "lastName": "Liebsch"
            },
            {
                "id": 38013662300,
                "preferredName": "L. Mok",
                "firstName": "L.",
                "lastName": "Mok"
            },
            {
                "id": 37265471500,
                "preferredName": "M. Ohmacht",
                "firstName": "M.",
                "lastName": "Ohmacht"
            },
            {
                "id": 37355452200,
                "preferredName": "V. Salapura",
                "firstName": "V.",
                "lastName": "Salapura"
            },
            {
                "id": 37992769200,
                "preferredName": "R. Swetz",
                "firstName": "R.",
                "lastName": "Swetz"
            },
            {
                "id": 38368033600,
                "preferredName": "T. Takken",
                "firstName": "T.",
                "lastName": "Takken"
            },
            {
                "id": 38318532400,
                "preferredName": "P. Vranas",
                "firstName": "P.",
                "lastName": "Vranas"
            }
        ]
    },
    {
        "publicationNumber": "4089343",
        "doi": "10.1109/IWIAS.2006.25",
        "publicationYear": "2006",
        "publicationDate": "23-25 Jan. 2006",
        "articleNumber": "4089359",
        "articleTitle": "Compilation for Delay Impact Minimization in VLIW Embedded Systems",
        "volume": null,
        "issue": null,
        "startPage": "83",
        "endPage": "90",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems (IWIA'06)",
        "authors": [
            {
                "id": 38342532400,
                "preferredName": "Jose L. Ayala",
                "firstName": "Jose L.",
                "lastName": "Ayala"
            },
            {
                "id": 37275656500,
                "preferredName": "David Atienza",
                "firstName": "David",
                "lastName": "Atienza"
            },
            {
                "id": 37411797200,
                "preferredName": "Praveen Raghavan",
                "firstName": "Praveen",
                "lastName": "Raghavan"
            },
            {
                "id": 38271150400,
                "preferredName": "Marisa Lopez-Vallejo",
                "firstName": "Marisa",
                "lastName": "Lopez-Vallejo"
            },
            {
                "id": 37275971400,
                "preferredName": "Francky Catthoor",
                "firstName": "Francky",
                "lastName": "Catthoor"
            }
        ]
    },
    {
        "publicationNumber": "4089343",
        "doi": "10.1109/IWIAS.2006.38",
        "publicationYear": "2006",
        "publicationDate": "23-25 Jan. 2006",
        "articleNumber": "4089354",
        "articleTitle": "The Speculative Prefetcher and Evaluator Processor for Pipelined Memory Hierarchies",
        "volume": null,
        "issue": null,
        "startPage": "29",
        "endPage": "43",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems (IWIA'06)",
        "authors": [
            {
                "id": 37318761900,
                "preferredName": "Gianfranco Bilardi",
                "firstName": "Gianfranco",
                "lastName": "Bilardi"
            },
            {
                "id": 37321688400,
                "preferredName": "Kattamuri Ekanadham",
                "firstName": "Kattamuri",
                "lastName": "Ekanadham"
            },
            {
                "id": 37295850000,
                "preferredName": "Pratap Pattnaik",
                "firstName": "Pratap",
                "lastName": "Pattnaik"
            }
        ]
    },
    {
        "publicationNumber": "4089343",
        "doi": "10.1109/IWIAS.2006.34",
        "publicationYear": "2006",
        "publicationDate": "23-25 Jan. 2006",
        "articleNumber": "4089360",
        "articleTitle": "Real-Time Operating System Kernel for Multithreaded Processor",
        "volume": null,
        "issue": null,
        "startPage": "91",
        "endPage": "100",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems (IWIA'06)",
        "authors": [
            {
                "id": 37292347000,
                "preferredName": "Kiyofumi Tanaka",
                "firstName": "Kiyofumi",
                "lastName": "Tanaka"
            }
        ]
    },
    {
        "publicationNumber": "4089343",
        "doi": "10.1109/IWIAS.2006.37",
        "publicationYear": "2006",
        "publicationDate": "23-25 Jan. 2006",
        "articleNumber": "4089350",
        "articleTitle": "Reviewing Committee",
        "volume": null,
        "issue": null,
        "startPage": "viii",
        "endPage": "viii",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems (IWIA'06)",
        "authors": []
    },
    {
        "publicationNumber": "4089343",
        "doi": "10.1109/IWIAS.2006.32",
        "publicationYear": "2006",
        "publicationDate": "23-25 Jan. 2006",
        "articleNumber": "4089349",
        "articleTitle": "Message from the Editors",
        "volume": null,
        "issue": null,
        "startPage": "vii",
        "endPage": "vii",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems (IWIA'06)",
        "authors": []
    },
    {
        "publicationNumber": "4089343",
        "doi": "10.1109/IWIAS.2006.30",
        "publicationYear": "2006",
        "publicationDate": "23-25 Jan. 2006",
        "articleNumber": "4089346",
        "articleTitle": "International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems-Title",
        "volume": null,
        "issue": null,
        "startPage": "i",
        "endPage": "iii",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems (IWIA'06)",
        "authors": []
    },
    {
        "publicationNumber": "4089343",
        "doi": "10.1109/IWIAS.2006.31",
        "publicationYear": "2006",
        "publicationDate": "23-25 Jan. 2006",
        "articleNumber": "4089348",
        "articleTitle": "International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems - TOC",
        "volume": null,
        "issue": null,
        "startPage": "v",
        "endPage": "vi",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems (IWIA'06)",
        "authors": []
    },
    {
        "publicationNumber": "4089343",
        "doi": "10.1109/IWIAS.2006.29",
        "publicationYear": "2006",
        "publicationDate": "23-25 Jan. 2006",
        "articleNumber": "4089345",
        "articleTitle": "International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems [Cover]",
        "volume": null,
        "issue": null,
        "startPage": "c1",
        "endPage": "c1",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems (IWIA'06)",
        "authors": []
    },
    {
        "publicationNumber": "4089343",
        "doi": "10.1109/IWIAS.2006.28",
        "publicationYear": "2006",
        "publicationDate": "23-25 Jan. 2006",
        "articleNumber": "4089347",
        "articleTitle": "International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems-Copyright",
        "volume": null,
        "issue": null,
        "startPage": "iv",
        "endPage": "iv",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems (IWIA'06)",
        "authors": []
    },
    {
        "publicationNumber": "4089343",
        "doi": "10.1109/IWIAS.2006.24",
        "publicationYear": "2006",
        "publicationDate": "23-25 Jan. 2006",
        "articleNumber": "4089361",
        "articleTitle": "Author index",
        "volume": null,
        "issue": null,
        "startPage": "101",
        "endPage": "101",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems (IWIA'06)",
        "authors": []
    }
]