// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
// Date        : Sat Jun 26 12:03:58 2021
// Host        : DESKTOP-B2V7J46 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_sysu_74LS283_0_0_stub.v
// Design      : design_1_sysu_74LS283_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7s50csga324-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "sysu_74LS283,Vivado 2017.4" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(A3, A2, A1, A0, B3, B2, B1, B0, Ci, S3, S2, S1, S0, Co)
/* synthesis syn_black_box black_box_pad_pin="A3,A2,A1,A0,B3,B2,B1,B0,Ci,S3,S2,S1,S0,Co" */;
  input A3;
  input A2;
  input A1;
  input A0;
  input B3;
  input B2;
  input B1;
  input B0;
  input Ci;
  output S3;
  output S2;
  output S1;
  output S0;
  output Co;
endmodule
