#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Oct 18 17:23:18 2023
# Process ID: 15996
# Current directory: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23628 C:\2023\HDLGenTop\myFiles\HDLGen-ChatGPT\User_Projects\RISCV\RISCV_RB\VHDL\AMDprj\RISCV_RB.xpr
# Log file: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/vivado.log
# Journal file: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 718.051 ; gain = 51.488
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_RB_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_RB_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/Package/MainPackage.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/model/RISCV_RB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RISCV_RB'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RISCV_RB_TB'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.sim/sim_1/behav/xsim'
"xelab -wto 062213b85a964cf7977d8a4d52fe34eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RISCV_RB_TB_behav xil_defaultlib.RISCV_RB_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 062213b85a964cf7977d8a4d52fe34eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RISCV_RB_TB_behav xil_defaultlib.RISCV_RB_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mainpackage
Compiling architecture rtl of entity xil_defaultlib.RISCV_RB [riscv_rb_default]
Compiling architecture behave of entity xil_defaultlib.riscv_rb_tb
Built simulation snapshot RISCV_RB_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.sim/sim_1/behav/xsim/xsim.dir/RISCV_RB_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 18 17:24:07 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 755.156 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISCV_RB_TB_behav -key {Behavioral:sim_1:Functional:RISCV_RB_TB} -tclbatch {RISCV_RB_TB.tcl} -view {C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDPrj/RISCV_RB_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDPrj/RISCV_RB_TB_behav.wcfg
source RISCV_RB_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: %N Simulation start, time = 0 ps
Time: 0 ps  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Note: Assert and toggle rst
Time: 0 ps  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Warning: Test 5: rs1D mismatch
Time: 124 ns  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Warning: Test 8: rs1D mismatch
Time: 264 ns  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Note: %N Simulation end, time = 324000 ps
Time: 324 ns  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISCV_RB_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 800.051 ; gain = 44.895
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 800.051 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_RB_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_RB_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RISCV_RB_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.sim/sim_1/behav/xsim'
"xelab -wto 062213b85a964cf7977d8a4d52fe34eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RISCV_RB_TB_behav xil_defaultlib.RISCV_RB_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 062213b85a964cf7977d8a4d52fe34eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RISCV_RB_TB_behav xil_defaultlib.RISCV_RB_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mainpackage
Compiling architecture rtl of entity xil_defaultlib.RISCV_RB [riscv_rb_default]
Compiling architecture behave of entity xil_defaultlib.riscv_rb_tb
Built simulation snapshot RISCV_RB_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Note: %N Simulation start, time = 0 ps
Time: 0 ps  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Note: Assert and toggle rst
Time: 0 ps  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Warning: Test 3: rs2D mismatch
Time: 104 ns  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Warning: Test 4: rs1D mismatch
Time: 106 ns  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Warning: Test 4: rs2D mismatch
Time: 106 ns  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Warning: Test 5: rs1D mismatch
Time: 124 ns  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Warning: Test 8: rs1D mismatch
Time: 264 ns  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Note: %N Simulation end, time = 324000 ps
Time: 324 ns  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 800.051 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_RB_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_RB_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RISCV_RB_TB'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.sim/sim_1/behav/xsim'
"xelab -wto 062213b85a964cf7977d8a4d52fe34eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RISCV_RB_TB_behav xil_defaultlib.RISCV_RB_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 062213b85a964cf7977d8a4d52fe34eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RISCV_RB_TB_behav xil_defaultlib.RISCV_RB_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mainpackage
Compiling architecture rtl of entity xil_defaultlib.RISCV_RB [riscv_rb_default]
Compiling architecture behave of entity xil_defaultlib.riscv_rb_tb
Built simulation snapshot RISCV_RB_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Note: %N Simulation start, time = 0 ps
Time: 0 ps  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Note: Assert and toggle rst
Time: 0 ps  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Warning: Test 3: rs2D mismatch
Time: 104 ns  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Warning: Test 4: rs2D mismatch
Time: 106 ns  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Warning: Test 5: rs1D mismatch
Time: 124 ns  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Warning: Test 8: rs1D mismatch
Time: 264 ns  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Note: %N Simulation end, time = 324000 ps
Time: 324 ns  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 800.051 ; gain = 0.000
save_wave_config {C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDPrj/RISCV_RB_TB_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_RB_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_RB_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RISCV_RB_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.sim/sim_1/behav/xsim'
"xelab -wto 062213b85a964cf7977d8a4d52fe34eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RISCV_RB_TB_behav xil_defaultlib.RISCV_RB_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 062213b85a964cf7977d8a4d52fe34eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RISCV_RB_TB_behav xil_defaultlib.RISCV_RB_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 12 elements ; expected 32 [C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd:158]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit riscv_rb_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_RB_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_RB_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RISCV_RB_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.sim/sim_1/behav/xsim'
"xelab -wto 062213b85a964cf7977d8a4d52fe34eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RISCV_RB_TB_behav xil_defaultlib.RISCV_RB_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 062213b85a964cf7977d8a4d52fe34eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RISCV_RB_TB_behav xil_defaultlib.RISCV_RB_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mainpackage
Compiling architecture rtl of entity xil_defaultlib.RISCV_RB [riscv_rb_default]
Compiling architecture behave of entity xil_defaultlib.riscv_rb_tb
Built simulation snapshot RISCV_RB_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Note: %N Simulation start, time = 0 ps
Time: 0 ps  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Note: Assert and toggle rst
Time: 0 ps  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Warning: Test 6: rs2D mismatch
Time: 184 ns  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Warning: Test 8: rs1D mismatch
Time: 264 ns  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Warning: Test 10: rs1D mismatch
Time: 304 ns  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Warning: Test 10: rs2D mismatch
Time: 304 ns  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Note: %N Simulation end, time = 324000 ps
Time: 324 ns  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 800.051 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_RB_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_RB_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RISCV_RB_TB'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/AMDprj/RISCV_RB.sim/sim_1/behav/xsim'
"xelab -wto 062213b85a964cf7977d8a4d52fe34eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RISCV_RB_TB_behav xil_defaultlib.RISCV_RB_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 062213b85a964cf7977d8a4d52fe34eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RISCV_RB_TB_behav xil_defaultlib.RISCV_RB_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mainpackage
Compiling architecture rtl of entity xil_defaultlib.RISCV_RB [riscv_rb_default]
Compiling architecture behave of entity xil_defaultlib.riscv_rb_tb
Built simulation snapshot RISCV_RB_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Note: %N Simulation start, time = 0 ps
Time: 0 ps  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Note: Assert and toggle rst
Time: 0 ps  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Warning: Test 6: rs2D mismatch
Time: 184 ns  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Warning: Test 8: rs1D mismatch
Time: 264 ns  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Warning: Test 10: rs1D mismatch
Time: 304 ns  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Warning: Test 10: rs2D mismatch
Time: 304 ns  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
Note: %N Simulation end, time = 324000 ps
Time: 324 ns  Iteration: 0  Process: /RISCV_RB_TB/stim_p  File: C:/2023/HDLGenTop/myFiles/HDLGen-ChatGPT/User_Projects/RISCV/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 800.051 ; gain = 0.000
