#Start recording tcl command: 5/15/2025 21:01:20
#Project Location: D:/RTL_FPGA/VERILOG/aula29_kogge_stone; Project name: aula29_kogge_stone
prj_project new -name "aula29_kogge_stone" -impl "impl1" -dev LFE5U-45F-6BG256C -synthesis "lse"
prj_project save
prj_src add "D:/RTL_FPGA/VERILOG/aula29_kogge_stone/kogge_stone.v"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
source "D:/RTL_FPGA/VERILOG/aula29_kogge_stone/hdle_generate_tbtemplate.tcl"
prj_src add -simulate_only "KoggeStone_par_tf.v"
prj_src add "D:/RTL_FPGA/VERILOG/aula29_kogge_stone/sim_kogge_stone/sim_kogge_stone.spf"
prj_src add "D:/RTL_FPGA/VERILOG/aula29_kogge_stone/sim_kogge_stone_param/sim_kogge_stone_param.spf"
prj_src exclude "D:/RTL_FPGA/VERILOG/aula29_kogge_stone/kogge_stone.v"
prj_src exclude "D:/RTL_FPGA/VERILOG/aula29_kogge_stone/KoggeStone_par_tf.v"
prj_src add "D:/RTL_FPGA/VERILOG/aula29_kogge_stone/kogge_stone_sum.v"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
source "D:/RTL_FPGA/VERILOG/aula29_kogge_stone/hdle_generate_tbtemplate.tcl"
prj_src add -simulate_only "KoggeStone_tf.v"
prj_src add "D:/RTL_FPGA/VERILOG/aula29_kogge_stone/sim_kogge_stone/sim_kogge_stone.spf"
#Stop recording: 5/15/2025 21:17:51
