# vsim -c -debugDB -suppress 12003 -suppress 3053 -logfile log3.txt work.axi_interconnect_top -voptargs="+acc" -do "run -all; quit" 
# Start time: 10:46:48 on Mar 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: axi_burst_write_seq.svh(70): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(243): (vopt-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(244): (vopt-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(245): (vopt-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(246): (vopt-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(269): (vopt-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(270): (vopt-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(271): (vopt-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(272): (vopt-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(134): (vopt-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(92): (vopt-2240) Treating stand-alone use of function 'reference_queues' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(97): (vopt-2240) Treating stand-alone use of function 'reference_queues' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(102): (vopt-2240) Treating stand-alone use of function 'reference_queues' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(107): (vopt-2240) Treating stand-alone use of function 'reference_queues' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(160): (vopt-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(161): (vopt-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(173): (vopt-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(174): (vopt-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(187): (vopt-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(188): (vopt-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(198): (vopt-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(199): (vopt-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(209): (vopt-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(210): (vopt-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(220): (vopt-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(221): (vopt-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(112): (vopt-2250) Function "reference_queues" has no return value assignment.
# ** Warning: axi_scoreboard.sv(226): (vopt-2250) Function "pkt_compare" has no return value assignment.
# ** Warning: axi_footprint_interface.sv(492): (vopt-2897) Using non-standard foreach loop variable list syntax.
# ** Warning: axi_footprint_interface.sv(498): (vopt-2897) Using non-standard foreach loop variable list syntax.
# ** Warning: axi_footprint_interface.sv(492): (vopt-2897) Using non-standard foreach loop variable list syntax.
# ** Warning: axi_footprint_interface.sv(498): (vopt-2897) Using non-standard foreach loop variable list syntax.
# ** Warning: axi_footprint_interface.sv(492): (vopt-2897) Using non-standard foreach loop variable list syntax.
# ** Warning: axi_footprint_interface.sv(498): (vopt-2897) Using non-standard foreach loop variable list syntax.
# ** Warning: axi_footprint_interface.sv(492): (vopt-2897) Using non-standard foreach loop variable list syntax.
# ** Warning: axi_footprint_interface.sv(498): (vopt-2897) Using non-standard foreach loop variable list syntax.
# ** Warning: axi_footprint_interface.sv(492): (vopt-2897) Using non-standard foreach loop variable list syntax.
# ** Warning: axi_footprint_interface.sv(498): (vopt-2897) Using non-standard foreach loop variable list syntax.
# ** Warning: axi_footprint_interface.sv(492): (vopt-2897) Using non-standard foreach loop variable list syntax.
# ** Warning: axi_footprint_interface.sv(498): (vopt-2897) Using non-standard foreach loop variable list syntax.
# ** Warning: axi_footprint_interface.sv(492): (vopt-2897) Using non-standard foreach loop variable list syntax.
# ** Warning: axi_footprint_interface.sv(498): (vopt-2897) Using non-standard foreach loop variable list syntax.
# ** Warning: axi_footprint_interface.sv(492): (vopt-2897) Using non-standard foreach loop variable list syntax.
# ** Warning: axi_footprint_interface.sv(498): (vopt-2897) Using non-standard foreach loop variable list syntax.
# ** Warning: axi_footprint_interface.sv(492): (vopt-2897) Using non-standard foreach loop variable list syntax.
# ** Warning: axi_footprint_interface.sv(498): (vopt-2897) Using non-standard foreach loop variable list syntax.
# ** Warning: axi_footprint_interface.sv(492): (vopt-2897) Using non-standard foreach loop variable list syntax.
# ** Warning: axi_footprint_interface.sv(498): (vopt-2897) Using non-standard foreach loop variable list syntax.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=48.
# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.axi_footprint_interface(fast)
# Loading work.axi_parameter_pkg(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.axi_agent_pkg(fast)
# Loading work.axi_vip_test_pkg(fast)
# Loading work.axi_interconnect_veri_top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.axi_interconnect_top(fast)
# Loading work.axi_interface(fast__1)
# Loading work.axi_footprint_interface_sv_unit(fast)
# Loading work.axi_footprint_interface(fast__2)
# Loading work.axi_interface(fast__2)
# Loading work.axi_footprint_interface(fast__3)
# Loading work.axi_interface(fast__3)
# Loading work.axi_footprint_interface(fast__4)
# Loading work.axi_interface(fast__4)
# Loading work.axi_footprint_interface(fast__5)
# Loading work.axi_interface(fast__5)
# Loading work.axi_footprint_interface(fast__6)
# Loading work.axi_interface(fast__6)
# Loading work.axi_footprint_interface(fast__7)
# Loading work.axi_interface(fast__7)
# Loading work.axi_footprint_interface(fast__8)
# Loading work.axi_interface(fast__8)
# Loading work.axi_footprint_interface(fast__9)
# Loading work.axi_interface(fast__9)
# Loading work.axi_footprint_interface(fast__10)
# Loading work.axi_interface(fast__10)
# Loading work.axi_interconnect_pkg(fast)
# Loading work.axi_interconnect_wrapper_sv_unit(fast)
# Loading work.axi_interconnect_wrapper(fast)
# Loading work.axi_slave_interface_coupler(fast)
# Loading work.axi_fifo(fast)
# Loading work.axi_fifo_wr(fast)
# Loading work.axi_fifo_rd(fast)
# Loading work.axi_adapter(fast)
# Loading work.axi_adapter_wr(fast)
# Loading work.axi_adapter_rd(fast)
# Loading work.axi_slave_interface_coupler(fast__1)
# Loading work.axi_fifo(fast__1)
# Loading work.axi_fifo_wr(fast__1)
# Loading work.axi_fifo_rd(fast__1)
# Loading work.axi_adapter(fast__1)
# Loading work.axi_adapter_wr(fast__1)
# Loading work.axi_adapter_rd(fast__1)
# Loading work.axi_slave_interface_coupler(fast__2)
# Loading work.axi_fifo(fast__2)
# Loading work.axi_fifo_wr(fast__2)
# Loading work.axi_fifo_rd(fast__2)
# Loading work.axi_adapter(fast__2)
# Loading work.axi_adapter_wr(fast__2)
# Loading work.axi_adapter_rd(fast__2)
# Loading work.axi_slave_interface_coupler(fast__3)
# Loading work.axi_fifo(fast__3)
# Loading work.axi_fifo_wr(fast__3)
# Loading work.axi_fifo_rd(fast__3)
# Loading work.axi_adapter(fast__3)
# Loading work.axi_adapter_wr(fast__3)
# Loading work.axi_adapter_rd(fast__3)
# Loading work.axi_master_interface_coupler_wrapper(fast)
# Loading work.axi_fifo(fast__4)
# Loading work.axi_fifo_wr(fast__4)
# Loading work.axi_fifo_rd(fast__4)
# Loading work.axi_adapter(fast__4)
# Loading work.axi_adapter_wr(fast__4)
# Loading work.axi_adapter_rd(fast__4)
# Loading work.axi_master_interface_coupler_wrapper(fast__1)
# Loading work.axi_fifo(fast__5)
# Loading work.axi_fifo_wr(fast__5)
# Loading work.axi_fifo_rd(fast__5)
# Loading work.axi_adapter(fast__5)
# Loading work.axi_adapter_wr(fast__5)
# Loading work.axi_adapter_rd(fast__5)
# Loading work.axi_master_interface_coupler_wrapper(fast__2)
# Loading work.axi_fifo(fast__6)
# Loading work.axi_fifo_wr(fast__6)
# Loading work.axi_fifo_rd(fast__6)
# Loading work.axi_adapter(fast__6)
# Loading work.axi_adapter_wr(fast__6)
# Loading work.axi_adapter_rd(fast__6)
# Loading work.axi_master_interface_coupler_wrapper(fast__3)
# Loading work.axi_fifo(fast__7)
# Loading work.axi_fifo_wr(fast__7)
# Loading work.axi_fifo_rd(fast__7)
# Loading work.axi_adapter(fast__7)
# Loading work.axi_adapter_wr(fast__7)
# Loading work.axi_adapter_rd(fast__7)
# Loading work.axi_master_interface_coupler_wrapper(fast__4)
# Loading work.axi_fifo(fast__8)
# Loading work.axi_fifo_wr(fast__8)
# Loading work.axi_fifo_rd(fast__8)
# Loading work.axi_adapter(fast__8)
# Loading work.axi_adapter_wr(fast__8)
# Loading work.axi_adapter_rd(fast__8)
# Loading work.axi_crossbar(fast)
# Loading work.axi_crossbar_wr(fast)
# Loading work.axi_crossbar_addr(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.axi_register_wr(fast)
# Loading work.axi_crossbar_addr(fast__1)
# Loading work.axi_crossbar_addr(fast__2)
# Loading work.axi_crossbar_addr(fast__3)
# Loading work.arbiter(fast__1)
# Loading work.priority_encoder(fast__1)
# Loading work.axi_register_wr(fast__1)
# Loading work.axi_crossbar_rd(fast)
# Loading work.axi_crossbar_addr(fast__4)
# Loading work.axi_register_rd(fast)
# Loading work.axi_crossbar_addr(fast__5)
# Loading work.axi_crossbar_addr(fast__6)
# Loading work.axi_crossbar_addr(fast__7)
# Loading work.axi_register_rd(fast__1)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 's_axi_rdata'. The port definition is at: axi_SI_coupler_wrapper.sv(63).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[0]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_awregion'. The port definition is at: axi_SI_coupler_wrapper.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[0]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_arregion'. The port definition is at: axi_SI_coupler_wrapper.sv(106).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[0]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (128) does not match connection size (32) for port 's_axi_rdata'. The port definition is at: axi_SI_coupler_wrapper.sv(63).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[1]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_awregion'. The port definition is at: axi_SI_coupler_wrapper.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[1]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_arregion'. The port definition is at: axi_SI_coupler_wrapper.sv(106).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[1]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_awregion'. The port definition is at: axi_SI_coupler_wrapper.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[2]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_arregion'. The port definition is at: axi_SI_coupler_wrapper.sv(106).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[2]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 's_axi_rdata'. The port definition is at: axi_SI_coupler_wrapper.sv(63).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[3]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_awregion'. The port definition is at: axi_SI_coupler_wrapper.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[3]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_arregion'. The port definition is at: axi_SI_coupler_wrapper.sv(106).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[3]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 's_axi_rdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (20) for port 'm_axi_awaddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(76).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(84).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (128) for port 'm_axi_wdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(88).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (16) for port 'm_axi_wstrb'. The port definition is at: axi_master_interface_coupler_wrapper.v(89).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (20) for port 'm_axi_araddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(100).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(108).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 's_axi_rdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (20) for port 'm_axi_awaddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(76).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(84).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (128) for port 'm_axi_wdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(88).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'm_axi_wstrb'. The port definition is at: axi_master_interface_coupler_wrapper.v(89).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (20) for port 'm_axi_araddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(100).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(108).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 's_axi_rdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (20) for port 'm_axi_awaddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(76).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(84).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (20) for port 'm_axi_araddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(100).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(108).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 's_axi_rdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(84).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (128) for port 'm_axi_wdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(88).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (16) for port 'm_axi_wstrb'. The port definition is at: axi_master_interface_coupler_wrapper.v(89).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(108).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 's_axi_rdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (20) for port 'm_axi_awaddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(76).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(84).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (128) for port 'm_axi_wdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(88).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (16) for port 'm_axi_wstrb'. The port definition is at: axi_master_interface_coupler_wrapper.v(89).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (20) for port 'm_axi_araddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(100).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(108).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 's_axi_rdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (20) for port 'm_axi_awaddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(76).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(84).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (128) for port 'm_axi_wdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(88).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (16) for port 'm_axi_wstrb'. The port definition is at: axi_master_interface_coupler_wrapper.v(89).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (20) for port 'm_axi_araddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(100).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(108).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (192) does not match connection size (384) for port 'm_axi_rdata'. The port definition is at: axi_crossbar.v(221).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/crossbar_instance File: axi_interconnect_wrapper.sv Line: 589
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_master_if_0 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_master_if_1 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_master_if_2 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_master_if_3/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_master_if_3 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_slave_if_0 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_slave_if_1 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_slave_if_2 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_slave_if_3 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_slave_if_4 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_slave_if_5 File: axi_interface.sv Line: 160
# Loading /home/harish/Desktop/28-06-2022/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'axi_slave_driver #(D_W,A_W,ID_W)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'axi_slave_driver #(D_W,A_W,ID_W)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'axi_slave_driver #(D_W,A_W,ID_W)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'axi_slave_driver #(D_W,A_W,ID_W)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_wr_inst.s_ifaces[0].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_wr_inst.s_ifaces[1].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_wr_inst.s_ifaces[2].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_wr_inst.s_ifaces[3].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_rd_inst.s_ifaces[0].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_rd_inst.s_ifaces[1].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_rd_inst.s_ifaces[2].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_rd_inst.s_ifaces[3].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# UVM_INFO @ 0: reporter [RNTST] Running test axi_interconnect_basic_test...
# UVM_INFO axi_master_agent.svh(79) @ 0: uvm_test_top.env.master_agt_0 [uvm_test_top.env.master_agt_0] ## AXI4 VIP (Master) release v1.0 ##
# UVM_INFO axi_master_agent.svh(79) @ 0: uvm_test_top.env.master_agt_1 [uvm_test_top.env.master_agt_1] ## AXI4 VIP (Master) release v1.0 ##
# UVM_INFO axi_master_agent.svh(79) @ 0: uvm_test_top.env.master_agt_2 [uvm_test_top.env.master_agt_2] ## AXI4 VIP (Master) release v1.0 ##
# UVM_INFO axi_master_agent.svh(79) @ 0: uvm_test_top.env.master_agt_3 [uvm_test_top.env.master_agt_3] ## AXI4 VIP (Master) release v1.0 ##
# UVM_INFO axi_slave_agent.svh(84) @ 0: uvm_test_top.env.slave_agt_1 [uvm_test_top.env.slave_agt_1] ## AXI4 VIP (Slave) release v1.0 ##
# UVM_INFO axi_slave_agent.svh(84) @ 0: uvm_test_top.env.slave_agt_2 [uvm_test_top.env.slave_agt_2] ## AXI4 VIP (Slave) release v1.0 ##
# UVM_INFO axi_slave_agent.svh(84) @ 0: uvm_test_top.env.slave_agt_3 [uvm_test_top.env.slave_agt_3] ## AXI4 VIP (Slave) release v1.0 ##
# UVM_INFO axi_slave_agent.svh(84) @ 0: uvm_test_top.env.slave_agt_4 [uvm_test_top.env.slave_agt_4] ## AXI4 VIP (Slave) release v1.0 ##
# UVM_INFO axi_slave_agent.svh(84) @ 0: uvm_test_top.env.slave_agt_5 [uvm_test_top.env.slave_agt_5] ## AXI4 VIP (Slave) release v1.0 ##
# UVM_INFO axi_slave_agent.svh(84) @ 0: uvm_test_top.env.slave_cfg_0 [uvm_test_top.env.slave_cfg_0] ## AXI4 VIP (Slave) release v1.0 ##
# UVM_INFO interconnect_extended_test.sv(46) @ 0: uvm_test_top [TRACE]  Interconnect_extended_test is running. Using read and write sequences
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------------------------
# Name                                 Type                              Size  Value
# ----------------------------------------------------------------------------------
# uvm_test_top                         axi_interconnect_basic_test       -     @523 
#   env                                axi_interconnect_env              -     @530 
#     master_agt_0                     uvm_agent                         -     @686 
#       axi_analysis_port              uvm_analysis_port                 -     @1045
#       drv                            uvm_driver #(REQ,RSP)             -     @985 
#         outbound_read_transactions   uvm_analysis_port                 -     @1016
#         outbound_write_transactions  uvm_analysis_port                 -     @1008
#         rsp_port                     uvm_analysis_port                 -     @1000
#         seq_item_port                uvm_seq_item_pull_port            -     @992 
#       mon                            uvm_monitor                       -     @1026
#         axi_analysis_port            uvm_analysis_port                 -     @1033
#       sqr                            uvm_sequencer                     -     @766 
#         inbound_read_transactions    uvm_analysis_export               -     @977 
#         inbound_write_transactions   uvm_analysis_export               -     @969 
#         read_rsp_fifo                uvm_tlm_analysis_fifo #(T)        -     @922 
#           analysis_export            uvm_analysis_imp                  -     @961 
#           get_ap                     uvm_analysis_port                 -     @953 
#           get_peek_export            uvm_get_peek_imp                  -     @937 
#           put_ap                     uvm_analysis_port                 -     @945 
#           put_export                 uvm_put_imp                       -     @929 
#         rsp_export                   uvm_analysis_export               -     @773 
#         seq_item_export              uvm_seq_item_pull_imp             -     @867 
#         write_rsp_fifo               uvm_tlm_analysis_fifo #(T)        -     @875 
#           analysis_export            uvm_analysis_imp                  -     @914 
#           get_ap                     uvm_analysis_port                 -     @906 
#           get_peek_export            uvm_get_peek_imp                  -     @890 
#           put_ap                     uvm_analysis_port                 -     @898 
#           put_export                 uvm_put_imp                       -     @882 
#         arbitration_queue            array                             0     -    
#         lock_queue                   array                             0     -    
#         num_last_reqs                integral                          32    'd1  
#         num_last_rsps                integral                          32    'd1  
#     master_agt_1                     uvm_agent                         -     @693 
#       axi_analysis_port              uvm_analysis_port                 -     @1343
#       drv                            uvm_driver #(REQ,RSP)             -     @1283
#         outbound_read_transactions   uvm_analysis_port                 -     @1314
#         outbound_write_transactions  uvm_analysis_port                 -     @1306
#         rsp_port                     uvm_analysis_port                 -     @1298
#         seq_item_port                uvm_seq_item_pull_port            -     @1290
#       mon                            uvm_monitor                       -     @1324
#         axi_analysis_port            uvm_analysis_port                 -     @1331
#       sqr                            uvm_sequencer                     -     @1064
#         inbound_read_transactions    uvm_analysis_export               -     @1275
#         inbound_write_transactions   uvm_analysis_export               -     @1267
#         read_rsp_fifo                uvm_tlm_analysis_fifo #(T)        -     @1220
#           analysis_export            uvm_analysis_imp                  -     @1259
#           get_ap                     uvm_analysis_port                 -     @1251
#           get_peek_export            uvm_get_peek_imp                  -     @1235
#           put_ap                     uvm_analysis_port                 -     @1243
#           put_export                 uvm_put_imp                       -     @1227
#         rsp_export                   uvm_analysis_export               -     @1071
#         seq_item_export              uvm_seq_item_pull_imp             -     @1165
#         write_rsp_fifo               uvm_tlm_analysis_fifo #(T)        -     @1173
#           analysis_export            uvm_analysis_imp                  -     @1212
#           get_ap                     uvm_analysis_port                 -     @1204
#           get_peek_export            uvm_get_peek_imp                  -     @1188
#           put_ap                     uvm_analysis_port                 -     @1196
#           put_export                 uvm_put_imp                       -     @1180
#         arbitration_queue            array                             0     -    
#         lock_queue                   array                             0     -    
#         num_last_reqs                integral                          32    'd1  
#         num_last_rsps                integral                          32    'd1  
#     master_agt_2                     uvm_agent                         -     @700 
#       axi_analysis_port              uvm_analysis_port                 -     @1641
#       drv                            uvm_driver #(REQ,RSP)             -     @1581
#         outbound_read_transactions   uvm_analysis_port                 -     @1612
#         outbound_write_transactions  uvm_analysis_port                 -     @1604
#         rsp_port                     uvm_analysis_port                 -     @1596
#         seq_item_port                uvm_seq_item_pull_port            -     @1588
#       mon                            uvm_monitor                       -     @1622
#         axi_analysis_port            uvm_analysis_port                 -     @1629
#       sqr                            uvm_sequencer                     -     @1362
#         inbound_read_transactions    uvm_analysis_export               -     @1573
#         inbound_write_transactions   uvm_analysis_export               -     @1565
#         read_rsp_fifo                uvm_tlm_analysis_fifo #(T)        -     @1518
#           analysis_export            uvm_analysis_imp                  -     @1557
#           get_ap                     uvm_analysis_port                 -     @1549
#           get_peek_export            uvm_get_peek_imp                  -     @1533
#           put_ap                     uvm_analysis_port                 -     @1541
#           put_export                 uvm_put_imp                       -     @1525
#         rsp_export                   uvm_analysis_export               -     @1369
#         seq_item_export              uvm_seq_item_pull_imp             -     @1463
#         write_rsp_fifo               uvm_tlm_analysis_fifo #(T)        -     @1471
#           analysis_export            uvm_analysis_imp                  -     @1510
#           get_ap                     uvm_analysis_port                 -     @1502
#           get_peek_export            uvm_get_peek_imp                  -     @1486
#           put_ap                     uvm_analysis_port                 -     @1494
#           put_export                 uvm_put_imp                       -     @1478
#         arbitration_queue            array                             0     -    
#         lock_queue                   array                             0     -    
#         num_last_reqs                integral                          32    'd1  
#         num_last_rsps                integral                          32    'd1  
#     master_agt_3                     uvm_agent                         -     @707 
#       axi_analysis_port              uvm_analysis_port                 -     @1939
#       drv                            uvm_driver #(REQ,RSP)             -     @1879
#         outbound_read_transactions   uvm_analysis_port                 -     @1910
#         outbound_write_transactions  uvm_analysis_port                 -     @1902
#         rsp_port                     uvm_analysis_port                 -     @1894
#         seq_item_port                uvm_seq_item_pull_port            -     @1886
#       mon                            uvm_monitor                       -     @1920
#         axi_analysis_port            uvm_analysis_port                 -     @1927
#       sqr                            uvm_sequencer                     -     @1660
#         inbound_read_transactions    uvm_analysis_export               -     @1871
#         inbound_write_transactions   uvm_analysis_export               -     @1863
#         read_rsp_fifo                uvm_tlm_analysis_fifo #(T)        -     @1816
#           analysis_export            uvm_analysis_imp                  -     @1855
#           get_ap                     uvm_analysis_port                 -     @1847
#           get_peek_export            uvm_get_peek_imp                  -     @1831
#           put_ap                     uvm_analysis_port                 -     @1839
#           put_export                 uvm_put_imp                       -     @1823
#         rsp_export                   uvm_analysis_export               -     @1667
#         seq_item_export              uvm_seq_item_pull_imp             -     @1761
#         write_rsp_fifo               uvm_tlm_analysis_fifo #(T)        -     @1769
#           analysis_export            uvm_analysis_imp                  -     @1808
#           get_ap                     uvm_analysis_port                 -     @1800
#           get_peek_export            uvm_get_peek_imp                  -     @1784
#           put_ap                     uvm_analysis_port                 -     @1792
#           put_export                 uvm_put_imp                       -     @1776
#         arbitration_queue            array                             0     -    
#         lock_queue                   array                             0     -    
#         num_last_reqs                integral                          32    'd1  
#         num_last_rsps                integral                          32    'd1  
#     scr                              interconnect_scoreboard           -     @595 
#       M0_imp                         uvm_analysis_imp_M0               -     @602 
#       M1_imp                         uvm_analysis_imp_M1               -     @610 
#       M2_imp                         uvm_analysis_imp_M2               -     @618 
#       M3_imp                         uvm_analysis_imp_M3               -     @626 
#       S0_imp                         uvm_analysis_imp_S0               -     @634 
#       S1_imp                         uvm_analysis_imp_S1               -     @642 
#       S2_imp                         uvm_analysis_imp_S2               -     @650 
#       S3_imp                         uvm_analysis_imp_S3               -     @658 
#       S4_imp                         uvm_analysis_imp_S4               -     @666 
#       S5_imp                         uvm_analysis_imp_S5               -     @674 
#     slave_agt_1                      uvm_agent                         -     @727 
#       axi_analysis_port              uvm_analysis_port                 -     @2015
#       drv                            axi_slave_driver #(D_W,A_W,ID_W)  -     @1958
#         req_port                     uvm_analysis_port                 -     @1981
#         rsp_port                     uvm_analysis_port                 -     @1973
#         seq_item_port                uvm_seq_item_pull_port            -     @1965
#       mon                            uvm_monitor                       -     @1991
#         axi_analysis_port            uvm_analysis_port                 -     @1998
#     slave_agt_2                      uvm_agent                         -     @734 
#       axi_analysis_port              uvm_analysis_port                 -     @2084
#       drv                            axi_slave_driver #(D_W,A_W,ID_W)  -     @2029
#         req_port                     uvm_analysis_port                 -     @2052
#         rsp_port                     uvm_analysis_port                 -     @2044
#         seq_item_port                uvm_seq_item_pull_port            -     @2036
#       mon                            uvm_monitor                       -     @2062
#         axi_analysis_port            uvm_analysis_port                 -     @2069
#     slave_agt_3                      uvm_agent                         -     @741 
#       axi_analysis_port              uvm_analysis_port                 -     @2153
#       drv                            axi_slave_driver #(D_W,A_W,ID_W)  -     @2098
#         req_port                     uvm_analysis_port                 -     @2121
#         rsp_port                     uvm_analysis_port                 -     @2113
#         seq_item_port                uvm_seq_item_pull_port            -     @2105
#       mon                            uvm_monitor                       -     @2131
#         axi_analysis_port            uvm_analysis_port                 -     @2138
#     slave_agt_4                      uvm_agent                         -     @748 
#       axi_analysis_port              uvm_analysis_port                 -     @2222
#       drv                            axi_slave_driver #(D_W,A_W,ID_W)  -     @2167
#         req_port                     uvm_analysis_port                 -     @2190
#         rsp_port                     uvm_analysis_port                 -     @2182
#         seq_item_port                uvm_seq_item_pull_port            -     @2174
#       mon                            uvm_monitor                       -     @2200
#         axi_analysis_port            uvm_analysis_port                 -     @2207
#     slave_agt_5                      uvm_agent                         -     @755 
#       axi_analysis_port              uvm_analysis_port                 -     @2291
#       drv                            axi_slave_driver #(D_W,A_W,ID_W)  -     @2236
#         req_port                     uvm_analysis_port                 -     @2259
#         rsp_port                     uvm_analysis_port                 -     @2251
#         seq_item_port                uvm_seq_item_pull_port            -     @2243
#       mon                            uvm_monitor                       -     @2269
#         axi_analysis_port            uvm_analysis_port                 -     @2276
#     slave_cfg_0                      uvm_agent                         -     @720 
#       axi_analysis_port              uvm_analysis_port                 -     @2360
#       drv                            axi_slave_driver #(D_W,A_W,ID_W)  -     @2305
#         req_port                     uvm_analysis_port                 -     @2328
#         rsp_port                     uvm_analysis_port                 -     @2320
#         seq_item_port                uvm_seq_item_pull_port            -     @2312
#       mon                            uvm_monitor                       -     @2338
#         axi_analysis_port            uvm_analysis_port                 -     @2345
# ----------------------------------------------------------------------------------
# 
# UVM_INFO axi_master_driver.svh(113) @ 0: uvm_test_top.env.master_agt_3.drv [uvm_driver #(REQ,RSP)] Run_phase is running...
# UVM_INFO axi_master_driver.svh(113) @ 0: uvm_test_top.env.master_agt_2.drv [uvm_driver #(REQ,RSP)] Run_phase is running...
# UVM_INFO axi_master_driver.svh(113) @ 0: uvm_test_top.env.master_agt_1.drv [uvm_driver #(REQ,RSP)] Run_phase is running...
# UVM_INFO axi_master_driver.svh(113) @ 0: uvm_test_top.env.master_agt_0.drv [uvm_driver #(REQ,RSP)] Run_phase is running...
# from interface write task of aw channel 
# from interface write task of aw channel ......... 
#                65000data_write_queue_array =17
#                65000data_write_queue =11
#                65000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#                65000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#                75000data_write_queue_array =17 8704
#                75000data_write_queue =2200
#                85000data_write_queue_array =17 8704 3342336
#                85000data_write_queue =330000
#                95000data_write_queue_array =17 8704 3342336 1140850688
#                95000data_write_queue =44000000
# UVM_INFO axi_master_driver.svh(295) @ 105000: uvm_test_top.env.master_agt_1.drv [uvm_test_top.env.master_agt_1.drv] from driver process write task 
#  -------------------------------------------------------------
# Name                    Type               Size  Value       
# -------------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @3177       
#   id                    integral           32    'h0         
#   prot                  integral           3     'h0X        
#   addr                  integral           32    'h0         
#   data                  da(integral)       5     -           
#     [0]                 integral           128   'h11        
#     [1]                 integral           128   'h2200      
#     [2]                 integral           128   'h330000    
#     [3]                 integral           128   'h44000000  
#     [4]                 integral           128   'h5500000000
#   burst_length          integral           32    'h5         
#   burst_type            integral           32    'h1         
#   byte_en               da(integral)       5     -           
#     [0]                 integral           16    'h1         
#     [1]                 integral           16    'h2         
#     [2]                 integral           16    'h4         
#     [3]                 integral           16    'h8         
#     [4]                 integral           16    'h10        
#   byte_en_first_custom  integral           1     'h0         
#   byte_en_last_custom   integral           1     'h0         
#   byte_en_last          integral           16    'h0         
#   tr_size_in_bytes      integral           32    'h1         
#   transaction_cycles    integral           32    'h0         
#   op_type               axi_op_type_t      32    AXI_WRITE   
#   bresp                 integral           2     'h0X        
#   rresp                 da(integral)       0     -           
#   begin_time            time               64    50000       
# -------------------------------------------------------------
# 
#               105000data_write_queue_array =17 8704 3342336 1140850688 365072220160
#               105000data_write_queue =5500000000
#               105000##################$$$$$$$$$$$$$$$ data write[0] =17
#               105000##################$$$$$$$$$$$$$$$ data write[1] =34
#               105000##################$$$$$$$$$$$$$$$ data write[2] =51
#               105000##################$$$$$$$$$$$$$$$ data write[3] =68
#               105000##################$$$$$$$$$$$$$$$ data write[4] =85
# from interface write task of aw channel 
#               145000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               145000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#               155000data_write_queue_array =17
#               155000data_write_queue =11
#               165000data_write_queue_array =17 8704
#               165000data_write_queue =2200
#               165000data_write_queue_array =17
#               165000data_write_queue =11
#               175000data_write_queue_array =17 8704 3342336
#               175000data_write_queue =330000
#               175000data_write_queue_array =17 8704
#               175000data_write_queue =2200
#               185000data_write_queue_array =17 8704 3342336 1140850688
#               185000data_write_queue =44000000
#               185000data_write_queue_array =17 8704 51
#               185000data_write_queue =33
#               195000data_write_queue_array =17 8704 3342336 1140850688 365072220160
#               195000data_write_queue =5500000000
#               195000##################$$$$$$$$$$$$$$$ data write[0] =17
#               195000##################$$$$$$$$$$$$$$$ data write[1] =34
#               195000##################$$$$$$$$$$$$$$$ data write[2] =51
#               195000##################$$$$$$$$$$$$$$$ data write[3] =68
#               195000##################$$$$$$$$$$$$$$$ data write[4] =85
#               195000data_write_queue_array =17 8704 51 17408
#               195000data_write_queue =4400
# UVM_INFO interconnect_extended_test.sv(102) @ 200000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of 5
# UVM_INFO interconnect_extended_test.sv(105) @ 200000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of 1
#               205000data_write_queue_array =17 8704 51 17408 85
#               205000data_write_queue =55
#               205000##################$$$$$$$$$$$$$$$ data write[0] =17
#               205000##################$$$$$$$$$$$$$$$ data write[1] =34
#               205000##################$$$$$$$$$$$$$$$ data write[2] =51
#               205000##################$$$$$$$$$$$$$$$ data write[3] =68
#               205000##################$$$$$$$$$$$$$$$ data write[4] =85
# UVM_INFO axi_scoreboard.sv(247) @ 215000: uvm_test_top.env.scr [interconnect_scoreboard] actual and expected packets are same for AXI_WRITE REQUEST following order for same ID's
# UVM_INFO axi_scoreboard.sv(248) @ 215000: uvm_test_top.env.scr [interconnect_scoreboard] AXI_WRITE REQUEST comparison failed due to data mismatch, expected is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @3218    
#   id                    integral           32    'h200    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h0      
#   data                  da(integral)       5     -        
#     [0]                 integral           128   'h11     
#     [1]                 integral           128   'h22     
#     [2]                 integral           128   'h33     
#     [3]                 integral           128   'h44     
#     [4]                 integral           128   'h55     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           16    'h1      
#     [1]                 integral           16    'h2      
#     [2]                 integral           16    'h4      
#     [3]                 integral           16    'h8      
#     [4]                 integral           16    'h10     
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           16    'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
#  actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @2397    
#   id                    integral           32    'h200    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h0      
#   data                  da(integral)       5     -        
#     [0]                 integral           128   'h11     
#     [1]                 integral           128   'h22     
#     [2]                 integral           128   'h33     
#     [3]                 integral           128   'h44     
#     [4]                 integral           128   'h55     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           16    'h1      
#     [1]                 integral           16    'h2      
#     [2]                 integral           16    'h1      
#     [3]                 integral           16    'h2      
#     [4]                 integral           16    'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           16    'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#               235000@@@@@@@@@response
# UVM_INFO axi_monitor.svh(480) @ 255000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x0, data[0]: 0x11, byte_en: 0x1, tr_size_in_bytes: 1, burst_length: 5
# UVM_INFO axi_monitor.svh(485) @ 255000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x11
# UVM_INFO axi_monitor.svh(485) @ 255000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x0
# UVM_INFO axi_monitor.svh(485) @ 255000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x33
# UVM_INFO axi_monitor.svh(485) @ 255000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x0
# UVM_INFO axi_monitor.svh(485) @ 255000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x55
# UVM_INFO axi_monitor.svh(508) @ 255000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 512, latency: 13 cycles
# UVM_INFO axi_monitor.svh(420) @ 255000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] monitor write packet respnse is =----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @3588    
#   id                    integral           32    'h200    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h0      
#   data                  da(integral)       5     -        
#     [0]                 integral           128   'h11     
#     [1]                 integral           128   'h0      
#     [2]                 integral           128   'h33     
#     [3]                 integral           128   'h0      
#     [4]                 integral           128   'h55     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           16    'h1      
#     [1]                 integral           16    'h1      
#     [2]                 integral           16    'h1      
#     [3]                 integral           16    'h1      
#     [4]                 integral           16    'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           16    'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'hd      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 285000: uvm_test_top.env.master_agt_1.drv [uvm_test_top.env.master_agt_1.drv] from driver process write task 
#  -------------------------------------------------------------
# Name                    Type               Size  Value       
# -------------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @3188       
#   id                    integral           32    'h1         
#   prot                  integral           3     'h0X        
#   addr                  integral           32    'h10        
#   data                  da(integral)       5     -           
#     [0]                 integral           128   'h11        
#     [1]                 integral           128   'h2200      
#     [2]                 integral           128   'h330000    
#     [3]                 integral           128   'h44000000  
#     [4]                 integral           128   'h5500000000
#   burst_length          integral           32    'h5         
#   burst_type            integral           32    'h1         
#   byte_en               da(integral)       5     -           
#     [0]                 integral           16    'h1         
#     [1]                 integral           16    'h2         
#     [2]                 integral           16    'h4         
#     [3]                 integral           16    'h8         
#     [4]                 integral           16    'h10        
#   byte_en_first_custom  integral           1     'h0         
#   byte_en_last_custom   integral           1     'h0         
#   byte_en_last          integral           16    'h0         
#   tr_size_in_bytes      integral           32    'h1         
#   transaction_cycles    integral           32    'h0         
#   op_type               axi_op_type_t      32    AXI_WRITE   
#   bresp                 integral           2     'h0X        
#   rresp                 da(integral)       0     -           
#   begin_time            time               64    80000       
# -------------------------------------------------------------
# 
#               285000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               285000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
# UVM_INFO interconnect_extended_test.sv(107) @ 285000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of all
# UVM_INFO interconnect_extended_test.sv(109) @ 285000: uvm_test_top [uvm_test_top] from test after the pipeline write seq
# UVM_INFO axi_monitor.svh(420) @ 295000: uvm_test_top.env.master_agt_1.mon [uvm_monitor] monitor write packet respnse is =----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @3713    
#   id                    integral           32    'h0      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h0      
#   data                  da(integral)       5     -        
#     [0]                 integral           128   'h11     
#     [1]                 integral           128   'h0      
#     [2]                 integral           128   'h0      
#     [3]                 integral           128   'h0      
#     [4]                 integral           128   'h0      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           16    'h1      
#     [1]                 integral           16    'h1      
#     [2]                 integral           16    'h1      
#     [3]                 integral           16    'h1      
#     [4]                 integral           16    'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           16    'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h16     
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#               305000data_write_queue_array =17
#               305000data_write_queue =11
# from interface write task of aw channel 
#               315000data_write_queue_array =17 8704
#               315000data_write_queue =2200
#               325000data_write_queue_array =17 8704 3342336
#               325000data_write_queue =330000
#               335000data_write_queue_array =17 8704 3342336 1140850688
#               335000data_write_queue =44000000
#               335000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               335000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#               345000data_write_queue_array =17 8704 3342336 1140850688 365072220160
#               345000data_write_queue =5500000000
#               345000##################$$$$$$$$$$$$$$$ data write[0] =17
#               345000##################$$$$$$$$$$$$$$$ data write[1] =34
#               345000##################$$$$$$$$$$$$$$$ data write[2] =51
#               345000##################$$$$$$$$$$$$$$$ data write[3] =68
#               345000##################$$$$$$$$$$$$$$$ data write[4] =85
#               375000data_write_queue_array =17
#               375000data_write_queue =11
#               395000data_write_queue_array =17 8704
#               395000data_write_queue =2200
#               415000data_write_queue_array =17 8704 51
#               415000data_write_queue =33
#               435000data_write_queue_array =17 8704 51 17408
#               435000data_write_queue =4400
#               455000data_write_queue_array =17 8704 51 17408 85
#               455000data_write_queue =55
#               455000##################$$$$$$$$$$$$$$$ data write[0] =17
#               455000##################$$$$$$$$$$$$$$$ data write[1] =34
#               455000##################$$$$$$$$$$$$$$$ data write[2] =51
#               455000##################$$$$$$$$$$$$$$$ data write[3] =68
#               455000##################$$$$$$$$$$$$$$$ data write[4] =85
#               465000@@@@@@@@@response
# UVM_INFO axi_scoreboard.sv(266) @ 465000: uvm_test_top.env.scr [interconnect_scoreboard] actual and expected packets are same for AXI_WRITE REQUEST
# UVM_INFO axi_monitor.svh(480) @ 485000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x10, data[0]: 0x11, byte_en: 0x1, tr_size_in_bytes: 1, burst_length: 5
# UVM_INFO axi_monitor.svh(485) @ 485000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x11
# UVM_INFO axi_monitor.svh(485) @ 485000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x0
# UVM_INFO axi_monitor.svh(485) @ 485000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x33
# UVM_INFO axi_monitor.svh(485) @ 485000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x0
# UVM_INFO axi_monitor.svh(485) @ 485000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x55
# UVM_INFO axi_monitor.svh(508) @ 485000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 513, latency: 14 cycles
# UVM_INFO axi_monitor.svh(420) @ 485000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] monitor write packet respnse is =----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @4158    
#   id                    integral           32    'h201    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h10     
#   data                  da(integral)       5     -        
#     [0]                 integral           128   'h11     
#     [1]                 integral           128   'h0      
#     [2]                 integral           128   'h33     
#     [3]                 integral           128   'h0      
#     [4]                 integral           128   'h55     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           16    'h1      
#     [1]                 integral           16    'h1      
#     [2]                 integral           16    'h1      
#     [3]                 integral           16    'h1      
#     [4]                 integral           16    'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           16    'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'he      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 515000: uvm_test_top.env.master_agt_1.drv [uvm_test_top.env.master_agt_1.drv] from driver process write task 
#  -------------------------------------------------------------
# Name                    Type               Size  Value       
# -------------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @3198       
#   id                    integral           32    'h2         
#   prot                  integral           3     'h0X        
#   addr                  integral           32    'h20        
#   data                  da(integral)       5     -           
#     [0]                 integral           128   'h11        
#     [1]                 integral           128   'h2200      
#     [2]                 integral           128   'h330000    
#     [3]                 integral           128   'h44000000  
#     [4]                 integral           128   'h5500000000
#   burst_length          integral           32    'h5         
#   burst_type            integral           32    'h1         
#   byte_en               da(integral)       5     -           
#     [0]                 integral           16    'h1         
#     [1]                 integral           16    'h2         
#     [2]                 integral           16    'h4         
#     [3]                 integral           16    'h8         
#     [4]                 integral           16    'h10        
#   byte_en_first_custom  integral           1     'h0         
#   byte_en_last_custom   integral           1     'h0         
#   byte_en_last          integral           16    'h0         
#   tr_size_in_bytes      integral           32    'h1         
#   transaction_cycles    integral           32    'h0         
#   op_type               axi_op_type_t      32    AXI_WRITE   
#   bresp                 integral           2     'h0X        
#   rresp                 da(integral)       0     -           
#   begin_time            time               64    110000      
# -------------------------------------------------------------
# 
#               515000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               515000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
# UVM_INFO axi_monitor.svh(420) @ 525000: uvm_test_top.env.master_agt_1.mon [uvm_monitor] monitor write packet respnse is =----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @4263    
#   id                    integral           32    'h1      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h10     
#   data                  da(integral)       5     -        
#     [0]                 integral           128   'h11     
#     [1]                 integral           128   'h0      
#     [2]                 integral           128   'h0      
#     [3]                 integral           128   'h0      
#     [4]                 integral           128   'h0      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           16    'h1      
#     [1]                 integral           16    'h1      
#     [2]                 integral           16    'h1      
#     [3]                 integral           16    'h1      
#     [4]                 integral           16    'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           16    'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h25     
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# from interface write task of aw channel 
#               565000data_write_queue_array =17
#               565000data_write_queue =11
#               575000data_write_queue_array =17 8704
#               575000data_write_queue =2200
#               585000data_write_queue_array =17 8704 3342336
#               585000data_write_queue =330000
#               585000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               585000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#               595000data_write_queue_array =17 8704 3342336 1140850688
#               595000data_write_queue =44000000
#               605000data_write_queue_array =17 8704 3342336 1140850688 365072220160
#               605000data_write_queue =5500000000
#               605000##################$$$$$$$$$$$$$$$ data write[0] =17
#               605000##################$$$$$$$$$$$$$$$ data write[1] =34
#               605000##################$$$$$$$$$$$$$$$ data write[2] =51
#               605000##################$$$$$$$$$$$$$$$ data write[3] =68
#               605000##################$$$$$$$$$$$$$$$ data write[4] =85
#               635000data_write_queue_array =17
#               635000data_write_queue =11
#               665000data_write_queue_array =17 8704
#               665000data_write_queue =2200
#               695000data_write_queue_array =17 8704 51
#               695000data_write_queue =33
#               725000data_write_queue_array =17 8704 51 17408
#               725000data_write_queue =4400
#               755000data_write_queue_array =17 8704 51 17408 85
#               755000data_write_queue =55
#               755000##################$$$$$$$$$$$$$$$ data write[0] =17
#               755000##################$$$$$$$$$$$$$$$ data write[1] =34
#               755000##################$$$$$$$$$$$$$$$ data write[2] =51
#               755000##################$$$$$$$$$$$$$$$ data write[3] =68
#               755000##################$$$$$$$$$$$$$$$ data write[4] =85
#               755000@@@@@@@@@response
# UVM_INFO axi_scoreboard.sv(266) @ 765000: uvm_test_top.env.scr [interconnect_scoreboard] actual and expected packets are same for AXI_WRITE REQUEST
# UVM_INFO axi_monitor.svh(480) @ 765000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x20, data[0]: 0x11, byte_en: 0x1, tr_size_in_bytes: 1, burst_length: 5
# UVM_INFO axi_monitor.svh(485) @ 765000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x11
# UVM_INFO axi_monitor.svh(485) @ 765000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x0
# UVM_INFO axi_monitor.svh(485) @ 765000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x33
# UVM_INFO axi_monitor.svh(485) @ 765000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x0
# UVM_INFO axi_monitor.svh(485) @ 765000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x55
# UVM_INFO axi_monitor.svh(508) @ 765000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 514, latency: 20 cycles
# UVM_INFO axi_monitor.svh(420) @ 765000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] monitor write packet respnse is =----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @4808    
#   id                    integral           32    'h202    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h20     
#   data                  da(integral)       5     -        
#     [0]                 integral           128   'h11     
#     [1]                 integral           128   'h0      
#     [2]                 integral           128   'h33     
#     [3]                 integral           128   'h0      
#     [4]                 integral           128   'h55     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           16    'h1      
#     [1]                 integral           16    'h1      
#     [2]                 integral           16    'h1      
#     [3]                 integral           16    'h1      
#     [4]                 integral           16    'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           16    'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h14     
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 805000: uvm_test_top.env.master_agt_1.drv [uvm_test_top.env.master_agt_1.drv] from driver process write task 
#  -------------------------------------------------------------
# Name                    Type               Size  Value       
# -------------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @3273       
#   id                    integral           32    'h3         
#   prot                  integral           3     'h0X        
#   addr                  integral           32    'h30        
#   data                  da(integral)       5     -           
#     [0]                 integral           128   'h11        
#     [1]                 integral           128   'h2200      
#     [2]                 integral           128   'h330000    
#     [3]                 integral           128   'h44000000  
#     [4]                 integral           128   'h5500000000
#   burst_length          integral           32    'h5         
#   burst_type            integral           32    'h1         
#   byte_en               da(integral)       5     -           
#     [0]                 integral           16    'h1         
#     [1]                 integral           16    'h2         
#     [2]                 integral           16    'h4         
#     [3]                 integral           16    'h8         
#     [4]                 integral           16    'h10        
#   byte_en_first_custom  integral           1     'h0         
#   byte_en_last_custom   integral           1     'h0         
#   byte_en_last          integral           16    'h0         
#   tr_size_in_bytes      integral           32    'h1         
#   transaction_cycles    integral           32    'h0         
#   op_type               axi_op_type_t      32    AXI_WRITE   
#   bresp                 integral           2     'h0X        
#   rresp                 da(integral)       0     -           
#   begin_time            time               64    140000      
# -------------------------------------------------------------
# 
#               805000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               805000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
# UVM_INFO axi_monitor.svh(420) @ 815000: uvm_test_top.env.master_agt_1.mon [uvm_monitor] monitor write packet respnse is =----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @4953    
#   id                    integral           32    'h2      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h20     
#   data                  da(integral)       5     -        
#     [0]                 integral           128   'h11     
#     [1]                 integral           128   'h0      
#     [2]                 integral           128   'h0      
#     [3]                 integral           128   'h0      
#     [4]                 integral           128   'h0      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           16    'h1      
#     [1]                 integral           16    'h1      
#     [2]                 integral           16    'h1      
#     [3]                 integral           16    'h1      
#     [4]                 integral           16    'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           16    'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h30     
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# from interface write task of aw channel 
#               845000data_write_queue_array =17
#               845000data_write_queue =11
#               855000data_write_queue_array =17 8704
#               855000data_write_queue =2200
#               855000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               855000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#               865000data_write_queue_array =17 8704 3342336
#               865000data_write_queue =330000
#               875000data_write_queue_array =17 8704 3342336 1140850688
#               875000data_write_queue =44000000
#               885000data_write_queue_array =17 8704 3342336 1140850688 365072220160
#               885000data_write_queue =5500000000
#               885000##################$$$$$$$$$$$$$$$ data write[0] =17
#               885000##################$$$$$$$$$$$$$$$ data write[1] =34
#               885000##################$$$$$$$$$$$$$$$ data write[2] =51
#               885000##################$$$$$$$$$$$$$$$ data write[3] =68
#               885000##################$$$$$$$$$$$$$$$ data write[4] =85
#               915000data_write_queue_array =17
#               915000data_write_queue =11
#               955000data_write_queue_array =17 8704
#               955000data_write_queue =2200
#               995000data_write_queue_array =17 8704 51
#               995000data_write_queue =33
#              1035000data_write_queue_array =17 8704 51 17408
#              1035000data_write_queue =4400
#              1075000data_write_queue_array =17 8704 51 17408 85
#              1075000data_write_queue =55
#              1075000##################$$$$$$$$$$$$$$$ data write[0] =17
#              1075000##################$$$$$$$$$$$$$$$ data write[1] =34
#              1075000##################$$$$$$$$$$$$$$$ data write[2] =51
#              1075000##################$$$$$$$$$$$$$$$ data write[3] =68
#              1075000##################$$$$$$$$$$$$$$$ data write[4] =85
#              1085000@@@@@@@@@response
# UVM_INFO axi_scoreboard.sv(266) @ 1085000: uvm_test_top.env.scr [interconnect_scoreboard] actual and expected packets are same for AXI_WRITE REQUEST
# UVM_INFO axi_monitor.svh(480) @ 1105000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x30, data[0]: 0x11, byte_en: 0x1, tr_size_in_bytes: 1, burst_length: 5
# UVM_INFO axi_monitor.svh(485) @ 1105000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x11
# UVM_INFO axi_monitor.svh(485) @ 1105000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x0
# UVM_INFO axi_monitor.svh(485) @ 1105000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x33
# UVM_INFO axi_monitor.svh(485) @ 1105000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x0
# UVM_INFO axi_monitor.svh(485) @ 1105000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x55
# UVM_INFO axi_monitor.svh(508) @ 1105000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 515, latency: 24 cycles
# UVM_INFO axi_monitor.svh(420) @ 1105000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] monitor write packet respnse is =----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @5598    
#   id                    integral           32    'h203    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h30     
#   data                  da(integral)       5     -        
#     [0]                 integral           128   'h11     
#     [1]                 integral           128   'h0      
#     [2]                 integral           128   'h33     
#     [3]                 integral           128   'h0      
#     [4]                 integral           128   'h55     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           16    'h1      
#     [1]                 integral           16    'h1      
#     [2]                 integral           16    'h1      
#     [3]                 integral           16    'h1      
#     [4]                 integral           16    'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           16    'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h18     
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 1135000: uvm_test_top.env.master_agt_1.drv [uvm_test_top.env.master_agt_1.drv] from driver process write task 
#  -------------------------------------------------------------
# Name                    Type               Size  Value       
# -------------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @3343       
#   id                    integral           32    'h4         
#   prot                  integral           3     'h0X        
#   addr                  integral           32    'h40        
#   data                  da(integral)       5     -           
#     [0]                 integral           128   'h11        
#     [1]                 integral           128   'h2200      
#     [2]                 integral           128   'h330000    
#     [3]                 integral           128   'h44000000  
#     [4]                 integral           128   'h5500000000
#   burst_length          integral           32    'h5         
#   burst_type            integral           32    'h1         
#   byte_en               da(integral)       5     -           
#     [0]                 integral           16    'h1         
#     [1]                 integral           16    'h2         
#     [2]                 integral           16    'h4         
#     [3]                 integral           16    'h8         
#     [4]                 integral           16    'h10        
#   byte_en_first_custom  integral           1     'h0         
#   byte_en_last_custom   integral           1     'h0         
#   byte_en_last          integral           16    'h0         
#   tr_size_in_bytes      integral           32    'h1         
#   transaction_cycles    integral           32    'h0         
#   op_type               axi_op_type_t      32    AXI_WRITE   
#   bresp                 integral           2     'h0X        
#   rresp                 da(integral)       0     -           
#   begin_time            time               64    170000      
# -------------------------------------------------------------
# 
#              1135000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1135000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
# UVM_INFO axi_monitor.svh(420) @ 1145000: uvm_test_top.env.master_agt_1.mon [uvm_monitor] monitor write packet respnse is =----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @5703    
#   id                    integral           32    'h3      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h30     
#   data                  da(integral)       5     -        
#     [0]                 integral           128   'h11     
#     [1]                 integral           128   'h0      
#     [2]                 integral           128   'h0      
#     [3]                 integral           128   'h0      
#     [4]                 integral           128   'h0      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           16    'h1      
#     [1]                 integral           16    'h1      
#     [2]                 integral           16    'h1      
#     [3]                 integral           16    'h1      
#     [4]                 integral           16    'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           16    'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h3b     
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#              1205000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1205000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#              1245000data_write_queue_array =17
#              1245000data_write_queue =11
#              1275000data_write_queue_array =17 8704
#              1275000data_write_queue =2200
#              1305000data_write_queue_array =17 8704 51
#              1305000data_write_queue =33
#              1335000data_write_queue_array =17 8704 51 17408
#              1335000data_write_queue =4400
#              1365000data_write_queue_array =17 8704 51 17408 85
#              1365000data_write_queue =55
#              1365000##################$$$$$$$$$$$$$$$ data write[0] =17
#              1365000##################$$$$$$$$$$$$$$$ data write[1] =34
#              1365000##################$$$$$$$$$$$$$$$ data write[2] =51
#              1365000##################$$$$$$$$$$$$$$$ data write[3] =68
#              1365000##################$$$$$$$$$$$$$$$ data write[4] =85
# UVM_INFO axi_scoreboard.sv(266) @ 1375000: uvm_test_top.env.scr [interconnect_scoreboard] actual and expected packets are same for AXI_WRITE REQUEST
#              1385000@@@@@@@@@response
# UVM_INFO axi_monitor.svh(480) @ 1405000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x40, data[0]: 0x11, byte_en: 0x1, tr_size_in_bytes: 1, burst_length: 5
# UVM_INFO axi_monitor.svh(485) @ 1405000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x11
# UVM_INFO axi_monitor.svh(485) @ 1405000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x0
# UVM_INFO axi_monitor.svh(485) @ 1405000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x33
# UVM_INFO axi_monitor.svh(485) @ 1405000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x0
# UVM_INFO axi_monitor.svh(485) @ 1405000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x55
# UVM_INFO axi_monitor.svh(508) @ 1405000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 516, latency: 21 cycles
# UVM_INFO axi_monitor.svh(420) @ 1405000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] monitor write packet respnse is =----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @6318    
#   id                    integral           32    'h204    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h40     
#   data                  da(integral)       5     -        
#     [0]                 integral           128   'h11     
#     [1]                 integral           128   'h0      
#     [2]                 integral           128   'h33     
#     [3]                 integral           128   'h0      
#     [4]                 integral           128   'h55     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           16    'h1      
#     [1]                 integral           16    'h1      
#     [2]                 integral           16    'h1      
#     [3]                 integral           16    'h1      
#     [4]                 integral           16    'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           16    'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h15     
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# UVM_INFO axi_monitor.svh(420) @ 1445000: uvm_test_top.env.master_agt_1.mon [uvm_monitor] monitor write packet respnse is =----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @6423    
#   id                    integral           32    'h4      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h40     
#   data                  da(integral)       5     -        
#     [0]                 integral           128   'h11     
#     [1]                 integral           128   'h0      
#     [2]                 integral           128   'h0      
#     [3]                 integral           128   'h0      
#     [4]                 integral           128   'h0      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           16    'h1      
#     [1]                 integral           16    'h1      
#     [2]                 integral           16    'h1      
#     [3]                 integral           16    'h1      
#     [4]                 integral           16    'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           16    'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h3a     
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 5485000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO axi_monitor.svh(604) @ 5485000: uvm_test_top.env.master_agt_0.mon [uvm_monitor] BW calculation is based on the maximum bus width (cfg.data_width) without idle periods
# UVM_INFO axi_monitor.svh(616) @ 5485000: uvm_test_top.env.master_agt_0.mon [uvm_monitor] No write transactions observed
# UVM_INFO axi_monitor.svh(629) @ 5485000: uvm_test_top.env.master_agt_0.mon [uvm_monitor] No read transactions observed
# UVM_INFO axi_monitor.svh(604) @ 5485000: uvm_test_top.env.master_agt_1.mon [uvm_monitor] BW calculation is based on the maximum bus width (cfg.data_width) without idle periods
# UVM_INFO axi_monitor.svh(614) @ 5485000: uvm_test_top.env.master_agt_1.mon [uvm_monitor] Average write bandwidth: 621.098340 MBytes/s
# UVM_INFO axi_monitor.svh(629) @ 5485000: uvm_test_top.env.master_agt_1.mon [uvm_monitor] No read transactions observed
# UVM_INFO axi_monitor.svh(604) @ 5485000: uvm_test_top.env.master_agt_2.mon [uvm_monitor] BW calculation is based on the maximum bus width (cfg.data_width) without idle periods
# UVM_INFO axi_monitor.svh(616) @ 5485000: uvm_test_top.env.master_agt_2.mon [uvm_monitor] No write transactions observed
# UVM_INFO axi_monitor.svh(629) @ 5485000: uvm_test_top.env.master_agt_2.mon [uvm_monitor] No read transactions observed
# UVM_INFO axi_monitor.svh(604) @ 5485000: uvm_test_top.env.master_agt_3.mon [uvm_monitor] BW calculation is based on the maximum bus width (cfg.data_width) without idle periods
# UVM_INFO axi_monitor.svh(616) @ 5485000: uvm_test_top.env.master_agt_3.mon [uvm_monitor] No write transactions observed
# UVM_INFO axi_monitor.svh(629) @ 5485000: uvm_test_top.env.master_agt_3.mon [uvm_monitor] No read transactions observed
# UVM_INFO axi_scoreboard.sv(286) @ 5485000: uvm_test_top.env.scr [uvm_test_top.env.scr] count=10
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   93
# UVM_WARNING :    4
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [TPRGED]     4
# [TRACE]     1
# [UVMTOP]     1
# [interconnect_scoreboard]     6
# [uvm_driver #(REQ,RSP)]     4
# [uvm_monitor]    57
# [uvm_test_top]     4
# [uvm_test_top.env.master_agt_0]     1
# [uvm_test_top.env.master_agt_1]     1
# [uvm_test_top.env.master_agt_1.drv]     5
# [uvm_test_top.env.master_agt_2]     1
# [uvm_test_top.env.master_agt_3]     1
# [uvm_test_top.env.scr]     1
# [uvm_test_top.env.slave_agt_1]     1
# [uvm_test_top.env.slave_agt_2]     1
# [uvm_test_top.env.slave_agt_3]     1
# [uvm_test_top.env.slave_agt_4]     1
# [uvm_test_top.env.slave_agt_5]     1
# [uvm_test_top.env.slave_cfg_0]     1
# ** Note: $finish    : /home/harish/Desktop/28-06-2022/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 5485 ns  Iteration: 54  Instance: /axi_interconnect_top
# End time: 10:46:58 on Mar 06,2024, Elapsed time: 0:00:10
# Errors: 0, Warnings: 120
