# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Tp2.srcs/sources_1/new/add1.vhd" \
"../../../../Tp2.srcs/sources_1/imports/new/add4.vhd" \

# Do not sort compile order
nosort
