verilog work "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/spi_slave_4.v"
verilog work "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/serial_tx_6.v"
verilog work "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/serial_rx_5.v"
verilog work "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/message_rom_7.v"
verilog work "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/cclk_detector_3.v"
verilog work "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/message_printer_2.v"
verilog work "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/avr_interface_1.v"
verilog work "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/mojo_top_0.v"
