{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648777820699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648777820700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 31 19:50:20 2022 " "Processing started: Thu Mar 31 19:50:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648777820700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1648777820700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dds_generator -c dds_generator --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off dds_generator -c dds_generator --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1648777820700 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1648777821910 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1648777821910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_module/tb_memory_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_module/tb_memory_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_memory_rw " "Found entity 1: tb_memory_rw" {  } { { "tb_module/tb_memory_rw.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/tb_module/tb_memory_rw.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648777844329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648777844329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_file.v 0 0 " "Found 0 design units, including 0 entities, in source file read_file.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648777844335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "memory_ram.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/memory_ram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648777844341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648777844341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_state_mealy_state_machine " "Found entity 1: four_state_mealy_state_machine" {  } { { "fsm.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/fsm.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648777844347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648777844347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_files/param_values.v 0 0 " "Found 0 design units, including 0 entities, in source file config_files/param_values.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648777844353 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "config.v(15) " "Verilog HDL Compiler Directive error at config.v(15): missing Compiler Directive" {  } { { "config_files/config.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/config_files/config.v" 15 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Design Software" 0 -1 1648777844359 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \".\", or an identifier config.v(15) " "Verilog HDL syntax error at config.v(15) near text: \":\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "config_files/config.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/config_files/config.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1648777844360 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "config.v(18) " "Verilog HDL Compiler Directive error at config.v(18): missing Compiler Directive" {  } { { "config_files/config.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/config_files/config.v" 18 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Design Software" 0 -1 1648777844360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_files/config.v 0 0 " "Found 0 design units, including 0 entities, in source file config_files/config.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648777844361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware_modules/preescaller.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware_modules/preescaller.v" { { "Info" "ISGN_ENTITY_NAME" "1 preescaller " "Found entity 1: preescaller" {  } { { "hardware_modules/preescaller.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/hardware_modules/preescaller.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648777844368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648777844368 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648777844404 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 31 19:50:44 2022 " "Processing ended: Thu Mar 31 19:50:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648777844404 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648777844404 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648777844404 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1648777844404 ""}
