xst -intstyle ise -ifn "E:/VLSI_Training_CDAC/Xilinx/Circuit_Test/test.xst" -ofn "E:/VLSI_Training_CDAC/Xilinx/Circuit_Test/test.syr" 
sch2verilog -intstyle ise -family spartan3 -tionly {} -tiext tfi -w E:/VLSI_Training_CDAC/Xilinx/Circuit_Test/test.sch test.tfi 
sch2verilog -intstyle ise -family spartan3 -tionly {} -tiext tfi -w E:/VLSI_Training_CDAC/Xilinx/Circuit_Test/test.sch test.tfi 
xst -intstyle ise -ifn "E:/VLSI_Training_CDAC/Xilinx/Circuit_Test/test.xst" -ofn "E:/VLSI_Training_CDAC/Xilinx/Circuit_Test/test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s50-tq144-5 test.ngc test.ngd  
map -intstyle ise -p xc3s50-tq144-5 -cm area -ir off -pr off -c 100 -o test_map.ncd test.ngd test.pcf 
par -w -intstyle ise -ol high -t 1 test_map.ncd test.ncd test.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml test.twx test.ncd -o test.twr test.pcf 
netgen -intstyle ise -insert_glbl true -w -dir netgen/translate -ofmt verilog -sim test.ngd test_translate.v 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml test_preroute.twx test_map.ncd -o test_preroute.twr test.pcf 
netgen -intstyle ise -s 5  -pcf test.pcf -sdf_anno true -sdf_path "netgen/map" -insert_glbl true -w -dir netgen/map -ofmt verilog -sim test_map.ncd test_map.v 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc test.ucf -p xc3s50-tq144-5 test.ngc test.ngd  
map -intstyle ise -p xc3s50-tq144-5 -cm area -ir off -pr off -c 100 -o test_map.ncd test.ngd test.pcf 
par -w -intstyle ise -ol high -t 1 test_map.ncd test.ncd test.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml test.twx test.ncd -o test.twr test.pcf -ucf test.ucf 
xpwr -intstyle ise test.ncd test.pcf -o test.pwr 
pin2ucf -o test_locked.ucf test.ncd 
xst -intstyle ise -ifn "E:/VLSI_Training_CDAC/Xilinx/Circuit_Test/test.xst" -ofn "E:/VLSI_Training_CDAC/Xilinx/Circuit_Test/test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc test.ucf -p xc6slx9-tqg144-3 test.ngc test.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o test_map.ncd test.ngd test.pcf 
par -w -intstyle ise -ol high -mt off test_map.ncd test.ncd test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml test.twx test.ncd -o test.twr test.pcf -ucf test.ucf 
sch2hdl -intstyle ise -family spartan6 -verilog test_drc.vf -w E:/VLSI_Training_CDAC/Xilinx/Circuit_Test/test.sch 
