# Jini-Intelligent-Computing-Lab2



<br />
<p align="center">

  <h3 align="center">MSOC-HLS project github template</h3>
  
</p>



<!-- TABLE OF CONTENTS -->
## Table of Contents

* [About the Project](#about-the-project)
* [Usage](#usage)
* [Algorithm](#Algorithm)
* [References](#References)
* [Contributing](#contributing)
* [License](#license)
* [Contact](#contact)
* [Acknowledgements](#acknowledgements)



<!-- ABOUT THE PROJECT -->
## About The Project
本design實作了一個11 taps的FIR。

**Directory structure**
* **./bit ./hwh** FPGA燒錄用
* **./ipynb** FPGA python host
* **./fir_tb.cpp** 軟體Testbench
* **./fir.cpp** kernel
* **./fir.h** 標頭檔

## Usage
* 用.ipynb與.hwh .bit在FPGA上運作

## Algorithm
* 11 taps FIR

## References
*https://github.com/KastnerRG/pp4fpgas/tree/master/examples

## Contributing
*使其可以運行tb及FPGA


