<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p22" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_22{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t2_22{left:69px;bottom:68px;letter-spacing:-0.1px;}
#t3_22{left:99px;bottom:68px;letter-spacing:0.1px;}
#t4_22{left:824px;bottom:1112px;letter-spacing:0.13px;}
#t5_22{left:69px;bottom:1083px;letter-spacing:0.17px;}
#t6_22{left:69px;bottom:1053px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7_22{left:161px;bottom:1053px;letter-spacing:-0.12px;}
#t8_22{left:270px;bottom:1053px;letter-spacing:-0.06px;}
#t9_22{left:819px;bottom:1053px;letter-spacing:-0.11px;}
#ta_22{left:69px;bottom:1037px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb_22{left:161px;bottom:1037px;letter-spacing:-0.12px;}
#tc_22{left:450px;bottom:1037px;letter-spacing:-0.06px;}
#td_22{left:819px;bottom:1037px;letter-spacing:-0.11px;}
#te_22{left:69px;bottom:1022px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tf_22{left:161px;bottom:1022px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tg_22{left:462px;bottom:1022px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#th_22{left:819px;bottom:1022px;letter-spacing:-0.11px;}
#ti_22{left:69px;bottom:1007px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_22{left:161px;bottom:1007px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tk_22{left:414px;bottom:1007px;letter-spacing:-0.06px;}
#tl_22{left:819px;bottom:1007px;letter-spacing:-0.11px;}
#tm_22{left:69px;bottom:991px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tn_22{left:161px;bottom:991px;letter-spacing:-0.11px;}
#to_22{left:342px;bottom:991px;letter-spacing:-0.06px;}
#tp_22{left:819px;bottom:991px;letter-spacing:-0.11px;}
#tq_22{left:69px;bottom:976px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tr_22{left:161px;bottom:976px;letter-spacing:-0.12px;}
#ts_22{left:498px;bottom:976px;letter-spacing:-0.06px;}
#tt_22{left:819px;bottom:976px;letter-spacing:-0.11px;}
#tu_22{left:69px;bottom:961px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tv_22{left:161px;bottom:961px;letter-spacing:-0.12px;}
#tw_22{left:564px;bottom:961px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#tx_22{left:819px;bottom:961px;letter-spacing:-0.11px;}
#ty_22{left:69px;bottom:946px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_22{left:161px;bottom:946px;letter-spacing:-0.12px;}
#t10_22{left:372px;bottom:946px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t11_22{left:811px;bottom:946px;letter-spacing:-0.17px;}
#t12_22{left:69px;bottom:930px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t13_22{left:161px;bottom:930px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t14_22{left:546px;bottom:930px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t15_22{left:811px;bottom:930px;letter-spacing:-0.16px;}
#t16_22{left:69px;bottom:915px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t17_22{left:161px;bottom:915px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_22{left:426px;bottom:915px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t19_22{left:811px;bottom:915px;letter-spacing:-0.17px;}
#t1a_22{left:69px;bottom:900px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1b_22{left:161px;bottom:900px;letter-spacing:-0.11px;}
#t1c_22{left:240px;bottom:900px;letter-spacing:-0.06px;}
#t1d_22{left:811px;bottom:900px;letter-spacing:-0.17px;}
#t1e_22{left:69px;bottom:884px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1f_22{left:161px;bottom:884px;letter-spacing:-0.12px;}
#t1g_22{left:486px;bottom:884px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1h_22{left:811px;bottom:884px;letter-spacing:-0.16px;}
#t1i_22{left:69px;bottom:869px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1j_22{left:160px;bottom:869px;letter-spacing:-0.11px;}
#t1k_22{left:366px;bottom:869px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1l_22{left:811px;bottom:869px;letter-spacing:-0.17px;}
#t1m_22{left:69px;bottom:854px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_22{left:161px;bottom:854px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1o_22{left:318px;bottom:854px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1p_22{left:811px;bottom:854px;letter-spacing:-0.17px;}
#t1q_22{left:69px;bottom:839px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1r_22{left:161px;bottom:839px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1s_22{left:282px;bottom:839px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1t_22{left:811px;bottom:839px;letter-spacing:-0.17px;}
#t1u_22{left:69px;bottom:823px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_22{left:161px;bottom:823px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1w_22{left:546px;bottom:823px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1x_22{left:811px;bottom:823px;letter-spacing:-0.16px;}
#t1y_22{left:69px;bottom:808px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1z_22{left:161px;bottom:808px;letter-spacing:-0.12px;}
#t20_22{left:540px;bottom:808px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t21_22{left:811px;bottom:808px;letter-spacing:-0.16px;}
#t22_22{left:69px;bottom:793px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t23_22{left:161px;bottom:793px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t24_22{left:426px;bottom:793px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t25_22{left:803px;bottom:793px;letter-spacing:-0.18px;}
#t26_22{left:69px;bottom:778px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t27_22{left:161px;bottom:778px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t28_22{left:432px;bottom:778px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t29_22{left:803px;bottom:778px;letter-spacing:-0.18px;}
#t2a_22{left:69px;bottom:762px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2b_22{left:161px;bottom:762px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2c_22{left:456px;bottom:762px;letter-spacing:-0.06px;}
#t2d_22{left:803px;bottom:762px;letter-spacing:-0.18px;}
#t2e_22{left:69px;bottom:747px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2f_22{left:161px;bottom:747px;letter-spacing:-0.12px;}
#t2g_22{left:456px;bottom:747px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2h_22{left:803px;bottom:747px;letter-spacing:-0.18px;}
#t2i_22{left:69px;bottom:732px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2j_22{left:161px;bottom:732px;letter-spacing:-0.12px;}
#t2k_22{left:492px;bottom:732px;letter-spacing:-0.06px;}
#t2l_22{left:803px;bottom:732px;letter-spacing:-0.18px;}
#t2m_22{left:69px;bottom:716px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2n_22{left:161px;bottom:716px;letter-spacing:-0.12px;}
#t2o_22{left:432px;bottom:716px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2p_22{left:803px;bottom:716px;letter-spacing:-0.18px;}
#t2q_22{left:69px;bottom:701px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2r_22{left:161px;bottom:701px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2s_22{left:390px;bottom:701px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2t_22{left:803px;bottom:701px;letter-spacing:-0.18px;}
#t2u_22{left:69px;bottom:686px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2v_22{left:161px;bottom:686px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2w_22{left:396px;bottom:686px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2x_22{left:803px;bottom:686px;letter-spacing:-0.18px;}
#t2y_22{left:69px;bottom:671px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2z_22{left:161px;bottom:671px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t30_22{left:396px;bottom:671px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t31_22{left:803px;bottom:671px;letter-spacing:-0.18px;}
#t32_22{left:69px;bottom:655px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t33_22{left:161px;bottom:655px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t34_22{left:390px;bottom:655px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t35_22{left:803px;bottom:655px;letter-spacing:-0.18px;}
#t36_22{left:69px;bottom:640px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t37_22{left:161px;bottom:640px;letter-spacing:-0.13px;}
#t38_22{left:408px;bottom:640px;letter-spacing:-0.05px;}
#t39_22{left:803px;bottom:640px;letter-spacing:-0.18px;}
#t3a_22{left:69px;bottom:625px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3b_22{left:160px;bottom:625px;letter-spacing:-0.12px;}
#t3c_22{left:420px;bottom:625px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3d_22{left:803px;bottom:625px;letter-spacing:-0.18px;}
#t3e_22{left:69px;bottom:609px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3f_22{left:161px;bottom:609px;letter-spacing:-0.12px;}
#t3g_22{left:540px;bottom:609px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3h_22{left:803px;bottom:609px;letter-spacing:-0.17px;}
#t3i_22{left:69px;bottom:594px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t3j_22{left:160px;bottom:594px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3k_22{left:282px;bottom:594px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3l_22{left:803px;bottom:594px;letter-spacing:-0.18px;}
#t3m_22{left:69px;bottom:579px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3n_22{left:161px;bottom:579px;letter-spacing:-0.12px;}
#t3o_22{left:534px;bottom:579px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3p_22{left:803px;bottom:579px;letter-spacing:-0.17px;}
#t3q_22{left:69px;bottom:564px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t3r_22{left:160px;bottom:564px;letter-spacing:-0.14px;}
#t3s_22{left:282px;bottom:564px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3t_22{left:803px;bottom:564px;letter-spacing:-0.18px;}
#t3u_22{left:69px;bottom:548px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3v_22{left:161px;bottom:548px;letter-spacing:-0.12px;}
#t3w_22{left:564px;bottom:548px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3x_22{left:803px;bottom:548px;letter-spacing:-0.18px;}
#t3y_22{left:69px;bottom:533px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t3z_22{left:160px;bottom:533px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t40_22{left:282px;bottom:533px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t41_22{left:803px;bottom:533px;letter-spacing:-0.18px;}
#t42_22{left:69px;bottom:518px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t43_22{left:161px;bottom:518px;letter-spacing:-0.12px;}
#t44_22{left:558px;bottom:518px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t45_22{left:803px;bottom:518px;letter-spacing:-0.18px;}
#t46_22{left:69px;bottom:503px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t47_22{left:160px;bottom:503px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t48_22{left:282px;bottom:503px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t49_22{left:803px;bottom:503px;letter-spacing:-0.18px;}
#t4a_22{left:69px;bottom:487px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t4b_22{left:160px;bottom:487px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4c_22{left:276px;bottom:487px;letter-spacing:-0.05px;}
#t4d_22{left:803px;bottom:487px;letter-spacing:-0.18px;}
#t4e_22{left:69px;bottom:472px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4f_22{left:161px;bottom:472px;letter-spacing:-0.13px;}
#t4g_22{left:402px;bottom:472px;letter-spacing:-0.06px;}
#t4h_22{left:819px;bottom:472px;letter-spacing:-0.11px;}
#t4i_22{left:69px;bottom:457px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4j_22{left:161px;bottom:457px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4k_22{left:294px;bottom:457px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4l_22{left:811px;bottom:457px;letter-spacing:-0.17px;}
#t4m_22{left:69px;bottom:441px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4n_22{left:161px;bottom:441px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4o_22{left:294px;bottom:441px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4p_22{left:803px;bottom:441px;letter-spacing:-0.18px;}
#t4q_22{left:69px;bottom:426px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4r_22{left:161px;bottom:426px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4s_22{left:288px;bottom:426px;letter-spacing:-0.06px;}
#t4t_22{left:803px;bottom:426px;letter-spacing:-0.18px;}
#t4u_22{left:69px;bottom:411px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4v_22{left:161px;bottom:411px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4w_22{left:342px;bottom:411px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4x_22{left:803px;bottom:411px;letter-spacing:-0.18px;}
#t4y_22{left:69px;bottom:396px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4z_22{left:161px;bottom:396px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t50_22{left:528px;bottom:396px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t51_22{left:803px;bottom:396px;letter-spacing:-0.17px;}
#t52_22{left:69px;bottom:380px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t53_22{left:161px;bottom:380px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t54_22{left:390px;bottom:380px;letter-spacing:-0.05px;}
#t55_22{left:803px;bottom:380px;letter-spacing:-0.18px;}
#t56_22{left:69px;bottom:365px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t57_22{left:161px;bottom:365px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t58_22{left:246px;bottom:365px;letter-spacing:-0.06px;}
#t59_22{left:803px;bottom:365px;letter-spacing:-0.18px;}
#t5a_22{left:69px;bottom:350px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5b_22{left:161px;bottom:350px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t5c_22{left:246px;bottom:350px;letter-spacing:-0.06px;}
#t5d_22{left:803px;bottom:350px;letter-spacing:-0.18px;}
#t5e_22{left:69px;bottom:334px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5f_22{left:161px;bottom:334px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5g_22{left:396px;bottom:334px;letter-spacing:-0.05px;}
#t5h_22{left:803px;bottom:334px;letter-spacing:-0.18px;}
#t5i_22{left:69px;bottom:319px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5j_22{left:161px;bottom:319px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5k_22{left:456px;bottom:319px;letter-spacing:-0.05px;}
#t5l_22{left:803px;bottom:319px;letter-spacing:-0.18px;}
#t5m_22{left:69px;bottom:304px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5n_22{left:160px;bottom:304px;letter-spacing:-0.13px;}
#t5o_22{left:570px;bottom:304px;letter-spacing:-0.05px;}
#t5p_22{left:803px;bottom:304px;letter-spacing:-0.17px;}
#t5q_22{left:69px;bottom:289px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5r_22{left:160px;bottom:289px;letter-spacing:-0.12px;}
#t5s_22{left:474px;bottom:289px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5t_22{left:803px;bottom:289px;letter-spacing:-0.18px;}
#t5u_22{left:69px;bottom:273px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5v_22{left:161px;bottom:273px;letter-spacing:-0.12px;}
#t5w_22{left:474px;bottom:273px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5x_22{left:803px;bottom:273px;letter-spacing:-0.18px;}
#t5y_22{left:69px;bottom:258px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5z_22{left:161px;bottom:258px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t60_22{left:342px;bottom:258px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t61_22{left:803px;bottom:258px;letter-spacing:-0.18px;}
#t62_22{left:69px;bottom:243px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t63_22{left:161px;bottom:243px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t64_22{left:396px;bottom:243px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t65_22{left:803px;bottom:243px;letter-spacing:-0.18px;}
#t66_22{left:69px;bottom:228px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t67_22{left:161px;bottom:228px;letter-spacing:-0.12px;}
#t68_22{left:570px;bottom:228px;letter-spacing:-0.05px;}
#t69_22{left:803px;bottom:228px;letter-spacing:-0.18px;}
#t6a_22{left:69px;bottom:212px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6b_22{left:161px;bottom:212px;letter-spacing:-0.12px;}
#t6c_22{left:540px;bottom:212px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6d_22{left:803px;bottom:212px;letter-spacing:-0.18px;}
#t6e_22{left:69px;bottom:197px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6f_22{left:161px;bottom:197px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6g_22{left:576px;bottom:197px;letter-spacing:-0.05px;}
#t6h_22{left:803px;bottom:197px;letter-spacing:-0.18px;}
#t6i_22{left:69px;bottom:182px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6j_22{left:161px;bottom:182px;letter-spacing:-0.13px;}
#t6k_22{left:498px;bottom:182px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6l_22{left:803px;bottom:182px;letter-spacing:-0.18px;}
#t6m_22{left:69px;bottom:166px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6n_22{left:161px;bottom:166px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6o_22{left:420px;bottom:166px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6p_22{left:803px;bottom:166px;letter-spacing:-0.18px;}
#t6q_22{left:69px;bottom:151px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6r_22{left:161px;bottom:151px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6s_22{left:498px;bottom:151px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6t_22{left:803px;bottom:151px;letter-spacing:-0.18px;}
#t6u_22{left:69px;bottom:136px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6v_22{left:161px;bottom:136px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6w_22{left:420px;bottom:136px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6x_22{left:803px;bottom:136px;letter-spacing:-0.18px;}
#t6y_22{left:69px;bottom:121px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6z_22{left:161px;bottom:121px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t70_22{left:522px;bottom:121px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t71_22{left:803px;bottom:121px;letter-spacing:-0.18px;}

.s1_22{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;-webkit-text-stroke:0.3px #0860A8;text-stroke:0.3px #0860A8;}
.s2_22{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s3_22{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s4_22{font-size:12px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s5_22{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts22" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg22Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg22" style="-webkit-user-select: none;"><object width="935" height="1210" data="22/22.svg" type="image/svg+xml" id="pdf22" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_22" class="t s1_22">CONTENTS </span>
<span id="t2_22" class="t s2_22">xxii </span><span id="t3_22" class="t s3_22">Vol. 2A </span>
<span id="t4_22" class="t s4_22">PAGE </span>
<span id="t5_22" class="t s5_22">FIGURES </span>
<span id="t6_22" class="t s2_22">Figure 1-1. </span><span id="t7_22" class="t s2_22">Bit and Byte Order </span><span id="t8_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t9_22" class="t s2_22">1-5 </span>
<span id="ta_22" class="t s2_22">Figure 1-2. </span><span id="tb_22" class="t s2_22">Syntax for CPUID, CR, and MSR Data Presentation </span><span id="tc_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="td_22" class="t s2_22">1-8 </span>
<span id="te_22" class="t s2_22">Figure 2-1. </span><span id="tf_22" class="t s2_22">Intel 64 and IA-32 Architectures Instruction Format </span><span id="tg_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="th_22" class="t s2_22">2-1 </span>
<span id="ti_22" class="t s2_22">Figure 2-2. </span><span id="tj_22" class="t s2_22">Table Interpretation of ModR/M Byte (C8H) </span><span id="tk_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tl_22" class="t s2_22">2-4 </span>
<span id="tm_22" class="t s2_22">Figure 2-3. </span><span id="tn_22" class="t s2_22">Prefix Ordering in 64-bit Mode </span><span id="to_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tp_22" class="t s2_22">2-8 </span>
<span id="tq_22" class="t s2_22">Figure 2-4. </span><span id="tr_22" class="t s2_22">Memory Addressing Without an SIB Byte; REX.X Not Used </span><span id="ts_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tt_22" class="t s2_22">2-9 </span>
<span id="tu_22" class="t s2_22">Figure 2-5. </span><span id="tv_22" class="t s2_22">Register-Register Addressing (No Memory Operand); REX.X Not Used </span><span id="tw_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tx_22" class="t s2_22">2-9 </span>
<span id="ty_22" class="t s2_22">Figure 2-6. </span><span id="tz_22" class="t s2_22">Memory Addressing With a SIB Byte </span><span id="t10_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t11_22" class="t s2_22">2-10 </span>
<span id="t12_22" class="t s2_22">Figure 2-7. </span><span id="t13_22" class="t s2_22">Register Operand Coded in Opcode Byte; REX.X &amp; REX.R Not Used </span><span id="t14_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t15_22" class="t s2_22">2-10 </span>
<span id="t16_22" class="t s2_22">Figure 2-8. </span><span id="t17_22" class="t s2_22">Instruction Encoding Format with VEX Prefix </span><span id="t18_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t19_22" class="t s2_22">2-13 </span>
<span id="t1a_22" class="t s2_22">Figure 2-9. </span><span id="t1b_22" class="t s2_22">VEX bit fields </span><span id="t1c_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1d_22" class="t s2_22">2-15 </span>
<span id="t1e_22" class="t s2_22">Figure 2-10. </span><span id="t1f_22" class="t s2_22">Intel® AVX-512 Instruction Format and the EVEX Prefix </span><span id="t1g_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1h_22" class="t s2_22">2-37 </span>
<span id="t1i_22" class="t s2_22">Figure 2-11. </span><span id="t1j_22" class="t s2_22">Bit Field Layout of the EVEX Prefix </span><span id="t1k_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1l_22" class="t s2_22">2-37 </span>
<span id="t1m_22" class="t s2_22">Figure 3-1. </span><span id="t1n_22" class="t s2_22">Bit Offset for BIT[RAX, 21] </span><span id="t1o_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1p_22" class="t s2_22">3-11 </span>
<span id="t1q_22" class="t s2_22">Figure 3-2. </span><span id="t1r_22" class="t s2_22">Memory Bit Indexing </span><span id="t1s_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1t_22" class="t s2_22">3-12 </span>
<span id="t1u_22" class="t s2_22">Figure 3-3. </span><span id="t1v_22" class="t s2_22">ADDSUBPD—Packed Double Precision Floating-Point Add/Subtract </span><span id="t1w_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1x_22" class="t s2_22">3-45 </span>
<span id="t1y_22" class="t s2_22">Figure 3-4. </span><span id="t1z_22" class="t s2_22">ADDSUBPS—Packed Single Precision Floating-Point Add/Subtract </span><span id="t20_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t21_22" class="t s2_22">3-47 </span>
<span id="t22_22" class="t s2_22">Figure 3-5. </span><span id="t23_22" class="t s2_22">Memory Layout of BNDMOV to/from Memory </span><span id="t24_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t25_22" class="t s2_22">3-117 </span>
<span id="t26_22" class="t s2_22">Figure 3-6. </span><span id="t27_22" class="t s2_22">Version Information Returned by CPUID in EAX</span><span id="t28_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t29_22" class="t s2_22">3-240 </span>
<span id="t2a_22" class="t s2_22">Figure 3-7. </span><span id="t2b_22" class="t s2_22">Feature Information Returned in the ECX Register </span><span id="t2c_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2d_22" class="t s2_22">3-242 </span>
<span id="t2e_22" class="t s2_22">Figure 3-8. </span><span id="t2f_22" class="t s2_22">Feature Information Returned in the EDX Register </span><span id="t2g_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2h_22" class="t s2_22">3-244 </span>
<span id="t2i_22" class="t s2_22">Figure 3-9. </span><span id="t2j_22" class="t s2_22">Determination of Support for the Processor Brand String </span><span id="t2k_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2l_22" class="t s2_22">3-254 </span>
<span id="t2m_22" class="t s2_22">Figure 3-10. </span><span id="t2n_22" class="t s2_22">Algorithm for Extracting Processor Frequency </span><span id="t2o_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2p_22" class="t s2_22">3-255 </span>
<span id="t2q_22" class="t s2_22">Figure 3-11. </span><span id="t2r_22" class="t s2_22">CVTDQ2PD (VEX.256 encoded version) </span><span id="t2s_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2t_22" class="t s2_22">3-266 </span>
<span id="t2u_22" class="t s2_22">Figure 3-12. </span><span id="t2v_22" class="t s2_22">VCVTPD2DQ (VEX.256 encoded version)</span><span id="t2w_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2x_22" class="t s2_22">3-273 </span>
<span id="t2y_22" class="t s2_22">Figure 3-13. </span><span id="t2z_22" class="t s2_22">VCVTPD2PS (VEX.256 encoded version) </span><span id="t30_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t31_22" class="t s2_22">3-278 </span>
<span id="t32_22" class="t s2_22">Figure 3-14. </span><span id="t33_22" class="t s2_22">CVTPS2PD (VEX.256 encoded version) </span><span id="t34_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t35_22" class="t s2_22">3-287 </span>
<span id="t36_22" class="t s2_22">Figure 3-15. </span><span id="t37_22" class="t s2_22">VCVTTPD2DQ (VEX.256 encoded version) </span><span id="t38_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t39_22" class="t s2_22">3-303 </span>
<span id="t3a_22" class="t s2_22">Figure 3-16. </span><span id="t3b_22" class="t s2_22">64-Byte Data Written to Enqueue Registers </span><span id="t3c_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3d_22" class="t s2_22">3-350 </span>
<span id="t3e_22" class="t s2_22">Figure 3-17. </span><span id="t3f_22" class="t s2_22">HADDPD—Packed Double Precision Floating-Point Horizontal Add </span><span id="t3g_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3h_22" class="t s2_22">3-482 </span>
<span id="t3i_22" class="t s2_22">Figure 3-18. </span><span id="t3j_22" class="t s2_22">VHADDPD Operation </span><span id="t3k_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3l_22" class="t s2_22">3-483 </span>
<span id="t3m_22" class="t s2_22">Figure 3-19. </span><span id="t3n_22" class="t s2_22">HADDPS—Packed Single Precision Floating-Point Horizontal Add </span><span id="t3o_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3p_22" class="t s2_22">3-486 </span>
<span id="t3q_22" class="t s2_22">Figure 3-20. </span><span id="t3r_22" class="t s2_22">VHADDPS Operation </span><span id="t3s_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3t_22" class="t s2_22">3-486 </span>
<span id="t3u_22" class="t s2_22">Figure 3-21. </span><span id="t3v_22" class="t s2_22">HSUBPD—Packed Double Precision Floating-Point Horizontal Subtract </span><span id="t3w_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3x_22" class="t s2_22">3-491 </span>
<span id="t3y_22" class="t s2_22">Figure 3-22. </span><span id="t3z_22" class="t s2_22">VHSUBPD operation </span><span id="t40_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t41_22" class="t s2_22">3-492 </span>
<span id="t42_22" class="t s2_22">Figure 3-23. </span><span id="t43_22" class="t s2_22">HSUBPS—Packed Single Precision Floating-Point Horizontal Subtract </span><span id="t44_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t45_22" class="t s2_22">3-495 </span>
<span id="t46_22" class="t s2_22">Figure 3-24. </span><span id="t47_22" class="t s2_22">VHSUBPS Operation </span><span id="t48_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t49_22" class="t s2_22">3-495 </span>
<span id="t4a_22" class="t s2_22">Figure 3-25. </span><span id="t4b_22" class="t s2_22">INVPCID Descriptor </span><span id="t4c_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4d_22" class="t s2_22">3-535 </span>
<span id="t4e_22" class="t s2_22">Figure 4-1. </span><span id="t4f_22" class="t s2_22">Operation of PCMPSTRx and PCMPESTRx </span><span id="t4g_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4h_22" class="t s2_22">4-6 </span>
<span id="t4i_22" class="t s2_22">Figure 4-2. </span><span id="t4j_22" class="t s2_22">VMOVDDUP Operation </span><span id="t4k_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4l_22" class="t s2_22">4-59 </span>
<span id="t4m_22" class="t s2_22">Figure 4-3. </span><span id="t4n_22" class="t s2_22">MOVSHDUP Operation </span><span id="t4o_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4p_22" class="t s2_22">4-117 </span>
<span id="t4q_22" class="t s2_22">Figure 4-4. </span><span id="t4r_22" class="t s2_22">MOVSLDUP Operation</span><span id="t4s_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4t_22" class="t s2_22">4-120 </span>
<span id="t4u_22" class="t s2_22">Figure 4-5. </span><span id="t4v_22" class="t s2_22">256-bit VMPSADBW Operation </span><span id="t4w_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4x_22" class="t s2_22">4-139 </span>
<span id="t4y_22" class="t s2_22">Figure 4-6. </span><span id="t4z_22" class="t s2_22">Operation of the PACKSSDW Instruction Using 64-Bit Operands </span><span id="t50_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t51_22" class="t s2_22">4-189 </span>
<span id="t52_22" class="t s2_22">Figure 4-7. </span><span id="t53_22" class="t s2_22">256-bit VPALIGN Instruction Operation </span><span id="t54_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t55_22" class="t s2_22">4-222 </span>
<span id="t56_22" class="t s2_22">Figure 4-8. </span><span id="t57_22" class="t s2_22">PDEP Example </span><span id="t58_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t59_22" class="t s2_22">4-277 </span>
<span id="t5a_22" class="t s2_22">Figure 4-9. </span><span id="t5b_22" class="t s2_22">PEXT Example </span><span id="t5c_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5d_22" class="t s2_22">4-279 </span>
<span id="t5e_22" class="t s2_22">Figure 4-10. </span><span id="t5f_22" class="t s2_22">256-bit VPHADDD Instruction Operation </span><span id="t5g_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5h_22" class="t s2_22">4-288 </span>
<span id="t5i_22" class="t s2_22">Figure 4-11. </span><span id="t5j_22" class="t s2_22">PMADDWD Execution Model Using 64-bit Operands</span><span id="t5k_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5l_22" class="t s2_22">4-309 </span>
<span id="t5m_22" class="t s2_22">Figure 4-12. </span><span id="t5n_22" class="t s2_22">PMULHUW and PMULHW Instruction Operation Using 64-bit Operands </span><span id="t5o_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5p_22" class="t s2_22">4-374 </span>
<span id="t5q_22" class="t s2_22">Figure 4-13. </span><span id="t5r_22" class="t s2_22">PMULLU Instruction Operation Using 64-bit Operands </span><span id="t5s_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5t_22" class="t s2_22">4-386 </span>
<span id="t5u_22" class="t s2_22">Figure 4-14. </span><span id="t5v_22" class="t s2_22">PSADBW Instruction Operation Using 64-bit Operands </span><span id="t5w_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5x_22" class="t s2_22">4-413 </span>
<span id="t5y_22" class="t s2_22">Figure 4-15. </span><span id="t5z_22" class="t s2_22">PSHUFB with 64-Bit Operands </span><span id="t60_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t61_22" class="t s2_22">4-418 </span>
<span id="t62_22" class="t s2_22">Figure 4-16. </span><span id="t63_22" class="t s2_22">256-bit VPSHUFD Instruction Operation </span><span id="t64_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t65_22" class="t s2_22">4-421 </span>
<span id="t66_22" class="t s2_22">Figure 4-17. </span><span id="t67_22" class="t s2_22">PSLLW, PSLLD, and PSLLQ Instruction Operation Using 64-bit Operand </span><span id="t68_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t69_22" class="t s2_22">4-439 </span>
<span id="t6a_22" class="t s2_22">Figure 4-18. </span><span id="t6b_22" class="t s2_22">PSRAW and PSRAD Instruction Operation Using a 64-bit Operand </span><span id="t6c_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6d_22" class="t s2_22">4-451 </span>
<span id="t6e_22" class="t s2_22">Figure 4-19. </span><span id="t6f_22" class="t s2_22">PSRLW, PSRLD, and PSRLQ Instruction Operation Using 64-bit Operand </span><span id="t6g_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6h_22" class="t s2_22">4-463 </span>
<span id="t6i_22" class="t s2_22">Figure 4-20. </span><span id="t6j_22" class="t s2_22">PUNPCKHBW Instruction Operation Using 64-bit Operands</span><span id="t6k_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6l_22" class="t s2_22">4-498 </span>
<span id="t6m_22" class="t s2_22">Figure 4-21. </span><span id="t6n_22" class="t s2_22">256-bit VPUNPCKHDQ Instruction Operation </span><span id="t6o_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6p_22" class="t s2_22">4-498 </span>
<span id="t6q_22" class="t s2_22">Figure 4-22. </span><span id="t6r_22" class="t s2_22">PUNPCKLBW Instruction Operation Using 64-bit Operands </span><span id="t6s_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6t_22" class="t s2_22">4-508 </span>
<span id="t6u_22" class="t s2_22">Figure 4-23. </span><span id="t6v_22" class="t s2_22">256-bit VPUNPCKLDQ Instruction Operation </span><span id="t6w_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6x_22" class="t s2_22">4-508 </span>
<span id="t6y_22" class="t s2_22">Figure 4-24. </span><span id="t6z_22" class="t s2_22">Bit Control Fields of Immediate Byte for ROUNDxx Instruction </span><span id="t70_22" class="t s2_22">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t71_22" class="t s2_22">4-573 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
