
DOAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e7a0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  0800e930  0800e930  0000f930  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ed3c  0800ed3c  000102ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ed3c  0800ed3c  0000fd3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ed44  0800ed44  000102ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ed44  0800ed44  0000fd44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ed48  0800ed48  0000fd48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002ec  20000000  0800ed4c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000102ec  2**0
                  CONTENTS
 10 .bss          00001f8c  200002ec  200002ec  000102ec  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002278  20002278  000102ec  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000102ec  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b0b8  00000000  00000000  0001031c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d5d  00000000  00000000  0002b3d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001768  00000000  00000000  0002f138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000122f  00000000  00000000  000308a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000067ac  00000000  00000000  00031acf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e114  00000000  00000000  0003827b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d47a2  00000000  00000000  0005638f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012ab31  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007400  00000000  00000000  0012ab74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006e  00000000  00000000  00131f74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002ec 	.word	0x200002ec
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e918 	.word	0x0800e918

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002f0 	.word	0x200002f0
 80001cc:	0800e918 	.word	0x0800e918

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <Motor_Control>:

/* ===============================================================
 * HÀM ĐIỀU KHIỂN MOTOR
 * =============================================================== */
void Motor_Control(float pwm_input)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	ed87 0a01 	vstr	s0, [r7, #4]
    if (pwm_input > 4199.0f) pwm_input = 4199.0f;
 8000ede:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ee2:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8000fbc <Motor_Control+0xe8>
 8000ee6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000eea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eee:	dd02      	ble.n	8000ef6 <Motor_Control+0x22>
 8000ef0:	4b33      	ldr	r3, [pc, #204]	@ (8000fc0 <Motor_Control+0xec>)
 8000ef2:	607b      	str	r3, [r7, #4]
 8000ef4:	e00a      	b.n	8000f0c <Motor_Control+0x38>
    else if (pwm_input < -4199.0f) pwm_input = -4199.0f;
 8000ef6:	edd7 7a01 	vldr	s15, [r7, #4]
 8000efa:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8000fc4 <Motor_Control+0xf0>
 8000efe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f06:	d501      	bpl.n	8000f0c <Motor_Control+0x38>
 8000f08:	4b2f      	ldr	r3, [pc, #188]	@ (8000fc8 <Motor_Control+0xf4>)
 8000f0a:	607b      	str	r3, [r7, #4]

    int pwm_val = (int)fabs(pwm_input);
 8000f0c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f10:	eef0 7ae7 	vabs.f32	s15, s15
 8000f14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f18:	ee17 3a90 	vmov	r3, s15
 8000f1c:	60fb      	str	r3, [r7, #12]

    if (pwm_input > 0) // Forward
 8000f1e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f22:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f2a:	dd18      	ble.n	8000f5e <Motor_Control+0x8a>
    {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, 1);
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f32:	4826      	ldr	r0, [pc, #152]	@ (8000fcc <Motor_Control+0xf8>)
 8000f34:	f001 fe12 	bl	8002b5c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);
 8000f38:	2200      	movs	r2, #0
 8000f3a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f3e:	4823      	ldr	r0, [pc, #140]	@ (8000fcc <Motor_Control+0xf8>)
 8000f40:	f001 fe0c 	bl	8002b5c <HAL_GPIO_WritePin>

        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);
 8000f44:	2201      	movs	r2, #1
 8000f46:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f4a:	4820      	ldr	r0, [pc, #128]	@ (8000fcc <Motor_Control+0xf8>)
 8000f4c:	f001 fe06 	bl	8002b5c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);
 8000f50:	2200      	movs	r2, #0
 8000f52:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f56:	481e      	ldr	r0, [pc, #120]	@ (8000fd0 <Motor_Control+0xfc>)
 8000f58:	f001 fe00 	bl	8002b5c <HAL_GPIO_WritePin>
 8000f5c:	e021      	b.n	8000fa2 <Motor_Control+0xce>
    }
    else if (pwm_input < 0) // Backward
 8000f5e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f62:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f6a:	d518      	bpl.n	8000f9e <Motor_Control+0xca>
    {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, 0); //AIN2
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f72:	4816      	ldr	r0, [pc, #88]	@ (8000fcc <Motor_Control+0xf8>)
 8000f74:	f001 fdf2 	bl	8002b5c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1); //AIN1
 8000f78:	2201      	movs	r2, #1
 8000f7a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f7e:	4813      	ldr	r0, [pc, #76]	@ (8000fcc <Motor_Control+0xf8>)
 8000f80:	f001 fdec 	bl	8002b5c <HAL_GPIO_WritePin>

        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0); //BIN1
 8000f84:	2200      	movs	r2, #0
 8000f86:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f8a:	4810      	ldr	r0, [pc, #64]	@ (8000fcc <Motor_Control+0xf8>)
 8000f8c:	f001 fde6 	bl	8002b5c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1); //BIN2
 8000f90:	2201      	movs	r2, #1
 8000f92:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f96:	480e      	ldr	r0, [pc, #56]	@ (8000fd0 <Motor_Control+0xfc>)
 8000f98:	f001 fde0 	bl	8002b5c <HAL_GPIO_WritePin>
 8000f9c:	e001      	b.n	8000fa2 <Motor_Control+0xce>
    }
    else // Stop
    {
        pwm_val = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	60fb      	str	r3, [r7, #12]
    }

    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, pwm_val);
 8000fa2:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd4 <Motor_Control+0x100>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	68fa      	ldr	r2, [r7, #12]
 8000fa8:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, pwm_val);
 8000faa:	4b0a      	ldr	r3, [pc, #40]	@ (8000fd4 <Motor_Control+0x100>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	68fa      	ldr	r2, [r7, #12]
 8000fb0:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8000fb2:	bf00      	nop
 8000fb4:	3710      	adds	r7, #16
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	45833800 	.word	0x45833800
 8000fc0:	45833800 	.word	0x45833800
 8000fc4:	c5833800 	.word	0xc5833800
 8000fc8:	c5833800 	.word	0xc5833800
 8000fcc:	40020000 	.word	0x40020000
 8000fd0:	40020800 	.word	0x40020800
 8000fd4:	200003a4 	.word	0x200003a4

08000fd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fdc:	f001 f9e8 	bl	80023b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fe0:	f000 f83c 	bl	800105c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fe4:	f000 fa76 	bl	80014d4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000fe8:	f000 f8a2 	bl	8001130 <MX_I2C1_Init>
  MX_TIM2_Init();
 8000fec:	f000 f926 	bl	800123c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000ff0:	f000 f9a4 	bl	800133c <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 8000ff4:	f00a f97a 	bl	800b2ec <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 8000ff8:	f000 f8c8 	bl	800118c <MX_TIM1_Init>
  MX_TIM4_Init();
 8000ffc:	f000 f9ec 	bl	80013d8 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8001000:	f000 fa3e 	bl	8001480 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001004:	2200      	movs	r2, #0
 8001006:	2100      	movs	r1, #0
 8001008:	f04f 30ff 	mov.w	r0, #4294967295
 800100c:	f001 fb41 	bl	8002692 <HAL_NVIC_SetPriority>
  //HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);7-
  mpu6050_init();
 8001010:	f000 fd40 	bl	8001a94 <mpu6050_init>
  //MPU6050Init();

  // 3. Enable Motor Driver
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8001014:	2201      	movs	r2, #1
 8001016:	2108      	movs	r1, #8
 8001018:	480b      	ldr	r0, [pc, #44]	@ (8001048 <main+0x70>)
 800101a:	f001 fd9f 	bl	8002b5c <HAL_GPIO_WritePin>

  // 4. Start Timer
  HAL_TIM_Base_Start_IT(&htim3);
 800101e:	480b      	ldr	r0, [pc, #44]	@ (800104c <main+0x74>)
 8001020:	f004 fe26 	bl	8005c70 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001024:	2104      	movs	r1, #4
 8001026:	480a      	ldr	r0, [pc, #40]	@ (8001050 <main+0x78>)
 8001028:	f004 feec 	bl	8005e04 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800102c:	2108      	movs	r1, #8
 800102e:	4808      	ldr	r0, [pc, #32]	@ (8001050 <main+0x78>)
 8001030:	f004 fee8 	bl	8005e04 <HAL_TIM_PWM_Start>

  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001034:	213c      	movs	r1, #60	@ 0x3c
 8001036:	4807      	ldr	r0, [pc, #28]	@ (8001054 <main+0x7c>)
 8001038:	f005 f852 	bl	80060e0 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 800103c:	213c      	movs	r1, #60	@ 0x3c
 800103e:	4806      	ldr	r0, [pc, #24]	@ (8001058 <main+0x80>)
 8001040:	f005 f84e 	bl	80060e0 <HAL_TIM_Encoder_Start>
  //HAL_UART_Receive_IT(&huart2,&rxData,1);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001044:	bf00      	nop
 8001046:	e7fd      	b.n	8001044 <main+0x6c>
 8001048:	40020400 	.word	0x40020400
 800104c:	200003ec 	.word	0x200003ec
 8001050:	200003a4 	.word	0x200003a4
 8001054:	2000035c 	.word	0x2000035c
 8001058:	20000434 	.word	0x20000434

0800105c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b094      	sub	sp, #80	@ 0x50
 8001060:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001062:	f107 0320 	add.w	r3, r7, #32
 8001066:	2230      	movs	r2, #48	@ 0x30
 8001068:	2100      	movs	r1, #0
 800106a:	4618      	mov	r0, r3
 800106c:	f00b fb8d 	bl	800c78a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001070:	f107 030c 	add.w	r3, r7, #12
 8001074:	2200      	movs	r2, #0
 8001076:	601a      	str	r2, [r3, #0]
 8001078:	605a      	str	r2, [r3, #4]
 800107a:	609a      	str	r2, [r3, #8]
 800107c:	60da      	str	r2, [r3, #12]
 800107e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001080:	2300      	movs	r3, #0
 8001082:	60bb      	str	r3, [r7, #8]
 8001084:	4b28      	ldr	r3, [pc, #160]	@ (8001128 <SystemClock_Config+0xcc>)
 8001086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001088:	4a27      	ldr	r2, [pc, #156]	@ (8001128 <SystemClock_Config+0xcc>)
 800108a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800108e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001090:	4b25      	ldr	r3, [pc, #148]	@ (8001128 <SystemClock_Config+0xcc>)
 8001092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001094:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001098:	60bb      	str	r3, [r7, #8]
 800109a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800109c:	2300      	movs	r3, #0
 800109e:	607b      	str	r3, [r7, #4]
 80010a0:	4b22      	ldr	r3, [pc, #136]	@ (800112c <SystemClock_Config+0xd0>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a21      	ldr	r2, [pc, #132]	@ (800112c <SystemClock_Config+0xd0>)
 80010a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010aa:	6013      	str	r3, [r2, #0]
 80010ac:	4b1f      	ldr	r3, [pc, #124]	@ (800112c <SystemClock_Config+0xd0>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010b4:	607b      	str	r3, [r7, #4]
 80010b6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010b8:	2301      	movs	r3, #1
 80010ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010c0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010c2:	2302      	movs	r3, #2
 80010c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010c6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80010ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80010cc:	2308      	movs	r3, #8
 80010ce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80010d0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80010d4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010d6:	2302      	movs	r3, #2
 80010d8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80010da:	2307      	movs	r3, #7
 80010dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010de:	f107 0320 	add.w	r3, r7, #32
 80010e2:	4618      	mov	r0, r3
 80010e4:	f004 f91c 	bl	8005320 <HAL_RCC_OscConfig>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d001      	beq.n	80010f2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80010ee:	f000 fccb 	bl	8001a88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010f2:	230f      	movs	r3, #15
 80010f4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010f6:	2302      	movs	r3, #2
 80010f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010fa:	2300      	movs	r3, #0
 80010fc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80010fe:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001102:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001104:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001108:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800110a:	f107 030c 	add.w	r3, r7, #12
 800110e:	2105      	movs	r1, #5
 8001110:	4618      	mov	r0, r3
 8001112:	f004 fb7d 	bl	8005810 <HAL_RCC_ClockConfig>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800111c:	f000 fcb4 	bl	8001a88 <Error_Handler>
  }
}
 8001120:	bf00      	nop
 8001122:	3750      	adds	r7, #80	@ 0x50
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	40023800 	.word	0x40023800
 800112c:	40007000 	.word	0x40007000

08001130 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001134:	4b12      	ldr	r3, [pc, #72]	@ (8001180 <MX_I2C1_Init+0x50>)
 8001136:	4a13      	ldr	r2, [pc, #76]	@ (8001184 <MX_I2C1_Init+0x54>)
 8001138:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800113a:	4b11      	ldr	r3, [pc, #68]	@ (8001180 <MX_I2C1_Init+0x50>)
 800113c:	4a12      	ldr	r2, [pc, #72]	@ (8001188 <MX_I2C1_Init+0x58>)
 800113e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001140:	4b0f      	ldr	r3, [pc, #60]	@ (8001180 <MX_I2C1_Init+0x50>)
 8001142:	2200      	movs	r2, #0
 8001144:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001146:	4b0e      	ldr	r3, [pc, #56]	@ (8001180 <MX_I2C1_Init+0x50>)
 8001148:	2200      	movs	r2, #0
 800114a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800114c:	4b0c      	ldr	r3, [pc, #48]	@ (8001180 <MX_I2C1_Init+0x50>)
 800114e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001152:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001154:	4b0a      	ldr	r3, [pc, #40]	@ (8001180 <MX_I2C1_Init+0x50>)
 8001156:	2200      	movs	r2, #0
 8001158:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800115a:	4b09      	ldr	r3, [pc, #36]	@ (8001180 <MX_I2C1_Init+0x50>)
 800115c:	2200      	movs	r2, #0
 800115e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001160:	4b07      	ldr	r3, [pc, #28]	@ (8001180 <MX_I2C1_Init+0x50>)
 8001162:	2200      	movs	r2, #0
 8001164:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001166:	4b06      	ldr	r3, [pc, #24]	@ (8001180 <MX_I2C1_Init+0x50>)
 8001168:	2200      	movs	r2, #0
 800116a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800116c:	4804      	ldr	r0, [pc, #16]	@ (8001180 <MX_I2C1_Init+0x50>)
 800116e:	f001 fd33 	bl	8002bd8 <HAL_I2C_Init>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001178:	f000 fc86 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800117c:	bf00      	nop
 800117e:	bd80      	pop	{r7, pc}
 8001180:	20000308 	.word	0x20000308
 8001184:	40005400 	.word	0x40005400
 8001188:	00061a80 	.word	0x00061a80

0800118c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b08c      	sub	sp, #48	@ 0x30
 8001190:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001192:	f107 030c 	add.w	r3, r7, #12
 8001196:	2224      	movs	r2, #36	@ 0x24
 8001198:	2100      	movs	r1, #0
 800119a:	4618      	mov	r0, r3
 800119c:	f00b faf5 	bl	800c78a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011a0:	1d3b      	adds	r3, r7, #4
 80011a2:	2200      	movs	r2, #0
 80011a4:	601a      	str	r2, [r3, #0]
 80011a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80011a8:	4b22      	ldr	r3, [pc, #136]	@ (8001234 <MX_TIM1_Init+0xa8>)
 80011aa:	4a23      	ldr	r2, [pc, #140]	@ (8001238 <MX_TIM1_Init+0xac>)
 80011ac:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80011ae:	4b21      	ldr	r3, [pc, #132]	@ (8001234 <MX_TIM1_Init+0xa8>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001234 <MX_TIM1_Init+0xa8>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80011ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001234 <MX_TIM1_Init+0xa8>)
 80011bc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80011c0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001234 <MX_TIM1_Init+0xa8>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80011c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001234 <MX_TIM1_Init+0xa8>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011ce:	4b19      	ldr	r3, [pc, #100]	@ (8001234 <MX_TIM1_Init+0xa8>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80011d4:	2303      	movs	r3, #3
 80011d6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 80011d8:	2302      	movs	r3, #2
 80011da:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80011dc:	2301      	movs	r3, #1
 80011de:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80011e0:	2300      	movs	r3, #0
 80011e2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80011e4:	2300      	movs	r3, #0
 80011e6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 80011e8:	2302      	movs	r3, #2
 80011ea:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80011ec:	2301      	movs	r3, #1
 80011ee:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80011f0:	2300      	movs	r3, #0
 80011f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80011f4:	2300      	movs	r3, #0
 80011f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80011f8:	f107 030c 	add.w	r3, r7, #12
 80011fc:	4619      	mov	r1, r3
 80011fe:	480d      	ldr	r0, [pc, #52]	@ (8001234 <MX_TIM1_Init+0xa8>)
 8001200:	f004 fec8 	bl	8005f94 <HAL_TIM_Encoder_Init>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800120a:	f000 fc3d 	bl	8001a88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800120e:	2300      	movs	r3, #0
 8001210:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001212:	2300      	movs	r3, #0
 8001214:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001216:	1d3b      	adds	r3, r7, #4
 8001218:	4619      	mov	r1, r3
 800121a:	4806      	ldr	r0, [pc, #24]	@ (8001234 <MX_TIM1_Init+0xa8>)
 800121c:	f005 fda6 	bl	8006d6c <HAL_TIMEx_MasterConfigSynchronization>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001226:	f000 fc2f 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800122a:	bf00      	nop
 800122c:	3730      	adds	r7, #48	@ 0x30
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	2000035c 	.word	0x2000035c
 8001238:	40010000 	.word	0x40010000

0800123c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b08e      	sub	sp, #56	@ 0x38
 8001240:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001242:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001246:	2200      	movs	r2, #0
 8001248:	601a      	str	r2, [r3, #0]
 800124a:	605a      	str	r2, [r3, #4]
 800124c:	609a      	str	r2, [r3, #8]
 800124e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001250:	f107 0320 	add.w	r3, r7, #32
 8001254:	2200      	movs	r2, #0
 8001256:	601a      	str	r2, [r3, #0]
 8001258:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800125a:	1d3b      	adds	r3, r7, #4
 800125c:	2200      	movs	r2, #0
 800125e:	601a      	str	r2, [r3, #0]
 8001260:	605a      	str	r2, [r3, #4]
 8001262:	609a      	str	r2, [r3, #8]
 8001264:	60da      	str	r2, [r3, #12]
 8001266:	611a      	str	r2, [r3, #16]
 8001268:	615a      	str	r2, [r3, #20]
 800126a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800126c:	4b32      	ldr	r3, [pc, #200]	@ (8001338 <MX_TIM2_Init+0xfc>)
 800126e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001272:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001274:	4b30      	ldr	r3, [pc, #192]	@ (8001338 <MX_TIM2_Init+0xfc>)
 8001276:	2200      	movs	r2, #0
 8001278:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800127a:	4b2f      	ldr	r3, [pc, #188]	@ (8001338 <MX_TIM2_Init+0xfc>)
 800127c:	2200      	movs	r2, #0
 800127e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4199;
 8001280:	4b2d      	ldr	r3, [pc, #180]	@ (8001338 <MX_TIM2_Init+0xfc>)
 8001282:	f241 0267 	movw	r2, #4199	@ 0x1067
 8001286:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001288:	4b2b      	ldr	r3, [pc, #172]	@ (8001338 <MX_TIM2_Init+0xfc>)
 800128a:	2200      	movs	r2, #0
 800128c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800128e:	4b2a      	ldr	r3, [pc, #168]	@ (8001338 <MX_TIM2_Init+0xfc>)
 8001290:	2280      	movs	r2, #128	@ 0x80
 8001292:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001294:	4828      	ldr	r0, [pc, #160]	@ (8001338 <MX_TIM2_Init+0xfc>)
 8001296:	f004 fc9b 	bl	8005bd0 <HAL_TIM_Base_Init>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80012a0:	f000 fbf2 	bl	8001a88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012aa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012ae:	4619      	mov	r1, r3
 80012b0:	4821      	ldr	r0, [pc, #132]	@ (8001338 <MX_TIM2_Init+0xfc>)
 80012b2:	f005 f955 	bl	8006560 <HAL_TIM_ConfigClockSource>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80012bc:	f000 fbe4 	bl	8001a88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80012c0:	481d      	ldr	r0, [pc, #116]	@ (8001338 <MX_TIM2_Init+0xfc>)
 80012c2:	f004 fd45 	bl	8005d50 <HAL_TIM_PWM_Init>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80012cc:	f000 fbdc 	bl	8001a88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012d0:	2300      	movs	r3, #0
 80012d2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012d4:	2300      	movs	r3, #0
 80012d6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012d8:	f107 0320 	add.w	r3, r7, #32
 80012dc:	4619      	mov	r1, r3
 80012de:	4816      	ldr	r0, [pc, #88]	@ (8001338 <MX_TIM2_Init+0xfc>)
 80012e0:	f005 fd44 	bl	8006d6c <HAL_TIMEx_MasterConfigSynchronization>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80012ea:	f000 fbcd 	bl	8001a88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012ee:	2360      	movs	r3, #96	@ 0x60
 80012f0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80012f2:	2300      	movs	r3, #0
 80012f4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012f6:	2300      	movs	r3, #0
 80012f8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012fa:	2300      	movs	r3, #0
 80012fc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80012fe:	1d3b      	adds	r3, r7, #4
 8001300:	2204      	movs	r2, #4
 8001302:	4619      	mov	r1, r3
 8001304:	480c      	ldr	r0, [pc, #48]	@ (8001338 <MX_TIM2_Init+0xfc>)
 8001306:	f005 f869 	bl	80063dc <HAL_TIM_PWM_ConfigChannel>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001310:	f000 fbba 	bl	8001a88 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001314:	1d3b      	adds	r3, r7, #4
 8001316:	2208      	movs	r2, #8
 8001318:	4619      	mov	r1, r3
 800131a:	4807      	ldr	r0, [pc, #28]	@ (8001338 <MX_TIM2_Init+0xfc>)
 800131c:	f005 f85e 	bl	80063dc <HAL_TIM_PWM_ConfigChannel>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8001326:	f000 fbaf 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */


  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800132a:	4803      	ldr	r0, [pc, #12]	@ (8001338 <MX_TIM2_Init+0xfc>)
 800132c:	f000 fe3a 	bl	8001fa4 <HAL_TIM_MspPostInit>

}
 8001330:	bf00      	nop
 8001332:	3738      	adds	r7, #56	@ 0x38
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	200003a4 	.word	0x200003a4

0800133c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b086      	sub	sp, #24
 8001340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001342:	f107 0308 	add.w	r3, r7, #8
 8001346:	2200      	movs	r2, #0
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	605a      	str	r2, [r3, #4]
 800134c:	609a      	str	r2, [r3, #8]
 800134e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001350:	463b      	mov	r3, r7
 8001352:	2200      	movs	r2, #0
 8001354:	601a      	str	r2, [r3, #0]
 8001356:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001358:	4b1d      	ldr	r3, [pc, #116]	@ (80013d0 <MX_TIM3_Init+0x94>)
 800135a:	4a1e      	ldr	r2, [pc, #120]	@ (80013d4 <MX_TIM3_Init+0x98>)
 800135c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8399;
 800135e:	4b1c      	ldr	r3, [pc, #112]	@ (80013d0 <MX_TIM3_Init+0x94>)
 8001360:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001364:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001366:	4b1a      	ldr	r3, [pc, #104]	@ (80013d0 <MX_TIM3_Init+0x94>)
 8001368:	2200      	movs	r2, #0
 800136a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 800136c:	4b18      	ldr	r3, [pc, #96]	@ (80013d0 <MX_TIM3_Init+0x94>)
 800136e:	2263      	movs	r2, #99	@ 0x63
 8001370:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001372:	4b17      	ldr	r3, [pc, #92]	@ (80013d0 <MX_TIM3_Init+0x94>)
 8001374:	2200      	movs	r2, #0
 8001376:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001378:	4b15      	ldr	r3, [pc, #84]	@ (80013d0 <MX_TIM3_Init+0x94>)
 800137a:	2280      	movs	r2, #128	@ 0x80
 800137c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800137e:	4814      	ldr	r0, [pc, #80]	@ (80013d0 <MX_TIM3_Init+0x94>)
 8001380:	f004 fc26 	bl	8005bd0 <HAL_TIM_Base_Init>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800138a:	f000 fb7d 	bl	8001a88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800138e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001392:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001394:	f107 0308 	add.w	r3, r7, #8
 8001398:	4619      	mov	r1, r3
 800139a:	480d      	ldr	r0, [pc, #52]	@ (80013d0 <MX_TIM3_Init+0x94>)
 800139c:	f005 f8e0 	bl	8006560 <HAL_TIM_ConfigClockSource>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80013a6:	f000 fb6f 	bl	8001a88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013aa:	2300      	movs	r3, #0
 80013ac:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013ae:	2300      	movs	r3, #0
 80013b0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80013b2:	463b      	mov	r3, r7
 80013b4:	4619      	mov	r1, r3
 80013b6:	4806      	ldr	r0, [pc, #24]	@ (80013d0 <MX_TIM3_Init+0x94>)
 80013b8:	f005 fcd8 	bl	8006d6c <HAL_TIMEx_MasterConfigSynchronization>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80013c2:	f000 fb61 	bl	8001a88 <Error_Handler>
  //HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
  //HAL_NVIC_EnableIRQ(TIM3_IRQn);

  /* USER CODE END TIM3_Init 2 */

}
 80013c6:	bf00      	nop
 80013c8:	3718      	adds	r7, #24
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	200003ec 	.word	0x200003ec
 80013d4:	40000400 	.word	0x40000400

080013d8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b08c      	sub	sp, #48	@ 0x30
 80013dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80013de:	f107 030c 	add.w	r3, r7, #12
 80013e2:	2224      	movs	r2, #36	@ 0x24
 80013e4:	2100      	movs	r1, #0
 80013e6:	4618      	mov	r0, r3
 80013e8:	f00b f9cf 	bl	800c78a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013ec:	1d3b      	adds	r3, r7, #4
 80013ee:	2200      	movs	r2, #0
 80013f0:	601a      	str	r2, [r3, #0]
 80013f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80013f4:	4b20      	ldr	r3, [pc, #128]	@ (8001478 <MX_TIM4_Init+0xa0>)
 80013f6:	4a21      	ldr	r2, [pc, #132]	@ (800147c <MX_TIM4_Init+0xa4>)
 80013f8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80013fa:	4b1f      	ldr	r3, [pc, #124]	@ (8001478 <MX_TIM4_Init+0xa0>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001400:	4b1d      	ldr	r3, [pc, #116]	@ (8001478 <MX_TIM4_Init+0xa0>)
 8001402:	2200      	movs	r2, #0
 8001404:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001406:	4b1c      	ldr	r3, [pc, #112]	@ (8001478 <MX_TIM4_Init+0xa0>)
 8001408:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800140c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800140e:	4b1a      	ldr	r3, [pc, #104]	@ (8001478 <MX_TIM4_Init+0xa0>)
 8001410:	2200      	movs	r2, #0
 8001412:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001414:	4b18      	ldr	r3, [pc, #96]	@ (8001478 <MX_TIM4_Init+0xa0>)
 8001416:	2200      	movs	r2, #0
 8001418:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800141a:	2303      	movs	r3, #3
 800141c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 800141e:	2302      	movs	r3, #2
 8001420:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001422:	2301      	movs	r3, #1
 8001424:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001426:	2300      	movs	r3, #0
 8001428:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800142a:	2300      	movs	r3, #0
 800142c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 800142e:	2302      	movs	r3, #2
 8001430:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001432:	2301      	movs	r3, #1
 8001434:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001436:	2300      	movs	r3, #0
 8001438:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800143a:	2300      	movs	r3, #0
 800143c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800143e:	f107 030c 	add.w	r3, r7, #12
 8001442:	4619      	mov	r1, r3
 8001444:	480c      	ldr	r0, [pc, #48]	@ (8001478 <MX_TIM4_Init+0xa0>)
 8001446:	f004 fda5 	bl	8005f94 <HAL_TIM_Encoder_Init>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001450:	f000 fb1a 	bl	8001a88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001454:	2300      	movs	r3, #0
 8001456:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001458:	2300      	movs	r3, #0
 800145a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800145c:	1d3b      	adds	r3, r7, #4
 800145e:	4619      	mov	r1, r3
 8001460:	4805      	ldr	r0, [pc, #20]	@ (8001478 <MX_TIM4_Init+0xa0>)
 8001462:	f005 fc83 	bl	8006d6c <HAL_TIMEx_MasterConfigSynchronization>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800146c:	f000 fb0c 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001470:	bf00      	nop
 8001472:	3730      	adds	r7, #48	@ 0x30
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	20000434 	.word	0x20000434
 800147c:	40000800 	.word	0x40000800

08001480 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001484:	4b11      	ldr	r3, [pc, #68]	@ (80014cc <MX_USART2_UART_Init+0x4c>)
 8001486:	4a12      	ldr	r2, [pc, #72]	@ (80014d0 <MX_USART2_UART_Init+0x50>)
 8001488:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800148a:	4b10      	ldr	r3, [pc, #64]	@ (80014cc <MX_USART2_UART_Init+0x4c>)
 800148c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001490:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001492:	4b0e      	ldr	r3, [pc, #56]	@ (80014cc <MX_USART2_UART_Init+0x4c>)
 8001494:	2200      	movs	r2, #0
 8001496:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001498:	4b0c      	ldr	r3, [pc, #48]	@ (80014cc <MX_USART2_UART_Init+0x4c>)
 800149a:	2200      	movs	r2, #0
 800149c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800149e:	4b0b      	ldr	r3, [pc, #44]	@ (80014cc <MX_USART2_UART_Init+0x4c>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014a4:	4b09      	ldr	r3, [pc, #36]	@ (80014cc <MX_USART2_UART_Init+0x4c>)
 80014a6:	220c      	movs	r2, #12
 80014a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014aa:	4b08      	ldr	r3, [pc, #32]	@ (80014cc <MX_USART2_UART_Init+0x4c>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014b0:	4b06      	ldr	r3, [pc, #24]	@ (80014cc <MX_USART2_UART_Init+0x4c>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014b6:	4805      	ldr	r0, [pc, #20]	@ (80014cc <MX_USART2_UART_Init+0x4c>)
 80014b8:	f005 fce8 	bl	8006e8c <HAL_UART_Init>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014c2:	f000 fae1 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014c6:	bf00      	nop
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	2000047c 	.word	0x2000047c
 80014d0:	40004400 	.word	0x40004400

080014d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b08c      	sub	sp, #48	@ 0x30
 80014d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014da:	f107 031c 	add.w	r3, r7, #28
 80014de:	2200      	movs	r2, #0
 80014e0:	601a      	str	r2, [r3, #0]
 80014e2:	605a      	str	r2, [r3, #4]
 80014e4:	609a      	str	r2, [r3, #8]
 80014e6:	60da      	str	r2, [r3, #12]
 80014e8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014ea:	2300      	movs	r3, #0
 80014ec:	61bb      	str	r3, [r7, #24]
 80014ee:	4b49      	ldr	r3, [pc, #292]	@ (8001614 <MX_GPIO_Init+0x140>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f2:	4a48      	ldr	r2, [pc, #288]	@ (8001614 <MX_GPIO_Init+0x140>)
 80014f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014fa:	4b46      	ldr	r3, [pc, #280]	@ (8001614 <MX_GPIO_Init+0x140>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001502:	61bb      	str	r3, [r7, #24]
 8001504:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	617b      	str	r3, [r7, #20]
 800150a:	4b42      	ldr	r3, [pc, #264]	@ (8001614 <MX_GPIO_Init+0x140>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150e:	4a41      	ldr	r2, [pc, #260]	@ (8001614 <MX_GPIO_Init+0x140>)
 8001510:	f043 0301 	orr.w	r3, r3, #1
 8001514:	6313      	str	r3, [r2, #48]	@ 0x30
 8001516:	4b3f      	ldr	r3, [pc, #252]	@ (8001614 <MX_GPIO_Init+0x140>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151a:	f003 0301 	and.w	r3, r3, #1
 800151e:	617b      	str	r3, [r7, #20]
 8001520:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001522:	2300      	movs	r3, #0
 8001524:	613b      	str	r3, [r7, #16]
 8001526:	4b3b      	ldr	r3, [pc, #236]	@ (8001614 <MX_GPIO_Init+0x140>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800152a:	4a3a      	ldr	r2, [pc, #232]	@ (8001614 <MX_GPIO_Init+0x140>)
 800152c:	f043 0310 	orr.w	r3, r3, #16
 8001530:	6313      	str	r3, [r2, #48]	@ 0x30
 8001532:	4b38      	ldr	r3, [pc, #224]	@ (8001614 <MX_GPIO_Init+0x140>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001536:	f003 0310 	and.w	r3, r3, #16
 800153a:	613b      	str	r3, [r7, #16]
 800153c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800153e:	2300      	movs	r3, #0
 8001540:	60fb      	str	r3, [r7, #12]
 8001542:	4b34      	ldr	r3, [pc, #208]	@ (8001614 <MX_GPIO_Init+0x140>)
 8001544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001546:	4a33      	ldr	r2, [pc, #204]	@ (8001614 <MX_GPIO_Init+0x140>)
 8001548:	f043 0308 	orr.w	r3, r3, #8
 800154c:	6313      	str	r3, [r2, #48]	@ 0x30
 800154e:	4b31      	ldr	r3, [pc, #196]	@ (8001614 <MX_GPIO_Init+0x140>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001552:	f003 0308 	and.w	r3, r3, #8
 8001556:	60fb      	str	r3, [r7, #12]
 8001558:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800155a:	2300      	movs	r3, #0
 800155c:	60bb      	str	r3, [r7, #8]
 800155e:	4b2d      	ldr	r3, [pc, #180]	@ (8001614 <MX_GPIO_Init+0x140>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001562:	4a2c      	ldr	r2, [pc, #176]	@ (8001614 <MX_GPIO_Init+0x140>)
 8001564:	f043 0304 	orr.w	r3, r3, #4
 8001568:	6313      	str	r3, [r2, #48]	@ 0x30
 800156a:	4b2a      	ldr	r3, [pc, #168]	@ (8001614 <MX_GPIO_Init+0x140>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156e:	f003 0304 	and.w	r3, r3, #4
 8001572:	60bb      	str	r3, [r7, #8]
 8001574:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	607b      	str	r3, [r7, #4]
 800157a:	4b26      	ldr	r3, [pc, #152]	@ (8001614 <MX_GPIO_Init+0x140>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157e:	4a25      	ldr	r2, [pc, #148]	@ (8001614 <MX_GPIO_Init+0x140>)
 8001580:	f043 0302 	orr.w	r3, r3, #2
 8001584:	6313      	str	r3, [r2, #48]	@ 0x30
 8001586:	4b23      	ldr	r3, [pc, #140]	@ (8001614 <MX_GPIO_Init+0x140>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158a:	f003 0302 	and.w	r3, r3, #2
 800158e:	607b      	str	r3, [r7, #4]
 8001590:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8001592:	2200      	movs	r2, #0
 8001594:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001598:	481f      	ldr	r0, [pc, #124]	@ (8001618 <MX_GPIO_Init+0x144>)
 800159a:	f001 fadf 	bl	8002b5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 800159e:	2200      	movs	r2, #0
 80015a0:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80015a4:	481d      	ldr	r0, [pc, #116]	@ (800161c <MX_GPIO_Init+0x148>)
 80015a6:	f001 fad9 	bl	8002b5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80015aa:	2200      	movs	r2, #0
 80015ac:	2108      	movs	r1, #8
 80015ae:	481c      	ldr	r0, [pc, #112]	@ (8001620 <MX_GPIO_Init+0x14c>)
 80015b0:	f001 fad4 	bl	8002b5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80015b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80015b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ba:	2301      	movs	r3, #1
 80015bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015be:	2300      	movs	r3, #0
 80015c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c2:	2300      	movs	r3, #0
 80015c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015c6:	f107 031c 	add.w	r3, r7, #28
 80015ca:	4619      	mov	r1, r3
 80015cc:	4812      	ldr	r0, [pc, #72]	@ (8001618 <MX_GPIO_Init+0x144>)
 80015ce:	f001 f929 	bl	8002824 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80015d2:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80015d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d8:	2301      	movs	r3, #1
 80015da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015dc:	2300      	movs	r3, #0
 80015de:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e0:	2300      	movs	r3, #0
 80015e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e4:	f107 031c 	add.w	r3, r7, #28
 80015e8:	4619      	mov	r1, r3
 80015ea:	480c      	ldr	r0, [pc, #48]	@ (800161c <MX_GPIO_Init+0x148>)
 80015ec:	f001 f91a 	bl	8002824 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80015f0:	2308      	movs	r3, #8
 80015f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f4:	2301      	movs	r3, #1
 80015f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f8:	2300      	movs	r3, #0
 80015fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015fc:	2300      	movs	r3, #0
 80015fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001600:	f107 031c 	add.w	r3, r7, #28
 8001604:	4619      	mov	r1, r3
 8001606:	4806      	ldr	r0, [pc, #24]	@ (8001620 <MX_GPIO_Init+0x14c>)
 8001608:	f001 f90c 	bl	8002824 <HAL_GPIO_Init>

  //HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
  //HAL_NVIC_EnableIRQ(EXTI1_IRQn);

  /* USER CODE END MX_GPIO_Init_2 */
}
 800160c:	bf00      	nop
 800160e:	3730      	adds	r7, #48	@ 0x30
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	40023800 	.word	0x40023800
 8001618:	40020800 	.word	0x40020800
 800161c:	40020000 	.word	0x40020000
 8001620:	40020400 	.word	0x40020400

08001624 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
/* USER CODE BEGIN 4 */
/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b088      	sub	sp, #32
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a9a      	ldr	r2, [pc, #616]	@ (800189c <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001632:	4293      	cmp	r3, r2
 8001634:	f040 81ff 	bne.w	8001a36 <HAL_TIM_PeriodElapsedCallback+0x412>
    {
        mpu6050_read_all(&accel, &gyro);
 8001638:	4999      	ldr	r1, [pc, #612]	@ (80018a0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 800163a:	489a      	ldr	r0, [pc, #616]	@ (80018a4 <HAL_TIM_PeriodElapsedCallback+0x280>)
 800163c:	f000 fa68 	bl	8001b10 <mpu6050_read_all>
        mpu6050_complementary_filter(&gyro, &accel, &angle, dt);
 8001640:	eddf 7a99 	vldr	s15, [pc, #612]	@ 80018a8 <HAL_TIM_PeriodElapsedCallback+0x284>
 8001644:	eeb0 0a67 	vmov.f32	s0, s15
 8001648:	4a98      	ldr	r2, [pc, #608]	@ (80018ac <HAL_TIM_PeriodElapsedCallback+0x288>)
 800164a:	4996      	ldr	r1, [pc, #600]	@ (80018a4 <HAL_TIM_PeriodElapsedCallback+0x280>)
 800164c:	4894      	ldr	r0, [pc, #592]	@ (80018a0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 800164e:	f000 fb45 	bl	8001cdc <mpu6050_complementary_filter>
        Angle_Pitch = angle.pitch;
 8001652:	4b96      	ldr	r3, [pc, #600]	@ (80018ac <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a96      	ldr	r2, [pc, #600]	@ (80018b0 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8001658:	6013      	str	r3, [r2, #0]

        enc1_new = (int16_t)__HAL_TIM_GET_COUNTER(&htim4);
 800165a:	4b96      	ldr	r3, [pc, #600]	@ (80018b4 <HAL_TIM_PeriodElapsedCallback+0x290>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001660:	b21a      	sxth	r2, r3
 8001662:	4b95      	ldr	r3, [pc, #596]	@ (80018b8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001664:	801a      	strh	r2, [r3, #0]
        enc2_new = (int16_t)__HAL_TIM_GET_COUNTER(&htim1);
 8001666:	4b95      	ldr	r3, [pc, #596]	@ (80018bc <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800166c:	b21a      	sxth	r2, r3
 800166e:	4b94      	ldr	r3, [pc, #592]	@ (80018c0 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8001670:	801a      	strh	r2, [r3, #0]
        int16_t delta1 = enc1_new - enc1_old;
 8001672:	4b91      	ldr	r3, [pc, #580]	@ (80018b8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001674:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001678:	b29a      	uxth	r2, r3
 800167a:	4b92      	ldr	r3, [pc, #584]	@ (80018c4 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 800167c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001680:	b29b      	uxth	r3, r3
 8001682:	1ad3      	subs	r3, r2, r3
 8001684:	b29b      	uxth	r3, r3
 8001686:	837b      	strh	r3, [r7, #26]
        int16_t delta2 = enc2_new - enc2_old;
 8001688:	4b8d      	ldr	r3, [pc, #564]	@ (80018c0 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 800168a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800168e:	b29a      	uxth	r2, r3
 8001690:	4b8d      	ldr	r3, [pc, #564]	@ (80018c8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001692:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001696:	b29b      	uxth	r3, r3
 8001698:	1ad3      	subs	r3, r2, r3
 800169a:	b29b      	uxth	r3, r3
 800169c:	833b      	strh	r3, [r7, #24]
        enc1_old = enc1_new;
 800169e:	4b86      	ldr	r3, [pc, #536]	@ (80018b8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 80016a0:	f9b3 2000 	ldrsh.w	r2, [r3]
 80016a4:	4b87      	ldr	r3, [pc, #540]	@ (80018c4 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 80016a6:	801a      	strh	r2, [r3, #0]
        enc2_old = enc2_new;
 80016a8:	4b85      	ldr	r3, [pc, #532]	@ (80018c0 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80016aa:	f9b3 2000 	ldrsh.w	r2, [r3]
 80016ae:	4b86      	ldr	r3, [pc, #536]	@ (80018c8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 80016b0:	801a      	strh	r2, [r3, #0]

        Encoder_Speed = ((float)delta1 + (float)delta2) / 2.0f / dt;
 80016b2:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80016b6:	ee07 3a90 	vmov	s15, r3
 80016ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016be:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80016c2:	ee07 3a90 	vmov	s15, r3
 80016c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016ce:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80016d2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80016d6:	eddf 6a74 	vldr	s13, [pc, #464]	@ 80018a8 <HAL_TIM_PeriodElapsedCallback+0x284>
 80016da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016de:	4b7b      	ldr	r3, [pc, #492]	@ (80018cc <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 80016e0:	edc3 7a00 	vstr	s15, [r3]
        cnt++;
 80016e4:	4b7a      	ldr	r3, [pc, #488]	@ (80018d0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	3301      	adds	r3, #1
 80016ea:	4a79      	ldr	r2, [pc, #484]	@ (80018d0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80016ec:	6013      	str	r3, [r2, #0]

        float Desired_Angle = Base_Angle;
 80016ee:	4b79      	ldr	r3, [pc, #484]	@ (80018d4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	61fb      	str	r3, [r7, #28]
        static float Smooth_Setpoint = 8.0f;

        if (cnt < 400)
 80016f4:	4b76      	ldr	r3, [pc, #472]	@ (80018d0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80016fc:	d20a      	bcs.n	8001714 <HAL_TIM_PeriodElapsedCallback+0xf0>
        {
            Desired_Angle = Base_Angle + Tilt_Step;
 80016fe:	4b75      	ldr	r3, [pc, #468]	@ (80018d4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001700:	ed93 7a00 	vldr	s14, [r3]
 8001704:	4b74      	ldr	r3, [pc, #464]	@ (80018d8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001706:	edd3 7a00 	vldr	s15, [r3]
 800170a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800170e:	edc7 7a07 	vstr	s15, [r7, #28]
 8001712:	e002      	b.n	800171a <HAL_TIM_PeriodElapsedCallback+0xf6>
        }
        else
        {
            Desired_Angle = Base_Angle;
 8001714:	4b6f      	ldr	r3, [pc, #444]	@ (80018d4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	61fb      	str	r3, [r7, #28]
        }

        if (Smooth_Setpoint < Desired_Angle)
 800171a:	4b70      	ldr	r3, [pc, #448]	@ (80018dc <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 800171c:	edd3 7a00 	vldr	s15, [r3]
 8001720:	ed97 7a07 	vldr	s14, [r7, #28]
 8001724:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800172c:	dd18      	ble.n	8001760 <HAL_TIM_PeriodElapsedCallback+0x13c>
        {
            Smooth_Setpoint += Ramp_Step;
 800172e:	4b6b      	ldr	r3, [pc, #428]	@ (80018dc <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001730:	ed93 7a00 	vldr	s14, [r3]
 8001734:	4b6a      	ldr	r3, [pc, #424]	@ (80018e0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001736:	edd3 7a00 	vldr	s15, [r3]
 800173a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800173e:	4b67      	ldr	r3, [pc, #412]	@ (80018dc <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001740:	edc3 7a00 	vstr	s15, [r3]
            if (Smooth_Setpoint > Desired_Angle) Smooth_Setpoint = Desired_Angle;
 8001744:	4b65      	ldr	r3, [pc, #404]	@ (80018dc <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001746:	edd3 7a00 	vldr	s15, [r3]
 800174a:	ed97 7a07 	vldr	s14, [r7, #28]
 800174e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001752:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001756:	d525      	bpl.n	80017a4 <HAL_TIM_PeriodElapsedCallback+0x180>
 8001758:	4a60      	ldr	r2, [pc, #384]	@ (80018dc <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	6013      	str	r3, [r2, #0]
 800175e:	e021      	b.n	80017a4 <HAL_TIM_PeriodElapsedCallback+0x180>
        }
        else if (Smooth_Setpoint > Desired_Angle)
 8001760:	4b5e      	ldr	r3, [pc, #376]	@ (80018dc <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001762:	edd3 7a00 	vldr	s15, [r3]
 8001766:	ed97 7a07 	vldr	s14, [r7, #28]
 800176a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800176e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001772:	d517      	bpl.n	80017a4 <HAL_TIM_PeriodElapsedCallback+0x180>
        {
            Smooth_Setpoint -= Ramp_Step;
 8001774:	4b59      	ldr	r3, [pc, #356]	@ (80018dc <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001776:	ed93 7a00 	vldr	s14, [r3]
 800177a:	4b59      	ldr	r3, [pc, #356]	@ (80018e0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800177c:	edd3 7a00 	vldr	s15, [r3]
 8001780:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001784:	4b55      	ldr	r3, [pc, #340]	@ (80018dc <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001786:	edc3 7a00 	vstr	s15, [r3]
            if (Smooth_Setpoint < Desired_Angle) Smooth_Setpoint = Desired_Angle;
 800178a:	4b54      	ldr	r3, [pc, #336]	@ (80018dc <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 800178c:	edd3 7a00 	vldr	s15, [r3]
 8001790:	ed97 7a07 	vldr	s14, [r7, #28]
 8001794:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001798:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800179c:	dd02      	ble.n	80017a4 <HAL_TIM_PeriodElapsedCallback+0x180>
 800179e:	4a4f      	ldr	r2, [pc, #316]	@ (80018dc <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80017a0:	69fb      	ldr	r3, [r7, #28]
 80017a2:	6013      	str	r3, [r2, #0]
        }
        Setpoint_Angle = Smooth_Setpoint;
 80017a4:	4b4d      	ldr	r3, [pc, #308]	@ (80018dc <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a4e      	ldr	r2, [pc, #312]	@ (80018e4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80017aa:	6013      	str	r3, [r2, #0]

        Error_Ang = Setpoint_Angle - Angle_Pitch;
 80017ac:	4b4d      	ldr	r3, [pc, #308]	@ (80018e4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80017ae:	ed93 7a00 	vldr	s14, [r3]
 80017b2:	4b3f      	ldr	r3, [pc, #252]	@ (80018b0 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80017b4:	edd3 7a00 	vldr	s15, [r3]
 80017b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017bc:	4b4a      	ldr	r3, [pc, #296]	@ (80018e8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 80017be:	edc3 7a00 	vstr	s15, [r3]
        float P_Ang = Kp_ang * Error_Ang;
 80017c2:	4b4a      	ldr	r3, [pc, #296]	@ (80018ec <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80017c4:	ed93 7a00 	vldr	s14, [r3]
 80017c8:	4b47      	ldr	r3, [pc, #284]	@ (80018e8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 80017ca:	edd3 7a00 	vldr	s15, [r3]
 80017ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017d2:	edc7 7a05 	vstr	s15, [r7, #20]

        I_Part_Ang += (Ki_ang * Error_Ang * dt);
 80017d6:	4b46      	ldr	r3, [pc, #280]	@ (80018f0 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80017d8:	ed93 7a00 	vldr	s14, [r3]
 80017dc:	4b42      	ldr	r3, [pc, #264]	@ (80018e8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 80017de:	edd3 7a00 	vldr	s15, [r3]
 80017e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017e6:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80018a8 <HAL_TIM_PeriodElapsedCallback+0x284>
 80017ea:	ee27 7a87 	vmul.f32	s14, s15, s14
 80017ee:	4b41      	ldr	r3, [pc, #260]	@ (80018f4 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 80017f0:	edd3 7a00 	vldr	s15, [r3]
 80017f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017f8:	4b3e      	ldr	r3, [pc, #248]	@ (80018f4 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 80017fa:	edc3 7a00 	vstr	s15, [r3]
        if (I_Part_Ang > 350) I_Part_Ang = 350;
 80017fe:	4b3d      	ldr	r3, [pc, #244]	@ (80018f4 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8001800:	edd3 7a00 	vldr	s15, [r3]
 8001804:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 80018f8 <HAL_TIM_PeriodElapsedCallback+0x2d4>
 8001808:	eef4 7ac7 	vcmpe.f32	s15, s14
 800180c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001810:	dd03      	ble.n	800181a <HAL_TIM_PeriodElapsedCallback+0x1f6>
 8001812:	4b38      	ldr	r3, [pc, #224]	@ (80018f4 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8001814:	4a39      	ldr	r2, [pc, #228]	@ (80018fc <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001816:	601a      	str	r2, [r3, #0]
 8001818:	e00c      	b.n	8001834 <HAL_TIM_PeriodElapsedCallback+0x210>
        else if (I_Part_Ang < -350) I_Part_Ang = -350;
 800181a:	4b36      	ldr	r3, [pc, #216]	@ (80018f4 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 800181c:	edd3 7a00 	vldr	s15, [r3]
 8001820:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8001900 <HAL_TIM_PeriodElapsedCallback+0x2dc>
 8001824:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001828:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800182c:	d502      	bpl.n	8001834 <HAL_TIM_PeriodElapsedCallback+0x210>
 800182e:	4b31      	ldr	r3, [pc, #196]	@ (80018f4 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8001830:	4a34      	ldr	r2, [pc, #208]	@ (8001904 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8001832:	601a      	str	r2, [r3, #0]

        float D_Ang = Kd_ang * (Error_Ang - Prev_Error_Ang) / dt;
 8001834:	4b2c      	ldr	r3, [pc, #176]	@ (80018e8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8001836:	ed93 7a00 	vldr	s14, [r3]
 800183a:	4b33      	ldr	r3, [pc, #204]	@ (8001908 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 800183c:	edd3 7a00 	vldr	s15, [r3]
 8001840:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001844:	4b31      	ldr	r3, [pc, #196]	@ (800190c <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8001846:	edd3 7a00 	vldr	s15, [r3]
 800184a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800184e:	eddf 6a16 	vldr	s13, [pc, #88]	@ 80018a8 <HAL_TIM_PeriodElapsedCallback+0x284>
 8001852:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001856:	edc7 7a04 	vstr	s15, [r7, #16]
        Prev_Error_Ang = Error_Ang;
 800185a:	4b23      	ldr	r3, [pc, #140]	@ (80018e8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a2a      	ldr	r2, [pc, #168]	@ (8001908 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8001860:	6013      	str	r3, [r2, #0]

        Target_Speed = P_Ang + I_Part_Ang + D_Ang;
 8001862:	4b24      	ldr	r3, [pc, #144]	@ (80018f4 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8001864:	ed93 7a00 	vldr	s14, [r3]
 8001868:	edd7 7a05 	vldr	s15, [r7, #20]
 800186c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001870:	edd7 7a04 	vldr	s15, [r7, #16]
 8001874:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001878:	4b25      	ldr	r3, [pc, #148]	@ (8001910 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 800187a:	edc3 7a00 	vstr	s15, [r3]

        // Giới hạn Target Speed
        if (Target_Speed > 7000) Target_Speed = 7000;
 800187e:	4b24      	ldr	r3, [pc, #144]	@ (8001910 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8001880:	edd3 7a00 	vldr	s15, [r3]
 8001884:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8001914 <HAL_TIM_PeriodElapsedCallback+0x2f0>
 8001888:	eef4 7ac7 	vcmpe.f32	s15, s14
 800188c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001890:	dd44      	ble.n	800191c <HAL_TIM_PeriodElapsedCallback+0x2f8>
 8001892:	4b1f      	ldr	r3, [pc, #124]	@ (8001910 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8001894:	4a20      	ldr	r2, [pc, #128]	@ (8001918 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	e04d      	b.n	8001936 <HAL_TIM_PeriodElapsedCallback+0x312>
 800189a:	bf00      	nop
 800189c:	40000400 	.word	0x40000400
 80018a0:	200004c4 	.word	0x200004c4
 80018a4:	200004e4 	.word	0x200004e4
 80018a8:	3c23d70a 	.word	0x3c23d70a
 80018ac:	20000504 	.word	0x20000504
 80018b0:	2000050c 	.word	0x2000050c
 80018b4:	20000434 	.word	0x20000434
 80018b8:	20000534 	.word	0x20000534
 80018bc:	2000035c 	.word	0x2000035c
 80018c0:	20000536 	.word	0x20000536
 80018c4:	20000538 	.word	0x20000538
 80018c8:	2000053a 	.word	0x2000053a
 80018cc:	20000524 	.word	0x20000524
 80018d0:	20000510 	.word	0x20000510
 80018d4:	20000018 	.word	0x20000018
 80018d8:	2000001c 	.word	0x2000001c
 80018dc:	20000024 	.word	0x20000024
 80018e0:	20000020 	.word	0x20000020
 80018e4:	20000014 	.word	0x20000014
 80018e8:	20000514 	.word	0x20000514
 80018ec:	20000000 	.word	0x20000000
 80018f0:	20000004 	.word	0x20000004
 80018f4:	2000051c 	.word	0x2000051c
 80018f8:	43af0000 	.word	0x43af0000
 80018fc:	43af0000 	.word	0x43af0000
 8001900:	c3af0000 	.word	0xc3af0000
 8001904:	c3af0000 	.word	0xc3af0000
 8001908:	20000518 	.word	0x20000518
 800190c:	20000008 	.word	0x20000008
 8001910:	20000520 	.word	0x20000520
 8001914:	45dac000 	.word	0x45dac000
 8001918:	45dac000 	.word	0x45dac000
        else if (Target_Speed < -7000) Target_Speed = -7000;
 800191c:	4b48      	ldr	r3, [pc, #288]	@ (8001a40 <HAL_TIM_PeriodElapsedCallback+0x41c>)
 800191e:	edd3 7a00 	vldr	s15, [r3]
 8001922:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8001a44 <HAL_TIM_PeriodElapsedCallback+0x420>
 8001926:	eef4 7ac7 	vcmpe.f32	s15, s14
 800192a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800192e:	d502      	bpl.n	8001936 <HAL_TIM_PeriodElapsedCallback+0x312>
 8001930:	4b43      	ldr	r3, [pc, #268]	@ (8001a40 <HAL_TIM_PeriodElapsedCallback+0x41c>)
 8001932:	4a45      	ldr	r2, [pc, #276]	@ (8001a48 <HAL_TIM_PeriodElapsedCallback+0x424>)
 8001934:	601a      	str	r2, [r3, #0]

        Kp_spd = 5.0f;
 8001936:	4b45      	ldr	r3, [pc, #276]	@ (8001a4c <HAL_TIM_PeriodElapsedCallback+0x428>)
 8001938:	4a45      	ldr	r2, [pc, #276]	@ (8001a50 <HAL_TIM_PeriodElapsedCallback+0x42c>)
 800193a:	601a      	str	r2, [r3, #0]
        Ki_spd = 0.005f;
 800193c:	4b45      	ldr	r3, [pc, #276]	@ (8001a54 <HAL_TIM_PeriodElapsedCallback+0x430>)
 800193e:	4a46      	ldr	r2, [pc, #280]	@ (8001a58 <HAL_TIM_PeriodElapsedCallback+0x434>)
 8001940:	601a      	str	r2, [r3, #0]

        Error_Spd = Target_Speed - Encoder_Speed;
 8001942:	4b3f      	ldr	r3, [pc, #252]	@ (8001a40 <HAL_TIM_PeriodElapsedCallback+0x41c>)
 8001944:	ed93 7a00 	vldr	s14, [r3]
 8001948:	4b44      	ldr	r3, [pc, #272]	@ (8001a5c <HAL_TIM_PeriodElapsedCallback+0x438>)
 800194a:	edd3 7a00 	vldr	s15, [r3]
 800194e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001952:	4b43      	ldr	r3, [pc, #268]	@ (8001a60 <HAL_TIM_PeriodElapsedCallback+0x43c>)
 8001954:	edc3 7a00 	vstr	s15, [r3]

        float P_Spd = Kp_spd * Error_Spd;
 8001958:	4b3c      	ldr	r3, [pc, #240]	@ (8001a4c <HAL_TIM_PeriodElapsedCallback+0x428>)
 800195a:	ed93 7a00 	vldr	s14, [r3]
 800195e:	4b40      	ldr	r3, [pc, #256]	@ (8001a60 <HAL_TIM_PeriodElapsedCallback+0x43c>)
 8001960:	edd3 7a00 	vldr	s15, [r3]
 8001964:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001968:	edc7 7a03 	vstr	s15, [r7, #12]

        I_Part_Spd += (Ki_spd * Error_Spd * dt);
 800196c:	4b39      	ldr	r3, [pc, #228]	@ (8001a54 <HAL_TIM_PeriodElapsedCallback+0x430>)
 800196e:	ed93 7a00 	vldr	s14, [r3]
 8001972:	4b3b      	ldr	r3, [pc, #236]	@ (8001a60 <HAL_TIM_PeriodElapsedCallback+0x43c>)
 8001974:	edd3 7a00 	vldr	s15, [r3]
 8001978:	ee67 7a27 	vmul.f32	s15, s14, s15
 800197c:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8001a64 <HAL_TIM_PeriodElapsedCallback+0x440>
 8001980:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001984:	4b38      	ldr	r3, [pc, #224]	@ (8001a68 <HAL_TIM_PeriodElapsedCallback+0x444>)
 8001986:	edd3 7a00 	vldr	s15, [r3]
 800198a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800198e:	4b36      	ldr	r3, [pc, #216]	@ (8001a68 <HAL_TIM_PeriodElapsedCallback+0x444>)
 8001990:	edc3 7a00 	vstr	s15, [r3]
        if (I_Part_Spd > 4000) I_Part_Spd = 4000;
 8001994:	4b34      	ldr	r3, [pc, #208]	@ (8001a68 <HAL_TIM_PeriodElapsedCallback+0x444>)
 8001996:	edd3 7a00 	vldr	s15, [r3]
 800199a:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8001a6c <HAL_TIM_PeriodElapsedCallback+0x448>
 800199e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019a6:	dd03      	ble.n	80019b0 <HAL_TIM_PeriodElapsedCallback+0x38c>
 80019a8:	4b2f      	ldr	r3, [pc, #188]	@ (8001a68 <HAL_TIM_PeriodElapsedCallback+0x444>)
 80019aa:	4a31      	ldr	r2, [pc, #196]	@ (8001a70 <HAL_TIM_PeriodElapsedCallback+0x44c>)
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	e00c      	b.n	80019ca <HAL_TIM_PeriodElapsedCallback+0x3a6>
        else if (I_Part_Spd < -4000) I_Part_Spd = -4000;
 80019b0:	4b2d      	ldr	r3, [pc, #180]	@ (8001a68 <HAL_TIM_PeriodElapsedCallback+0x444>)
 80019b2:	edd3 7a00 	vldr	s15, [r3]
 80019b6:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8001a74 <HAL_TIM_PeriodElapsedCallback+0x450>
 80019ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019c2:	d502      	bpl.n	80019ca <HAL_TIM_PeriodElapsedCallback+0x3a6>
 80019c4:	4b28      	ldr	r3, [pc, #160]	@ (8001a68 <HAL_TIM_PeriodElapsedCallback+0x444>)
 80019c6:	4a2c      	ldr	r2, [pc, #176]	@ (8001a78 <HAL_TIM_PeriodElapsedCallback+0x454>)
 80019c8:	601a      	str	r2, [r3, #0]

        PWM_Out = P_Spd + I_Part_Spd;
 80019ca:	4b27      	ldr	r3, [pc, #156]	@ (8001a68 <HAL_TIM_PeriodElapsedCallback+0x444>)
 80019cc:	ed93 7a00 	vldr	s14, [r3]
 80019d0:	edd7 7a03 	vldr	s15, [r7, #12]
 80019d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019d8:	4b28      	ldr	r3, [pc, #160]	@ (8001a7c <HAL_TIM_PeriodElapsedCallback+0x458>)
 80019da:	edc3 7a00 	vstr	s15, [r3]

        // Bù Deadzone
        if (PWM_Out > 0) PWM_Out += 250;
 80019de:	4b27      	ldr	r3, [pc, #156]	@ (8001a7c <HAL_TIM_PeriodElapsedCallback+0x458>)
 80019e0:	edd3 7a00 	vldr	s15, [r3]
 80019e4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ec:	dd0a      	ble.n	8001a04 <HAL_TIM_PeriodElapsedCallback+0x3e0>
 80019ee:	4b23      	ldr	r3, [pc, #140]	@ (8001a7c <HAL_TIM_PeriodElapsedCallback+0x458>)
 80019f0:	edd3 7a00 	vldr	s15, [r3]
 80019f4:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8001a80 <HAL_TIM_PeriodElapsedCallback+0x45c>
 80019f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80019fc:	4b1f      	ldr	r3, [pc, #124]	@ (8001a7c <HAL_TIM_PeriodElapsedCallback+0x458>)
 80019fe:	edc3 7a00 	vstr	s15, [r3]
 8001a02:	e011      	b.n	8001a28 <HAL_TIM_PeriodElapsedCallback+0x404>
        else if (PWM_Out < 0) PWM_Out -= 150;
 8001a04:	4b1d      	ldr	r3, [pc, #116]	@ (8001a7c <HAL_TIM_PeriodElapsedCallback+0x458>)
 8001a06:	edd3 7a00 	vldr	s15, [r3]
 8001a0a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a12:	d509      	bpl.n	8001a28 <HAL_TIM_PeriodElapsedCallback+0x404>
 8001a14:	4b19      	ldr	r3, [pc, #100]	@ (8001a7c <HAL_TIM_PeriodElapsedCallback+0x458>)
 8001a16:	edd3 7a00 	vldr	s15, [r3]
 8001a1a:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001a84 <HAL_TIM_PeriodElapsedCallback+0x460>
 8001a1e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001a22:	4b16      	ldr	r3, [pc, #88]	@ (8001a7c <HAL_TIM_PeriodElapsedCallback+0x458>)
 8001a24:	edc3 7a00 	vstr	s15, [r3]

        Motor_Control(PWM_Out);
 8001a28:	4b14      	ldr	r3, [pc, #80]	@ (8001a7c <HAL_TIM_PeriodElapsedCallback+0x458>)
 8001a2a:	edd3 7a00 	vldr	s15, [r3]
 8001a2e:	eeb0 0a67 	vmov.f32	s0, s15
 8001a32:	f7ff fa4f 	bl	8000ed4 <Motor_Control>
    }
}
 8001a36:	bf00      	nop
 8001a38:	3720      	adds	r7, #32
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	20000520 	.word	0x20000520
 8001a44:	c5dac000 	.word	0xc5dac000
 8001a48:	c5dac000 	.word	0xc5dac000
 8001a4c:	2000000c 	.word	0x2000000c
 8001a50:	40a00000 	.word	0x40a00000
 8001a54:	20000010 	.word	0x20000010
 8001a58:	3ba3d70a 	.word	0x3ba3d70a
 8001a5c:	20000524 	.word	0x20000524
 8001a60:	20000528 	.word	0x20000528
 8001a64:	3c23d70a 	.word	0x3c23d70a
 8001a68:	2000052c 	.word	0x2000052c
 8001a6c:	457a0000 	.word	0x457a0000
 8001a70:	457a0000 	.word	0x457a0000
 8001a74:	c57a0000 	.word	0xc57a0000
 8001a78:	c57a0000 	.word	0xc57a0000
 8001a7c:	20000530 	.word	0x20000530
 8001a80:	437a0000 	.word	0x437a0000
 8001a84:	43160000 	.word	0x43160000

08001a88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a8c:	b672      	cpsid	i
}
 8001a8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a90:	bf00      	nop
 8001a92:	e7fd      	b.n	8001a90 <Error_Handler+0x8>

08001a94 <mpu6050_init>:
#define PITCH_OFFSET 5.0f

float pre_pitch = 0.0f;

void mpu6050_init()
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b086      	sub	sp, #24
 8001a98:	af04      	add	r7, sp, #16
  uint8_t set_gyro_range = GYRO_RANGE_500;
 8001a9a:	2308      	movs	r3, #8
 8001a9c:	71fb      	strb	r3, [r7, #7]
  uint8_t set_accel_range = ACCEL_RANGE_4G;
 8001a9e:	2308      	movs	r3, #8
 8001aa0:	71bb      	strb	r3, [r7, #6]
  uint8_t set_sleep_mode = SLEEP_MODE_OFF;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	717b      	strb	r3, [r7, #5]

  if (HAL_I2C_IsDeviceReady(&hi2c1, SENSOR_ADDR, 1, 2) != HAL_OK) {
 8001aa6:	2302      	movs	r3, #2
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	21d0      	movs	r1, #208	@ 0xd0
 8001aac:	4817      	ldr	r0, [pc, #92]	@ (8001b0c <mpu6050_init+0x78>)
 8001aae:	f001 fd03 	bl	80034b8 <HAL_I2C_IsDeviceReady>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d124      	bne.n	8001b02 <mpu6050_init+0x6e>
      return;
  }

  HAL_I2C_Mem_Write(&hi2c1, SENSOR_ADDR, GYRO_CONFIG_REG, 1, &set_gyro_range, 1, 2);
 8001ab8:	2302      	movs	r3, #2
 8001aba:	9302      	str	r3, [sp, #8]
 8001abc:	2301      	movs	r3, #1
 8001abe:	9301      	str	r3, [sp, #4]
 8001ac0:	1dfb      	adds	r3, r7, #7
 8001ac2:	9300      	str	r3, [sp, #0]
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	221b      	movs	r2, #27
 8001ac8:	21d0      	movs	r1, #208	@ 0xd0
 8001aca:	4810      	ldr	r0, [pc, #64]	@ (8001b0c <mpu6050_init+0x78>)
 8001acc:	f001 f9c8 	bl	8002e60 <HAL_I2C_Mem_Write>
  HAL_I2C_Mem_Write(&hi2c1, SENSOR_ADDR, ACCEL_CONFIG_REG, 1, &set_accel_range, 1, 2);
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	9302      	str	r3, [sp, #8]
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	9301      	str	r3, [sp, #4]
 8001ad8:	1dbb      	adds	r3, r7, #6
 8001ada:	9300      	str	r3, [sp, #0]
 8001adc:	2301      	movs	r3, #1
 8001ade:	221c      	movs	r2, #28
 8001ae0:	21d0      	movs	r1, #208	@ 0xd0
 8001ae2:	480a      	ldr	r0, [pc, #40]	@ (8001b0c <mpu6050_init+0x78>)
 8001ae4:	f001 f9bc 	bl	8002e60 <HAL_I2C_Mem_Write>
  HAL_I2C_Mem_Write(&hi2c1, SENSOR_ADDR, SLEEP_MODE_REG, 1, &set_sleep_mode, 1, 2);
 8001ae8:	2302      	movs	r3, #2
 8001aea:	9302      	str	r3, [sp, #8]
 8001aec:	2301      	movs	r3, #1
 8001aee:	9301      	str	r3, [sp, #4]
 8001af0:	1d7b      	adds	r3, r7, #5
 8001af2:	9300      	str	r3, [sp, #0]
 8001af4:	2301      	movs	r3, #1
 8001af6:	226b      	movs	r2, #107	@ 0x6b
 8001af8:	21d0      	movs	r1, #208	@ 0xd0
 8001afa:	4804      	ldr	r0, [pc, #16]	@ (8001b0c <mpu6050_init+0x78>)
 8001afc:	f001 f9b0 	bl	8002e60 <HAL_I2C_Mem_Write>
 8001b00:	e000      	b.n	8001b04 <mpu6050_init+0x70>
      return;
 8001b02:	bf00      	nop
}
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	20000308 	.word	0x20000308

08001b10 <mpu6050_read_all>:

void mpu6050_read_all(accel_data *accel, gyro_data *gyro)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	ed2d 8b02 	vpush	{d8}
 8001b16:	b08a      	sub	sp, #40	@ 0x28
 8001b18:	af04      	add	r7, sp, #16
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	6039      	str	r1, [r7, #0]
    uint8_t buffer[14];
    if (HAL_I2C_Mem_Read(&hi2c1, SENSOR_ADDR, 0x3B, 1, buffer, 14, 2) == HAL_OK)
 8001b1e:	2302      	movs	r3, #2
 8001b20:	9302      	str	r3, [sp, #8]
 8001b22:	230e      	movs	r3, #14
 8001b24:	9301      	str	r3, [sp, #4]
 8001b26:	f107 0308 	add.w	r3, r7, #8
 8001b2a:	9300      	str	r3, [sp, #0]
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	223b      	movs	r2, #59	@ 0x3b
 8001b30:	21d0      	movs	r1, #208	@ 0xd0
 8001b32:	4866      	ldr	r0, [pc, #408]	@ (8001ccc <mpu6050_read_all+0x1bc>)
 8001b34:	f001 fa8e 	bl	8003054 <HAL_I2C_Mem_Read>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	f040 80c0 	bne.w	8001cc0 <mpu6050_read_all+0x1b0>
    {
        // Accel
        accel->x_val_raw = (int16_t)(buffer[0] << 8 | buffer[1]);
 8001b40:	7a3b      	ldrb	r3, [r7, #8]
 8001b42:	b21b      	sxth	r3, r3
 8001b44:	021b      	lsls	r3, r3, #8
 8001b46:	b21a      	sxth	r2, r3
 8001b48:	7a7b      	ldrb	r3, [r7, #9]
 8001b4a:	b21b      	sxth	r3, r3
 8001b4c:	4313      	orrs	r3, r2
 8001b4e:	b21a      	sxth	r2, r3
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	805a      	strh	r2, [r3, #2]
        accel->y_val_raw = (int16_t)(buffer[2] << 8 | buffer[3]);
 8001b54:	7abb      	ldrb	r3, [r7, #10]
 8001b56:	b21b      	sxth	r3, r3
 8001b58:	021b      	lsls	r3, r3, #8
 8001b5a:	b21a      	sxth	r2, r3
 8001b5c:	7afb      	ldrb	r3, [r7, #11]
 8001b5e:	b21b      	sxth	r3, r3
 8001b60:	4313      	orrs	r3, r2
 8001b62:	b21a      	sxth	r2, r3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	815a      	strh	r2, [r3, #10]
        accel->z_val_raw = (int16_t)(buffer[4] << 8 | buffer[5]);
 8001b68:	7b3b      	ldrb	r3, [r7, #12]
 8001b6a:	b21b      	sxth	r3, r3
 8001b6c:	021b      	lsls	r3, r3, #8
 8001b6e:	b21a      	sxth	r2, r3
 8001b70:	7b7b      	ldrb	r3, [r7, #13]
 8001b72:	b21b      	sxth	r3, r3
 8001b74:	4313      	orrs	r3, r2
 8001b76:	b21a      	sxth	r2, r3
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	825a      	strh	r2, [r3, #18]

        accel->x_val = (float)accel->x_val_raw / ACCEL_SENSITIVITY;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001b82:	ee07 3a90 	vmov	s15, r3
 8001b86:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b8a:	eddf 6a51 	vldr	s13, [pc, #324]	@ 8001cd0 <mpu6050_read_all+0x1c0>
 8001b8e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	edc3 7a01 	vstr	s15, [r3, #4]
        accel->y_val = (float)accel->y_val_raw / ACCEL_SENSITIVITY;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001b9e:	ee07 3a90 	vmov	s15, r3
 8001ba2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ba6:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 8001cd0 <mpu6050_read_all+0x1c0>
 8001baa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	edc3 7a03 	vstr	s15, [r3, #12]
        accel->z_val = (float)accel->z_val_raw / ACCEL_SENSITIVITY;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001bba:	ee07 3a90 	vmov	s15, r3
 8001bbe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bc2:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8001cd0 <mpu6050_read_all+0x1c0>
 8001bc6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	edc3 7a05 	vstr	s15, [r3, #20]

        // Gyro (Bỏ qua Temp tại buffer[6], [7])
        gyro->x_val_raw = (int16_t)(buffer[8] << 8 | buffer[9]);
 8001bd0:	7c3b      	ldrb	r3, [r7, #16]
 8001bd2:	b21b      	sxth	r3, r3
 8001bd4:	021b      	lsls	r3, r3, #8
 8001bd6:	b21a      	sxth	r2, r3
 8001bd8:	7c7b      	ldrb	r3, [r7, #17]
 8001bda:	b21b      	sxth	r3, r3
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	b21a      	sxth	r2, r3
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	805a      	strh	r2, [r3, #2]
        gyro->y_val_raw = (int16_t)(buffer[10] << 8 | buffer[11]);
 8001be4:	7cbb      	ldrb	r3, [r7, #18]
 8001be6:	b21b      	sxth	r3, r3
 8001be8:	021b      	lsls	r3, r3, #8
 8001bea:	b21a      	sxth	r2, r3
 8001bec:	7cfb      	ldrb	r3, [r7, #19]
 8001bee:	b21b      	sxth	r3, r3
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	b21a      	sxth	r2, r3
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	815a      	strh	r2, [r3, #10]
        gyro->z_val_raw = (int16_t)(buffer[12] << 8 | buffer[13]);
 8001bf8:	7d3b      	ldrb	r3, [r7, #20]
 8001bfa:	b21b      	sxth	r3, r3
 8001bfc:	021b      	lsls	r3, r3, #8
 8001bfe:	b21a      	sxth	r2, r3
 8001c00:	7d7b      	ldrb	r3, [r7, #21]
 8001c02:	b21b      	sxth	r3, r3
 8001c04:	4313      	orrs	r3, r2
 8001c06:	b21a      	sxth	r2, r3
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	825a      	strh	r2, [r3, #18]

        gyro->x_val = (float)gyro->x_val_raw / GYRO_SENSITIVITY;
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001c12:	ee07 3a90 	vmov	s15, r3
 8001c16:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c1a:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 8001cd4 <mpu6050_read_all+0x1c4>
 8001c1e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	edc3 7a01 	vstr	s15, [r3, #4]
        gyro->y_val = (float)gyro->y_val_raw / GYRO_SENSITIVITY;
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001c2e:	ee07 3a90 	vmov	s15, r3
 8001c32:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c36:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8001cd4 <mpu6050_read_all+0x1c4>
 8001c3a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	edc3 7a03 	vstr	s15, [r3, #12]
        gyro->z_val = (float)gyro->z_val_raw / GYRO_SENSITIVITY;
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001c4a:	ee07 3a90 	vmov	s15, r3
 8001c4e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c52:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8001cd4 <mpu6050_read_all+0x1c4>
 8001c56:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	edc3 7a05 	vstr	s15, [r3, #20]

        accel->pitch_angle = (-atan2f(accel->x_val, sqrtf(accel->y_val * accel->y_val + accel->z_val * accel->z_val)) * RAD_TO_DEG) + PITCH_OFFSET;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	ed93 8a01 	vldr	s16, [r3, #4]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	ed93 7a03 	vldr	s14, [r3, #12]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001c72:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	edd3 6a05 	vldr	s13, [r3, #20]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001c82:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c8a:	eeb0 0a67 	vmov.f32	s0, s15
 8001c8e:	f00c fca5 	bl	800e5dc <sqrtf>
 8001c92:	eef0 7a40 	vmov.f32	s15, s0
 8001c96:	eef0 0a67 	vmov.f32	s1, s15
 8001c9a:	eeb0 0a48 	vmov.f32	s0, s16
 8001c9e:	f00c fc9b 	bl	800e5d8 <atan2f>
 8001ca2:	eef0 7a40 	vmov.f32	s15, s0
 8001ca6:	eef1 7a67 	vneg.f32	s15, s15
 8001caa:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001cd8 <mpu6050_read_all+0x1c8>
 8001cae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cb2:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001cb6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	edc3 7a06 	vstr	s15, [r3, #24]
    }
}
 8001cc0:	bf00      	nop
 8001cc2:	3718      	adds	r7, #24
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	ecbd 8b02 	vpop	{d8}
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	20000308 	.word	0x20000308
 8001cd0:	46000000 	.word	0x46000000
 8001cd4:	42830000 	.word	0x42830000
 8001cd8:	42652ee1 	.word	0x42652ee1

08001cdc <mpu6050_complementary_filter>:

void mpu6050_complementary_filter(gyro_data *gyro, accel_data *accel, filtered_angle_t *angle, float dt)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b087      	sub	sp, #28
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	60f8      	str	r0, [r7, #12]
 8001ce4:	60b9      	str	r1, [r7, #8]
 8001ce6:	607a      	str	r2, [r7, #4]
 8001ce8:	ed87 0a00 	vstr	s0, [r7]
    const float alpha = 0.98f;
 8001cec:	4b15      	ldr	r3, [pc, #84]	@ (8001d44 <mpu6050_complementary_filter+0x68>)
 8001cee:	617b      	str	r3, [r7, #20]
    angle->pitch = alpha * (pre_pitch + gyro->y_val * dt) + (1.0f - alpha) * accel->pitch_angle;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	ed93 7a03 	vldr	s14, [r3, #12]
 8001cf6:	edd7 7a00 	vldr	s15, [r7]
 8001cfa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cfe:	4b12      	ldr	r3, [pc, #72]	@ (8001d48 <mpu6050_complementary_filter+0x6c>)
 8001d00:	edd3 7a00 	vldr	s15, [r3]
 8001d04:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d08:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d0c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d10:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001d14:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d18:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	edd3 7a06 	vldr	s15, [r3, #24]
 8001d22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	edc3 7a00 	vstr	s15, [r3]

    pre_pitch = angle->pitch;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a04      	ldr	r2, [pc, #16]	@ (8001d48 <mpu6050_complementary_filter+0x6c>)
 8001d36:	6013      	str	r3, [r2, #0]
}
 8001d38:	bf00      	nop
 8001d3a:	371c      	adds	r7, #28
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr
 8001d44:	3f7ae148 	.word	0x3f7ae148
 8001d48:	2000053c 	.word	0x2000053c

08001d4c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d52:	2300      	movs	r3, #0
 8001d54:	607b      	str	r3, [r7, #4]
 8001d56:	4b10      	ldr	r3, [pc, #64]	@ (8001d98 <HAL_MspInit+0x4c>)
 8001d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d5a:	4a0f      	ldr	r2, [pc, #60]	@ (8001d98 <HAL_MspInit+0x4c>)
 8001d5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d60:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d62:	4b0d      	ldr	r3, [pc, #52]	@ (8001d98 <HAL_MspInit+0x4c>)
 8001d64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d6a:	607b      	str	r3, [r7, #4]
 8001d6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d6e:	2300      	movs	r3, #0
 8001d70:	603b      	str	r3, [r7, #0]
 8001d72:	4b09      	ldr	r3, [pc, #36]	@ (8001d98 <HAL_MspInit+0x4c>)
 8001d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d76:	4a08      	ldr	r2, [pc, #32]	@ (8001d98 <HAL_MspInit+0x4c>)
 8001d78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d7e:	4b06      	ldr	r3, [pc, #24]	@ (8001d98 <HAL_MspInit+0x4c>)
 8001d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d86:	603b      	str	r3, [r7, #0]
 8001d88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d8a:	bf00      	nop
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	40023800 	.word	0x40023800

08001d9c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b08a      	sub	sp, #40	@ 0x28
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da4:	f107 0314 	add.w	r3, r7, #20
 8001da8:	2200      	movs	r2, #0
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	605a      	str	r2, [r3, #4]
 8001dae:	609a      	str	r2, [r3, #8]
 8001db0:	60da      	str	r2, [r3, #12]
 8001db2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a19      	ldr	r2, [pc, #100]	@ (8001e20 <HAL_I2C_MspInit+0x84>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d12b      	bne.n	8001e16 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	613b      	str	r3, [r7, #16]
 8001dc2:	4b18      	ldr	r3, [pc, #96]	@ (8001e24 <HAL_I2C_MspInit+0x88>)
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc6:	4a17      	ldr	r2, [pc, #92]	@ (8001e24 <HAL_I2C_MspInit+0x88>)
 8001dc8:	f043 0302 	orr.w	r3, r3, #2
 8001dcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dce:	4b15      	ldr	r3, [pc, #84]	@ (8001e24 <HAL_I2C_MspInit+0x88>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd2:	f003 0302 	and.w	r3, r3, #2
 8001dd6:	613b      	str	r3, [r7, #16]
 8001dd8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001dda:	23c0      	movs	r3, #192	@ 0xc0
 8001ddc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dde:	2312      	movs	r3, #18
 8001de0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de2:	2300      	movs	r3, #0
 8001de4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001de6:	2303      	movs	r3, #3
 8001de8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001dea:	2304      	movs	r3, #4
 8001dec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dee:	f107 0314 	add.w	r3, r7, #20
 8001df2:	4619      	mov	r1, r3
 8001df4:	480c      	ldr	r0, [pc, #48]	@ (8001e28 <HAL_I2C_MspInit+0x8c>)
 8001df6:	f000 fd15 	bl	8002824 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	60fb      	str	r3, [r7, #12]
 8001dfe:	4b09      	ldr	r3, [pc, #36]	@ (8001e24 <HAL_I2C_MspInit+0x88>)
 8001e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e02:	4a08      	ldr	r2, [pc, #32]	@ (8001e24 <HAL_I2C_MspInit+0x88>)
 8001e04:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001e08:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e0a:	4b06      	ldr	r3, [pc, #24]	@ (8001e24 <HAL_I2C_MspInit+0x88>)
 8001e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e0e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e12:	60fb      	str	r3, [r7, #12]
 8001e14:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001e16:	bf00      	nop
 8001e18:	3728      	adds	r7, #40	@ 0x28
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	40005400 	.word	0x40005400
 8001e24:	40023800 	.word	0x40023800
 8001e28:	40020400 	.word	0x40020400

08001e2c <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b08c      	sub	sp, #48	@ 0x30
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e34:	f107 031c 	add.w	r3, r7, #28
 8001e38:	2200      	movs	r2, #0
 8001e3a:	601a      	str	r2, [r3, #0]
 8001e3c:	605a      	str	r2, [r3, #4]
 8001e3e:	609a      	str	r2, [r3, #8]
 8001e40:	60da      	str	r2, [r3, #12]
 8001e42:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a33      	ldr	r2, [pc, #204]	@ (8001f18 <HAL_TIM_Encoder_MspInit+0xec>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d12d      	bne.n	8001eaa <HAL_TIM_Encoder_MspInit+0x7e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e4e:	2300      	movs	r3, #0
 8001e50:	61bb      	str	r3, [r7, #24]
 8001e52:	4b32      	ldr	r3, [pc, #200]	@ (8001f1c <HAL_TIM_Encoder_MspInit+0xf0>)
 8001e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e56:	4a31      	ldr	r2, [pc, #196]	@ (8001f1c <HAL_TIM_Encoder_MspInit+0xf0>)
 8001e58:	f043 0301 	orr.w	r3, r3, #1
 8001e5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e5e:	4b2f      	ldr	r3, [pc, #188]	@ (8001f1c <HAL_TIM_Encoder_MspInit+0xf0>)
 8001e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e62:	f003 0301 	and.w	r3, r3, #1
 8001e66:	61bb      	str	r3, [r7, #24]
 8001e68:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	617b      	str	r3, [r7, #20]
 8001e6e:	4b2b      	ldr	r3, [pc, #172]	@ (8001f1c <HAL_TIM_Encoder_MspInit+0xf0>)
 8001e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e72:	4a2a      	ldr	r2, [pc, #168]	@ (8001f1c <HAL_TIM_Encoder_MspInit+0xf0>)
 8001e74:	f043 0310 	orr.w	r3, r3, #16
 8001e78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e7a:	4b28      	ldr	r3, [pc, #160]	@ (8001f1c <HAL_TIM_Encoder_MspInit+0xf0>)
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e7e:	f003 0310 	and.w	r3, r3, #16
 8001e82:	617b      	str	r3, [r7, #20]
 8001e84:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8001e86:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8001e8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e90:	2301      	movs	r3, #1
 8001e92:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e94:	2300      	movs	r3, #0
 8001e96:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e9c:	f107 031c 	add.w	r3, r7, #28
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	481f      	ldr	r0, [pc, #124]	@ (8001f20 <HAL_TIM_Encoder_MspInit+0xf4>)
 8001ea4:	f000 fcbe 	bl	8002824 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001ea8:	e031      	b.n	8001f0e <HAL_TIM_Encoder_MspInit+0xe2>
  else if(htim_encoder->Instance==TIM4)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a1d      	ldr	r2, [pc, #116]	@ (8001f24 <HAL_TIM_Encoder_MspInit+0xf8>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d12c      	bne.n	8001f0e <HAL_TIM_Encoder_MspInit+0xe2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	613b      	str	r3, [r7, #16]
 8001eb8:	4b18      	ldr	r3, [pc, #96]	@ (8001f1c <HAL_TIM_Encoder_MspInit+0xf0>)
 8001eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ebc:	4a17      	ldr	r2, [pc, #92]	@ (8001f1c <HAL_TIM_Encoder_MspInit+0xf0>)
 8001ebe:	f043 0304 	orr.w	r3, r3, #4
 8001ec2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ec4:	4b15      	ldr	r3, [pc, #84]	@ (8001f1c <HAL_TIM_Encoder_MspInit+0xf0>)
 8001ec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec8:	f003 0304 	and.w	r3, r3, #4
 8001ecc:	613b      	str	r3, [r7, #16]
 8001ece:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	60fb      	str	r3, [r7, #12]
 8001ed4:	4b11      	ldr	r3, [pc, #68]	@ (8001f1c <HAL_TIM_Encoder_MspInit+0xf0>)
 8001ed6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed8:	4a10      	ldr	r2, [pc, #64]	@ (8001f1c <HAL_TIM_Encoder_MspInit+0xf0>)
 8001eda:	f043 0308 	orr.w	r3, r3, #8
 8001ede:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ee0:	4b0e      	ldr	r3, [pc, #56]	@ (8001f1c <HAL_TIM_Encoder_MspInit+0xf0>)
 8001ee2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee4:	f003 0308 	and.w	r3, r3, #8
 8001ee8:	60fb      	str	r3, [r7, #12]
 8001eea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001eec:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001ef0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef2:	2302      	movs	r3, #2
 8001ef4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001efa:	2300      	movs	r3, #0
 8001efc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001efe:	2302      	movs	r3, #2
 8001f00:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f02:	f107 031c 	add.w	r3, r7, #28
 8001f06:	4619      	mov	r1, r3
 8001f08:	4807      	ldr	r0, [pc, #28]	@ (8001f28 <HAL_TIM_Encoder_MspInit+0xfc>)
 8001f0a:	f000 fc8b 	bl	8002824 <HAL_GPIO_Init>
}
 8001f0e:	bf00      	nop
 8001f10:	3730      	adds	r7, #48	@ 0x30
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	40010000 	.word	0x40010000
 8001f1c:	40023800 	.word	0x40023800
 8001f20:	40021000 	.word	0x40021000
 8001f24:	40000800 	.word	0x40000800
 8001f28:	40020c00 	.word	0x40020c00

08001f2c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b084      	sub	sp, #16
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f3c:	d10e      	bne.n	8001f5c <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f3e:	2300      	movs	r3, #0
 8001f40:	60fb      	str	r3, [r7, #12]
 8001f42:	4b16      	ldr	r3, [pc, #88]	@ (8001f9c <HAL_TIM_Base_MspInit+0x70>)
 8001f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f46:	4a15      	ldr	r2, [pc, #84]	@ (8001f9c <HAL_TIM_Base_MspInit+0x70>)
 8001f48:	f043 0301 	orr.w	r3, r3, #1
 8001f4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f4e:	4b13      	ldr	r3, [pc, #76]	@ (8001f9c <HAL_TIM_Base_MspInit+0x70>)
 8001f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f52:	f003 0301 	and.w	r3, r3, #1
 8001f56:	60fb      	str	r3, [r7, #12]
 8001f58:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001f5a:	e01a      	b.n	8001f92 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a0f      	ldr	r2, [pc, #60]	@ (8001fa0 <HAL_TIM_Base_MspInit+0x74>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d115      	bne.n	8001f92 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f66:	2300      	movs	r3, #0
 8001f68:	60bb      	str	r3, [r7, #8]
 8001f6a:	4b0c      	ldr	r3, [pc, #48]	@ (8001f9c <HAL_TIM_Base_MspInit+0x70>)
 8001f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f6e:	4a0b      	ldr	r2, [pc, #44]	@ (8001f9c <HAL_TIM_Base_MspInit+0x70>)
 8001f70:	f043 0302 	orr.w	r3, r3, #2
 8001f74:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f76:	4b09      	ldr	r3, [pc, #36]	@ (8001f9c <HAL_TIM_Base_MspInit+0x70>)
 8001f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f7a:	f003 0302 	and.w	r3, r3, #2
 8001f7e:	60bb      	str	r3, [r7, #8]
 8001f80:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001f82:	2200      	movs	r2, #0
 8001f84:	2100      	movs	r1, #0
 8001f86:	201d      	movs	r0, #29
 8001f88:	f000 fb83 	bl	8002692 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001f8c:	201d      	movs	r0, #29
 8001f8e:	f000 fb9c 	bl	80026ca <HAL_NVIC_EnableIRQ>
}
 8001f92:	bf00      	nop
 8001f94:	3710      	adds	r7, #16
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	40023800 	.word	0x40023800
 8001fa0:	40000400 	.word	0x40000400

08001fa4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b088      	sub	sp, #32
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fac:	f107 030c 	add.w	r3, r7, #12
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	601a      	str	r2, [r3, #0]
 8001fb4:	605a      	str	r2, [r3, #4]
 8001fb6:	609a      	str	r2, [r3, #8]
 8001fb8:	60da      	str	r2, [r3, #12]
 8001fba:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fc4:	d11d      	bne.n	8002002 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	60bb      	str	r3, [r7, #8]
 8001fca:	4b10      	ldr	r3, [pc, #64]	@ (800200c <HAL_TIM_MspPostInit+0x68>)
 8001fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fce:	4a0f      	ldr	r2, [pc, #60]	@ (800200c <HAL_TIM_MspPostInit+0x68>)
 8001fd0:	f043 0301 	orr.w	r3, r3, #1
 8001fd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fd6:	4b0d      	ldr	r3, [pc, #52]	@ (800200c <HAL_TIM_MspPostInit+0x68>)
 8001fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	60bb      	str	r3, [r7, #8]
 8001fe0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001fe2:	2306      	movs	r3, #6
 8001fe4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fe6:	2302      	movs	r3, #2
 8001fe8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fea:	2300      	movs	r3, #0
 8001fec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff6:	f107 030c 	add.w	r3, r7, #12
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	4804      	ldr	r0, [pc, #16]	@ (8002010 <HAL_TIM_MspPostInit+0x6c>)
 8001ffe:	f000 fc11 	bl	8002824 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002002:	bf00      	nop
 8002004:	3720      	adds	r7, #32
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	40023800 	.word	0x40023800
 8002010:	40020000 	.word	0x40020000

08002014 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b08a      	sub	sp, #40	@ 0x28
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800201c:	f107 0314 	add.w	r3, r7, #20
 8002020:	2200      	movs	r2, #0
 8002022:	601a      	str	r2, [r3, #0]
 8002024:	605a      	str	r2, [r3, #4]
 8002026:	609a      	str	r2, [r3, #8]
 8002028:	60da      	str	r2, [r3, #12]
 800202a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a2c      	ldr	r2, [pc, #176]	@ (80020e4 <HAL_UART_MspInit+0xd0>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d151      	bne.n	80020da <HAL_UART_MspInit+0xc6>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002036:	2300      	movs	r3, #0
 8002038:	613b      	str	r3, [r7, #16]
 800203a:	4b2b      	ldr	r3, [pc, #172]	@ (80020e8 <HAL_UART_MspInit+0xd4>)
 800203c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800203e:	4a2a      	ldr	r2, [pc, #168]	@ (80020e8 <HAL_UART_MspInit+0xd4>)
 8002040:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002044:	6413      	str	r3, [r2, #64]	@ 0x40
 8002046:	4b28      	ldr	r3, [pc, #160]	@ (80020e8 <HAL_UART_MspInit+0xd4>)
 8002048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800204a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800204e:	613b      	str	r3, [r7, #16]
 8002050:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002052:	2300      	movs	r3, #0
 8002054:	60fb      	str	r3, [r7, #12]
 8002056:	4b24      	ldr	r3, [pc, #144]	@ (80020e8 <HAL_UART_MspInit+0xd4>)
 8002058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800205a:	4a23      	ldr	r2, [pc, #140]	@ (80020e8 <HAL_UART_MspInit+0xd4>)
 800205c:	f043 0301 	orr.w	r3, r3, #1
 8002060:	6313      	str	r3, [r2, #48]	@ 0x30
 8002062:	4b21      	ldr	r3, [pc, #132]	@ (80020e8 <HAL_UART_MspInit+0xd4>)
 8002064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002066:	f003 0301 	and.w	r3, r3, #1
 800206a:	60fb      	str	r3, [r7, #12]
 800206c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800206e:	2300      	movs	r3, #0
 8002070:	60bb      	str	r3, [r7, #8]
 8002072:	4b1d      	ldr	r3, [pc, #116]	@ (80020e8 <HAL_UART_MspInit+0xd4>)
 8002074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002076:	4a1c      	ldr	r2, [pc, #112]	@ (80020e8 <HAL_UART_MspInit+0xd4>)
 8002078:	f043 0308 	orr.w	r3, r3, #8
 800207c:	6313      	str	r3, [r2, #48]	@ 0x30
 800207e:	4b1a      	ldr	r3, [pc, #104]	@ (80020e8 <HAL_UART_MspInit+0xd4>)
 8002080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002082:	f003 0308 	and.w	r3, r3, #8
 8002086:	60bb      	str	r3, [r7, #8]
 8002088:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PD5     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800208a:	2308      	movs	r3, #8
 800208c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800208e:	2302      	movs	r3, #2
 8002090:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002092:	2300      	movs	r3, #0
 8002094:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002096:	2303      	movs	r3, #3
 8002098:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800209a:	2307      	movs	r3, #7
 800209c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800209e:	f107 0314 	add.w	r3, r7, #20
 80020a2:	4619      	mov	r1, r3
 80020a4:	4811      	ldr	r0, [pc, #68]	@ (80020ec <HAL_UART_MspInit+0xd8>)
 80020a6:	f000 fbbd 	bl	8002824 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80020aa:	2320      	movs	r3, #32
 80020ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ae:	2302      	movs	r3, #2
 80020b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b2:	2300      	movs	r3, #0
 80020b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020b6:	2303      	movs	r3, #3
 80020b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020ba:	2307      	movs	r3, #7
 80020bc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020be:	f107 0314 	add.w	r3, r7, #20
 80020c2:	4619      	mov	r1, r3
 80020c4:	480a      	ldr	r0, [pc, #40]	@ (80020f0 <HAL_UART_MspInit+0xdc>)
 80020c6:	f000 fbad 	bl	8002824 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80020ca:	2200      	movs	r2, #0
 80020cc:	2100      	movs	r1, #0
 80020ce:	2026      	movs	r0, #38	@ 0x26
 80020d0:	f000 fadf 	bl	8002692 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80020d4:	2026      	movs	r0, #38	@ 0x26
 80020d6:	f000 faf8 	bl	80026ca <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80020da:	bf00      	nop
 80020dc:	3728      	adds	r7, #40	@ 0x28
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	40004400 	.word	0x40004400
 80020e8:	40023800 	.word	0x40023800
 80020ec:	40020000 	.word	0x40020000
 80020f0:	40020c00 	.word	0x40020c00

080020f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020f8:	bf00      	nop
 80020fa:	e7fd      	b.n	80020f8 <NMI_Handler+0x4>

080020fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002100:	bf00      	nop
 8002102:	e7fd      	b.n	8002100 <HardFault_Handler+0x4>

08002104 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002108:	bf00      	nop
 800210a:	e7fd      	b.n	8002108 <MemManage_Handler+0x4>

0800210c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002110:	bf00      	nop
 8002112:	e7fd      	b.n	8002110 <BusFault_Handler+0x4>

08002114 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002118:	bf00      	nop
 800211a:	e7fd      	b.n	8002118 <UsageFault_Handler+0x4>

0800211c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002120:	bf00      	nop
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr

0800212a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800212a:	b480      	push	{r7}
 800212c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800212e:	bf00      	nop
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800213c:	bf00      	nop
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr

08002146 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002146:	b580      	push	{r7, lr}
 8002148:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800214a:	f000 f983 	bl	8002454 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800214e:	bf00      	nop
 8002150:	bd80      	pop	{r7, pc}
	...

08002154 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002158:	4802      	ldr	r0, [pc, #8]	@ (8002164 <TIM3_IRQHandler+0x10>)
 800215a:	f004 f84f 	bl	80061fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800215e:	bf00      	nop
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	200003ec 	.word	0x200003ec

08002168 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800216c:	4802      	ldr	r0, [pc, #8]	@ (8002178 <USART2_IRQHandler+0x10>)
 800216e:	f004 fedd 	bl	8006f2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002172:	bf00      	nop
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	2000047c 	.word	0x2000047c

0800217c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002180:	4802      	ldr	r0, [pc, #8]	@ (800218c <OTG_FS_IRQHandler+0x10>)
 8002182:	f001 ffbf 	bl	8004104 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002186:	bf00      	nop
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	20001a28 	.word	0x20001a28

08002190 <EXTI0_IRQHandler>:

/* USER CODE BEGIN 1 */
extern void encoder1_isr(void);

void EXTI0_IRQHandler(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002194:	2001      	movs	r0, #1
 8002196:	f000 fcfb 	bl	8002b90 <HAL_GPIO_EXTI_IRQHandler>
}
 800219a:	bf00      	nop
 800219c:	bd80      	pop	{r7, pc}

0800219e <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 800219e:	b580      	push	{r7, lr}
 80021a0:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80021a2:	2002      	movs	r0, #2
 80021a4:	f000 fcf4 	bl	8002b90 <HAL_GPIO_EXTI_IRQHandler>
}
 80021a8:	bf00      	nop
 80021aa:	bd80      	pop	{r7, pc}

080021ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
  return 1;
 80021b0:	2301      	movs	r3, #1
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr

080021bc <_kill>:

int _kill(int pid, int sig)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
 80021c4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021c6:	f00a fb33 	bl	800c830 <__errno>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2216      	movs	r2, #22
 80021ce:	601a      	str	r2, [r3, #0]
  return -1;
 80021d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	3708      	adds	r7, #8
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}

080021dc <_exit>:

void _exit (int status)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021e4:	f04f 31ff 	mov.w	r1, #4294967295
 80021e8:	6878      	ldr	r0, [r7, #4]
 80021ea:	f7ff ffe7 	bl	80021bc <_kill>
  while (1) {}    /* Make sure we hang here */
 80021ee:	bf00      	nop
 80021f0:	e7fd      	b.n	80021ee <_exit+0x12>

080021f2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021f2:	b580      	push	{r7, lr}
 80021f4:	b086      	sub	sp, #24
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	60f8      	str	r0, [r7, #12]
 80021fa:	60b9      	str	r1, [r7, #8]
 80021fc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021fe:	2300      	movs	r3, #0
 8002200:	617b      	str	r3, [r7, #20]
 8002202:	e00a      	b.n	800221a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002204:	f3af 8000 	nop.w
 8002208:	4601      	mov	r1, r0
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	1c5a      	adds	r2, r3, #1
 800220e:	60ba      	str	r2, [r7, #8]
 8002210:	b2ca      	uxtb	r2, r1
 8002212:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	3301      	adds	r3, #1
 8002218:	617b      	str	r3, [r7, #20]
 800221a:	697a      	ldr	r2, [r7, #20]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	429a      	cmp	r2, r3
 8002220:	dbf0      	blt.n	8002204 <_read+0x12>
  }

  return len;
 8002222:	687b      	ldr	r3, [r7, #4]
}
 8002224:	4618      	mov	r0, r3
 8002226:	3718      	adds	r7, #24
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}

0800222c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b086      	sub	sp, #24
 8002230:	af00      	add	r7, sp, #0
 8002232:	60f8      	str	r0, [r7, #12]
 8002234:	60b9      	str	r1, [r7, #8]
 8002236:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002238:	2300      	movs	r3, #0
 800223a:	617b      	str	r3, [r7, #20]
 800223c:	e009      	b.n	8002252 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	1c5a      	adds	r2, r3, #1
 8002242:	60ba      	str	r2, [r7, #8]
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	4618      	mov	r0, r3
 8002248:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	3301      	adds	r3, #1
 8002250:	617b      	str	r3, [r7, #20]
 8002252:	697a      	ldr	r2, [r7, #20]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	429a      	cmp	r2, r3
 8002258:	dbf1      	blt.n	800223e <_write+0x12>
  }
  return len;
 800225a:	687b      	ldr	r3, [r7, #4]
}
 800225c:	4618      	mov	r0, r3
 800225e:	3718      	adds	r7, #24
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}

08002264 <_close>:

int _close(int file)
{
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800226c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002270:	4618      	mov	r0, r3
 8002272:	370c      	adds	r7, #12
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr

0800227c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
 8002284:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800228c:	605a      	str	r2, [r3, #4]
  return 0;
 800228e:	2300      	movs	r3, #0
}
 8002290:	4618      	mov	r0, r3
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <_isatty>:

int _isatty(int file)
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022a4:	2301      	movs	r3, #1
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	370c      	adds	r7, #12
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr

080022b2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022b2:	b480      	push	{r7}
 80022b4:	b085      	sub	sp, #20
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	60f8      	str	r0, [r7, #12]
 80022ba:	60b9      	str	r1, [r7, #8]
 80022bc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022be:	2300      	movs	r3, #0
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	3714      	adds	r7, #20
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b086      	sub	sp, #24
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022d4:	4a14      	ldr	r2, [pc, #80]	@ (8002328 <_sbrk+0x5c>)
 80022d6:	4b15      	ldr	r3, [pc, #84]	@ (800232c <_sbrk+0x60>)
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022e0:	4b13      	ldr	r3, [pc, #76]	@ (8002330 <_sbrk+0x64>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d102      	bne.n	80022ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022e8:	4b11      	ldr	r3, [pc, #68]	@ (8002330 <_sbrk+0x64>)
 80022ea:	4a12      	ldr	r2, [pc, #72]	@ (8002334 <_sbrk+0x68>)
 80022ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022ee:	4b10      	ldr	r3, [pc, #64]	@ (8002330 <_sbrk+0x64>)
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4413      	add	r3, r2
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d207      	bcs.n	800230c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022fc:	f00a fa98 	bl	800c830 <__errno>
 8002300:	4603      	mov	r3, r0
 8002302:	220c      	movs	r2, #12
 8002304:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002306:	f04f 33ff 	mov.w	r3, #4294967295
 800230a:	e009      	b.n	8002320 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800230c:	4b08      	ldr	r3, [pc, #32]	@ (8002330 <_sbrk+0x64>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002312:	4b07      	ldr	r3, [pc, #28]	@ (8002330 <_sbrk+0x64>)
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4413      	add	r3, r2
 800231a:	4a05      	ldr	r2, [pc, #20]	@ (8002330 <_sbrk+0x64>)
 800231c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800231e:	68fb      	ldr	r3, [r7, #12]
}
 8002320:	4618      	mov	r0, r3
 8002322:	3718      	adds	r7, #24
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	20020000 	.word	0x20020000
 800232c:	00000400 	.word	0x00000400
 8002330:	20000540 	.word	0x20000540
 8002334:	20002278 	.word	0x20002278

08002338 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800233c:	4b06      	ldr	r3, [pc, #24]	@ (8002358 <SystemInit+0x20>)
 800233e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002342:	4a05      	ldr	r2, [pc, #20]	@ (8002358 <SystemInit+0x20>)
 8002344:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002348:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800234c:	bf00      	nop
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	e000ed00 	.word	0xe000ed00

0800235c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800235c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002394 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002360:	f7ff ffea 	bl	8002338 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002364:	480c      	ldr	r0, [pc, #48]	@ (8002398 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002366:	490d      	ldr	r1, [pc, #52]	@ (800239c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002368:	4a0d      	ldr	r2, [pc, #52]	@ (80023a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800236a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800236c:	e002      	b.n	8002374 <LoopCopyDataInit>

0800236e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800236e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002370:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002372:	3304      	adds	r3, #4

08002374 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002374:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002376:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002378:	d3f9      	bcc.n	800236e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800237a:	4a0a      	ldr	r2, [pc, #40]	@ (80023a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800237c:	4c0a      	ldr	r4, [pc, #40]	@ (80023a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800237e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002380:	e001      	b.n	8002386 <LoopFillZerobss>

08002382 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002382:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002384:	3204      	adds	r2, #4

08002386 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002386:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002388:	d3fb      	bcc.n	8002382 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800238a:	f00a fa57 	bl	800c83c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800238e:	f7fe fe23 	bl	8000fd8 <main>
  bx  lr    
 8002392:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002394:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002398:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800239c:	200002ec 	.word	0x200002ec
  ldr r2, =_sidata
 80023a0:	0800ed4c 	.word	0x0800ed4c
  ldr r2, =_sbss
 80023a4:	200002ec 	.word	0x200002ec
  ldr r4, =_ebss
 80023a8:	20002278 	.word	0x20002278

080023ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023ac:	e7fe      	b.n	80023ac <ADC_IRQHandler>
	...

080023b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023b4:	4b0e      	ldr	r3, [pc, #56]	@ (80023f0 <HAL_Init+0x40>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a0d      	ldr	r2, [pc, #52]	@ (80023f0 <HAL_Init+0x40>)
 80023ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023c0:	4b0b      	ldr	r3, [pc, #44]	@ (80023f0 <HAL_Init+0x40>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a0a      	ldr	r2, [pc, #40]	@ (80023f0 <HAL_Init+0x40>)
 80023c6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023cc:	4b08      	ldr	r3, [pc, #32]	@ (80023f0 <HAL_Init+0x40>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a07      	ldr	r2, [pc, #28]	@ (80023f0 <HAL_Init+0x40>)
 80023d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023d8:	2003      	movs	r0, #3
 80023da:	f000 f94f 	bl	800267c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023de:	2000      	movs	r0, #0
 80023e0:	f000 f808 	bl	80023f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023e4:	f7ff fcb2 	bl	8001d4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023e8:	2300      	movs	r3, #0
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	40023c00 	.word	0x40023c00

080023f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023fc:	4b12      	ldr	r3, [pc, #72]	@ (8002448 <HAL_InitTick+0x54>)
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	4b12      	ldr	r3, [pc, #72]	@ (800244c <HAL_InitTick+0x58>)
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	4619      	mov	r1, r3
 8002406:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800240a:	fbb3 f3f1 	udiv	r3, r3, r1
 800240e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002412:	4618      	mov	r0, r3
 8002414:	f000 f967 	bl	80026e6 <HAL_SYSTICK_Config>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e00e      	b.n	8002440 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2b0f      	cmp	r3, #15
 8002426:	d80a      	bhi.n	800243e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002428:	2200      	movs	r2, #0
 800242a:	6879      	ldr	r1, [r7, #4]
 800242c:	f04f 30ff 	mov.w	r0, #4294967295
 8002430:	f000 f92f 	bl	8002692 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002434:	4a06      	ldr	r2, [pc, #24]	@ (8002450 <HAL_InitTick+0x5c>)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800243a:	2300      	movs	r3, #0
 800243c:	e000      	b.n	8002440 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
}
 8002440:	4618      	mov	r0, r3
 8002442:	3708      	adds	r7, #8
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	20000028 	.word	0x20000028
 800244c:	20000030 	.word	0x20000030
 8002450:	2000002c 	.word	0x2000002c

08002454 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002458:	4b06      	ldr	r3, [pc, #24]	@ (8002474 <HAL_IncTick+0x20>)
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	461a      	mov	r2, r3
 800245e:	4b06      	ldr	r3, [pc, #24]	@ (8002478 <HAL_IncTick+0x24>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4413      	add	r3, r2
 8002464:	4a04      	ldr	r2, [pc, #16]	@ (8002478 <HAL_IncTick+0x24>)
 8002466:	6013      	str	r3, [r2, #0]
}
 8002468:	bf00      	nop
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr
 8002472:	bf00      	nop
 8002474:	20000030 	.word	0x20000030
 8002478:	20000544 	.word	0x20000544

0800247c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  return uwTick;
 8002480:	4b03      	ldr	r3, [pc, #12]	@ (8002490 <HAL_GetTick+0x14>)
 8002482:	681b      	ldr	r3, [r3, #0]
}
 8002484:	4618      	mov	r0, r3
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr
 800248e:	bf00      	nop
 8002490:	20000544 	.word	0x20000544

08002494 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800249c:	f7ff ffee 	bl	800247c <HAL_GetTick>
 80024a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024ac:	d005      	beq.n	80024ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024ae:	4b0a      	ldr	r3, [pc, #40]	@ (80024d8 <HAL_Delay+0x44>)
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	461a      	mov	r2, r3
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	4413      	add	r3, r2
 80024b8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024ba:	bf00      	nop
 80024bc:	f7ff ffde 	bl	800247c <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	68fa      	ldr	r2, [r7, #12]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d8f7      	bhi.n	80024bc <HAL_Delay+0x28>
  {
  }
}
 80024cc:	bf00      	nop
 80024ce:	bf00      	nop
 80024d0:	3710      	adds	r7, #16
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	20000030 	.word	0x20000030

080024dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024dc:	b480      	push	{r7}
 80024de:	b085      	sub	sp, #20
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	f003 0307 	and.w	r3, r3, #7
 80024ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002520 <__NVIC_SetPriorityGrouping+0x44>)
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024f2:	68ba      	ldr	r2, [r7, #8]
 80024f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024f8:	4013      	ands	r3, r2
 80024fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002504:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002508:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800250c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800250e:	4a04      	ldr	r2, [pc, #16]	@ (8002520 <__NVIC_SetPriorityGrouping+0x44>)
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	60d3      	str	r3, [r2, #12]
}
 8002514:	bf00      	nop
 8002516:	3714      	adds	r7, #20
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr
 8002520:	e000ed00 	.word	0xe000ed00

08002524 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002528:	4b04      	ldr	r3, [pc, #16]	@ (800253c <__NVIC_GetPriorityGrouping+0x18>)
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	0a1b      	lsrs	r3, r3, #8
 800252e:	f003 0307 	and.w	r3, r3, #7
}
 8002532:	4618      	mov	r0, r3
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr
 800253c:	e000ed00 	.word	0xe000ed00

08002540 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002540:	b480      	push	{r7}
 8002542:	b083      	sub	sp, #12
 8002544:	af00      	add	r7, sp, #0
 8002546:	4603      	mov	r3, r0
 8002548:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800254a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800254e:	2b00      	cmp	r3, #0
 8002550:	db0b      	blt.n	800256a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002552:	79fb      	ldrb	r3, [r7, #7]
 8002554:	f003 021f 	and.w	r2, r3, #31
 8002558:	4907      	ldr	r1, [pc, #28]	@ (8002578 <__NVIC_EnableIRQ+0x38>)
 800255a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800255e:	095b      	lsrs	r3, r3, #5
 8002560:	2001      	movs	r0, #1
 8002562:	fa00 f202 	lsl.w	r2, r0, r2
 8002566:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800256a:	bf00      	nop
 800256c:	370c      	adds	r7, #12
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr
 8002576:	bf00      	nop
 8002578:	e000e100 	.word	0xe000e100

0800257c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	4603      	mov	r3, r0
 8002584:	6039      	str	r1, [r7, #0]
 8002586:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800258c:	2b00      	cmp	r3, #0
 800258e:	db0a      	blt.n	80025a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	b2da      	uxtb	r2, r3
 8002594:	490c      	ldr	r1, [pc, #48]	@ (80025c8 <__NVIC_SetPriority+0x4c>)
 8002596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800259a:	0112      	lsls	r2, r2, #4
 800259c:	b2d2      	uxtb	r2, r2
 800259e:	440b      	add	r3, r1
 80025a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025a4:	e00a      	b.n	80025bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	b2da      	uxtb	r2, r3
 80025aa:	4908      	ldr	r1, [pc, #32]	@ (80025cc <__NVIC_SetPriority+0x50>)
 80025ac:	79fb      	ldrb	r3, [r7, #7]
 80025ae:	f003 030f 	and.w	r3, r3, #15
 80025b2:	3b04      	subs	r3, #4
 80025b4:	0112      	lsls	r2, r2, #4
 80025b6:	b2d2      	uxtb	r2, r2
 80025b8:	440b      	add	r3, r1
 80025ba:	761a      	strb	r2, [r3, #24]
}
 80025bc:	bf00      	nop
 80025be:	370c      	adds	r7, #12
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr
 80025c8:	e000e100 	.word	0xe000e100
 80025cc:	e000ed00 	.word	0xe000ed00

080025d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b089      	sub	sp, #36	@ 0x24
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	60f8      	str	r0, [r7, #12]
 80025d8:	60b9      	str	r1, [r7, #8]
 80025da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f003 0307 	and.w	r3, r3, #7
 80025e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	f1c3 0307 	rsb	r3, r3, #7
 80025ea:	2b04      	cmp	r3, #4
 80025ec:	bf28      	it	cs
 80025ee:	2304      	movcs	r3, #4
 80025f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	3304      	adds	r3, #4
 80025f6:	2b06      	cmp	r3, #6
 80025f8:	d902      	bls.n	8002600 <NVIC_EncodePriority+0x30>
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	3b03      	subs	r3, #3
 80025fe:	e000      	b.n	8002602 <NVIC_EncodePriority+0x32>
 8002600:	2300      	movs	r3, #0
 8002602:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002604:	f04f 32ff 	mov.w	r2, #4294967295
 8002608:	69bb      	ldr	r3, [r7, #24]
 800260a:	fa02 f303 	lsl.w	r3, r2, r3
 800260e:	43da      	mvns	r2, r3
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	401a      	ands	r2, r3
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002618:	f04f 31ff 	mov.w	r1, #4294967295
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	fa01 f303 	lsl.w	r3, r1, r3
 8002622:	43d9      	mvns	r1, r3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002628:	4313      	orrs	r3, r2
         );
}
 800262a:	4618      	mov	r0, r3
 800262c:	3724      	adds	r7, #36	@ 0x24
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
	...

08002638 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	3b01      	subs	r3, #1
 8002644:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002648:	d301      	bcc.n	800264e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800264a:	2301      	movs	r3, #1
 800264c:	e00f      	b.n	800266e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800264e:	4a0a      	ldr	r2, [pc, #40]	@ (8002678 <SysTick_Config+0x40>)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	3b01      	subs	r3, #1
 8002654:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002656:	210f      	movs	r1, #15
 8002658:	f04f 30ff 	mov.w	r0, #4294967295
 800265c:	f7ff ff8e 	bl	800257c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002660:	4b05      	ldr	r3, [pc, #20]	@ (8002678 <SysTick_Config+0x40>)
 8002662:	2200      	movs	r2, #0
 8002664:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002666:	4b04      	ldr	r3, [pc, #16]	@ (8002678 <SysTick_Config+0x40>)
 8002668:	2207      	movs	r2, #7
 800266a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800266c:	2300      	movs	r3, #0
}
 800266e:	4618      	mov	r0, r3
 8002670:	3708      	adds	r7, #8
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	e000e010 	.word	0xe000e010

0800267c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002684:	6878      	ldr	r0, [r7, #4]
 8002686:	f7ff ff29 	bl	80024dc <__NVIC_SetPriorityGrouping>
}
 800268a:	bf00      	nop
 800268c:	3708      	adds	r7, #8
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}

08002692 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002692:	b580      	push	{r7, lr}
 8002694:	b086      	sub	sp, #24
 8002696:	af00      	add	r7, sp, #0
 8002698:	4603      	mov	r3, r0
 800269a:	60b9      	str	r1, [r7, #8]
 800269c:	607a      	str	r2, [r7, #4]
 800269e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026a0:	2300      	movs	r3, #0
 80026a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026a4:	f7ff ff3e 	bl	8002524 <__NVIC_GetPriorityGrouping>
 80026a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026aa:	687a      	ldr	r2, [r7, #4]
 80026ac:	68b9      	ldr	r1, [r7, #8]
 80026ae:	6978      	ldr	r0, [r7, #20]
 80026b0:	f7ff ff8e 	bl	80025d0 <NVIC_EncodePriority>
 80026b4:	4602      	mov	r2, r0
 80026b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026ba:	4611      	mov	r1, r2
 80026bc:	4618      	mov	r0, r3
 80026be:	f7ff ff5d 	bl	800257c <__NVIC_SetPriority>
}
 80026c2:	bf00      	nop
 80026c4:	3718      	adds	r7, #24
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}

080026ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026ca:	b580      	push	{r7, lr}
 80026cc:	b082      	sub	sp, #8
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	4603      	mov	r3, r0
 80026d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d8:	4618      	mov	r0, r3
 80026da:	f7ff ff31 	bl	8002540 <__NVIC_EnableIRQ>
}
 80026de:	bf00      	nop
 80026e0:	3708      	adds	r7, #8
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}

080026e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026e6:	b580      	push	{r7, lr}
 80026e8:	b082      	sub	sp, #8
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	f7ff ffa2 	bl	8002638 <SysTick_Config>
 80026f4:	4603      	mov	r3, r0
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	3708      	adds	r7, #8
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}

080026fe <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80026fe:	b580      	push	{r7, lr}
 8002700:	b084      	sub	sp, #16
 8002702:	af00      	add	r7, sp, #0
 8002704:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800270a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800270c:	f7ff feb6 	bl	800247c <HAL_GetTick>
 8002710:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002718:	b2db      	uxtb	r3, r3
 800271a:	2b02      	cmp	r3, #2
 800271c:	d008      	beq.n	8002730 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2280      	movs	r2, #128	@ 0x80
 8002722:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2200      	movs	r2, #0
 8002728:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e052      	b.n	80027d6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f022 0216 	bic.w	r2, r2, #22
 800273e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	695a      	ldr	r2, [r3, #20]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800274e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002754:	2b00      	cmp	r3, #0
 8002756:	d103      	bne.n	8002760 <HAL_DMA_Abort+0x62>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800275c:	2b00      	cmp	r3, #0
 800275e:	d007      	beq.n	8002770 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f022 0208 	bic.w	r2, r2, #8
 800276e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f022 0201 	bic.w	r2, r2, #1
 800277e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002780:	e013      	b.n	80027aa <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002782:	f7ff fe7b 	bl	800247c <HAL_GetTick>
 8002786:	4602      	mov	r2, r0
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	2b05      	cmp	r3, #5
 800278e:	d90c      	bls.n	80027aa <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2220      	movs	r2, #32
 8002794:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2203      	movs	r2, #3
 800279a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2200      	movs	r2, #0
 80027a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80027a6:	2303      	movs	r3, #3
 80027a8:	e015      	b.n	80027d6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f003 0301 	and.w	r3, r3, #1
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d1e4      	bne.n	8002782 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027bc:	223f      	movs	r2, #63	@ 0x3f
 80027be:	409a      	lsls	r2, r3
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2201      	movs	r2, #1
 80027c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2200      	movs	r2, #0
 80027d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80027d4:	2300      	movs	r3, #0
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3710      	adds	r7, #16
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}

080027de <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80027de:	b480      	push	{r7}
 80027e0:	b083      	sub	sp, #12
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d004      	beq.n	80027fc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2280      	movs	r2, #128	@ 0x80
 80027f6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80027f8:	2301      	movs	r3, #1
 80027fa:	e00c      	b.n	8002816 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2205      	movs	r2, #5
 8002800:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f022 0201 	bic.w	r2, r2, #1
 8002812:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002814:	2300      	movs	r3, #0
}
 8002816:	4618      	mov	r0, r3
 8002818:	370c      	adds	r7, #12
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr
	...

08002824 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002824:	b480      	push	{r7}
 8002826:	b089      	sub	sp, #36	@ 0x24
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
 800282c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800282e:	2300      	movs	r3, #0
 8002830:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002832:	2300      	movs	r3, #0
 8002834:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002836:	2300      	movs	r3, #0
 8002838:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800283a:	2300      	movs	r3, #0
 800283c:	61fb      	str	r3, [r7, #28]
 800283e:	e16b      	b.n	8002b18 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002840:	2201      	movs	r2, #1
 8002842:	69fb      	ldr	r3, [r7, #28]
 8002844:	fa02 f303 	lsl.w	r3, r2, r3
 8002848:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	697a      	ldr	r2, [r7, #20]
 8002850:	4013      	ands	r3, r2
 8002852:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002854:	693a      	ldr	r2, [r7, #16]
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	429a      	cmp	r2, r3
 800285a:	f040 815a 	bne.w	8002b12 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	f003 0303 	and.w	r3, r3, #3
 8002866:	2b01      	cmp	r3, #1
 8002868:	d005      	beq.n	8002876 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002872:	2b02      	cmp	r3, #2
 8002874:	d130      	bne.n	80028d8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800287c:	69fb      	ldr	r3, [r7, #28]
 800287e:	005b      	lsls	r3, r3, #1
 8002880:	2203      	movs	r2, #3
 8002882:	fa02 f303 	lsl.w	r3, r2, r3
 8002886:	43db      	mvns	r3, r3
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	4013      	ands	r3, r2
 800288c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	68da      	ldr	r2, [r3, #12]
 8002892:	69fb      	ldr	r3, [r7, #28]
 8002894:	005b      	lsls	r3, r3, #1
 8002896:	fa02 f303 	lsl.w	r3, r2, r3
 800289a:	69ba      	ldr	r2, [r7, #24]
 800289c:	4313      	orrs	r3, r2
 800289e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	69ba      	ldr	r2, [r7, #24]
 80028a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028ac:	2201      	movs	r2, #1
 80028ae:	69fb      	ldr	r3, [r7, #28]
 80028b0:	fa02 f303 	lsl.w	r3, r2, r3
 80028b4:	43db      	mvns	r3, r3
 80028b6:	69ba      	ldr	r2, [r7, #24]
 80028b8:	4013      	ands	r3, r2
 80028ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	091b      	lsrs	r3, r3, #4
 80028c2:	f003 0201 	and.w	r2, r3, #1
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	fa02 f303 	lsl.w	r3, r2, r3
 80028cc:	69ba      	ldr	r2, [r7, #24]
 80028ce:	4313      	orrs	r3, r2
 80028d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	69ba      	ldr	r2, [r7, #24]
 80028d6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	f003 0303 	and.w	r3, r3, #3
 80028e0:	2b03      	cmp	r3, #3
 80028e2:	d017      	beq.n	8002914 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	68db      	ldr	r3, [r3, #12]
 80028e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	005b      	lsls	r3, r3, #1
 80028ee:	2203      	movs	r2, #3
 80028f0:	fa02 f303 	lsl.w	r3, r2, r3
 80028f4:	43db      	mvns	r3, r3
 80028f6:	69ba      	ldr	r2, [r7, #24]
 80028f8:	4013      	ands	r3, r2
 80028fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	689a      	ldr	r2, [r3, #8]
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	005b      	lsls	r3, r3, #1
 8002904:	fa02 f303 	lsl.w	r3, r2, r3
 8002908:	69ba      	ldr	r2, [r7, #24]
 800290a:	4313      	orrs	r3, r2
 800290c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	69ba      	ldr	r2, [r7, #24]
 8002912:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	f003 0303 	and.w	r3, r3, #3
 800291c:	2b02      	cmp	r3, #2
 800291e:	d123      	bne.n	8002968 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002920:	69fb      	ldr	r3, [r7, #28]
 8002922:	08da      	lsrs	r2, r3, #3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	3208      	adds	r2, #8
 8002928:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800292c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	f003 0307 	and.w	r3, r3, #7
 8002934:	009b      	lsls	r3, r3, #2
 8002936:	220f      	movs	r2, #15
 8002938:	fa02 f303 	lsl.w	r3, r2, r3
 800293c:	43db      	mvns	r3, r3
 800293e:	69ba      	ldr	r2, [r7, #24]
 8002940:	4013      	ands	r3, r2
 8002942:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	691a      	ldr	r2, [r3, #16]
 8002948:	69fb      	ldr	r3, [r7, #28]
 800294a:	f003 0307 	and.w	r3, r3, #7
 800294e:	009b      	lsls	r3, r3, #2
 8002950:	fa02 f303 	lsl.w	r3, r2, r3
 8002954:	69ba      	ldr	r2, [r7, #24]
 8002956:	4313      	orrs	r3, r2
 8002958:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	08da      	lsrs	r2, r3, #3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	3208      	adds	r2, #8
 8002962:	69b9      	ldr	r1, [r7, #24]
 8002964:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	005b      	lsls	r3, r3, #1
 8002972:	2203      	movs	r2, #3
 8002974:	fa02 f303 	lsl.w	r3, r2, r3
 8002978:	43db      	mvns	r3, r3
 800297a:	69ba      	ldr	r2, [r7, #24]
 800297c:	4013      	ands	r3, r2
 800297e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	f003 0203 	and.w	r2, r3, #3
 8002988:	69fb      	ldr	r3, [r7, #28]
 800298a:	005b      	lsls	r3, r3, #1
 800298c:	fa02 f303 	lsl.w	r3, r2, r3
 8002990:	69ba      	ldr	r2, [r7, #24]
 8002992:	4313      	orrs	r3, r2
 8002994:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	69ba      	ldr	r2, [r7, #24]
 800299a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	f000 80b4 	beq.w	8002b12 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029aa:	2300      	movs	r3, #0
 80029ac:	60fb      	str	r3, [r7, #12]
 80029ae:	4b60      	ldr	r3, [pc, #384]	@ (8002b30 <HAL_GPIO_Init+0x30c>)
 80029b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029b2:	4a5f      	ldr	r2, [pc, #380]	@ (8002b30 <HAL_GPIO_Init+0x30c>)
 80029b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80029ba:	4b5d      	ldr	r3, [pc, #372]	@ (8002b30 <HAL_GPIO_Init+0x30c>)
 80029bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029c2:	60fb      	str	r3, [r7, #12]
 80029c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80029c6:	4a5b      	ldr	r2, [pc, #364]	@ (8002b34 <HAL_GPIO_Init+0x310>)
 80029c8:	69fb      	ldr	r3, [r7, #28]
 80029ca:	089b      	lsrs	r3, r3, #2
 80029cc:	3302      	adds	r3, #2
 80029ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	f003 0303 	and.w	r3, r3, #3
 80029da:	009b      	lsls	r3, r3, #2
 80029dc:	220f      	movs	r2, #15
 80029de:	fa02 f303 	lsl.w	r3, r2, r3
 80029e2:	43db      	mvns	r3, r3
 80029e4:	69ba      	ldr	r2, [r7, #24]
 80029e6:	4013      	ands	r3, r2
 80029e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	4a52      	ldr	r2, [pc, #328]	@ (8002b38 <HAL_GPIO_Init+0x314>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d02b      	beq.n	8002a4a <HAL_GPIO_Init+0x226>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4a51      	ldr	r2, [pc, #324]	@ (8002b3c <HAL_GPIO_Init+0x318>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d025      	beq.n	8002a46 <HAL_GPIO_Init+0x222>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	4a50      	ldr	r2, [pc, #320]	@ (8002b40 <HAL_GPIO_Init+0x31c>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d01f      	beq.n	8002a42 <HAL_GPIO_Init+0x21e>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	4a4f      	ldr	r2, [pc, #316]	@ (8002b44 <HAL_GPIO_Init+0x320>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d019      	beq.n	8002a3e <HAL_GPIO_Init+0x21a>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	4a4e      	ldr	r2, [pc, #312]	@ (8002b48 <HAL_GPIO_Init+0x324>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d013      	beq.n	8002a3a <HAL_GPIO_Init+0x216>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	4a4d      	ldr	r2, [pc, #308]	@ (8002b4c <HAL_GPIO_Init+0x328>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d00d      	beq.n	8002a36 <HAL_GPIO_Init+0x212>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	4a4c      	ldr	r2, [pc, #304]	@ (8002b50 <HAL_GPIO_Init+0x32c>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d007      	beq.n	8002a32 <HAL_GPIO_Init+0x20e>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	4a4b      	ldr	r2, [pc, #300]	@ (8002b54 <HAL_GPIO_Init+0x330>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d101      	bne.n	8002a2e <HAL_GPIO_Init+0x20a>
 8002a2a:	2307      	movs	r3, #7
 8002a2c:	e00e      	b.n	8002a4c <HAL_GPIO_Init+0x228>
 8002a2e:	2308      	movs	r3, #8
 8002a30:	e00c      	b.n	8002a4c <HAL_GPIO_Init+0x228>
 8002a32:	2306      	movs	r3, #6
 8002a34:	e00a      	b.n	8002a4c <HAL_GPIO_Init+0x228>
 8002a36:	2305      	movs	r3, #5
 8002a38:	e008      	b.n	8002a4c <HAL_GPIO_Init+0x228>
 8002a3a:	2304      	movs	r3, #4
 8002a3c:	e006      	b.n	8002a4c <HAL_GPIO_Init+0x228>
 8002a3e:	2303      	movs	r3, #3
 8002a40:	e004      	b.n	8002a4c <HAL_GPIO_Init+0x228>
 8002a42:	2302      	movs	r3, #2
 8002a44:	e002      	b.n	8002a4c <HAL_GPIO_Init+0x228>
 8002a46:	2301      	movs	r3, #1
 8002a48:	e000      	b.n	8002a4c <HAL_GPIO_Init+0x228>
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	69fa      	ldr	r2, [r7, #28]
 8002a4e:	f002 0203 	and.w	r2, r2, #3
 8002a52:	0092      	lsls	r2, r2, #2
 8002a54:	4093      	lsls	r3, r2
 8002a56:	69ba      	ldr	r2, [r7, #24]
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a5c:	4935      	ldr	r1, [pc, #212]	@ (8002b34 <HAL_GPIO_Init+0x310>)
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	089b      	lsrs	r3, r3, #2
 8002a62:	3302      	adds	r3, #2
 8002a64:	69ba      	ldr	r2, [r7, #24]
 8002a66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a6a:	4b3b      	ldr	r3, [pc, #236]	@ (8002b58 <HAL_GPIO_Init+0x334>)
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	43db      	mvns	r3, r3
 8002a74:	69ba      	ldr	r2, [r7, #24]
 8002a76:	4013      	ands	r3, r2
 8002a78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d003      	beq.n	8002a8e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002a86:	69ba      	ldr	r2, [r7, #24]
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a8e:	4a32      	ldr	r2, [pc, #200]	@ (8002b58 <HAL_GPIO_Init+0x334>)
 8002a90:	69bb      	ldr	r3, [r7, #24]
 8002a92:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a94:	4b30      	ldr	r3, [pc, #192]	@ (8002b58 <HAL_GPIO_Init+0x334>)
 8002a96:	68db      	ldr	r3, [r3, #12]
 8002a98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	43db      	mvns	r3, r3
 8002a9e:	69ba      	ldr	r2, [r7, #24]
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d003      	beq.n	8002ab8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002ab0:	69ba      	ldr	r2, [r7, #24]
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ab8:	4a27      	ldr	r2, [pc, #156]	@ (8002b58 <HAL_GPIO_Init+0x334>)
 8002aba:	69bb      	ldr	r3, [r7, #24]
 8002abc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002abe:	4b26      	ldr	r3, [pc, #152]	@ (8002b58 <HAL_GPIO_Init+0x334>)
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	43db      	mvns	r3, r3
 8002ac8:	69ba      	ldr	r2, [r7, #24]
 8002aca:	4013      	ands	r3, r2
 8002acc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d003      	beq.n	8002ae2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002ada:	69ba      	ldr	r2, [r7, #24]
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ae2:	4a1d      	ldr	r2, [pc, #116]	@ (8002b58 <HAL_GPIO_Init+0x334>)
 8002ae4:	69bb      	ldr	r3, [r7, #24]
 8002ae6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ae8:	4b1b      	ldr	r3, [pc, #108]	@ (8002b58 <HAL_GPIO_Init+0x334>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	43db      	mvns	r3, r3
 8002af2:	69ba      	ldr	r2, [r7, #24]
 8002af4:	4013      	ands	r3, r2
 8002af6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d003      	beq.n	8002b0c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002b04:	69ba      	ldr	r2, [r7, #24]
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b0c:	4a12      	ldr	r2, [pc, #72]	@ (8002b58 <HAL_GPIO_Init+0x334>)
 8002b0e:	69bb      	ldr	r3, [r7, #24]
 8002b10:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b12:	69fb      	ldr	r3, [r7, #28]
 8002b14:	3301      	adds	r3, #1
 8002b16:	61fb      	str	r3, [r7, #28]
 8002b18:	69fb      	ldr	r3, [r7, #28]
 8002b1a:	2b0f      	cmp	r3, #15
 8002b1c:	f67f ae90 	bls.w	8002840 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b20:	bf00      	nop
 8002b22:	bf00      	nop
 8002b24:	3724      	adds	r7, #36	@ 0x24
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	40023800 	.word	0x40023800
 8002b34:	40013800 	.word	0x40013800
 8002b38:	40020000 	.word	0x40020000
 8002b3c:	40020400 	.word	0x40020400
 8002b40:	40020800 	.word	0x40020800
 8002b44:	40020c00 	.word	0x40020c00
 8002b48:	40021000 	.word	0x40021000
 8002b4c:	40021400 	.word	0x40021400
 8002b50:	40021800 	.word	0x40021800
 8002b54:	40021c00 	.word	0x40021c00
 8002b58:	40013c00 	.word	0x40013c00

08002b5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b083      	sub	sp, #12
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
 8002b64:	460b      	mov	r3, r1
 8002b66:	807b      	strh	r3, [r7, #2]
 8002b68:	4613      	mov	r3, r2
 8002b6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b6c:	787b      	ldrb	r3, [r7, #1]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d003      	beq.n	8002b7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b72:	887a      	ldrh	r2, [r7, #2]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b78:	e003      	b.n	8002b82 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b7a:	887b      	ldrh	r3, [r7, #2]
 8002b7c:	041a      	lsls	r2, r3, #16
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	619a      	str	r2, [r3, #24]
}
 8002b82:	bf00      	nop
 8002b84:	370c      	adds	r7, #12
 8002b86:	46bd      	mov	sp, r7
 8002b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8c:	4770      	bx	lr
	...

08002b90 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b082      	sub	sp, #8
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	4603      	mov	r3, r0
 8002b98:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002b9a:	4b08      	ldr	r3, [pc, #32]	@ (8002bbc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b9c:	695a      	ldr	r2, [r3, #20]
 8002b9e:	88fb      	ldrh	r3, [r7, #6]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d006      	beq.n	8002bb4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002ba6:	4a05      	ldr	r2, [pc, #20]	@ (8002bbc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ba8:	88fb      	ldrh	r3, [r7, #6]
 8002baa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002bac:	88fb      	ldrh	r3, [r7, #6]
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f000 f806 	bl	8002bc0 <HAL_GPIO_EXTI_Callback>
  }
}
 8002bb4:	bf00      	nop
 8002bb6:	3708      	adds	r7, #8
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}
 8002bbc:	40013c00 	.word	0x40013c00

08002bc0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002bca:	bf00      	nop
 8002bcc:	370c      	adds	r7, #12
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
	...

08002bd8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b084      	sub	sp, #16
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d101      	bne.n	8002bea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e12b      	b.n	8002e42 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d106      	bne.n	8002c04 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	f7ff f8cc 	bl	8001d9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2224      	movs	r2, #36	@ 0x24
 8002c08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f022 0201 	bic.w	r2, r2, #1
 8002c1a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002c2a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002c3a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c3c:	f002 ffa0 	bl	8005b80 <HAL_RCC_GetPCLK1Freq>
 8002c40:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	4a81      	ldr	r2, [pc, #516]	@ (8002e4c <HAL_I2C_Init+0x274>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d807      	bhi.n	8002c5c <HAL_I2C_Init+0x84>
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	4a80      	ldr	r2, [pc, #512]	@ (8002e50 <HAL_I2C_Init+0x278>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	bf94      	ite	ls
 8002c54:	2301      	movls	r3, #1
 8002c56:	2300      	movhi	r3, #0
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	e006      	b.n	8002c6a <HAL_I2C_Init+0x92>
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	4a7d      	ldr	r2, [pc, #500]	@ (8002e54 <HAL_I2C_Init+0x27c>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	bf94      	ite	ls
 8002c64:	2301      	movls	r3, #1
 8002c66:	2300      	movhi	r3, #0
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d001      	beq.n	8002c72 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e0e7      	b.n	8002e42 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	4a78      	ldr	r2, [pc, #480]	@ (8002e58 <HAL_I2C_Init+0x280>)
 8002c76:	fba2 2303 	umull	r2, r3, r2, r3
 8002c7a:	0c9b      	lsrs	r3, r3, #18
 8002c7c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	68ba      	ldr	r2, [r7, #8]
 8002c8e:	430a      	orrs	r2, r1
 8002c90:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	6a1b      	ldr	r3, [r3, #32]
 8002c98:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	4a6a      	ldr	r2, [pc, #424]	@ (8002e4c <HAL_I2C_Init+0x274>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d802      	bhi.n	8002cac <HAL_I2C_Init+0xd4>
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	3301      	adds	r3, #1
 8002caa:	e009      	b.n	8002cc0 <HAL_I2C_Init+0xe8>
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002cb2:	fb02 f303 	mul.w	r3, r2, r3
 8002cb6:	4a69      	ldr	r2, [pc, #420]	@ (8002e5c <HAL_I2C_Init+0x284>)
 8002cb8:	fba2 2303 	umull	r2, r3, r2, r3
 8002cbc:	099b      	lsrs	r3, r3, #6
 8002cbe:	3301      	adds	r3, #1
 8002cc0:	687a      	ldr	r2, [r7, #4]
 8002cc2:	6812      	ldr	r2, [r2, #0]
 8002cc4:	430b      	orrs	r3, r1
 8002cc6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	69db      	ldr	r3, [r3, #28]
 8002cce:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002cd2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	495c      	ldr	r1, [pc, #368]	@ (8002e4c <HAL_I2C_Init+0x274>)
 8002cdc:	428b      	cmp	r3, r1
 8002cde:	d819      	bhi.n	8002d14 <HAL_I2C_Init+0x13c>
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	1e59      	subs	r1, r3, #1
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	005b      	lsls	r3, r3, #1
 8002cea:	fbb1 f3f3 	udiv	r3, r1, r3
 8002cee:	1c59      	adds	r1, r3, #1
 8002cf0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002cf4:	400b      	ands	r3, r1
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d00a      	beq.n	8002d10 <HAL_I2C_Init+0x138>
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	1e59      	subs	r1, r3, #1
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	005b      	lsls	r3, r3, #1
 8002d04:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d08:	3301      	adds	r3, #1
 8002d0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d0e:	e051      	b.n	8002db4 <HAL_I2C_Init+0x1dc>
 8002d10:	2304      	movs	r3, #4
 8002d12:	e04f      	b.n	8002db4 <HAL_I2C_Init+0x1dc>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	689b      	ldr	r3, [r3, #8]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d111      	bne.n	8002d40 <HAL_I2C_Init+0x168>
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	1e58      	subs	r0, r3, #1
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6859      	ldr	r1, [r3, #4]
 8002d24:	460b      	mov	r3, r1
 8002d26:	005b      	lsls	r3, r3, #1
 8002d28:	440b      	add	r3, r1
 8002d2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d2e:	3301      	adds	r3, #1
 8002d30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	bf0c      	ite	eq
 8002d38:	2301      	moveq	r3, #1
 8002d3a:	2300      	movne	r3, #0
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	e012      	b.n	8002d66 <HAL_I2C_Init+0x18e>
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	1e58      	subs	r0, r3, #1
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6859      	ldr	r1, [r3, #4]
 8002d48:	460b      	mov	r3, r1
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	440b      	add	r3, r1
 8002d4e:	0099      	lsls	r1, r3, #2
 8002d50:	440b      	add	r3, r1
 8002d52:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d56:	3301      	adds	r3, #1
 8002d58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	bf0c      	ite	eq
 8002d60:	2301      	moveq	r3, #1
 8002d62:	2300      	movne	r3, #0
 8002d64:	b2db      	uxtb	r3, r3
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d001      	beq.n	8002d6e <HAL_I2C_Init+0x196>
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e022      	b.n	8002db4 <HAL_I2C_Init+0x1dc>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d10e      	bne.n	8002d94 <HAL_I2C_Init+0x1bc>
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	1e58      	subs	r0, r3, #1
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6859      	ldr	r1, [r3, #4]
 8002d7e:	460b      	mov	r3, r1
 8002d80:	005b      	lsls	r3, r3, #1
 8002d82:	440b      	add	r3, r1
 8002d84:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d88:	3301      	adds	r3, #1
 8002d8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d92:	e00f      	b.n	8002db4 <HAL_I2C_Init+0x1dc>
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	1e58      	subs	r0, r3, #1
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6859      	ldr	r1, [r3, #4]
 8002d9c:	460b      	mov	r3, r1
 8002d9e:	009b      	lsls	r3, r3, #2
 8002da0:	440b      	add	r3, r1
 8002da2:	0099      	lsls	r1, r3, #2
 8002da4:	440b      	add	r3, r1
 8002da6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002daa:	3301      	adds	r3, #1
 8002dac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002db0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002db4:	6879      	ldr	r1, [r7, #4]
 8002db6:	6809      	ldr	r1, [r1, #0]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	69da      	ldr	r2, [r3, #28]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6a1b      	ldr	r3, [r3, #32]
 8002dce:	431a      	orrs	r2, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	430a      	orrs	r2, r1
 8002dd6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002de2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002de6:	687a      	ldr	r2, [r7, #4]
 8002de8:	6911      	ldr	r1, [r2, #16]
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	68d2      	ldr	r2, [r2, #12]
 8002dee:	4311      	orrs	r1, r2
 8002df0:	687a      	ldr	r2, [r7, #4]
 8002df2:	6812      	ldr	r2, [r2, #0]
 8002df4:	430b      	orrs	r3, r1
 8002df6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	695a      	ldr	r2, [r3, #20]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	699b      	ldr	r3, [r3, #24]
 8002e0a:	431a      	orrs	r2, r3
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	430a      	orrs	r2, r1
 8002e12:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f042 0201 	orr.w	r2, r2, #1
 8002e22:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2200      	movs	r2, #0
 8002e28:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2220      	movs	r2, #32
 8002e2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2200      	movs	r2, #0
 8002e36:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002e40:	2300      	movs	r3, #0
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3710      	adds	r7, #16
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	000186a0 	.word	0x000186a0
 8002e50:	001e847f 	.word	0x001e847f
 8002e54:	003d08ff 	.word	0x003d08ff
 8002e58:	431bde83 	.word	0x431bde83
 8002e5c:	10624dd3 	.word	0x10624dd3

08002e60 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b088      	sub	sp, #32
 8002e64:	af02      	add	r7, sp, #8
 8002e66:	60f8      	str	r0, [r7, #12]
 8002e68:	4608      	mov	r0, r1
 8002e6a:	4611      	mov	r1, r2
 8002e6c:	461a      	mov	r2, r3
 8002e6e:	4603      	mov	r3, r0
 8002e70:	817b      	strh	r3, [r7, #10]
 8002e72:	460b      	mov	r3, r1
 8002e74:	813b      	strh	r3, [r7, #8]
 8002e76:	4613      	mov	r3, r2
 8002e78:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e7a:	f7ff faff 	bl	800247c <HAL_GetTick>
 8002e7e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e86:	b2db      	uxtb	r3, r3
 8002e88:	2b20      	cmp	r3, #32
 8002e8a:	f040 80d9 	bne.w	8003040 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	9300      	str	r3, [sp, #0]
 8002e92:	2319      	movs	r3, #25
 8002e94:	2201      	movs	r2, #1
 8002e96:	496d      	ldr	r1, [pc, #436]	@ (800304c <HAL_I2C_Mem_Write+0x1ec>)
 8002e98:	68f8      	ldr	r0, [r7, #12]
 8002e9a:	f000 fdb9 	bl	8003a10 <I2C_WaitOnFlagUntilTimeout>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d001      	beq.n	8002ea8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002ea4:	2302      	movs	r3, #2
 8002ea6:	e0cc      	b.n	8003042 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d101      	bne.n	8002eb6 <HAL_I2C_Mem_Write+0x56>
 8002eb2:	2302      	movs	r3, #2
 8002eb4:	e0c5      	b.n	8003042 <HAL_I2C_Mem_Write+0x1e2>
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	2201      	movs	r2, #1
 8002eba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 0301 	and.w	r3, r3, #1
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d007      	beq.n	8002edc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f042 0201 	orr.w	r2, r2, #1
 8002eda:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002eea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2221      	movs	r2, #33	@ 0x21
 8002ef0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2240      	movs	r2, #64	@ 0x40
 8002ef8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2200      	movs	r2, #0
 8002f00:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	6a3a      	ldr	r2, [r7, #32]
 8002f06:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002f0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f12:	b29a      	uxth	r2, r3
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	4a4d      	ldr	r2, [pc, #308]	@ (8003050 <HAL_I2C_Mem_Write+0x1f0>)
 8002f1c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002f1e:	88f8      	ldrh	r0, [r7, #6]
 8002f20:	893a      	ldrh	r2, [r7, #8]
 8002f22:	8979      	ldrh	r1, [r7, #10]
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	9301      	str	r3, [sp, #4]
 8002f28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f2a:	9300      	str	r3, [sp, #0]
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	68f8      	ldr	r0, [r7, #12]
 8002f30:	f000 fbf0 	bl	8003714 <I2C_RequestMemoryWrite>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d052      	beq.n	8002fe0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e081      	b.n	8003042 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f3e:	697a      	ldr	r2, [r7, #20]
 8002f40:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f42:	68f8      	ldr	r0, [r7, #12]
 8002f44:	f000 fe7e 	bl	8003c44 <I2C_WaitOnTXEFlagUntilTimeout>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d00d      	beq.n	8002f6a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f52:	2b04      	cmp	r3, #4
 8002f54:	d107      	bne.n	8002f66 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f64:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e06b      	b.n	8003042 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f6e:	781a      	ldrb	r2, [r3, #0]
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f7a:	1c5a      	adds	r2, r3, #1
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f84:	3b01      	subs	r3, #1
 8002f86:	b29a      	uxth	r2, r3
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f90:	b29b      	uxth	r3, r3
 8002f92:	3b01      	subs	r3, #1
 8002f94:	b29a      	uxth	r2, r3
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	695b      	ldr	r3, [r3, #20]
 8002fa0:	f003 0304 	and.w	r3, r3, #4
 8002fa4:	2b04      	cmp	r3, #4
 8002fa6:	d11b      	bne.n	8002fe0 <HAL_I2C_Mem_Write+0x180>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d017      	beq.n	8002fe0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fb4:	781a      	ldrb	r2, [r3, #0]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc0:	1c5a      	adds	r2, r3, #1
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fca:	3b01      	subs	r3, #1
 8002fcc:	b29a      	uxth	r2, r3
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d1aa      	bne.n	8002f3e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fe8:	697a      	ldr	r2, [r7, #20]
 8002fea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002fec:	68f8      	ldr	r0, [r7, #12]
 8002fee:	f000 fe71 	bl	8003cd4 <I2C_WaitOnBTFFlagUntilTimeout>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d00d      	beq.n	8003014 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ffc:	2b04      	cmp	r3, #4
 8002ffe:	d107      	bne.n	8003010 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800300e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	e016      	b.n	8003042 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003022:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2220      	movs	r2, #32
 8003028:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2200      	movs	r2, #0
 8003030:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	2200      	movs	r2, #0
 8003038:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800303c:	2300      	movs	r3, #0
 800303e:	e000      	b.n	8003042 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003040:	2302      	movs	r3, #2
  }
}
 8003042:	4618      	mov	r0, r3
 8003044:	3718      	adds	r7, #24
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}
 800304a:	bf00      	nop
 800304c:	00100002 	.word	0x00100002
 8003050:	ffff0000 	.word	0xffff0000

08003054 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b08c      	sub	sp, #48	@ 0x30
 8003058:	af02      	add	r7, sp, #8
 800305a:	60f8      	str	r0, [r7, #12]
 800305c:	4608      	mov	r0, r1
 800305e:	4611      	mov	r1, r2
 8003060:	461a      	mov	r2, r3
 8003062:	4603      	mov	r3, r0
 8003064:	817b      	strh	r3, [r7, #10]
 8003066:	460b      	mov	r3, r1
 8003068:	813b      	strh	r3, [r7, #8]
 800306a:	4613      	mov	r3, r2
 800306c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800306e:	f7ff fa05 	bl	800247c <HAL_GetTick>
 8003072:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800307a:	b2db      	uxtb	r3, r3
 800307c:	2b20      	cmp	r3, #32
 800307e:	f040 8214 	bne.w	80034aa <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003084:	9300      	str	r3, [sp, #0]
 8003086:	2319      	movs	r3, #25
 8003088:	2201      	movs	r2, #1
 800308a:	497b      	ldr	r1, [pc, #492]	@ (8003278 <HAL_I2C_Mem_Read+0x224>)
 800308c:	68f8      	ldr	r0, [r7, #12]
 800308e:	f000 fcbf 	bl	8003a10 <I2C_WaitOnFlagUntilTimeout>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d001      	beq.n	800309c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003098:	2302      	movs	r3, #2
 800309a:	e207      	b.n	80034ac <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d101      	bne.n	80030aa <HAL_I2C_Mem_Read+0x56>
 80030a6:	2302      	movs	r3, #2
 80030a8:	e200      	b.n	80034ac <HAL_I2C_Mem_Read+0x458>
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2201      	movs	r2, #1
 80030ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 0301 	and.w	r3, r3, #1
 80030bc:	2b01      	cmp	r3, #1
 80030be:	d007      	beq.n	80030d0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f042 0201 	orr.w	r2, r2, #1
 80030ce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030de:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2222      	movs	r2, #34	@ 0x22
 80030e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2240      	movs	r2, #64	@ 0x40
 80030ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2200      	movs	r2, #0
 80030f4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80030fa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003100:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003106:	b29a      	uxth	r2, r3
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	4a5b      	ldr	r2, [pc, #364]	@ (800327c <HAL_I2C_Mem_Read+0x228>)
 8003110:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003112:	88f8      	ldrh	r0, [r7, #6]
 8003114:	893a      	ldrh	r2, [r7, #8]
 8003116:	8979      	ldrh	r1, [r7, #10]
 8003118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800311a:	9301      	str	r3, [sp, #4]
 800311c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800311e:	9300      	str	r3, [sp, #0]
 8003120:	4603      	mov	r3, r0
 8003122:	68f8      	ldr	r0, [r7, #12]
 8003124:	f000 fb8c 	bl	8003840 <I2C_RequestMemoryRead>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d001      	beq.n	8003132 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e1bc      	b.n	80034ac <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003136:	2b00      	cmp	r3, #0
 8003138:	d113      	bne.n	8003162 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800313a:	2300      	movs	r3, #0
 800313c:	623b      	str	r3, [r7, #32]
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	695b      	ldr	r3, [r3, #20]
 8003144:	623b      	str	r3, [r7, #32]
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	699b      	ldr	r3, [r3, #24]
 800314c:	623b      	str	r3, [r7, #32]
 800314e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800315e:	601a      	str	r2, [r3, #0]
 8003160:	e190      	b.n	8003484 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003166:	2b01      	cmp	r3, #1
 8003168:	d11b      	bne.n	80031a2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003178:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800317a:	2300      	movs	r3, #0
 800317c:	61fb      	str	r3, [r7, #28]
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	695b      	ldr	r3, [r3, #20]
 8003184:	61fb      	str	r3, [r7, #28]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	699b      	ldr	r3, [r3, #24]
 800318c:	61fb      	str	r3, [r7, #28]
 800318e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800319e:	601a      	str	r2, [r3, #0]
 80031a0:	e170      	b.n	8003484 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031a6:	2b02      	cmp	r3, #2
 80031a8:	d11b      	bne.n	80031e2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031b8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80031c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031ca:	2300      	movs	r3, #0
 80031cc:	61bb      	str	r3, [r7, #24]
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	695b      	ldr	r3, [r3, #20]
 80031d4:	61bb      	str	r3, [r7, #24]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	699b      	ldr	r3, [r3, #24]
 80031dc:	61bb      	str	r3, [r7, #24]
 80031de:	69bb      	ldr	r3, [r7, #24]
 80031e0:	e150      	b.n	8003484 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031e2:	2300      	movs	r3, #0
 80031e4:	617b      	str	r3, [r7, #20]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	695b      	ldr	r3, [r3, #20]
 80031ec:	617b      	str	r3, [r7, #20]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	699b      	ldr	r3, [r3, #24]
 80031f4:	617b      	str	r3, [r7, #20]
 80031f6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80031f8:	e144      	b.n	8003484 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031fe:	2b03      	cmp	r3, #3
 8003200:	f200 80f1 	bhi.w	80033e6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003208:	2b01      	cmp	r3, #1
 800320a:	d123      	bne.n	8003254 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800320c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800320e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003210:	68f8      	ldr	r0, [r7, #12]
 8003212:	f000 fda7 	bl	8003d64 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d001      	beq.n	8003220 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	e145      	b.n	80034ac <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	691a      	ldr	r2, [r3, #16]
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800322a:	b2d2      	uxtb	r2, r2
 800322c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003232:	1c5a      	adds	r2, r3, #1
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800323c:	3b01      	subs	r3, #1
 800323e:	b29a      	uxth	r2, r3
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003248:	b29b      	uxth	r3, r3
 800324a:	3b01      	subs	r3, #1
 800324c:	b29a      	uxth	r2, r3
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003252:	e117      	b.n	8003484 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003258:	2b02      	cmp	r3, #2
 800325a:	d14e      	bne.n	80032fa <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800325c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800325e:	9300      	str	r3, [sp, #0]
 8003260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003262:	2200      	movs	r2, #0
 8003264:	4906      	ldr	r1, [pc, #24]	@ (8003280 <HAL_I2C_Mem_Read+0x22c>)
 8003266:	68f8      	ldr	r0, [r7, #12]
 8003268:	f000 fbd2 	bl	8003a10 <I2C_WaitOnFlagUntilTimeout>
 800326c:	4603      	mov	r3, r0
 800326e:	2b00      	cmp	r3, #0
 8003270:	d008      	beq.n	8003284 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e11a      	b.n	80034ac <HAL_I2C_Mem_Read+0x458>
 8003276:	bf00      	nop
 8003278:	00100002 	.word	0x00100002
 800327c:	ffff0000 	.word	0xffff0000
 8003280:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003292:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	691a      	ldr	r2, [r3, #16]
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800329e:	b2d2      	uxtb	r2, r2
 80032a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032a6:	1c5a      	adds	r2, r3, #1
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032b0:	3b01      	subs	r3, #1
 80032b2:	b29a      	uxth	r2, r3
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032bc:	b29b      	uxth	r3, r3
 80032be:	3b01      	subs	r3, #1
 80032c0:	b29a      	uxth	r2, r3
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	691a      	ldr	r2, [r3, #16]
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d0:	b2d2      	uxtb	r2, r2
 80032d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d8:	1c5a      	adds	r2, r3, #1
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032e2:	3b01      	subs	r3, #1
 80032e4:	b29a      	uxth	r2, r3
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032ee:	b29b      	uxth	r3, r3
 80032f0:	3b01      	subs	r3, #1
 80032f2:	b29a      	uxth	r2, r3
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80032f8:	e0c4      	b.n	8003484 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80032fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032fc:	9300      	str	r3, [sp, #0]
 80032fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003300:	2200      	movs	r2, #0
 8003302:	496c      	ldr	r1, [pc, #432]	@ (80034b4 <HAL_I2C_Mem_Read+0x460>)
 8003304:	68f8      	ldr	r0, [r7, #12]
 8003306:	f000 fb83 	bl	8003a10 <I2C_WaitOnFlagUntilTimeout>
 800330a:	4603      	mov	r3, r0
 800330c:	2b00      	cmp	r3, #0
 800330e:	d001      	beq.n	8003314 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003310:	2301      	movs	r3, #1
 8003312:	e0cb      	b.n	80034ac <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003322:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	691a      	ldr	r2, [r3, #16]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800332e:	b2d2      	uxtb	r2, r2
 8003330:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003336:	1c5a      	adds	r2, r3, #1
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003340:	3b01      	subs	r3, #1
 8003342:	b29a      	uxth	r2, r3
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800334c:	b29b      	uxth	r3, r3
 800334e:	3b01      	subs	r3, #1
 8003350:	b29a      	uxth	r2, r3
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003358:	9300      	str	r3, [sp, #0]
 800335a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800335c:	2200      	movs	r2, #0
 800335e:	4955      	ldr	r1, [pc, #340]	@ (80034b4 <HAL_I2C_Mem_Read+0x460>)
 8003360:	68f8      	ldr	r0, [r7, #12]
 8003362:	f000 fb55 	bl	8003a10 <I2C_WaitOnFlagUntilTimeout>
 8003366:	4603      	mov	r3, r0
 8003368:	2b00      	cmp	r3, #0
 800336a:	d001      	beq.n	8003370 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	e09d      	b.n	80034ac <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800337e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	691a      	ldr	r2, [r3, #16]
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800338a:	b2d2      	uxtb	r2, r2
 800338c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003392:	1c5a      	adds	r2, r3, #1
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800339c:	3b01      	subs	r3, #1
 800339e:	b29a      	uxth	r2, r3
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033a8:	b29b      	uxth	r3, r3
 80033aa:	3b01      	subs	r3, #1
 80033ac:	b29a      	uxth	r2, r3
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	691a      	ldr	r2, [r3, #16]
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033bc:	b2d2      	uxtb	r2, r2
 80033be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033c4:	1c5a      	adds	r2, r3, #1
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ce:	3b01      	subs	r3, #1
 80033d0:	b29a      	uxth	r2, r3
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033da:	b29b      	uxth	r3, r3
 80033dc:	3b01      	subs	r3, #1
 80033de:	b29a      	uxth	r2, r3
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80033e4:	e04e      	b.n	8003484 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033e8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80033ea:	68f8      	ldr	r0, [r7, #12]
 80033ec:	f000 fcba 	bl	8003d64 <I2C_WaitOnRXNEFlagUntilTimeout>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d001      	beq.n	80033fa <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e058      	b.n	80034ac <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	691a      	ldr	r2, [r3, #16]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003404:	b2d2      	uxtb	r2, r2
 8003406:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800340c:	1c5a      	adds	r2, r3, #1
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003416:	3b01      	subs	r3, #1
 8003418:	b29a      	uxth	r2, r3
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003422:	b29b      	uxth	r3, r3
 8003424:	3b01      	subs	r3, #1
 8003426:	b29a      	uxth	r2, r3
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	695b      	ldr	r3, [r3, #20]
 8003432:	f003 0304 	and.w	r3, r3, #4
 8003436:	2b04      	cmp	r3, #4
 8003438:	d124      	bne.n	8003484 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800343e:	2b03      	cmp	r3, #3
 8003440:	d107      	bne.n	8003452 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003450:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	691a      	ldr	r2, [r3, #16]
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800345c:	b2d2      	uxtb	r2, r2
 800345e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003464:	1c5a      	adds	r2, r3, #1
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800346e:	3b01      	subs	r3, #1
 8003470:	b29a      	uxth	r2, r3
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800347a:	b29b      	uxth	r3, r3
 800347c:	3b01      	subs	r3, #1
 800347e:	b29a      	uxth	r2, r3
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003488:	2b00      	cmp	r3, #0
 800348a:	f47f aeb6 	bne.w	80031fa <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2220      	movs	r2, #32
 8003492:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2200      	movs	r2, #0
 800349a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2200      	movs	r2, #0
 80034a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80034a6:	2300      	movs	r3, #0
 80034a8:	e000      	b.n	80034ac <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80034aa:	2302      	movs	r3, #2
  }
}
 80034ac:	4618      	mov	r0, r3
 80034ae:	3728      	adds	r7, #40	@ 0x28
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bd80      	pop	{r7, pc}
 80034b4:	00010004 	.word	0x00010004

080034b8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b08a      	sub	sp, #40	@ 0x28
 80034bc:	af02      	add	r7, sp, #8
 80034be:	60f8      	str	r0, [r7, #12]
 80034c0:	607a      	str	r2, [r7, #4]
 80034c2:	603b      	str	r3, [r7, #0]
 80034c4:	460b      	mov	r3, r1
 80034c6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80034c8:	f7fe ffd8 	bl	800247c <HAL_GetTick>
 80034cc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80034ce:	2300      	movs	r3, #0
 80034d0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034d8:	b2db      	uxtb	r3, r3
 80034da:	2b20      	cmp	r3, #32
 80034dc:	f040 8111 	bne.w	8003702 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80034e0:	69fb      	ldr	r3, [r7, #28]
 80034e2:	9300      	str	r3, [sp, #0]
 80034e4:	2319      	movs	r3, #25
 80034e6:	2201      	movs	r2, #1
 80034e8:	4988      	ldr	r1, [pc, #544]	@ (800370c <HAL_I2C_IsDeviceReady+0x254>)
 80034ea:	68f8      	ldr	r0, [r7, #12]
 80034ec:	f000 fa90 	bl	8003a10 <I2C_WaitOnFlagUntilTimeout>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d001      	beq.n	80034fa <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80034f6:	2302      	movs	r3, #2
 80034f8:	e104      	b.n	8003704 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003500:	2b01      	cmp	r3, #1
 8003502:	d101      	bne.n	8003508 <HAL_I2C_IsDeviceReady+0x50>
 8003504:	2302      	movs	r3, #2
 8003506:	e0fd      	b.n	8003704 <HAL_I2C_IsDeviceReady+0x24c>
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2201      	movs	r2, #1
 800350c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 0301 	and.w	r3, r3, #1
 800351a:	2b01      	cmp	r3, #1
 800351c:	d007      	beq.n	800352e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f042 0201 	orr.w	r2, r2, #1
 800352c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800353c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2224      	movs	r2, #36	@ 0x24
 8003542:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2200      	movs	r2, #0
 800354a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	4a70      	ldr	r2, [pc, #448]	@ (8003710 <HAL_I2C_IsDeviceReady+0x258>)
 8003550:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003560:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	9300      	str	r3, [sp, #0]
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	2200      	movs	r2, #0
 800356a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800356e:	68f8      	ldr	r0, [r7, #12]
 8003570:	f000 fa4e 	bl	8003a10 <I2C_WaitOnFlagUntilTimeout>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d00d      	beq.n	8003596 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003584:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003588:	d103      	bne.n	8003592 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003590:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8003592:	2303      	movs	r3, #3
 8003594:	e0b6      	b.n	8003704 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003596:	897b      	ldrh	r3, [r7, #10]
 8003598:	b2db      	uxtb	r3, r3
 800359a:	461a      	mov	r2, r3
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80035a4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80035a6:	f7fe ff69 	bl	800247c <HAL_GetTick>
 80035aa:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	695b      	ldr	r3, [r3, #20]
 80035b2:	f003 0302 	and.w	r3, r3, #2
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	bf0c      	ite	eq
 80035ba:	2301      	moveq	r3, #1
 80035bc:	2300      	movne	r3, #0
 80035be:	b2db      	uxtb	r3, r3
 80035c0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	695b      	ldr	r3, [r3, #20]
 80035c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035d0:	bf0c      	ite	eq
 80035d2:	2301      	moveq	r3, #1
 80035d4:	2300      	movne	r3, #0
 80035d6:	b2db      	uxtb	r3, r3
 80035d8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80035da:	e025      	b.n	8003628 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80035dc:	f7fe ff4e 	bl	800247c <HAL_GetTick>
 80035e0:	4602      	mov	r2, r0
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	1ad3      	subs	r3, r2, r3
 80035e6:	683a      	ldr	r2, [r7, #0]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d302      	bcc.n	80035f2 <HAL_I2C_IsDeviceReady+0x13a>
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d103      	bne.n	80035fa <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	22a0      	movs	r2, #160	@ 0xa0
 80035f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	695b      	ldr	r3, [r3, #20]
 8003600:	f003 0302 	and.w	r3, r3, #2
 8003604:	2b02      	cmp	r3, #2
 8003606:	bf0c      	ite	eq
 8003608:	2301      	moveq	r3, #1
 800360a:	2300      	movne	r3, #0
 800360c:	b2db      	uxtb	r3, r3
 800360e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	695b      	ldr	r3, [r3, #20]
 8003616:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800361a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800361e:	bf0c      	ite	eq
 8003620:	2301      	moveq	r3, #1
 8003622:	2300      	movne	r3, #0
 8003624:	b2db      	uxtb	r3, r3
 8003626:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800362e:	b2db      	uxtb	r3, r3
 8003630:	2ba0      	cmp	r3, #160	@ 0xa0
 8003632:	d005      	beq.n	8003640 <HAL_I2C_IsDeviceReady+0x188>
 8003634:	7dfb      	ldrb	r3, [r7, #23]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d102      	bne.n	8003640 <HAL_I2C_IsDeviceReady+0x188>
 800363a:	7dbb      	ldrb	r3, [r7, #22]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d0cd      	beq.n	80035dc <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2220      	movs	r2, #32
 8003644:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	695b      	ldr	r3, [r3, #20]
 800364e:	f003 0302 	and.w	r3, r3, #2
 8003652:	2b02      	cmp	r3, #2
 8003654:	d129      	bne.n	80036aa <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003664:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003666:	2300      	movs	r3, #0
 8003668:	613b      	str	r3, [r7, #16]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	695b      	ldr	r3, [r3, #20]
 8003670:	613b      	str	r3, [r7, #16]
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	699b      	ldr	r3, [r3, #24]
 8003678:	613b      	str	r3, [r7, #16]
 800367a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	9300      	str	r3, [sp, #0]
 8003680:	2319      	movs	r3, #25
 8003682:	2201      	movs	r2, #1
 8003684:	4921      	ldr	r1, [pc, #132]	@ (800370c <HAL_I2C_IsDeviceReady+0x254>)
 8003686:	68f8      	ldr	r0, [r7, #12]
 8003688:	f000 f9c2 	bl	8003a10 <I2C_WaitOnFlagUntilTimeout>
 800368c:	4603      	mov	r3, r0
 800368e:	2b00      	cmp	r3, #0
 8003690:	d001      	beq.n	8003696 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e036      	b.n	8003704 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2220      	movs	r2, #32
 800369a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2200      	movs	r2, #0
 80036a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80036a6:	2300      	movs	r3, #0
 80036a8:	e02c      	b.n	8003704 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036b8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80036c2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80036c4:	69fb      	ldr	r3, [r7, #28]
 80036c6:	9300      	str	r3, [sp, #0]
 80036c8:	2319      	movs	r3, #25
 80036ca:	2201      	movs	r2, #1
 80036cc:	490f      	ldr	r1, [pc, #60]	@ (800370c <HAL_I2C_IsDeviceReady+0x254>)
 80036ce:	68f8      	ldr	r0, [r7, #12]
 80036d0:	f000 f99e 	bl	8003a10 <I2C_WaitOnFlagUntilTimeout>
 80036d4:	4603      	mov	r3, r0
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d001      	beq.n	80036de <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e012      	b.n	8003704 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80036de:	69bb      	ldr	r3, [r7, #24]
 80036e0:	3301      	adds	r3, #1
 80036e2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80036e4:	69ba      	ldr	r2, [r7, #24]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	f4ff af32 	bcc.w	8003552 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2220      	movs	r2, #32
 80036f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2200      	movs	r2, #0
 80036fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e000      	b.n	8003704 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003702:	2302      	movs	r3, #2
  }
}
 8003704:	4618      	mov	r0, r3
 8003706:	3720      	adds	r7, #32
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}
 800370c:	00100002 	.word	0x00100002
 8003710:	ffff0000 	.word	0xffff0000

08003714 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b088      	sub	sp, #32
 8003718:	af02      	add	r7, sp, #8
 800371a:	60f8      	str	r0, [r7, #12]
 800371c:	4608      	mov	r0, r1
 800371e:	4611      	mov	r1, r2
 8003720:	461a      	mov	r2, r3
 8003722:	4603      	mov	r3, r0
 8003724:	817b      	strh	r3, [r7, #10]
 8003726:	460b      	mov	r3, r1
 8003728:	813b      	strh	r3, [r7, #8]
 800372a:	4613      	mov	r3, r2
 800372c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800373c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800373e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003740:	9300      	str	r3, [sp, #0]
 8003742:	6a3b      	ldr	r3, [r7, #32]
 8003744:	2200      	movs	r2, #0
 8003746:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800374a:	68f8      	ldr	r0, [r7, #12]
 800374c:	f000 f960 	bl	8003a10 <I2C_WaitOnFlagUntilTimeout>
 8003750:	4603      	mov	r3, r0
 8003752:	2b00      	cmp	r3, #0
 8003754:	d00d      	beq.n	8003772 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003760:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003764:	d103      	bne.n	800376e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800376c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800376e:	2303      	movs	r3, #3
 8003770:	e05f      	b.n	8003832 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003772:	897b      	ldrh	r3, [r7, #10]
 8003774:	b2db      	uxtb	r3, r3
 8003776:	461a      	mov	r2, r3
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003780:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003784:	6a3a      	ldr	r2, [r7, #32]
 8003786:	492d      	ldr	r1, [pc, #180]	@ (800383c <I2C_RequestMemoryWrite+0x128>)
 8003788:	68f8      	ldr	r0, [r7, #12]
 800378a:	f000 f9bb 	bl	8003b04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800378e:	4603      	mov	r3, r0
 8003790:	2b00      	cmp	r3, #0
 8003792:	d001      	beq.n	8003798 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003794:	2301      	movs	r3, #1
 8003796:	e04c      	b.n	8003832 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003798:	2300      	movs	r3, #0
 800379a:	617b      	str	r3, [r7, #20]
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	695b      	ldr	r3, [r3, #20]
 80037a2:	617b      	str	r3, [r7, #20]
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	699b      	ldr	r3, [r3, #24]
 80037aa:	617b      	str	r3, [r7, #20]
 80037ac:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037b0:	6a39      	ldr	r1, [r7, #32]
 80037b2:	68f8      	ldr	r0, [r7, #12]
 80037b4:	f000 fa46 	bl	8003c44 <I2C_WaitOnTXEFlagUntilTimeout>
 80037b8:	4603      	mov	r3, r0
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d00d      	beq.n	80037da <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c2:	2b04      	cmp	r3, #4
 80037c4:	d107      	bne.n	80037d6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037d4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e02b      	b.n	8003832 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80037da:	88fb      	ldrh	r3, [r7, #6]
 80037dc:	2b01      	cmp	r3, #1
 80037de:	d105      	bne.n	80037ec <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80037e0:	893b      	ldrh	r3, [r7, #8]
 80037e2:	b2da      	uxtb	r2, r3
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	611a      	str	r2, [r3, #16]
 80037ea:	e021      	b.n	8003830 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80037ec:	893b      	ldrh	r3, [r7, #8]
 80037ee:	0a1b      	lsrs	r3, r3, #8
 80037f0:	b29b      	uxth	r3, r3
 80037f2:	b2da      	uxtb	r2, r3
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037fc:	6a39      	ldr	r1, [r7, #32]
 80037fe:	68f8      	ldr	r0, [r7, #12]
 8003800:	f000 fa20 	bl	8003c44 <I2C_WaitOnTXEFlagUntilTimeout>
 8003804:	4603      	mov	r3, r0
 8003806:	2b00      	cmp	r3, #0
 8003808:	d00d      	beq.n	8003826 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800380e:	2b04      	cmp	r3, #4
 8003810:	d107      	bne.n	8003822 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003820:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e005      	b.n	8003832 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003826:	893b      	ldrh	r3, [r7, #8]
 8003828:	b2da      	uxtb	r2, r3
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003830:	2300      	movs	r3, #0
}
 8003832:	4618      	mov	r0, r3
 8003834:	3718      	adds	r7, #24
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	00010002 	.word	0x00010002

08003840 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b088      	sub	sp, #32
 8003844:	af02      	add	r7, sp, #8
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	4608      	mov	r0, r1
 800384a:	4611      	mov	r1, r2
 800384c:	461a      	mov	r2, r3
 800384e:	4603      	mov	r3, r0
 8003850:	817b      	strh	r3, [r7, #10]
 8003852:	460b      	mov	r3, r1
 8003854:	813b      	strh	r3, [r7, #8]
 8003856:	4613      	mov	r3, r2
 8003858:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003868:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003878:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800387a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800387c:	9300      	str	r3, [sp, #0]
 800387e:	6a3b      	ldr	r3, [r7, #32]
 8003880:	2200      	movs	r2, #0
 8003882:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003886:	68f8      	ldr	r0, [r7, #12]
 8003888:	f000 f8c2 	bl	8003a10 <I2C_WaitOnFlagUntilTimeout>
 800388c:	4603      	mov	r3, r0
 800388e:	2b00      	cmp	r3, #0
 8003890:	d00d      	beq.n	80038ae <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800389c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038a0:	d103      	bne.n	80038aa <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80038a8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80038aa:	2303      	movs	r3, #3
 80038ac:	e0aa      	b.n	8003a04 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80038ae:	897b      	ldrh	r3, [r7, #10]
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	461a      	mov	r2, r3
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80038bc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80038be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038c0:	6a3a      	ldr	r2, [r7, #32]
 80038c2:	4952      	ldr	r1, [pc, #328]	@ (8003a0c <I2C_RequestMemoryRead+0x1cc>)
 80038c4:	68f8      	ldr	r0, [r7, #12]
 80038c6:	f000 f91d 	bl	8003b04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038ca:	4603      	mov	r3, r0
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d001      	beq.n	80038d4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	e097      	b.n	8003a04 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038d4:	2300      	movs	r3, #0
 80038d6:	617b      	str	r3, [r7, #20]
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	695b      	ldr	r3, [r3, #20]
 80038de:	617b      	str	r3, [r7, #20]
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	699b      	ldr	r3, [r3, #24]
 80038e6:	617b      	str	r3, [r7, #20]
 80038e8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038ec:	6a39      	ldr	r1, [r7, #32]
 80038ee:	68f8      	ldr	r0, [r7, #12]
 80038f0:	f000 f9a8 	bl	8003c44 <I2C_WaitOnTXEFlagUntilTimeout>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d00d      	beq.n	8003916 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038fe:	2b04      	cmp	r3, #4
 8003900:	d107      	bne.n	8003912 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003910:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e076      	b.n	8003a04 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003916:	88fb      	ldrh	r3, [r7, #6]
 8003918:	2b01      	cmp	r3, #1
 800391a:	d105      	bne.n	8003928 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800391c:	893b      	ldrh	r3, [r7, #8]
 800391e:	b2da      	uxtb	r2, r3
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	611a      	str	r2, [r3, #16]
 8003926:	e021      	b.n	800396c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003928:	893b      	ldrh	r3, [r7, #8]
 800392a:	0a1b      	lsrs	r3, r3, #8
 800392c:	b29b      	uxth	r3, r3
 800392e:	b2da      	uxtb	r2, r3
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003936:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003938:	6a39      	ldr	r1, [r7, #32]
 800393a:	68f8      	ldr	r0, [r7, #12]
 800393c:	f000 f982 	bl	8003c44 <I2C_WaitOnTXEFlagUntilTimeout>
 8003940:	4603      	mov	r3, r0
 8003942:	2b00      	cmp	r3, #0
 8003944:	d00d      	beq.n	8003962 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800394a:	2b04      	cmp	r3, #4
 800394c:	d107      	bne.n	800395e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800395c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e050      	b.n	8003a04 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003962:	893b      	ldrh	r3, [r7, #8]
 8003964:	b2da      	uxtb	r2, r3
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800396c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800396e:	6a39      	ldr	r1, [r7, #32]
 8003970:	68f8      	ldr	r0, [r7, #12]
 8003972:	f000 f967 	bl	8003c44 <I2C_WaitOnTXEFlagUntilTimeout>
 8003976:	4603      	mov	r3, r0
 8003978:	2b00      	cmp	r3, #0
 800397a:	d00d      	beq.n	8003998 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003980:	2b04      	cmp	r3, #4
 8003982:	d107      	bne.n	8003994 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003992:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003994:	2301      	movs	r3, #1
 8003996:	e035      	b.n	8003a04 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039a6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80039a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039aa:	9300      	str	r3, [sp, #0]
 80039ac:	6a3b      	ldr	r3, [r7, #32]
 80039ae:	2200      	movs	r2, #0
 80039b0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80039b4:	68f8      	ldr	r0, [r7, #12]
 80039b6:	f000 f82b 	bl	8003a10 <I2C_WaitOnFlagUntilTimeout>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d00d      	beq.n	80039dc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039ce:	d103      	bne.n	80039d8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80039d6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80039d8:	2303      	movs	r3, #3
 80039da:	e013      	b.n	8003a04 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80039dc:	897b      	ldrh	r3, [r7, #10]
 80039de:	b2db      	uxtb	r3, r3
 80039e0:	f043 0301 	orr.w	r3, r3, #1
 80039e4:	b2da      	uxtb	r2, r3
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ee:	6a3a      	ldr	r2, [r7, #32]
 80039f0:	4906      	ldr	r1, [pc, #24]	@ (8003a0c <I2C_RequestMemoryRead+0x1cc>)
 80039f2:	68f8      	ldr	r0, [r7, #12]
 80039f4:	f000 f886 	bl	8003b04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039f8:	4603      	mov	r3, r0
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d001      	beq.n	8003a02 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e000      	b.n	8003a04 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003a02:	2300      	movs	r3, #0
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3718      	adds	r7, #24
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	00010002 	.word	0x00010002

08003a10 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b084      	sub	sp, #16
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	60f8      	str	r0, [r7, #12]
 8003a18:	60b9      	str	r1, [r7, #8]
 8003a1a:	603b      	str	r3, [r7, #0]
 8003a1c:	4613      	mov	r3, r2
 8003a1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a20:	e048      	b.n	8003ab4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a28:	d044      	beq.n	8003ab4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a2a:	f7fe fd27 	bl	800247c <HAL_GetTick>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	69bb      	ldr	r3, [r7, #24]
 8003a32:	1ad3      	subs	r3, r2, r3
 8003a34:	683a      	ldr	r2, [r7, #0]
 8003a36:	429a      	cmp	r2, r3
 8003a38:	d302      	bcc.n	8003a40 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d139      	bne.n	8003ab4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	0c1b      	lsrs	r3, r3, #16
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d10d      	bne.n	8003a66 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	695b      	ldr	r3, [r3, #20]
 8003a50:	43da      	mvns	r2, r3
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	4013      	ands	r3, r2
 8003a56:	b29b      	uxth	r3, r3
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	bf0c      	ite	eq
 8003a5c:	2301      	moveq	r3, #1
 8003a5e:	2300      	movne	r3, #0
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	461a      	mov	r2, r3
 8003a64:	e00c      	b.n	8003a80 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	699b      	ldr	r3, [r3, #24]
 8003a6c:	43da      	mvns	r2, r3
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	4013      	ands	r3, r2
 8003a72:	b29b      	uxth	r3, r3
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	bf0c      	ite	eq
 8003a78:	2301      	moveq	r3, #1
 8003a7a:	2300      	movne	r3, #0
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	461a      	mov	r2, r3
 8003a80:	79fb      	ldrb	r3, [r7, #7]
 8003a82:	429a      	cmp	r2, r3
 8003a84:	d116      	bne.n	8003ab4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2220      	movs	r2, #32
 8003a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2200      	movs	r2, #0
 8003a98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa0:	f043 0220 	orr.w	r2, r3, #32
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e023      	b.n	8003afc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	0c1b      	lsrs	r3, r3, #16
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d10d      	bne.n	8003ada <I2C_WaitOnFlagUntilTimeout+0xca>
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	695b      	ldr	r3, [r3, #20]
 8003ac4:	43da      	mvns	r2, r3
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	4013      	ands	r3, r2
 8003aca:	b29b      	uxth	r3, r3
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	bf0c      	ite	eq
 8003ad0:	2301      	moveq	r3, #1
 8003ad2:	2300      	movne	r3, #0
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	461a      	mov	r2, r3
 8003ad8:	e00c      	b.n	8003af4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	699b      	ldr	r3, [r3, #24]
 8003ae0:	43da      	mvns	r2, r3
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	4013      	ands	r3, r2
 8003ae6:	b29b      	uxth	r3, r3
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	bf0c      	ite	eq
 8003aec:	2301      	moveq	r3, #1
 8003aee:	2300      	movne	r3, #0
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	461a      	mov	r2, r3
 8003af4:	79fb      	ldrb	r3, [r7, #7]
 8003af6:	429a      	cmp	r2, r3
 8003af8:	d093      	beq.n	8003a22 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003afa:	2300      	movs	r3, #0
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3710      	adds	r7, #16
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}

08003b04 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	60f8      	str	r0, [r7, #12]
 8003b0c:	60b9      	str	r1, [r7, #8]
 8003b0e:	607a      	str	r2, [r7, #4]
 8003b10:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b12:	e071      	b.n	8003bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	695b      	ldr	r3, [r3, #20]
 8003b1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b22:	d123      	bne.n	8003b6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b32:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003b3c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2200      	movs	r2, #0
 8003b42:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2220      	movs	r2, #32
 8003b48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b58:	f043 0204 	orr.w	r2, r3, #4
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2200      	movs	r2, #0
 8003b64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e067      	b.n	8003c3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b72:	d041      	beq.n	8003bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b74:	f7fe fc82 	bl	800247c <HAL_GetTick>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	687a      	ldr	r2, [r7, #4]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d302      	bcc.n	8003b8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d136      	bne.n	8003bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	0c1b      	lsrs	r3, r3, #16
 8003b8e:	b2db      	uxtb	r3, r3
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d10c      	bne.n	8003bae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	695b      	ldr	r3, [r3, #20]
 8003b9a:	43da      	mvns	r2, r3
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	b29b      	uxth	r3, r3
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	bf14      	ite	ne
 8003ba6:	2301      	movne	r3, #1
 8003ba8:	2300      	moveq	r3, #0
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	e00b      	b.n	8003bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	699b      	ldr	r3, [r3, #24]
 8003bb4:	43da      	mvns	r2, r3
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	4013      	ands	r3, r2
 8003bba:	b29b      	uxth	r3, r3
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	bf14      	ite	ne
 8003bc0:	2301      	movne	r3, #1
 8003bc2:	2300      	moveq	r3, #0
 8003bc4:	b2db      	uxtb	r3, r3
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d016      	beq.n	8003bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2220      	movs	r2, #32
 8003bd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003be4:	f043 0220 	orr.w	r2, r3, #32
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	e021      	b.n	8003c3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	0c1b      	lsrs	r3, r3, #16
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	2b01      	cmp	r3, #1
 8003c00:	d10c      	bne.n	8003c1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	695b      	ldr	r3, [r3, #20]
 8003c08:	43da      	mvns	r2, r3
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	bf14      	ite	ne
 8003c14:	2301      	movne	r3, #1
 8003c16:	2300      	moveq	r3, #0
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	e00b      	b.n	8003c34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	699b      	ldr	r3, [r3, #24]
 8003c22:	43da      	mvns	r2, r3
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	4013      	ands	r3, r2
 8003c28:	b29b      	uxth	r3, r3
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	bf14      	ite	ne
 8003c2e:	2301      	movne	r3, #1
 8003c30:	2300      	moveq	r3, #0
 8003c32:	b2db      	uxtb	r3, r3
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	f47f af6d 	bne.w	8003b14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003c3a:	2300      	movs	r3, #0
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	3710      	adds	r7, #16
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}

08003c44 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b084      	sub	sp, #16
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	60b9      	str	r1, [r7, #8]
 8003c4e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003c50:	e034      	b.n	8003cbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003c52:	68f8      	ldr	r0, [r7, #12]
 8003c54:	f000 f8e3 	bl	8003e1e <I2C_IsAcknowledgeFailed>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d001      	beq.n	8003c62 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e034      	b.n	8003ccc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c68:	d028      	beq.n	8003cbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c6a:	f7fe fc07 	bl	800247c <HAL_GetTick>
 8003c6e:	4602      	mov	r2, r0
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	1ad3      	subs	r3, r2, r3
 8003c74:	68ba      	ldr	r2, [r7, #8]
 8003c76:	429a      	cmp	r2, r3
 8003c78:	d302      	bcc.n	8003c80 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d11d      	bne.n	8003cbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	695b      	ldr	r3, [r3, #20]
 8003c86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c8a:	2b80      	cmp	r3, #128	@ 0x80
 8003c8c:	d016      	beq.n	8003cbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2200      	movs	r2, #0
 8003c92:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2220      	movs	r2, #32
 8003c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca8:	f043 0220 	orr.w	r2, r3, #32
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e007      	b.n	8003ccc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	695b      	ldr	r3, [r3, #20]
 8003cc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cc6:	2b80      	cmp	r3, #128	@ 0x80
 8003cc8:	d1c3      	bne.n	8003c52 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003cca:	2300      	movs	r3, #0
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3710      	adds	r7, #16
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}

08003cd4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	60b9      	str	r1, [r7, #8]
 8003cde:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ce0:	e034      	b.n	8003d4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ce2:	68f8      	ldr	r0, [r7, #12]
 8003ce4:	f000 f89b 	bl	8003e1e <I2C_IsAcknowledgeFailed>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d001      	beq.n	8003cf2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e034      	b.n	8003d5c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cf8:	d028      	beq.n	8003d4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cfa:	f7fe fbbf 	bl	800247c <HAL_GetTick>
 8003cfe:	4602      	mov	r2, r0
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	1ad3      	subs	r3, r2, r3
 8003d04:	68ba      	ldr	r2, [r7, #8]
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d302      	bcc.n	8003d10 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d11d      	bne.n	8003d4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	695b      	ldr	r3, [r3, #20]
 8003d16:	f003 0304 	and.w	r3, r3, #4
 8003d1a:	2b04      	cmp	r3, #4
 8003d1c:	d016      	beq.n	8003d4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2200      	movs	r2, #0
 8003d22:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2220      	movs	r2, #32
 8003d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d38:	f043 0220 	orr.w	r2, r3, #32
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2200      	movs	r2, #0
 8003d44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e007      	b.n	8003d5c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	695b      	ldr	r3, [r3, #20]
 8003d52:	f003 0304 	and.w	r3, r3, #4
 8003d56:	2b04      	cmp	r3, #4
 8003d58:	d1c3      	bne.n	8003ce2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003d5a:	2300      	movs	r3, #0
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	3710      	adds	r7, #16
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}

08003d64 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b084      	sub	sp, #16
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	60f8      	str	r0, [r7, #12]
 8003d6c:	60b9      	str	r1, [r7, #8]
 8003d6e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003d70:	e049      	b.n	8003e06 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	695b      	ldr	r3, [r3, #20]
 8003d78:	f003 0310 	and.w	r3, r3, #16
 8003d7c:	2b10      	cmp	r3, #16
 8003d7e:	d119      	bne.n	8003db4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f06f 0210 	mvn.w	r2, #16
 8003d88:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2220      	movs	r2, #32
 8003d94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2200      	movs	r2, #0
 8003dac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	e030      	b.n	8003e16 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003db4:	f7fe fb62 	bl	800247c <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	68ba      	ldr	r2, [r7, #8]
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d302      	bcc.n	8003dca <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d11d      	bne.n	8003e06 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	695b      	ldr	r3, [r3, #20]
 8003dd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dd4:	2b40      	cmp	r3, #64	@ 0x40
 8003dd6:	d016      	beq.n	8003e06 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	2220      	movs	r2, #32
 8003de2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2200      	movs	r2, #0
 8003dea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df2:	f043 0220 	orr.w	r2, r3, #32
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e007      	b.n	8003e16 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	695b      	ldr	r3, [r3, #20]
 8003e0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e10:	2b40      	cmp	r3, #64	@ 0x40
 8003e12:	d1ae      	bne.n	8003d72 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003e14:	2300      	movs	r3, #0
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3710      	adds	r7, #16
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}

08003e1e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003e1e:	b480      	push	{r7}
 8003e20:	b083      	sub	sp, #12
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	695b      	ldr	r3, [r3, #20]
 8003e2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e34:	d11b      	bne.n	8003e6e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003e3e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2200      	movs	r2, #0
 8003e44:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2220      	movs	r2, #32
 8003e4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e5a:	f043 0204 	orr.w	r2, r3, #4
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e000      	b.n	8003e70 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003e6e:	2300      	movs	r3, #0
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	370c      	adds	r7, #12
 8003e74:	46bd      	mov	sp, r7
 8003e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7a:	4770      	bx	lr

08003e7c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b086      	sub	sp, #24
 8003e80:	af02      	add	r7, sp, #8
 8003e82:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d101      	bne.n	8003e8e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e101      	b.n	8004092 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d106      	bne.n	8003eae <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003ea8:	6878      	ldr	r0, [r7, #4]
 8003eaa:	f007 fbff 	bl	800b6ac <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2203      	movs	r2, #3
 8003eb2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ebc:	d102      	bne.n	8003ec4 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f004 f828 	bl	8007f1e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6818      	ldr	r0, [r3, #0]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	7c1a      	ldrb	r2, [r3, #16]
 8003ed6:	f88d 2000 	strb.w	r2, [sp]
 8003eda:	3304      	adds	r3, #4
 8003edc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ede:	f003 ff07 	bl	8007cf0 <USB_CoreInit>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d005      	beq.n	8003ef4 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2202      	movs	r2, #2
 8003eec:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e0ce      	b.n	8004092 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	2100      	movs	r1, #0
 8003efa:	4618      	mov	r0, r3
 8003efc:	f004 f820 	bl	8007f40 <USB_SetCurrentMode>
 8003f00:	4603      	mov	r3, r0
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d005      	beq.n	8003f12 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2202      	movs	r2, #2
 8003f0a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e0bf      	b.n	8004092 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f12:	2300      	movs	r3, #0
 8003f14:	73fb      	strb	r3, [r7, #15]
 8003f16:	e04a      	b.n	8003fae <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003f18:	7bfa      	ldrb	r2, [r7, #15]
 8003f1a:	6879      	ldr	r1, [r7, #4]
 8003f1c:	4613      	mov	r3, r2
 8003f1e:	00db      	lsls	r3, r3, #3
 8003f20:	4413      	add	r3, r2
 8003f22:	009b      	lsls	r3, r3, #2
 8003f24:	440b      	add	r3, r1
 8003f26:	3315      	adds	r3, #21
 8003f28:	2201      	movs	r2, #1
 8003f2a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003f2c:	7bfa      	ldrb	r2, [r7, #15]
 8003f2e:	6879      	ldr	r1, [r7, #4]
 8003f30:	4613      	mov	r3, r2
 8003f32:	00db      	lsls	r3, r3, #3
 8003f34:	4413      	add	r3, r2
 8003f36:	009b      	lsls	r3, r3, #2
 8003f38:	440b      	add	r3, r1
 8003f3a:	3314      	adds	r3, #20
 8003f3c:	7bfa      	ldrb	r2, [r7, #15]
 8003f3e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003f40:	7bfa      	ldrb	r2, [r7, #15]
 8003f42:	7bfb      	ldrb	r3, [r7, #15]
 8003f44:	b298      	uxth	r0, r3
 8003f46:	6879      	ldr	r1, [r7, #4]
 8003f48:	4613      	mov	r3, r2
 8003f4a:	00db      	lsls	r3, r3, #3
 8003f4c:	4413      	add	r3, r2
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	440b      	add	r3, r1
 8003f52:	332e      	adds	r3, #46	@ 0x2e
 8003f54:	4602      	mov	r2, r0
 8003f56:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003f58:	7bfa      	ldrb	r2, [r7, #15]
 8003f5a:	6879      	ldr	r1, [r7, #4]
 8003f5c:	4613      	mov	r3, r2
 8003f5e:	00db      	lsls	r3, r3, #3
 8003f60:	4413      	add	r3, r2
 8003f62:	009b      	lsls	r3, r3, #2
 8003f64:	440b      	add	r3, r1
 8003f66:	3318      	adds	r3, #24
 8003f68:	2200      	movs	r2, #0
 8003f6a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003f6c:	7bfa      	ldrb	r2, [r7, #15]
 8003f6e:	6879      	ldr	r1, [r7, #4]
 8003f70:	4613      	mov	r3, r2
 8003f72:	00db      	lsls	r3, r3, #3
 8003f74:	4413      	add	r3, r2
 8003f76:	009b      	lsls	r3, r3, #2
 8003f78:	440b      	add	r3, r1
 8003f7a:	331c      	adds	r3, #28
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003f80:	7bfa      	ldrb	r2, [r7, #15]
 8003f82:	6879      	ldr	r1, [r7, #4]
 8003f84:	4613      	mov	r3, r2
 8003f86:	00db      	lsls	r3, r3, #3
 8003f88:	4413      	add	r3, r2
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	440b      	add	r3, r1
 8003f8e:	3320      	adds	r3, #32
 8003f90:	2200      	movs	r2, #0
 8003f92:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003f94:	7bfa      	ldrb	r2, [r7, #15]
 8003f96:	6879      	ldr	r1, [r7, #4]
 8003f98:	4613      	mov	r3, r2
 8003f9a:	00db      	lsls	r3, r3, #3
 8003f9c:	4413      	add	r3, r2
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	440b      	add	r3, r1
 8003fa2:	3324      	adds	r3, #36	@ 0x24
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fa8:	7bfb      	ldrb	r3, [r7, #15]
 8003faa:	3301      	adds	r3, #1
 8003fac:	73fb      	strb	r3, [r7, #15]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	791b      	ldrb	r3, [r3, #4]
 8003fb2:	7bfa      	ldrb	r2, [r7, #15]
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d3af      	bcc.n	8003f18 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fb8:	2300      	movs	r3, #0
 8003fba:	73fb      	strb	r3, [r7, #15]
 8003fbc:	e044      	b.n	8004048 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003fbe:	7bfa      	ldrb	r2, [r7, #15]
 8003fc0:	6879      	ldr	r1, [r7, #4]
 8003fc2:	4613      	mov	r3, r2
 8003fc4:	00db      	lsls	r3, r3, #3
 8003fc6:	4413      	add	r3, r2
 8003fc8:	009b      	lsls	r3, r3, #2
 8003fca:	440b      	add	r3, r1
 8003fcc:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003fd4:	7bfa      	ldrb	r2, [r7, #15]
 8003fd6:	6879      	ldr	r1, [r7, #4]
 8003fd8:	4613      	mov	r3, r2
 8003fda:	00db      	lsls	r3, r3, #3
 8003fdc:	4413      	add	r3, r2
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	440b      	add	r3, r1
 8003fe2:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003fe6:	7bfa      	ldrb	r2, [r7, #15]
 8003fe8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003fea:	7bfa      	ldrb	r2, [r7, #15]
 8003fec:	6879      	ldr	r1, [r7, #4]
 8003fee:	4613      	mov	r3, r2
 8003ff0:	00db      	lsls	r3, r3, #3
 8003ff2:	4413      	add	r3, r2
 8003ff4:	009b      	lsls	r3, r3, #2
 8003ff6:	440b      	add	r3, r1
 8003ff8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004000:	7bfa      	ldrb	r2, [r7, #15]
 8004002:	6879      	ldr	r1, [r7, #4]
 8004004:	4613      	mov	r3, r2
 8004006:	00db      	lsls	r3, r3, #3
 8004008:	4413      	add	r3, r2
 800400a:	009b      	lsls	r3, r3, #2
 800400c:	440b      	add	r3, r1
 800400e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004012:	2200      	movs	r2, #0
 8004014:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004016:	7bfa      	ldrb	r2, [r7, #15]
 8004018:	6879      	ldr	r1, [r7, #4]
 800401a:	4613      	mov	r3, r2
 800401c:	00db      	lsls	r3, r3, #3
 800401e:	4413      	add	r3, r2
 8004020:	009b      	lsls	r3, r3, #2
 8004022:	440b      	add	r3, r1
 8004024:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004028:	2200      	movs	r2, #0
 800402a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800402c:	7bfa      	ldrb	r2, [r7, #15]
 800402e:	6879      	ldr	r1, [r7, #4]
 8004030:	4613      	mov	r3, r2
 8004032:	00db      	lsls	r3, r3, #3
 8004034:	4413      	add	r3, r2
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	440b      	add	r3, r1
 800403a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800403e:	2200      	movs	r2, #0
 8004040:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004042:	7bfb      	ldrb	r3, [r7, #15]
 8004044:	3301      	adds	r3, #1
 8004046:	73fb      	strb	r3, [r7, #15]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	791b      	ldrb	r3, [r3, #4]
 800404c:	7bfa      	ldrb	r2, [r7, #15]
 800404e:	429a      	cmp	r2, r3
 8004050:	d3b5      	bcc.n	8003fbe <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6818      	ldr	r0, [r3, #0]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	7c1a      	ldrb	r2, [r3, #16]
 800405a:	f88d 2000 	strb.w	r2, [sp]
 800405e:	3304      	adds	r3, #4
 8004060:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004062:	f003 ffb9 	bl	8007fd8 <USB_DevInit>
 8004066:	4603      	mov	r3, r0
 8004068:	2b00      	cmp	r3, #0
 800406a:	d005      	beq.n	8004078 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2202      	movs	r2, #2
 8004070:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004074:	2301      	movs	r3, #1
 8004076:	e00c      	b.n	8004092 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2200      	movs	r2, #0
 800407c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2201      	movs	r2, #1
 8004082:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4618      	mov	r0, r3
 800408c:	f005 f803 	bl	8009096 <USB_DevDisconnect>

  return HAL_OK;
 8004090:	2300      	movs	r3, #0
}
 8004092:	4618      	mov	r0, r3
 8004094:	3710      	adds	r7, #16
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}

0800409a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800409a:	b580      	push	{r7, lr}
 800409c:	b084      	sub	sp, #16
 800409e:	af00      	add	r7, sp, #0
 80040a0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d101      	bne.n	80040b6 <HAL_PCD_Start+0x1c>
 80040b2:	2302      	movs	r3, #2
 80040b4:	e022      	b.n	80040fc <HAL_PCD_Start+0x62>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2201      	movs	r2, #1
 80040ba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	68db      	ldr	r3, [r3, #12]
 80040c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d009      	beq.n	80040de <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d105      	bne.n	80040de <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040d6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4618      	mov	r0, r3
 80040e4:	f003 ff0a 	bl	8007efc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4618      	mov	r0, r3
 80040ee:	f004 ffb1 	bl	8009054 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80040fa:	2300      	movs	r3, #0
}
 80040fc:	4618      	mov	r0, r3
 80040fe:	3710      	adds	r7, #16
 8004100:	46bd      	mov	sp, r7
 8004102:	bd80      	pop	{r7, pc}

08004104 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004104:	b590      	push	{r4, r7, lr}
 8004106:	b08d      	sub	sp, #52	@ 0x34
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004112:	6a3b      	ldr	r3, [r7, #32]
 8004114:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4618      	mov	r0, r3
 800411c:	f005 f86f 	bl	80091fe <USB_GetMode>
 8004120:	4603      	mov	r3, r0
 8004122:	2b00      	cmp	r3, #0
 8004124:	f040 848c 	bne.w	8004a40 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4618      	mov	r0, r3
 800412e:	f004 ffd3 	bl	80090d8 <USB_ReadInterrupts>
 8004132:	4603      	mov	r3, r0
 8004134:	2b00      	cmp	r3, #0
 8004136:	f000 8482 	beq.w	8004a3e <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800413a:	69fb      	ldr	r3, [r7, #28]
 800413c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	0a1b      	lsrs	r3, r3, #8
 8004144:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4618      	mov	r0, r3
 8004154:	f004 ffc0 	bl	80090d8 <USB_ReadInterrupts>
 8004158:	4603      	mov	r3, r0
 800415a:	f003 0302 	and.w	r3, r3, #2
 800415e:	2b02      	cmp	r3, #2
 8004160:	d107      	bne.n	8004172 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	695a      	ldr	r2, [r3, #20]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f002 0202 	and.w	r2, r2, #2
 8004170:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4618      	mov	r0, r3
 8004178:	f004 ffae 	bl	80090d8 <USB_ReadInterrupts>
 800417c:	4603      	mov	r3, r0
 800417e:	f003 0310 	and.w	r3, r3, #16
 8004182:	2b10      	cmp	r3, #16
 8004184:	d161      	bne.n	800424a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	699a      	ldr	r2, [r3, #24]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f022 0210 	bic.w	r2, r2, #16
 8004194:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004196:	6a3b      	ldr	r3, [r7, #32]
 8004198:	6a1b      	ldr	r3, [r3, #32]
 800419a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800419c:	69bb      	ldr	r3, [r7, #24]
 800419e:	f003 020f 	and.w	r2, r3, #15
 80041a2:	4613      	mov	r3, r2
 80041a4:	00db      	lsls	r3, r3, #3
 80041a6:	4413      	add	r3, r2
 80041a8:	009b      	lsls	r3, r3, #2
 80041aa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	4413      	add	r3, r2
 80041b2:	3304      	adds	r3, #4
 80041b4:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80041b6:	69bb      	ldr	r3, [r7, #24]
 80041b8:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80041bc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80041c0:	d124      	bne.n	800420c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80041c2:	69ba      	ldr	r2, [r7, #24]
 80041c4:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80041c8:	4013      	ands	r3, r2
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d035      	beq.n	800423a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80041d2:	69bb      	ldr	r3, [r7, #24]
 80041d4:	091b      	lsrs	r3, r3, #4
 80041d6:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80041d8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041dc:	b29b      	uxth	r3, r3
 80041de:	461a      	mov	r2, r3
 80041e0:	6a38      	ldr	r0, [r7, #32]
 80041e2:	f004 fde5 	bl	8008db0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	68da      	ldr	r2, [r3, #12]
 80041ea:	69bb      	ldr	r3, [r7, #24]
 80041ec:	091b      	lsrs	r3, r3, #4
 80041ee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041f2:	441a      	add	r2, r3
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	695a      	ldr	r2, [r3, #20]
 80041fc:	69bb      	ldr	r3, [r7, #24]
 80041fe:	091b      	lsrs	r3, r3, #4
 8004200:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004204:	441a      	add	r2, r3
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	615a      	str	r2, [r3, #20]
 800420a:	e016      	b.n	800423a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800420c:	69bb      	ldr	r3, [r7, #24]
 800420e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004212:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004216:	d110      	bne.n	800423a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800421e:	2208      	movs	r2, #8
 8004220:	4619      	mov	r1, r3
 8004222:	6a38      	ldr	r0, [r7, #32]
 8004224:	f004 fdc4 	bl	8008db0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	695a      	ldr	r2, [r3, #20]
 800422c:	69bb      	ldr	r3, [r7, #24]
 800422e:	091b      	lsrs	r3, r3, #4
 8004230:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004234:	441a      	add	r2, r3
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	699a      	ldr	r2, [r3, #24]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f042 0210 	orr.w	r2, r2, #16
 8004248:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4618      	mov	r0, r3
 8004250:	f004 ff42 	bl	80090d8 <USB_ReadInterrupts>
 8004254:	4603      	mov	r3, r0
 8004256:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800425a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800425e:	f040 80a7 	bne.w	80043b0 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004262:	2300      	movs	r3, #0
 8004264:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4618      	mov	r0, r3
 800426c:	f004 ff47 	bl	80090fe <USB_ReadDevAllOutEpInterrupt>
 8004270:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004272:	e099      	b.n	80043a8 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004276:	f003 0301 	and.w	r3, r3, #1
 800427a:	2b00      	cmp	r3, #0
 800427c:	f000 808e 	beq.w	800439c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004286:	b2d2      	uxtb	r2, r2
 8004288:	4611      	mov	r1, r2
 800428a:	4618      	mov	r0, r3
 800428c:	f004 ff6b 	bl	8009166 <USB_ReadDevOutEPInterrupt>
 8004290:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	f003 0301 	and.w	r3, r3, #1
 8004298:	2b00      	cmp	r3, #0
 800429a:	d00c      	beq.n	80042b6 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800429c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800429e:	015a      	lsls	r2, r3, #5
 80042a0:	69fb      	ldr	r3, [r7, #28]
 80042a2:	4413      	add	r3, r2
 80042a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042a8:	461a      	mov	r2, r3
 80042aa:	2301      	movs	r3, #1
 80042ac:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80042ae:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80042b0:	6878      	ldr	r0, [r7, #4]
 80042b2:	f000 fea3 	bl	8004ffc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	f003 0308 	and.w	r3, r3, #8
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d00c      	beq.n	80042da <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80042c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042c2:	015a      	lsls	r2, r3, #5
 80042c4:	69fb      	ldr	r3, [r7, #28]
 80042c6:	4413      	add	r3, r2
 80042c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042cc:	461a      	mov	r2, r3
 80042ce:	2308      	movs	r3, #8
 80042d0:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80042d2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	f000 ff79 	bl	80051cc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	f003 0310 	and.w	r3, r3, #16
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d008      	beq.n	80042f6 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80042e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042e6:	015a      	lsls	r2, r3, #5
 80042e8:	69fb      	ldr	r3, [r7, #28]
 80042ea:	4413      	add	r3, r2
 80042ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042f0:	461a      	mov	r2, r3
 80042f2:	2310      	movs	r3, #16
 80042f4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	f003 0302 	and.w	r3, r3, #2
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d030      	beq.n	8004362 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004300:	6a3b      	ldr	r3, [r7, #32]
 8004302:	695b      	ldr	r3, [r3, #20]
 8004304:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004308:	2b80      	cmp	r3, #128	@ 0x80
 800430a:	d109      	bne.n	8004320 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800430c:	69fb      	ldr	r3, [r7, #28]
 800430e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	69fa      	ldr	r2, [r7, #28]
 8004316:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800431a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800431e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004320:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004322:	4613      	mov	r3, r2
 8004324:	00db      	lsls	r3, r3, #3
 8004326:	4413      	add	r3, r2
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800432e:	687a      	ldr	r2, [r7, #4]
 8004330:	4413      	add	r3, r2
 8004332:	3304      	adds	r3, #4
 8004334:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	78db      	ldrb	r3, [r3, #3]
 800433a:	2b01      	cmp	r3, #1
 800433c:	d108      	bne.n	8004350 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	2200      	movs	r2, #0
 8004342:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004346:	b2db      	uxtb	r3, r3
 8004348:	4619      	mov	r1, r3
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	f007 fab4 	bl	800b8b8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004352:	015a      	lsls	r2, r3, #5
 8004354:	69fb      	ldr	r3, [r7, #28]
 8004356:	4413      	add	r3, r2
 8004358:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800435c:	461a      	mov	r2, r3
 800435e:	2302      	movs	r3, #2
 8004360:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	f003 0320 	and.w	r3, r3, #32
 8004368:	2b00      	cmp	r3, #0
 800436a:	d008      	beq.n	800437e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800436c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800436e:	015a      	lsls	r2, r3, #5
 8004370:	69fb      	ldr	r3, [r7, #28]
 8004372:	4413      	add	r3, r2
 8004374:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004378:	461a      	mov	r2, r3
 800437a:	2320      	movs	r3, #32
 800437c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004384:	2b00      	cmp	r3, #0
 8004386:	d009      	beq.n	800439c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800438a:	015a      	lsls	r2, r3, #5
 800438c:	69fb      	ldr	r3, [r7, #28]
 800438e:	4413      	add	r3, r2
 8004390:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004394:	461a      	mov	r2, r3
 8004396:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800439a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800439c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800439e:	3301      	adds	r3, #1
 80043a0:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80043a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043a4:	085b      	lsrs	r3, r3, #1
 80043a6:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80043a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	f47f af62 	bne.w	8004274 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4618      	mov	r0, r3
 80043b6:	f004 fe8f 	bl	80090d8 <USB_ReadInterrupts>
 80043ba:	4603      	mov	r3, r0
 80043bc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043c0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80043c4:	f040 80db 	bne.w	800457e <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4618      	mov	r0, r3
 80043ce:	f004 feb0 	bl	8009132 <USB_ReadDevAllInEpInterrupt>
 80043d2:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80043d4:	2300      	movs	r3, #0
 80043d6:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80043d8:	e0cd      	b.n	8004576 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80043da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043dc:	f003 0301 	and.w	r3, r3, #1
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	f000 80c2 	beq.w	800456a <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043ec:	b2d2      	uxtb	r2, r2
 80043ee:	4611      	mov	r1, r2
 80043f0:	4618      	mov	r0, r3
 80043f2:	f004 fed6 	bl	80091a2 <USB_ReadDevInEPInterrupt>
 80043f6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	f003 0301 	and.w	r3, r3, #1
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d057      	beq.n	80044b2 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004404:	f003 030f 	and.w	r3, r3, #15
 8004408:	2201      	movs	r2, #1
 800440a:	fa02 f303 	lsl.w	r3, r2, r3
 800440e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004410:	69fb      	ldr	r3, [r7, #28]
 8004412:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004416:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	43db      	mvns	r3, r3
 800441c:	69f9      	ldr	r1, [r7, #28]
 800441e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004422:	4013      	ands	r3, r2
 8004424:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004428:	015a      	lsls	r2, r3, #5
 800442a:	69fb      	ldr	r3, [r7, #28]
 800442c:	4413      	add	r3, r2
 800442e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004432:	461a      	mov	r2, r3
 8004434:	2301      	movs	r3, #1
 8004436:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	799b      	ldrb	r3, [r3, #6]
 800443c:	2b01      	cmp	r3, #1
 800443e:	d132      	bne.n	80044a6 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004440:	6879      	ldr	r1, [r7, #4]
 8004442:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004444:	4613      	mov	r3, r2
 8004446:	00db      	lsls	r3, r3, #3
 8004448:	4413      	add	r3, r2
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	440b      	add	r3, r1
 800444e:	3320      	adds	r3, #32
 8004450:	6819      	ldr	r1, [r3, #0]
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004456:	4613      	mov	r3, r2
 8004458:	00db      	lsls	r3, r3, #3
 800445a:	4413      	add	r3, r2
 800445c:	009b      	lsls	r3, r3, #2
 800445e:	4403      	add	r3, r0
 8004460:	331c      	adds	r3, #28
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4419      	add	r1, r3
 8004466:	6878      	ldr	r0, [r7, #4]
 8004468:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800446a:	4613      	mov	r3, r2
 800446c:	00db      	lsls	r3, r3, #3
 800446e:	4413      	add	r3, r2
 8004470:	009b      	lsls	r3, r3, #2
 8004472:	4403      	add	r3, r0
 8004474:	3320      	adds	r3, #32
 8004476:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800447a:	2b00      	cmp	r3, #0
 800447c:	d113      	bne.n	80044a6 <HAL_PCD_IRQHandler+0x3a2>
 800447e:	6879      	ldr	r1, [r7, #4]
 8004480:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004482:	4613      	mov	r3, r2
 8004484:	00db      	lsls	r3, r3, #3
 8004486:	4413      	add	r3, r2
 8004488:	009b      	lsls	r3, r3, #2
 800448a:	440b      	add	r3, r1
 800448c:	3324      	adds	r3, #36	@ 0x24
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d108      	bne.n	80044a6 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6818      	ldr	r0, [r3, #0]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800449e:	461a      	mov	r2, r3
 80044a0:	2101      	movs	r1, #1
 80044a2:	f004 fedd 	bl	8009260 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80044a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	4619      	mov	r1, r3
 80044ac:	6878      	ldr	r0, [r7, #4]
 80044ae:	f007 f97e 	bl	800b7ae <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	f003 0308 	and.w	r3, r3, #8
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d008      	beq.n	80044ce <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80044bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044be:	015a      	lsls	r2, r3, #5
 80044c0:	69fb      	ldr	r3, [r7, #28]
 80044c2:	4413      	add	r3, r2
 80044c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044c8:	461a      	mov	r2, r3
 80044ca:	2308      	movs	r3, #8
 80044cc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	f003 0310 	and.w	r3, r3, #16
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d008      	beq.n	80044ea <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80044d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044da:	015a      	lsls	r2, r3, #5
 80044dc:	69fb      	ldr	r3, [r7, #28]
 80044de:	4413      	add	r3, r2
 80044e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044e4:	461a      	mov	r2, r3
 80044e6:	2310      	movs	r3, #16
 80044e8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d008      	beq.n	8004506 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80044f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044f6:	015a      	lsls	r2, r3, #5
 80044f8:	69fb      	ldr	r3, [r7, #28]
 80044fa:	4413      	add	r3, r2
 80044fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004500:	461a      	mov	r2, r3
 8004502:	2340      	movs	r3, #64	@ 0x40
 8004504:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	f003 0302 	and.w	r3, r3, #2
 800450c:	2b00      	cmp	r3, #0
 800450e:	d023      	beq.n	8004558 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004510:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004512:	6a38      	ldr	r0, [r7, #32]
 8004514:	f003 fec4 	bl	80082a0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004518:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800451a:	4613      	mov	r3, r2
 800451c:	00db      	lsls	r3, r3, #3
 800451e:	4413      	add	r3, r2
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	3310      	adds	r3, #16
 8004524:	687a      	ldr	r2, [r7, #4]
 8004526:	4413      	add	r3, r2
 8004528:	3304      	adds	r3, #4
 800452a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	78db      	ldrb	r3, [r3, #3]
 8004530:	2b01      	cmp	r3, #1
 8004532:	d108      	bne.n	8004546 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	2200      	movs	r2, #0
 8004538:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800453a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800453c:	b2db      	uxtb	r3, r3
 800453e:	4619      	mov	r1, r3
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	f007 f9cb 	bl	800b8dc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004548:	015a      	lsls	r2, r3, #5
 800454a:	69fb      	ldr	r3, [r7, #28]
 800454c:	4413      	add	r3, r2
 800454e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004552:	461a      	mov	r2, r3
 8004554:	2302      	movs	r3, #2
 8004556:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800455e:	2b00      	cmp	r3, #0
 8004560:	d003      	beq.n	800456a <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004562:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004564:	6878      	ldr	r0, [r7, #4]
 8004566:	f000 fcbd 	bl	8004ee4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800456a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800456c:	3301      	adds	r3, #1
 800456e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004572:	085b      	lsrs	r3, r3, #1
 8004574:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004578:	2b00      	cmp	r3, #0
 800457a:	f47f af2e 	bne.w	80043da <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4618      	mov	r0, r3
 8004584:	f004 fda8 	bl	80090d8 <USB_ReadInterrupts>
 8004588:	4603      	mov	r3, r0
 800458a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800458e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004592:	d122      	bne.n	80045da <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004594:	69fb      	ldr	r3, [r7, #28]
 8004596:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	69fa      	ldr	r2, [r7, #28]
 800459e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80045a2:	f023 0301 	bic.w	r3, r3, #1
 80045a6:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80045ae:	2b01      	cmp	r3, #1
 80045b0:	d108      	bne.n	80045c4 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2200      	movs	r2, #0
 80045b6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80045ba:	2100      	movs	r1, #0
 80045bc:	6878      	ldr	r0, [r7, #4]
 80045be:	f000 fea3 	bl	8005308 <HAL_PCDEx_LPM_Callback>
 80045c2:	e002      	b.n	80045ca <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80045c4:	6878      	ldr	r0, [r7, #4]
 80045c6:	f007 f969 	bl	800b89c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	695a      	ldr	r2, [r3, #20]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80045d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4618      	mov	r0, r3
 80045e0:	f004 fd7a 	bl	80090d8 <USB_ReadInterrupts>
 80045e4:	4603      	mov	r3, r0
 80045e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045ee:	d112      	bne.n	8004616 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80045f0:	69fb      	ldr	r3, [r7, #28]
 80045f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	f003 0301 	and.w	r3, r3, #1
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	d102      	bne.n	8004606 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004600:	6878      	ldr	r0, [r7, #4]
 8004602:	f007 f925 	bl	800b850 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	695a      	ldr	r2, [r3, #20]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004614:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4618      	mov	r0, r3
 800461c:	f004 fd5c 	bl	80090d8 <USB_ReadInterrupts>
 8004620:	4603      	mov	r3, r0
 8004622:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004626:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800462a:	f040 80b7 	bne.w	800479c <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800462e:	69fb      	ldr	r3, [r7, #28]
 8004630:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	69fa      	ldr	r2, [r7, #28]
 8004638:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800463c:	f023 0301 	bic.w	r3, r3, #1
 8004640:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	2110      	movs	r1, #16
 8004648:	4618      	mov	r0, r3
 800464a:	f003 fe29 	bl	80082a0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800464e:	2300      	movs	r3, #0
 8004650:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004652:	e046      	b.n	80046e2 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004654:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004656:	015a      	lsls	r2, r3, #5
 8004658:	69fb      	ldr	r3, [r7, #28]
 800465a:	4413      	add	r3, r2
 800465c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004660:	461a      	mov	r2, r3
 8004662:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004666:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800466a:	015a      	lsls	r2, r3, #5
 800466c:	69fb      	ldr	r3, [r7, #28]
 800466e:	4413      	add	r3, r2
 8004670:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004678:	0151      	lsls	r1, r2, #5
 800467a:	69fa      	ldr	r2, [r7, #28]
 800467c:	440a      	add	r2, r1
 800467e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004682:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004686:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004688:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800468a:	015a      	lsls	r2, r3, #5
 800468c:	69fb      	ldr	r3, [r7, #28]
 800468e:	4413      	add	r3, r2
 8004690:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004694:	461a      	mov	r2, r3
 8004696:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800469a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800469c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800469e:	015a      	lsls	r2, r3, #5
 80046a0:	69fb      	ldr	r3, [r7, #28]
 80046a2:	4413      	add	r3, r2
 80046a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046ac:	0151      	lsls	r1, r2, #5
 80046ae:	69fa      	ldr	r2, [r7, #28]
 80046b0:	440a      	add	r2, r1
 80046b2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80046b6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80046ba:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80046bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046be:	015a      	lsls	r2, r3, #5
 80046c0:	69fb      	ldr	r3, [r7, #28]
 80046c2:	4413      	add	r3, r2
 80046c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046cc:	0151      	lsls	r1, r2, #5
 80046ce:	69fa      	ldr	r2, [r7, #28]
 80046d0:	440a      	add	r2, r1
 80046d2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80046d6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80046da:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046de:	3301      	adds	r3, #1
 80046e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	791b      	ldrb	r3, [r3, #4]
 80046e6:	461a      	mov	r2, r3
 80046e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d3b2      	bcc.n	8004654 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80046ee:	69fb      	ldr	r3, [r7, #28]
 80046f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046f4:	69db      	ldr	r3, [r3, #28]
 80046f6:	69fa      	ldr	r2, [r7, #28]
 80046f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80046fc:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004700:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	7bdb      	ldrb	r3, [r3, #15]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d016      	beq.n	8004738 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800470a:	69fb      	ldr	r3, [r7, #28]
 800470c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004710:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004714:	69fa      	ldr	r2, [r7, #28]
 8004716:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800471a:	f043 030b 	orr.w	r3, r3, #11
 800471e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004722:	69fb      	ldr	r3, [r7, #28]
 8004724:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800472a:	69fa      	ldr	r2, [r7, #28]
 800472c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004730:	f043 030b 	orr.w	r3, r3, #11
 8004734:	6453      	str	r3, [r2, #68]	@ 0x44
 8004736:	e015      	b.n	8004764 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004738:	69fb      	ldr	r3, [r7, #28]
 800473a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800473e:	695b      	ldr	r3, [r3, #20]
 8004740:	69fa      	ldr	r2, [r7, #28]
 8004742:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004746:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800474a:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800474e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004750:	69fb      	ldr	r3, [r7, #28]
 8004752:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004756:	691b      	ldr	r3, [r3, #16]
 8004758:	69fa      	ldr	r2, [r7, #28]
 800475a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800475e:	f043 030b 	orr.w	r3, r3, #11
 8004762:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004764:	69fb      	ldr	r3, [r7, #28]
 8004766:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	69fa      	ldr	r2, [r7, #28]
 800476e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004772:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004776:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6818      	ldr	r0, [r3, #0]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004786:	461a      	mov	r2, r3
 8004788:	f004 fd6a 	bl	8009260 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	695a      	ldr	r2, [r3, #20]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800479a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4618      	mov	r0, r3
 80047a2:	f004 fc99 	bl	80090d8 <USB_ReadInterrupts>
 80047a6:	4603      	mov	r3, r0
 80047a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80047ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047b0:	d123      	bne.n	80047fa <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4618      	mov	r0, r3
 80047b8:	f004 fd2f 	bl	800921a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4618      	mov	r0, r3
 80047c2:	f003 fde6 	bl	8008392 <USB_GetDevSpeed>
 80047c6:	4603      	mov	r3, r0
 80047c8:	461a      	mov	r2, r3
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681c      	ldr	r4, [r3, #0]
 80047d2:	f001 f9c9 	bl	8005b68 <HAL_RCC_GetHCLKFreq>
 80047d6:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80047dc:	461a      	mov	r2, r3
 80047de:	4620      	mov	r0, r4
 80047e0:	f003 faea 	bl	8007db8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80047e4:	6878      	ldr	r0, [r7, #4]
 80047e6:	f007 f80a 	bl	800b7fe <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	695a      	ldr	r2, [r3, #20]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80047f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4618      	mov	r0, r3
 8004800:	f004 fc6a 	bl	80090d8 <USB_ReadInterrupts>
 8004804:	4603      	mov	r3, r0
 8004806:	f003 0308 	and.w	r3, r3, #8
 800480a:	2b08      	cmp	r3, #8
 800480c:	d10a      	bne.n	8004824 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f006 ffe7 	bl	800b7e2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	695a      	ldr	r2, [r3, #20]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f002 0208 	and.w	r2, r2, #8
 8004822:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4618      	mov	r0, r3
 800482a:	f004 fc55 	bl	80090d8 <USB_ReadInterrupts>
 800482e:	4603      	mov	r3, r0
 8004830:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004834:	2b80      	cmp	r3, #128	@ 0x80
 8004836:	d123      	bne.n	8004880 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004838:	6a3b      	ldr	r3, [r7, #32]
 800483a:	699b      	ldr	r3, [r3, #24]
 800483c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004840:	6a3b      	ldr	r3, [r7, #32]
 8004842:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004844:	2301      	movs	r3, #1
 8004846:	627b      	str	r3, [r7, #36]	@ 0x24
 8004848:	e014      	b.n	8004874 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800484a:	6879      	ldr	r1, [r7, #4]
 800484c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800484e:	4613      	mov	r3, r2
 8004850:	00db      	lsls	r3, r3, #3
 8004852:	4413      	add	r3, r2
 8004854:	009b      	lsls	r3, r3, #2
 8004856:	440b      	add	r3, r1
 8004858:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800485c:	781b      	ldrb	r3, [r3, #0]
 800485e:	2b01      	cmp	r3, #1
 8004860:	d105      	bne.n	800486e <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004864:	b2db      	uxtb	r3, r3
 8004866:	4619      	mov	r1, r3
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	f000 fb0a 	bl	8004e82 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800486e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004870:	3301      	adds	r3, #1
 8004872:	627b      	str	r3, [r7, #36]	@ 0x24
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	791b      	ldrb	r3, [r3, #4]
 8004878:	461a      	mov	r2, r3
 800487a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800487c:	4293      	cmp	r3, r2
 800487e:	d3e4      	bcc.n	800484a <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4618      	mov	r0, r3
 8004886:	f004 fc27 	bl	80090d8 <USB_ReadInterrupts>
 800488a:	4603      	mov	r3, r0
 800488c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004890:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004894:	d13c      	bne.n	8004910 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004896:	2301      	movs	r3, #1
 8004898:	627b      	str	r3, [r7, #36]	@ 0x24
 800489a:	e02b      	b.n	80048f4 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800489c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800489e:	015a      	lsls	r2, r3, #5
 80048a0:	69fb      	ldr	r3, [r7, #28]
 80048a2:	4413      	add	r3, r2
 80048a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80048ac:	6879      	ldr	r1, [r7, #4]
 80048ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048b0:	4613      	mov	r3, r2
 80048b2:	00db      	lsls	r3, r3, #3
 80048b4:	4413      	add	r3, r2
 80048b6:	009b      	lsls	r3, r3, #2
 80048b8:	440b      	add	r3, r1
 80048ba:	3318      	adds	r3, #24
 80048bc:	781b      	ldrb	r3, [r3, #0]
 80048be:	2b01      	cmp	r3, #1
 80048c0:	d115      	bne.n	80048ee <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80048c2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	da12      	bge.n	80048ee <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80048c8:	6879      	ldr	r1, [r7, #4]
 80048ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048cc:	4613      	mov	r3, r2
 80048ce:	00db      	lsls	r3, r3, #3
 80048d0:	4413      	add	r3, r2
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	440b      	add	r3, r1
 80048d6:	3317      	adds	r3, #23
 80048d8:	2201      	movs	r2, #1
 80048da:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80048dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	4619      	mov	r1, r3
 80048e8:	6878      	ldr	r0, [r7, #4]
 80048ea:	f000 faca 	bl	8004e82 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80048ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048f0:	3301      	adds	r3, #1
 80048f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	791b      	ldrb	r3, [r3, #4]
 80048f8:	461a      	mov	r2, r3
 80048fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d3cd      	bcc.n	800489c <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	695a      	ldr	r2, [r3, #20]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800490e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4618      	mov	r0, r3
 8004916:	f004 fbdf 	bl	80090d8 <USB_ReadInterrupts>
 800491a:	4603      	mov	r3, r0
 800491c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004920:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004924:	d156      	bne.n	80049d4 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004926:	2301      	movs	r3, #1
 8004928:	627b      	str	r3, [r7, #36]	@ 0x24
 800492a:	e045      	b.n	80049b8 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800492c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800492e:	015a      	lsls	r2, r3, #5
 8004930:	69fb      	ldr	r3, [r7, #28]
 8004932:	4413      	add	r3, r2
 8004934:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800493c:	6879      	ldr	r1, [r7, #4]
 800493e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004940:	4613      	mov	r3, r2
 8004942:	00db      	lsls	r3, r3, #3
 8004944:	4413      	add	r3, r2
 8004946:	009b      	lsls	r3, r3, #2
 8004948:	440b      	add	r3, r1
 800494a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800494e:	781b      	ldrb	r3, [r3, #0]
 8004950:	2b01      	cmp	r3, #1
 8004952:	d12e      	bne.n	80049b2 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004954:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004956:	2b00      	cmp	r3, #0
 8004958:	da2b      	bge.n	80049b2 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800495a:	69bb      	ldr	r3, [r7, #24]
 800495c:	0c1a      	lsrs	r2, r3, #16
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004964:	4053      	eors	r3, r2
 8004966:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800496a:	2b00      	cmp	r3, #0
 800496c:	d121      	bne.n	80049b2 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800496e:	6879      	ldr	r1, [r7, #4]
 8004970:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004972:	4613      	mov	r3, r2
 8004974:	00db      	lsls	r3, r3, #3
 8004976:	4413      	add	r3, r2
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	440b      	add	r3, r1
 800497c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004980:	2201      	movs	r2, #1
 8004982:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004984:	6a3b      	ldr	r3, [r7, #32]
 8004986:	699b      	ldr	r3, [r3, #24]
 8004988:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800498c:	6a3b      	ldr	r3, [r7, #32]
 800498e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004990:	6a3b      	ldr	r3, [r7, #32]
 8004992:	695b      	ldr	r3, [r3, #20]
 8004994:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004998:	2b00      	cmp	r3, #0
 800499a:	d10a      	bne.n	80049b2 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800499c:	69fb      	ldr	r3, [r7, #28]
 800499e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	69fa      	ldr	r2, [r7, #28]
 80049a6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80049aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80049ae:	6053      	str	r3, [r2, #4]
            break;
 80049b0:	e008      	b.n	80049c4 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80049b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049b4:	3301      	adds	r3, #1
 80049b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	791b      	ldrb	r3, [r3, #4]
 80049bc:	461a      	mov	r2, r3
 80049be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d3b3      	bcc.n	800492c <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	695a      	ldr	r2, [r3, #20]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80049d2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4618      	mov	r0, r3
 80049da:	f004 fb7d 	bl	80090d8 <USB_ReadInterrupts>
 80049de:	4603      	mov	r3, r0
 80049e0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80049e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049e8:	d10a      	bne.n	8004a00 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f006 ff88 	bl	800b900 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	695a      	ldr	r2, [r3, #20]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80049fe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4618      	mov	r0, r3
 8004a06:	f004 fb67 	bl	80090d8 <USB_ReadInterrupts>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	f003 0304 	and.w	r3, r3, #4
 8004a10:	2b04      	cmp	r3, #4
 8004a12:	d115      	bne.n	8004a40 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004a1c:	69bb      	ldr	r3, [r7, #24]
 8004a1e:	f003 0304 	and.w	r3, r3, #4
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d002      	beq.n	8004a2c <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	f006 ff78 	bl	800b91c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	6859      	ldr	r1, [r3, #4]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	69ba      	ldr	r2, [r7, #24]
 8004a38:	430a      	orrs	r2, r1
 8004a3a:	605a      	str	r2, [r3, #4]
 8004a3c:	e000      	b.n	8004a40 <HAL_PCD_IRQHandler+0x93c>
      return;
 8004a3e:	bf00      	nop
    }
  }
}
 8004a40:	3734      	adds	r7, #52	@ 0x34
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd90      	pop	{r4, r7, pc}

08004a46 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004a46:	b580      	push	{r7, lr}
 8004a48:	b082      	sub	sp, #8
 8004a4a:	af00      	add	r7, sp, #0
 8004a4c:	6078      	str	r0, [r7, #4]
 8004a4e:	460b      	mov	r3, r1
 8004a50:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d101      	bne.n	8004a60 <HAL_PCD_SetAddress+0x1a>
 8004a5c:	2302      	movs	r3, #2
 8004a5e:	e012      	b.n	8004a86 <HAL_PCD_SetAddress+0x40>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	78fa      	ldrb	r2, [r7, #3]
 8004a6c:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	78fa      	ldrb	r2, [r7, #3]
 8004a74:	4611      	mov	r1, r2
 8004a76:	4618      	mov	r0, r3
 8004a78:	f004 fac6 	bl	8009008 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004a84:	2300      	movs	r3, #0
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3708      	adds	r7, #8
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}

08004a8e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004a8e:	b580      	push	{r7, lr}
 8004a90:	b084      	sub	sp, #16
 8004a92:	af00      	add	r7, sp, #0
 8004a94:	6078      	str	r0, [r7, #4]
 8004a96:	4608      	mov	r0, r1
 8004a98:	4611      	mov	r1, r2
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	70fb      	strb	r3, [r7, #3]
 8004aa0:	460b      	mov	r3, r1
 8004aa2:	803b      	strh	r3, [r7, #0]
 8004aa4:	4613      	mov	r3, r2
 8004aa6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004aac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	da0f      	bge.n	8004ad4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ab4:	78fb      	ldrb	r3, [r7, #3]
 8004ab6:	f003 020f 	and.w	r2, r3, #15
 8004aba:	4613      	mov	r3, r2
 8004abc:	00db      	lsls	r3, r3, #3
 8004abe:	4413      	add	r3, r2
 8004ac0:	009b      	lsls	r3, r3, #2
 8004ac2:	3310      	adds	r3, #16
 8004ac4:	687a      	ldr	r2, [r7, #4]
 8004ac6:	4413      	add	r3, r2
 8004ac8:	3304      	adds	r3, #4
 8004aca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	2201      	movs	r2, #1
 8004ad0:	705a      	strb	r2, [r3, #1]
 8004ad2:	e00f      	b.n	8004af4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ad4:	78fb      	ldrb	r3, [r7, #3]
 8004ad6:	f003 020f 	and.w	r2, r3, #15
 8004ada:	4613      	mov	r3, r2
 8004adc:	00db      	lsls	r3, r3, #3
 8004ade:	4413      	add	r3, r2
 8004ae0:	009b      	lsls	r3, r3, #2
 8004ae2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004ae6:	687a      	ldr	r2, [r7, #4]
 8004ae8:	4413      	add	r3, r2
 8004aea:	3304      	adds	r3, #4
 8004aec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2200      	movs	r2, #0
 8004af2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004af4:	78fb      	ldrb	r3, [r7, #3]
 8004af6:	f003 030f 	and.w	r3, r3, #15
 8004afa:	b2da      	uxtb	r2, r3
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004b00:	883b      	ldrh	r3, [r7, #0]
 8004b02:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	78ba      	ldrb	r2, [r7, #2]
 8004b0e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	785b      	ldrb	r3, [r3, #1]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d004      	beq.n	8004b22 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	781b      	ldrb	r3, [r3, #0]
 8004b1c:	461a      	mov	r2, r3
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004b22:	78bb      	ldrb	r3, [r7, #2]
 8004b24:	2b02      	cmp	r3, #2
 8004b26:	d102      	bne.n	8004b2e <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004b34:	2b01      	cmp	r3, #1
 8004b36:	d101      	bne.n	8004b3c <HAL_PCD_EP_Open+0xae>
 8004b38:	2302      	movs	r3, #2
 8004b3a:	e00e      	b.n	8004b5a <HAL_PCD_EP_Open+0xcc>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	68f9      	ldr	r1, [r7, #12]
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f003 fc46 	bl	80083dc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2200      	movs	r2, #0
 8004b54:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004b58:	7afb      	ldrb	r3, [r7, #11]
}
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	3710      	adds	r7, #16
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bd80      	pop	{r7, pc}

08004b62 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004b62:	b580      	push	{r7, lr}
 8004b64:	b084      	sub	sp, #16
 8004b66:	af00      	add	r7, sp, #0
 8004b68:	6078      	str	r0, [r7, #4]
 8004b6a:	460b      	mov	r3, r1
 8004b6c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004b6e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	da0f      	bge.n	8004b96 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b76:	78fb      	ldrb	r3, [r7, #3]
 8004b78:	f003 020f 	and.w	r2, r3, #15
 8004b7c:	4613      	mov	r3, r2
 8004b7e:	00db      	lsls	r3, r3, #3
 8004b80:	4413      	add	r3, r2
 8004b82:	009b      	lsls	r3, r3, #2
 8004b84:	3310      	adds	r3, #16
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	4413      	add	r3, r2
 8004b8a:	3304      	adds	r3, #4
 8004b8c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2201      	movs	r2, #1
 8004b92:	705a      	strb	r2, [r3, #1]
 8004b94:	e00f      	b.n	8004bb6 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b96:	78fb      	ldrb	r3, [r7, #3]
 8004b98:	f003 020f 	and.w	r2, r3, #15
 8004b9c:	4613      	mov	r3, r2
 8004b9e:	00db      	lsls	r3, r3, #3
 8004ba0:	4413      	add	r3, r2
 8004ba2:	009b      	lsls	r3, r3, #2
 8004ba4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	4413      	add	r3, r2
 8004bac:	3304      	adds	r3, #4
 8004bae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004bb6:	78fb      	ldrb	r3, [r7, #3]
 8004bb8:	f003 030f 	and.w	r3, r3, #15
 8004bbc:	b2da      	uxtb	r2, r3
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d101      	bne.n	8004bd0 <HAL_PCD_EP_Close+0x6e>
 8004bcc:	2302      	movs	r3, #2
 8004bce:	e00e      	b.n	8004bee <HAL_PCD_EP_Close+0x8c>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	68f9      	ldr	r1, [r7, #12]
 8004bde:	4618      	mov	r0, r3
 8004be0:	f003 fc84 	bl	80084ec <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2200      	movs	r2, #0
 8004be8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004bec:	2300      	movs	r3, #0
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	3710      	adds	r7, #16
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}

08004bf6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004bf6:	b580      	push	{r7, lr}
 8004bf8:	b086      	sub	sp, #24
 8004bfa:	af00      	add	r7, sp, #0
 8004bfc:	60f8      	str	r0, [r7, #12]
 8004bfe:	607a      	str	r2, [r7, #4]
 8004c00:	603b      	str	r3, [r7, #0]
 8004c02:	460b      	mov	r3, r1
 8004c04:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c06:	7afb      	ldrb	r3, [r7, #11]
 8004c08:	f003 020f 	and.w	r2, r3, #15
 8004c0c:	4613      	mov	r3, r2
 8004c0e:	00db      	lsls	r3, r3, #3
 8004c10:	4413      	add	r3, r2
 8004c12:	009b      	lsls	r3, r3, #2
 8004c14:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004c18:	68fa      	ldr	r2, [r7, #12]
 8004c1a:	4413      	add	r3, r2
 8004c1c:	3304      	adds	r3, #4
 8004c1e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004c20:	697b      	ldr	r3, [r7, #20]
 8004c22:	687a      	ldr	r2, [r7, #4]
 8004c24:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	683a      	ldr	r2, [r7, #0]
 8004c2a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	2200      	movs	r2, #0
 8004c36:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c38:	7afb      	ldrb	r3, [r7, #11]
 8004c3a:	f003 030f 	and.w	r3, r3, #15
 8004c3e:	b2da      	uxtb	r2, r3
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	799b      	ldrb	r3, [r3, #6]
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d102      	bne.n	8004c52 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004c4c:	687a      	ldr	r2, [r7, #4]
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	6818      	ldr	r0, [r3, #0]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	799b      	ldrb	r3, [r3, #6]
 8004c5a:	461a      	mov	r2, r3
 8004c5c:	6979      	ldr	r1, [r7, #20]
 8004c5e:	f003 fd21 	bl	80086a4 <USB_EPStartXfer>

  return HAL_OK;
 8004c62:	2300      	movs	r3, #0
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	3718      	adds	r7, #24
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bd80      	pop	{r7, pc}

08004c6c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b083      	sub	sp, #12
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
 8004c74:	460b      	mov	r3, r1
 8004c76:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004c78:	78fb      	ldrb	r3, [r7, #3]
 8004c7a:	f003 020f 	and.w	r2, r3, #15
 8004c7e:	6879      	ldr	r1, [r7, #4]
 8004c80:	4613      	mov	r3, r2
 8004c82:	00db      	lsls	r3, r3, #3
 8004c84:	4413      	add	r3, r2
 8004c86:	009b      	lsls	r3, r3, #2
 8004c88:	440b      	add	r3, r1
 8004c8a:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004c8e:	681b      	ldr	r3, [r3, #0]
}
 8004c90:	4618      	mov	r0, r3
 8004c92:	370c      	adds	r7, #12
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr

08004c9c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b086      	sub	sp, #24
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	60f8      	str	r0, [r7, #12]
 8004ca4:	607a      	str	r2, [r7, #4]
 8004ca6:	603b      	str	r3, [r7, #0]
 8004ca8:	460b      	mov	r3, r1
 8004caa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004cac:	7afb      	ldrb	r3, [r7, #11]
 8004cae:	f003 020f 	and.w	r2, r3, #15
 8004cb2:	4613      	mov	r3, r2
 8004cb4:	00db      	lsls	r3, r3, #3
 8004cb6:	4413      	add	r3, r2
 8004cb8:	009b      	lsls	r3, r3, #2
 8004cba:	3310      	adds	r3, #16
 8004cbc:	68fa      	ldr	r2, [r7, #12]
 8004cbe:	4413      	add	r3, r2
 8004cc0:	3304      	adds	r3, #4
 8004cc2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	687a      	ldr	r2, [r7, #4]
 8004cc8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	683a      	ldr	r2, [r7, #0]
 8004cce:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	2201      	movs	r2, #1
 8004cda:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004cdc:	7afb      	ldrb	r3, [r7, #11]
 8004cde:	f003 030f 	and.w	r3, r3, #15
 8004ce2:	b2da      	uxtb	r2, r3
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	799b      	ldrb	r3, [r3, #6]
 8004cec:	2b01      	cmp	r3, #1
 8004cee:	d102      	bne.n	8004cf6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004cf0:	687a      	ldr	r2, [r7, #4]
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	6818      	ldr	r0, [r3, #0]
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	799b      	ldrb	r3, [r3, #6]
 8004cfe:	461a      	mov	r2, r3
 8004d00:	6979      	ldr	r1, [r7, #20]
 8004d02:	f003 fccf 	bl	80086a4 <USB_EPStartXfer>

  return HAL_OK;
 8004d06:	2300      	movs	r3, #0
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	3718      	adds	r7, #24
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bd80      	pop	{r7, pc}

08004d10 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b084      	sub	sp, #16
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
 8004d18:	460b      	mov	r3, r1
 8004d1a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004d1c:	78fb      	ldrb	r3, [r7, #3]
 8004d1e:	f003 030f 	and.w	r3, r3, #15
 8004d22:	687a      	ldr	r2, [r7, #4]
 8004d24:	7912      	ldrb	r2, [r2, #4]
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d901      	bls.n	8004d2e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e04f      	b.n	8004dce <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004d2e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	da0f      	bge.n	8004d56 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d36:	78fb      	ldrb	r3, [r7, #3]
 8004d38:	f003 020f 	and.w	r2, r3, #15
 8004d3c:	4613      	mov	r3, r2
 8004d3e:	00db      	lsls	r3, r3, #3
 8004d40:	4413      	add	r3, r2
 8004d42:	009b      	lsls	r3, r3, #2
 8004d44:	3310      	adds	r3, #16
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	4413      	add	r3, r2
 8004d4a:	3304      	adds	r3, #4
 8004d4c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2201      	movs	r2, #1
 8004d52:	705a      	strb	r2, [r3, #1]
 8004d54:	e00d      	b.n	8004d72 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004d56:	78fa      	ldrb	r2, [r7, #3]
 8004d58:	4613      	mov	r3, r2
 8004d5a:	00db      	lsls	r3, r3, #3
 8004d5c:	4413      	add	r3, r2
 8004d5e:	009b      	lsls	r3, r3, #2
 8004d60:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004d64:	687a      	ldr	r2, [r7, #4]
 8004d66:	4413      	add	r3, r2
 8004d68:	3304      	adds	r3, #4
 8004d6a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2201      	movs	r2, #1
 8004d76:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004d78:	78fb      	ldrb	r3, [r7, #3]
 8004d7a:	f003 030f 	and.w	r3, r3, #15
 8004d7e:	b2da      	uxtb	r2, r3
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004d8a:	2b01      	cmp	r3, #1
 8004d8c:	d101      	bne.n	8004d92 <HAL_PCD_EP_SetStall+0x82>
 8004d8e:	2302      	movs	r3, #2
 8004d90:	e01d      	b.n	8004dce <HAL_PCD_EP_SetStall+0xbe>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2201      	movs	r2, #1
 8004d96:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	68f9      	ldr	r1, [r7, #12]
 8004da0:	4618      	mov	r0, r3
 8004da2:	f004 f85d 	bl	8008e60 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004da6:	78fb      	ldrb	r3, [r7, #3]
 8004da8:	f003 030f 	and.w	r3, r3, #15
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d109      	bne.n	8004dc4 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6818      	ldr	r0, [r3, #0]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	7999      	ldrb	r1, [r3, #6]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	f004 fa4e 	bl	8009260 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004dcc:	2300      	movs	r3, #0
}
 8004dce:	4618      	mov	r0, r3
 8004dd0:	3710      	adds	r7, #16
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}

08004dd6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004dd6:	b580      	push	{r7, lr}
 8004dd8:	b084      	sub	sp, #16
 8004dda:	af00      	add	r7, sp, #0
 8004ddc:	6078      	str	r0, [r7, #4]
 8004dde:	460b      	mov	r3, r1
 8004de0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004de2:	78fb      	ldrb	r3, [r7, #3]
 8004de4:	f003 030f 	and.w	r3, r3, #15
 8004de8:	687a      	ldr	r2, [r7, #4]
 8004dea:	7912      	ldrb	r2, [r2, #4]
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d901      	bls.n	8004df4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	e042      	b.n	8004e7a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004df4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	da0f      	bge.n	8004e1c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004dfc:	78fb      	ldrb	r3, [r7, #3]
 8004dfe:	f003 020f 	and.w	r2, r3, #15
 8004e02:	4613      	mov	r3, r2
 8004e04:	00db      	lsls	r3, r3, #3
 8004e06:	4413      	add	r3, r2
 8004e08:	009b      	lsls	r3, r3, #2
 8004e0a:	3310      	adds	r3, #16
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	4413      	add	r3, r2
 8004e10:	3304      	adds	r3, #4
 8004e12:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2201      	movs	r2, #1
 8004e18:	705a      	strb	r2, [r3, #1]
 8004e1a:	e00f      	b.n	8004e3c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e1c:	78fb      	ldrb	r3, [r7, #3]
 8004e1e:	f003 020f 	and.w	r2, r3, #15
 8004e22:	4613      	mov	r3, r2
 8004e24:	00db      	lsls	r3, r3, #3
 8004e26:	4413      	add	r3, r2
 8004e28:	009b      	lsls	r3, r3, #2
 8004e2a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	4413      	add	r3, r2
 8004e32:	3304      	adds	r3, #4
 8004e34:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e42:	78fb      	ldrb	r3, [r7, #3]
 8004e44:	f003 030f 	and.w	r3, r3, #15
 8004e48:	b2da      	uxtb	r2, r3
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d101      	bne.n	8004e5c <HAL_PCD_EP_ClrStall+0x86>
 8004e58:	2302      	movs	r3, #2
 8004e5a:	e00e      	b.n	8004e7a <HAL_PCD_EP_ClrStall+0xa4>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	68f9      	ldr	r1, [r7, #12]
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f004 f866 	bl	8008f3c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2200      	movs	r2, #0
 8004e74:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004e78:	2300      	movs	r3, #0
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3710      	adds	r7, #16
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}

08004e82 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004e82:	b580      	push	{r7, lr}
 8004e84:	b084      	sub	sp, #16
 8004e86:	af00      	add	r7, sp, #0
 8004e88:	6078      	str	r0, [r7, #4]
 8004e8a:	460b      	mov	r3, r1
 8004e8c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004e8e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	da0c      	bge.n	8004eb0 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e96:	78fb      	ldrb	r3, [r7, #3]
 8004e98:	f003 020f 	and.w	r2, r3, #15
 8004e9c:	4613      	mov	r3, r2
 8004e9e:	00db      	lsls	r3, r3, #3
 8004ea0:	4413      	add	r3, r2
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	3310      	adds	r3, #16
 8004ea6:	687a      	ldr	r2, [r7, #4]
 8004ea8:	4413      	add	r3, r2
 8004eaa:	3304      	adds	r3, #4
 8004eac:	60fb      	str	r3, [r7, #12]
 8004eae:	e00c      	b.n	8004eca <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004eb0:	78fb      	ldrb	r3, [r7, #3]
 8004eb2:	f003 020f 	and.w	r2, r3, #15
 8004eb6:	4613      	mov	r3, r2
 8004eb8:	00db      	lsls	r3, r3, #3
 8004eba:	4413      	add	r3, r2
 8004ebc:	009b      	lsls	r3, r3, #2
 8004ebe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004ec2:	687a      	ldr	r2, [r7, #4]
 8004ec4:	4413      	add	r3, r2
 8004ec6:	3304      	adds	r3, #4
 8004ec8:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	68f9      	ldr	r1, [r7, #12]
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f003 fe85 	bl	8008be0 <USB_EPStopXfer>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004eda:	7afb      	ldrb	r3, [r7, #11]
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	3710      	adds	r7, #16
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bd80      	pop	{r7, pc}

08004ee4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b08a      	sub	sp, #40	@ 0x28
 8004ee8:	af02      	add	r7, sp, #8
 8004eea:	6078      	str	r0, [r7, #4]
 8004eec:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004ef8:	683a      	ldr	r2, [r7, #0]
 8004efa:	4613      	mov	r3, r2
 8004efc:	00db      	lsls	r3, r3, #3
 8004efe:	4413      	add	r3, r2
 8004f00:	009b      	lsls	r3, r3, #2
 8004f02:	3310      	adds	r3, #16
 8004f04:	687a      	ldr	r2, [r7, #4]
 8004f06:	4413      	add	r3, r2
 8004f08:	3304      	adds	r3, #4
 8004f0a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	695a      	ldr	r2, [r3, #20]
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	691b      	ldr	r3, [r3, #16]
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d901      	bls.n	8004f1c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e06b      	b.n	8004ff4 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	691a      	ldr	r2, [r3, #16]
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	695b      	ldr	r3, [r3, #20]
 8004f24:	1ad3      	subs	r3, r2, r3
 8004f26:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	69fa      	ldr	r2, [r7, #28]
 8004f2e:	429a      	cmp	r2, r3
 8004f30:	d902      	bls.n	8004f38 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	689b      	ldr	r3, [r3, #8]
 8004f36:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004f38:	69fb      	ldr	r3, [r7, #28]
 8004f3a:	3303      	adds	r3, #3
 8004f3c:	089b      	lsrs	r3, r3, #2
 8004f3e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004f40:	e02a      	b.n	8004f98 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	691a      	ldr	r2, [r3, #16]
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	695b      	ldr	r3, [r3, #20]
 8004f4a:	1ad3      	subs	r3, r2, r3
 8004f4c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	689b      	ldr	r3, [r3, #8]
 8004f52:	69fa      	ldr	r2, [r7, #28]
 8004f54:	429a      	cmp	r2, r3
 8004f56:	d902      	bls.n	8004f5e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	689b      	ldr	r3, [r3, #8]
 8004f5c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004f5e:	69fb      	ldr	r3, [r7, #28]
 8004f60:	3303      	adds	r3, #3
 8004f62:	089b      	lsrs	r3, r3, #2
 8004f64:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	68d9      	ldr	r1, [r3, #12]
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	b2da      	uxtb	r2, r3
 8004f6e:	69fb      	ldr	r3, [r7, #28]
 8004f70:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004f76:	9300      	str	r3, [sp, #0]
 8004f78:	4603      	mov	r3, r0
 8004f7a:	6978      	ldr	r0, [r7, #20]
 8004f7c:	f003 feda 	bl	8008d34 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	68da      	ldr	r2, [r3, #12]
 8004f84:	69fb      	ldr	r3, [r7, #28]
 8004f86:	441a      	add	r2, r3
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	695a      	ldr	r2, [r3, #20]
 8004f90:	69fb      	ldr	r3, [r7, #28]
 8004f92:	441a      	add	r2, r3
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	015a      	lsls	r2, r3, #5
 8004f9c:	693b      	ldr	r3, [r7, #16]
 8004f9e:	4413      	add	r3, r2
 8004fa0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004fa4:	699b      	ldr	r3, [r3, #24]
 8004fa6:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004fa8:	69ba      	ldr	r2, [r7, #24]
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d809      	bhi.n	8004fc2 <PCD_WriteEmptyTxFifo+0xde>
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	695a      	ldr	r2, [r3, #20]
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004fb6:	429a      	cmp	r2, r3
 8004fb8:	d203      	bcs.n	8004fc2 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	691b      	ldr	r3, [r3, #16]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d1bf      	bne.n	8004f42 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	691a      	ldr	r2, [r3, #16]
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	695b      	ldr	r3, [r3, #20]
 8004fca:	429a      	cmp	r2, r3
 8004fcc:	d811      	bhi.n	8004ff2 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	f003 030f 	and.w	r3, r3, #15
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8004fda:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fe2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	43db      	mvns	r3, r3
 8004fe8:	6939      	ldr	r1, [r7, #16]
 8004fea:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004fee:	4013      	ands	r3, r2
 8004ff0:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004ff2:	2300      	movs	r3, #0
}
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	3720      	adds	r7, #32
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}

08004ffc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b088      	sub	sp, #32
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
 8005004:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800500c:	69fb      	ldr	r3, [r7, #28]
 800500e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005010:	69fb      	ldr	r3, [r7, #28]
 8005012:	333c      	adds	r3, #60	@ 0x3c
 8005014:	3304      	adds	r3, #4
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	015a      	lsls	r2, r3, #5
 800501e:	69bb      	ldr	r3, [r7, #24]
 8005020:	4413      	add	r3, r2
 8005022:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	799b      	ldrb	r3, [r3, #6]
 800502e:	2b01      	cmp	r3, #1
 8005030:	d17b      	bne.n	800512a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005032:	693b      	ldr	r3, [r7, #16]
 8005034:	f003 0308 	and.w	r3, r3, #8
 8005038:	2b00      	cmp	r3, #0
 800503a:	d015      	beq.n	8005068 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	4a61      	ldr	r2, [pc, #388]	@ (80051c4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005040:	4293      	cmp	r3, r2
 8005042:	f240 80b9 	bls.w	80051b8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800504c:	2b00      	cmp	r3, #0
 800504e:	f000 80b3 	beq.w	80051b8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	015a      	lsls	r2, r3, #5
 8005056:	69bb      	ldr	r3, [r7, #24]
 8005058:	4413      	add	r3, r2
 800505a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800505e:	461a      	mov	r2, r3
 8005060:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005064:	6093      	str	r3, [r2, #8]
 8005066:	e0a7      	b.n	80051b8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	f003 0320 	and.w	r3, r3, #32
 800506e:	2b00      	cmp	r3, #0
 8005070:	d009      	beq.n	8005086 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	015a      	lsls	r2, r3, #5
 8005076:	69bb      	ldr	r3, [r7, #24]
 8005078:	4413      	add	r3, r2
 800507a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800507e:	461a      	mov	r2, r3
 8005080:	2320      	movs	r3, #32
 8005082:	6093      	str	r3, [r2, #8]
 8005084:	e098      	b.n	80051b8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800508c:	2b00      	cmp	r3, #0
 800508e:	f040 8093 	bne.w	80051b8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	4a4b      	ldr	r2, [pc, #300]	@ (80051c4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d90f      	bls.n	80050ba <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d00a      	beq.n	80050ba <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	015a      	lsls	r2, r3, #5
 80050a8:	69bb      	ldr	r3, [r7, #24]
 80050aa:	4413      	add	r3, r2
 80050ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050b0:	461a      	mov	r2, r3
 80050b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050b6:	6093      	str	r3, [r2, #8]
 80050b8:	e07e      	b.n	80051b8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80050ba:	683a      	ldr	r2, [r7, #0]
 80050bc:	4613      	mov	r3, r2
 80050be:	00db      	lsls	r3, r3, #3
 80050c0:	4413      	add	r3, r2
 80050c2:	009b      	lsls	r3, r3, #2
 80050c4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80050c8:	687a      	ldr	r2, [r7, #4]
 80050ca:	4413      	add	r3, r2
 80050cc:	3304      	adds	r3, #4
 80050ce:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	6a1a      	ldr	r2, [r3, #32]
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	0159      	lsls	r1, r3, #5
 80050d8:	69bb      	ldr	r3, [r7, #24]
 80050da:	440b      	add	r3, r1
 80050dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050e0:	691b      	ldr	r3, [r3, #16]
 80050e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050e6:	1ad2      	subs	r2, r2, r3
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d114      	bne.n	800511c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	691b      	ldr	r3, [r3, #16]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d109      	bne.n	800510e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6818      	ldr	r0, [r3, #0]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005104:	461a      	mov	r2, r3
 8005106:	2101      	movs	r1, #1
 8005108:	f004 f8aa 	bl	8009260 <USB_EP0_OutStart>
 800510c:	e006      	b.n	800511c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	68da      	ldr	r2, [r3, #12]
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	695b      	ldr	r3, [r3, #20]
 8005116:	441a      	add	r2, r3
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	b2db      	uxtb	r3, r3
 8005120:	4619      	mov	r1, r3
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f006 fb28 	bl	800b778 <HAL_PCD_DataOutStageCallback>
 8005128:	e046      	b.n	80051b8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800512a:	697b      	ldr	r3, [r7, #20]
 800512c:	4a26      	ldr	r2, [pc, #152]	@ (80051c8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d124      	bne.n	800517c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005138:	2b00      	cmp	r3, #0
 800513a:	d00a      	beq.n	8005152 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	015a      	lsls	r2, r3, #5
 8005140:	69bb      	ldr	r3, [r7, #24]
 8005142:	4413      	add	r3, r2
 8005144:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005148:	461a      	mov	r2, r3
 800514a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800514e:	6093      	str	r3, [r2, #8]
 8005150:	e032      	b.n	80051b8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	f003 0320 	and.w	r3, r3, #32
 8005158:	2b00      	cmp	r3, #0
 800515a:	d008      	beq.n	800516e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	015a      	lsls	r2, r3, #5
 8005160:	69bb      	ldr	r3, [r7, #24]
 8005162:	4413      	add	r3, r2
 8005164:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005168:	461a      	mov	r2, r3
 800516a:	2320      	movs	r3, #32
 800516c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	b2db      	uxtb	r3, r3
 8005172:	4619      	mov	r1, r3
 8005174:	6878      	ldr	r0, [r7, #4]
 8005176:	f006 faff 	bl	800b778 <HAL_PCD_DataOutStageCallback>
 800517a:	e01d      	b.n	80051b8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d114      	bne.n	80051ac <PCD_EP_OutXfrComplete_int+0x1b0>
 8005182:	6879      	ldr	r1, [r7, #4]
 8005184:	683a      	ldr	r2, [r7, #0]
 8005186:	4613      	mov	r3, r2
 8005188:	00db      	lsls	r3, r3, #3
 800518a:	4413      	add	r3, r2
 800518c:	009b      	lsls	r3, r3, #2
 800518e:	440b      	add	r3, r1
 8005190:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d108      	bne.n	80051ac <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6818      	ldr	r0, [r3, #0]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80051a4:	461a      	mov	r2, r3
 80051a6:	2100      	movs	r1, #0
 80051a8:	f004 f85a 	bl	8009260 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	b2db      	uxtb	r3, r3
 80051b0:	4619      	mov	r1, r3
 80051b2:	6878      	ldr	r0, [r7, #4]
 80051b4:	f006 fae0 	bl	800b778 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80051b8:	2300      	movs	r3, #0
}
 80051ba:	4618      	mov	r0, r3
 80051bc:	3720      	adds	r7, #32
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}
 80051c2:	bf00      	nop
 80051c4:	4f54300a 	.word	0x4f54300a
 80051c8:	4f54310a 	.word	0x4f54310a

080051cc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b086      	sub	sp, #24
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
 80051d4:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	333c      	adds	r3, #60	@ 0x3c
 80051e4:	3304      	adds	r3, #4
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	015a      	lsls	r2, r3, #5
 80051ee:	693b      	ldr	r3, [r7, #16]
 80051f0:	4413      	add	r3, r2
 80051f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	4a15      	ldr	r2, [pc, #84]	@ (8005254 <PCD_EP_OutSetupPacket_int+0x88>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d90e      	bls.n	8005220 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005208:	2b00      	cmp	r3, #0
 800520a:	d009      	beq.n	8005220 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	015a      	lsls	r2, r3, #5
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	4413      	add	r3, r2
 8005214:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005218:	461a      	mov	r2, r3
 800521a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800521e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	f006 fa97 	bl	800b754 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	4a0a      	ldr	r2, [pc, #40]	@ (8005254 <PCD_EP_OutSetupPacket_int+0x88>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d90c      	bls.n	8005248 <PCD_EP_OutSetupPacket_int+0x7c>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	799b      	ldrb	r3, [r3, #6]
 8005232:	2b01      	cmp	r3, #1
 8005234:	d108      	bne.n	8005248 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6818      	ldr	r0, [r3, #0]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005240:	461a      	mov	r2, r3
 8005242:	2101      	movs	r1, #1
 8005244:	f004 f80c 	bl	8009260 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005248:	2300      	movs	r3, #0
}
 800524a:	4618      	mov	r0, r3
 800524c:	3718      	adds	r7, #24
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
 8005252:	bf00      	nop
 8005254:	4f54300a 	.word	0x4f54300a

08005258 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005258:	b480      	push	{r7}
 800525a:	b085      	sub	sp, #20
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
 8005260:	460b      	mov	r3, r1
 8005262:	70fb      	strb	r3, [r7, #3]
 8005264:	4613      	mov	r3, r2
 8005266:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800526e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005270:	78fb      	ldrb	r3, [r7, #3]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d107      	bne.n	8005286 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005276:	883b      	ldrh	r3, [r7, #0]
 8005278:	0419      	lsls	r1, r3, #16
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	68ba      	ldr	r2, [r7, #8]
 8005280:	430a      	orrs	r2, r1
 8005282:	629a      	str	r2, [r3, #40]	@ 0x28
 8005284:	e028      	b.n	80052d8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800528c:	0c1b      	lsrs	r3, r3, #16
 800528e:	68ba      	ldr	r2, [r7, #8]
 8005290:	4413      	add	r3, r2
 8005292:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005294:	2300      	movs	r3, #0
 8005296:	73fb      	strb	r3, [r7, #15]
 8005298:	e00d      	b.n	80052b6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681a      	ldr	r2, [r3, #0]
 800529e:	7bfb      	ldrb	r3, [r7, #15]
 80052a0:	3340      	adds	r3, #64	@ 0x40
 80052a2:	009b      	lsls	r3, r3, #2
 80052a4:	4413      	add	r3, r2
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	0c1b      	lsrs	r3, r3, #16
 80052aa:	68ba      	ldr	r2, [r7, #8]
 80052ac:	4413      	add	r3, r2
 80052ae:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80052b0:	7bfb      	ldrb	r3, [r7, #15]
 80052b2:	3301      	adds	r3, #1
 80052b4:	73fb      	strb	r3, [r7, #15]
 80052b6:	7bfa      	ldrb	r2, [r7, #15]
 80052b8:	78fb      	ldrb	r3, [r7, #3]
 80052ba:	3b01      	subs	r3, #1
 80052bc:	429a      	cmp	r2, r3
 80052be:	d3ec      	bcc.n	800529a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80052c0:	883b      	ldrh	r3, [r7, #0]
 80052c2:	0418      	lsls	r0, r3, #16
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6819      	ldr	r1, [r3, #0]
 80052c8:	78fb      	ldrb	r3, [r7, #3]
 80052ca:	3b01      	subs	r3, #1
 80052cc:	68ba      	ldr	r2, [r7, #8]
 80052ce:	4302      	orrs	r2, r0
 80052d0:	3340      	adds	r3, #64	@ 0x40
 80052d2:	009b      	lsls	r3, r3, #2
 80052d4:	440b      	add	r3, r1
 80052d6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80052d8:	2300      	movs	r3, #0
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3714      	adds	r7, #20
 80052de:	46bd      	mov	sp, r7
 80052e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e4:	4770      	bx	lr

080052e6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80052e6:	b480      	push	{r7}
 80052e8:	b083      	sub	sp, #12
 80052ea:	af00      	add	r7, sp, #0
 80052ec:	6078      	str	r0, [r7, #4]
 80052ee:	460b      	mov	r3, r1
 80052f0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	887a      	ldrh	r2, [r7, #2]
 80052f8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80052fa:	2300      	movs	r3, #0
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	370c      	adds	r7, #12
 8005300:	46bd      	mov	sp, r7
 8005302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005306:	4770      	bx	lr

08005308 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005308:	b480      	push	{r7}
 800530a:	b083      	sub	sp, #12
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
 8005310:	460b      	mov	r3, r1
 8005312:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005314:	bf00      	nop
 8005316:	370c      	adds	r7, #12
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr

08005320 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b086      	sub	sp, #24
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d101      	bne.n	8005332 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800532e:	2301      	movs	r3, #1
 8005330:	e267      	b.n	8005802 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f003 0301 	and.w	r3, r3, #1
 800533a:	2b00      	cmp	r3, #0
 800533c:	d075      	beq.n	800542a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800533e:	4b88      	ldr	r3, [pc, #544]	@ (8005560 <HAL_RCC_OscConfig+0x240>)
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	f003 030c 	and.w	r3, r3, #12
 8005346:	2b04      	cmp	r3, #4
 8005348:	d00c      	beq.n	8005364 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800534a:	4b85      	ldr	r3, [pc, #532]	@ (8005560 <HAL_RCC_OscConfig+0x240>)
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005352:	2b08      	cmp	r3, #8
 8005354:	d112      	bne.n	800537c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005356:	4b82      	ldr	r3, [pc, #520]	@ (8005560 <HAL_RCC_OscConfig+0x240>)
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800535e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005362:	d10b      	bne.n	800537c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005364:	4b7e      	ldr	r3, [pc, #504]	@ (8005560 <HAL_RCC_OscConfig+0x240>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800536c:	2b00      	cmp	r3, #0
 800536e:	d05b      	beq.n	8005428 <HAL_RCC_OscConfig+0x108>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d157      	bne.n	8005428 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	e242      	b.n	8005802 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005384:	d106      	bne.n	8005394 <HAL_RCC_OscConfig+0x74>
 8005386:	4b76      	ldr	r3, [pc, #472]	@ (8005560 <HAL_RCC_OscConfig+0x240>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a75      	ldr	r2, [pc, #468]	@ (8005560 <HAL_RCC_OscConfig+0x240>)
 800538c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005390:	6013      	str	r3, [r2, #0]
 8005392:	e01d      	b.n	80053d0 <HAL_RCC_OscConfig+0xb0>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800539c:	d10c      	bne.n	80053b8 <HAL_RCC_OscConfig+0x98>
 800539e:	4b70      	ldr	r3, [pc, #448]	@ (8005560 <HAL_RCC_OscConfig+0x240>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a6f      	ldr	r2, [pc, #444]	@ (8005560 <HAL_RCC_OscConfig+0x240>)
 80053a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80053a8:	6013      	str	r3, [r2, #0]
 80053aa:	4b6d      	ldr	r3, [pc, #436]	@ (8005560 <HAL_RCC_OscConfig+0x240>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a6c      	ldr	r2, [pc, #432]	@ (8005560 <HAL_RCC_OscConfig+0x240>)
 80053b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053b4:	6013      	str	r3, [r2, #0]
 80053b6:	e00b      	b.n	80053d0 <HAL_RCC_OscConfig+0xb0>
 80053b8:	4b69      	ldr	r3, [pc, #420]	@ (8005560 <HAL_RCC_OscConfig+0x240>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4a68      	ldr	r2, [pc, #416]	@ (8005560 <HAL_RCC_OscConfig+0x240>)
 80053be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053c2:	6013      	str	r3, [r2, #0]
 80053c4:	4b66      	ldr	r3, [pc, #408]	@ (8005560 <HAL_RCC_OscConfig+0x240>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a65      	ldr	r2, [pc, #404]	@ (8005560 <HAL_RCC_OscConfig+0x240>)
 80053ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80053ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d013      	beq.n	8005400 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053d8:	f7fd f850 	bl	800247c <HAL_GetTick>
 80053dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053de:	e008      	b.n	80053f2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80053e0:	f7fd f84c 	bl	800247c <HAL_GetTick>
 80053e4:	4602      	mov	r2, r0
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	1ad3      	subs	r3, r2, r3
 80053ea:	2b64      	cmp	r3, #100	@ 0x64
 80053ec:	d901      	bls.n	80053f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80053ee:	2303      	movs	r3, #3
 80053f0:	e207      	b.n	8005802 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053f2:	4b5b      	ldr	r3, [pc, #364]	@ (8005560 <HAL_RCC_OscConfig+0x240>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d0f0      	beq.n	80053e0 <HAL_RCC_OscConfig+0xc0>
 80053fe:	e014      	b.n	800542a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005400:	f7fd f83c 	bl	800247c <HAL_GetTick>
 8005404:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005406:	e008      	b.n	800541a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005408:	f7fd f838 	bl	800247c <HAL_GetTick>
 800540c:	4602      	mov	r2, r0
 800540e:	693b      	ldr	r3, [r7, #16]
 8005410:	1ad3      	subs	r3, r2, r3
 8005412:	2b64      	cmp	r3, #100	@ 0x64
 8005414:	d901      	bls.n	800541a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005416:	2303      	movs	r3, #3
 8005418:	e1f3      	b.n	8005802 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800541a:	4b51      	ldr	r3, [pc, #324]	@ (8005560 <HAL_RCC_OscConfig+0x240>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005422:	2b00      	cmp	r3, #0
 8005424:	d1f0      	bne.n	8005408 <HAL_RCC_OscConfig+0xe8>
 8005426:	e000      	b.n	800542a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005428:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f003 0302 	and.w	r3, r3, #2
 8005432:	2b00      	cmp	r3, #0
 8005434:	d063      	beq.n	80054fe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005436:	4b4a      	ldr	r3, [pc, #296]	@ (8005560 <HAL_RCC_OscConfig+0x240>)
 8005438:	689b      	ldr	r3, [r3, #8]
 800543a:	f003 030c 	and.w	r3, r3, #12
 800543e:	2b00      	cmp	r3, #0
 8005440:	d00b      	beq.n	800545a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005442:	4b47      	ldr	r3, [pc, #284]	@ (8005560 <HAL_RCC_OscConfig+0x240>)
 8005444:	689b      	ldr	r3, [r3, #8]
 8005446:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800544a:	2b08      	cmp	r3, #8
 800544c:	d11c      	bne.n	8005488 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800544e:	4b44      	ldr	r3, [pc, #272]	@ (8005560 <HAL_RCC_OscConfig+0x240>)
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005456:	2b00      	cmp	r3, #0
 8005458:	d116      	bne.n	8005488 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800545a:	4b41      	ldr	r3, [pc, #260]	@ (8005560 <HAL_RCC_OscConfig+0x240>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 0302 	and.w	r3, r3, #2
 8005462:	2b00      	cmp	r3, #0
 8005464:	d005      	beq.n	8005472 <HAL_RCC_OscConfig+0x152>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	68db      	ldr	r3, [r3, #12]
 800546a:	2b01      	cmp	r3, #1
 800546c:	d001      	beq.n	8005472 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800546e:	2301      	movs	r3, #1
 8005470:	e1c7      	b.n	8005802 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005472:	4b3b      	ldr	r3, [pc, #236]	@ (8005560 <HAL_RCC_OscConfig+0x240>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	691b      	ldr	r3, [r3, #16]
 800547e:	00db      	lsls	r3, r3, #3
 8005480:	4937      	ldr	r1, [pc, #220]	@ (8005560 <HAL_RCC_OscConfig+0x240>)
 8005482:	4313      	orrs	r3, r2
 8005484:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005486:	e03a      	b.n	80054fe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	68db      	ldr	r3, [r3, #12]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d020      	beq.n	80054d2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005490:	4b34      	ldr	r3, [pc, #208]	@ (8005564 <HAL_RCC_OscConfig+0x244>)
 8005492:	2201      	movs	r2, #1
 8005494:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005496:	f7fc fff1 	bl	800247c <HAL_GetTick>
 800549a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800549c:	e008      	b.n	80054b0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800549e:	f7fc ffed 	bl	800247c <HAL_GetTick>
 80054a2:	4602      	mov	r2, r0
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	1ad3      	subs	r3, r2, r3
 80054a8:	2b02      	cmp	r3, #2
 80054aa:	d901      	bls.n	80054b0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80054ac:	2303      	movs	r3, #3
 80054ae:	e1a8      	b.n	8005802 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054b0:	4b2b      	ldr	r3, [pc, #172]	@ (8005560 <HAL_RCC_OscConfig+0x240>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 0302 	and.w	r3, r3, #2
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d0f0      	beq.n	800549e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054bc:	4b28      	ldr	r3, [pc, #160]	@ (8005560 <HAL_RCC_OscConfig+0x240>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	691b      	ldr	r3, [r3, #16]
 80054c8:	00db      	lsls	r3, r3, #3
 80054ca:	4925      	ldr	r1, [pc, #148]	@ (8005560 <HAL_RCC_OscConfig+0x240>)
 80054cc:	4313      	orrs	r3, r2
 80054ce:	600b      	str	r3, [r1, #0]
 80054d0:	e015      	b.n	80054fe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80054d2:	4b24      	ldr	r3, [pc, #144]	@ (8005564 <HAL_RCC_OscConfig+0x244>)
 80054d4:	2200      	movs	r2, #0
 80054d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054d8:	f7fc ffd0 	bl	800247c <HAL_GetTick>
 80054dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054de:	e008      	b.n	80054f2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054e0:	f7fc ffcc 	bl	800247c <HAL_GetTick>
 80054e4:	4602      	mov	r2, r0
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	1ad3      	subs	r3, r2, r3
 80054ea:	2b02      	cmp	r3, #2
 80054ec:	d901      	bls.n	80054f2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80054ee:	2303      	movs	r3, #3
 80054f0:	e187      	b.n	8005802 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054f2:	4b1b      	ldr	r3, [pc, #108]	@ (8005560 <HAL_RCC_OscConfig+0x240>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f003 0302 	and.w	r3, r3, #2
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d1f0      	bne.n	80054e0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f003 0308 	and.w	r3, r3, #8
 8005506:	2b00      	cmp	r3, #0
 8005508:	d036      	beq.n	8005578 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	695b      	ldr	r3, [r3, #20]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d016      	beq.n	8005540 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005512:	4b15      	ldr	r3, [pc, #84]	@ (8005568 <HAL_RCC_OscConfig+0x248>)
 8005514:	2201      	movs	r2, #1
 8005516:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005518:	f7fc ffb0 	bl	800247c <HAL_GetTick>
 800551c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800551e:	e008      	b.n	8005532 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005520:	f7fc ffac 	bl	800247c <HAL_GetTick>
 8005524:	4602      	mov	r2, r0
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	1ad3      	subs	r3, r2, r3
 800552a:	2b02      	cmp	r3, #2
 800552c:	d901      	bls.n	8005532 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800552e:	2303      	movs	r3, #3
 8005530:	e167      	b.n	8005802 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005532:	4b0b      	ldr	r3, [pc, #44]	@ (8005560 <HAL_RCC_OscConfig+0x240>)
 8005534:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005536:	f003 0302 	and.w	r3, r3, #2
 800553a:	2b00      	cmp	r3, #0
 800553c:	d0f0      	beq.n	8005520 <HAL_RCC_OscConfig+0x200>
 800553e:	e01b      	b.n	8005578 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005540:	4b09      	ldr	r3, [pc, #36]	@ (8005568 <HAL_RCC_OscConfig+0x248>)
 8005542:	2200      	movs	r2, #0
 8005544:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005546:	f7fc ff99 	bl	800247c <HAL_GetTick>
 800554a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800554c:	e00e      	b.n	800556c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800554e:	f7fc ff95 	bl	800247c <HAL_GetTick>
 8005552:	4602      	mov	r2, r0
 8005554:	693b      	ldr	r3, [r7, #16]
 8005556:	1ad3      	subs	r3, r2, r3
 8005558:	2b02      	cmp	r3, #2
 800555a:	d907      	bls.n	800556c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800555c:	2303      	movs	r3, #3
 800555e:	e150      	b.n	8005802 <HAL_RCC_OscConfig+0x4e2>
 8005560:	40023800 	.word	0x40023800
 8005564:	42470000 	.word	0x42470000
 8005568:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800556c:	4b88      	ldr	r3, [pc, #544]	@ (8005790 <HAL_RCC_OscConfig+0x470>)
 800556e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005570:	f003 0302 	and.w	r3, r3, #2
 8005574:	2b00      	cmp	r3, #0
 8005576:	d1ea      	bne.n	800554e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f003 0304 	and.w	r3, r3, #4
 8005580:	2b00      	cmp	r3, #0
 8005582:	f000 8097 	beq.w	80056b4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005586:	2300      	movs	r3, #0
 8005588:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800558a:	4b81      	ldr	r3, [pc, #516]	@ (8005790 <HAL_RCC_OscConfig+0x470>)
 800558c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800558e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005592:	2b00      	cmp	r3, #0
 8005594:	d10f      	bne.n	80055b6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005596:	2300      	movs	r3, #0
 8005598:	60bb      	str	r3, [r7, #8]
 800559a:	4b7d      	ldr	r3, [pc, #500]	@ (8005790 <HAL_RCC_OscConfig+0x470>)
 800559c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800559e:	4a7c      	ldr	r2, [pc, #496]	@ (8005790 <HAL_RCC_OscConfig+0x470>)
 80055a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80055a6:	4b7a      	ldr	r3, [pc, #488]	@ (8005790 <HAL_RCC_OscConfig+0x470>)
 80055a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055ae:	60bb      	str	r3, [r7, #8]
 80055b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80055b2:	2301      	movs	r3, #1
 80055b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055b6:	4b77      	ldr	r3, [pc, #476]	@ (8005794 <HAL_RCC_OscConfig+0x474>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d118      	bne.n	80055f4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80055c2:	4b74      	ldr	r3, [pc, #464]	@ (8005794 <HAL_RCC_OscConfig+0x474>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a73      	ldr	r2, [pc, #460]	@ (8005794 <HAL_RCC_OscConfig+0x474>)
 80055c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80055ce:	f7fc ff55 	bl	800247c <HAL_GetTick>
 80055d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055d4:	e008      	b.n	80055e8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055d6:	f7fc ff51 	bl	800247c <HAL_GetTick>
 80055da:	4602      	mov	r2, r0
 80055dc:	693b      	ldr	r3, [r7, #16]
 80055de:	1ad3      	subs	r3, r2, r3
 80055e0:	2b02      	cmp	r3, #2
 80055e2:	d901      	bls.n	80055e8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80055e4:	2303      	movs	r3, #3
 80055e6:	e10c      	b.n	8005802 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055e8:	4b6a      	ldr	r3, [pc, #424]	@ (8005794 <HAL_RCC_OscConfig+0x474>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d0f0      	beq.n	80055d6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	689b      	ldr	r3, [r3, #8]
 80055f8:	2b01      	cmp	r3, #1
 80055fa:	d106      	bne.n	800560a <HAL_RCC_OscConfig+0x2ea>
 80055fc:	4b64      	ldr	r3, [pc, #400]	@ (8005790 <HAL_RCC_OscConfig+0x470>)
 80055fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005600:	4a63      	ldr	r2, [pc, #396]	@ (8005790 <HAL_RCC_OscConfig+0x470>)
 8005602:	f043 0301 	orr.w	r3, r3, #1
 8005606:	6713      	str	r3, [r2, #112]	@ 0x70
 8005608:	e01c      	b.n	8005644 <HAL_RCC_OscConfig+0x324>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	2b05      	cmp	r3, #5
 8005610:	d10c      	bne.n	800562c <HAL_RCC_OscConfig+0x30c>
 8005612:	4b5f      	ldr	r3, [pc, #380]	@ (8005790 <HAL_RCC_OscConfig+0x470>)
 8005614:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005616:	4a5e      	ldr	r2, [pc, #376]	@ (8005790 <HAL_RCC_OscConfig+0x470>)
 8005618:	f043 0304 	orr.w	r3, r3, #4
 800561c:	6713      	str	r3, [r2, #112]	@ 0x70
 800561e:	4b5c      	ldr	r3, [pc, #368]	@ (8005790 <HAL_RCC_OscConfig+0x470>)
 8005620:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005622:	4a5b      	ldr	r2, [pc, #364]	@ (8005790 <HAL_RCC_OscConfig+0x470>)
 8005624:	f043 0301 	orr.w	r3, r3, #1
 8005628:	6713      	str	r3, [r2, #112]	@ 0x70
 800562a:	e00b      	b.n	8005644 <HAL_RCC_OscConfig+0x324>
 800562c:	4b58      	ldr	r3, [pc, #352]	@ (8005790 <HAL_RCC_OscConfig+0x470>)
 800562e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005630:	4a57      	ldr	r2, [pc, #348]	@ (8005790 <HAL_RCC_OscConfig+0x470>)
 8005632:	f023 0301 	bic.w	r3, r3, #1
 8005636:	6713      	str	r3, [r2, #112]	@ 0x70
 8005638:	4b55      	ldr	r3, [pc, #340]	@ (8005790 <HAL_RCC_OscConfig+0x470>)
 800563a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800563c:	4a54      	ldr	r2, [pc, #336]	@ (8005790 <HAL_RCC_OscConfig+0x470>)
 800563e:	f023 0304 	bic.w	r3, r3, #4
 8005642:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	689b      	ldr	r3, [r3, #8]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d015      	beq.n	8005678 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800564c:	f7fc ff16 	bl	800247c <HAL_GetTick>
 8005650:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005652:	e00a      	b.n	800566a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005654:	f7fc ff12 	bl	800247c <HAL_GetTick>
 8005658:	4602      	mov	r2, r0
 800565a:	693b      	ldr	r3, [r7, #16]
 800565c:	1ad3      	subs	r3, r2, r3
 800565e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005662:	4293      	cmp	r3, r2
 8005664:	d901      	bls.n	800566a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005666:	2303      	movs	r3, #3
 8005668:	e0cb      	b.n	8005802 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800566a:	4b49      	ldr	r3, [pc, #292]	@ (8005790 <HAL_RCC_OscConfig+0x470>)
 800566c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800566e:	f003 0302 	and.w	r3, r3, #2
 8005672:	2b00      	cmp	r3, #0
 8005674:	d0ee      	beq.n	8005654 <HAL_RCC_OscConfig+0x334>
 8005676:	e014      	b.n	80056a2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005678:	f7fc ff00 	bl	800247c <HAL_GetTick>
 800567c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800567e:	e00a      	b.n	8005696 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005680:	f7fc fefc 	bl	800247c <HAL_GetTick>
 8005684:	4602      	mov	r2, r0
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	1ad3      	subs	r3, r2, r3
 800568a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800568e:	4293      	cmp	r3, r2
 8005690:	d901      	bls.n	8005696 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005692:	2303      	movs	r3, #3
 8005694:	e0b5      	b.n	8005802 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005696:	4b3e      	ldr	r3, [pc, #248]	@ (8005790 <HAL_RCC_OscConfig+0x470>)
 8005698:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800569a:	f003 0302 	and.w	r3, r3, #2
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d1ee      	bne.n	8005680 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80056a2:	7dfb      	ldrb	r3, [r7, #23]
 80056a4:	2b01      	cmp	r3, #1
 80056a6:	d105      	bne.n	80056b4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056a8:	4b39      	ldr	r3, [pc, #228]	@ (8005790 <HAL_RCC_OscConfig+0x470>)
 80056aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ac:	4a38      	ldr	r2, [pc, #224]	@ (8005790 <HAL_RCC_OscConfig+0x470>)
 80056ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056b2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	699b      	ldr	r3, [r3, #24]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	f000 80a1 	beq.w	8005800 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80056be:	4b34      	ldr	r3, [pc, #208]	@ (8005790 <HAL_RCC_OscConfig+0x470>)
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	f003 030c 	and.w	r3, r3, #12
 80056c6:	2b08      	cmp	r3, #8
 80056c8:	d05c      	beq.n	8005784 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	699b      	ldr	r3, [r3, #24]
 80056ce:	2b02      	cmp	r3, #2
 80056d0:	d141      	bne.n	8005756 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056d2:	4b31      	ldr	r3, [pc, #196]	@ (8005798 <HAL_RCC_OscConfig+0x478>)
 80056d4:	2200      	movs	r2, #0
 80056d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056d8:	f7fc fed0 	bl	800247c <HAL_GetTick>
 80056dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056de:	e008      	b.n	80056f2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056e0:	f7fc fecc 	bl	800247c <HAL_GetTick>
 80056e4:	4602      	mov	r2, r0
 80056e6:	693b      	ldr	r3, [r7, #16]
 80056e8:	1ad3      	subs	r3, r2, r3
 80056ea:	2b02      	cmp	r3, #2
 80056ec:	d901      	bls.n	80056f2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80056ee:	2303      	movs	r3, #3
 80056f0:	e087      	b.n	8005802 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056f2:	4b27      	ldr	r3, [pc, #156]	@ (8005790 <HAL_RCC_OscConfig+0x470>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d1f0      	bne.n	80056e0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	69da      	ldr	r2, [r3, #28]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6a1b      	ldr	r3, [r3, #32]
 8005706:	431a      	orrs	r2, r3
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800570c:	019b      	lsls	r3, r3, #6
 800570e:	431a      	orrs	r2, r3
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005714:	085b      	lsrs	r3, r3, #1
 8005716:	3b01      	subs	r3, #1
 8005718:	041b      	lsls	r3, r3, #16
 800571a:	431a      	orrs	r2, r3
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005720:	061b      	lsls	r3, r3, #24
 8005722:	491b      	ldr	r1, [pc, #108]	@ (8005790 <HAL_RCC_OscConfig+0x470>)
 8005724:	4313      	orrs	r3, r2
 8005726:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005728:	4b1b      	ldr	r3, [pc, #108]	@ (8005798 <HAL_RCC_OscConfig+0x478>)
 800572a:	2201      	movs	r2, #1
 800572c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800572e:	f7fc fea5 	bl	800247c <HAL_GetTick>
 8005732:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005734:	e008      	b.n	8005748 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005736:	f7fc fea1 	bl	800247c <HAL_GetTick>
 800573a:	4602      	mov	r2, r0
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	1ad3      	subs	r3, r2, r3
 8005740:	2b02      	cmp	r3, #2
 8005742:	d901      	bls.n	8005748 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005744:	2303      	movs	r3, #3
 8005746:	e05c      	b.n	8005802 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005748:	4b11      	ldr	r3, [pc, #68]	@ (8005790 <HAL_RCC_OscConfig+0x470>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005750:	2b00      	cmp	r3, #0
 8005752:	d0f0      	beq.n	8005736 <HAL_RCC_OscConfig+0x416>
 8005754:	e054      	b.n	8005800 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005756:	4b10      	ldr	r3, [pc, #64]	@ (8005798 <HAL_RCC_OscConfig+0x478>)
 8005758:	2200      	movs	r2, #0
 800575a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800575c:	f7fc fe8e 	bl	800247c <HAL_GetTick>
 8005760:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005762:	e008      	b.n	8005776 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005764:	f7fc fe8a 	bl	800247c <HAL_GetTick>
 8005768:	4602      	mov	r2, r0
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	1ad3      	subs	r3, r2, r3
 800576e:	2b02      	cmp	r3, #2
 8005770:	d901      	bls.n	8005776 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005772:	2303      	movs	r3, #3
 8005774:	e045      	b.n	8005802 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005776:	4b06      	ldr	r3, [pc, #24]	@ (8005790 <HAL_RCC_OscConfig+0x470>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800577e:	2b00      	cmp	r3, #0
 8005780:	d1f0      	bne.n	8005764 <HAL_RCC_OscConfig+0x444>
 8005782:	e03d      	b.n	8005800 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	699b      	ldr	r3, [r3, #24]
 8005788:	2b01      	cmp	r3, #1
 800578a:	d107      	bne.n	800579c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800578c:	2301      	movs	r3, #1
 800578e:	e038      	b.n	8005802 <HAL_RCC_OscConfig+0x4e2>
 8005790:	40023800 	.word	0x40023800
 8005794:	40007000 	.word	0x40007000
 8005798:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800579c:	4b1b      	ldr	r3, [pc, #108]	@ (800580c <HAL_RCC_OscConfig+0x4ec>)
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	699b      	ldr	r3, [r3, #24]
 80057a6:	2b01      	cmp	r3, #1
 80057a8:	d028      	beq.n	80057fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80057b4:	429a      	cmp	r2, r3
 80057b6:	d121      	bne.n	80057fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80057c2:	429a      	cmp	r2, r3
 80057c4:	d11a      	bne.n	80057fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80057c6:	68fa      	ldr	r2, [r7, #12]
 80057c8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80057cc:	4013      	ands	r3, r2
 80057ce:	687a      	ldr	r2, [r7, #4]
 80057d0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80057d2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d111      	bne.n	80057fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057e2:	085b      	lsrs	r3, r3, #1
 80057e4:	3b01      	subs	r3, #1
 80057e6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80057e8:	429a      	cmp	r2, r3
 80057ea:	d107      	bne.n	80057fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057f6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80057f8:	429a      	cmp	r2, r3
 80057fa:	d001      	beq.n	8005800 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80057fc:	2301      	movs	r3, #1
 80057fe:	e000      	b.n	8005802 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005800:	2300      	movs	r3, #0
}
 8005802:	4618      	mov	r0, r3
 8005804:	3718      	adds	r7, #24
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}
 800580a:	bf00      	nop
 800580c:	40023800 	.word	0x40023800

08005810 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b084      	sub	sp, #16
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
 8005818:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d101      	bne.n	8005824 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005820:	2301      	movs	r3, #1
 8005822:	e0cc      	b.n	80059be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005824:	4b68      	ldr	r3, [pc, #416]	@ (80059c8 <HAL_RCC_ClockConfig+0x1b8>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f003 0307 	and.w	r3, r3, #7
 800582c:	683a      	ldr	r2, [r7, #0]
 800582e:	429a      	cmp	r2, r3
 8005830:	d90c      	bls.n	800584c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005832:	4b65      	ldr	r3, [pc, #404]	@ (80059c8 <HAL_RCC_ClockConfig+0x1b8>)
 8005834:	683a      	ldr	r2, [r7, #0]
 8005836:	b2d2      	uxtb	r2, r2
 8005838:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800583a:	4b63      	ldr	r3, [pc, #396]	@ (80059c8 <HAL_RCC_ClockConfig+0x1b8>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f003 0307 	and.w	r3, r3, #7
 8005842:	683a      	ldr	r2, [r7, #0]
 8005844:	429a      	cmp	r2, r3
 8005846:	d001      	beq.n	800584c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005848:	2301      	movs	r3, #1
 800584a:	e0b8      	b.n	80059be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f003 0302 	and.w	r3, r3, #2
 8005854:	2b00      	cmp	r3, #0
 8005856:	d020      	beq.n	800589a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f003 0304 	and.w	r3, r3, #4
 8005860:	2b00      	cmp	r3, #0
 8005862:	d005      	beq.n	8005870 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005864:	4b59      	ldr	r3, [pc, #356]	@ (80059cc <HAL_RCC_ClockConfig+0x1bc>)
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	4a58      	ldr	r2, [pc, #352]	@ (80059cc <HAL_RCC_ClockConfig+0x1bc>)
 800586a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800586e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f003 0308 	and.w	r3, r3, #8
 8005878:	2b00      	cmp	r3, #0
 800587a:	d005      	beq.n	8005888 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800587c:	4b53      	ldr	r3, [pc, #332]	@ (80059cc <HAL_RCC_ClockConfig+0x1bc>)
 800587e:	689b      	ldr	r3, [r3, #8]
 8005880:	4a52      	ldr	r2, [pc, #328]	@ (80059cc <HAL_RCC_ClockConfig+0x1bc>)
 8005882:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005886:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005888:	4b50      	ldr	r3, [pc, #320]	@ (80059cc <HAL_RCC_ClockConfig+0x1bc>)
 800588a:	689b      	ldr	r3, [r3, #8]
 800588c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	494d      	ldr	r1, [pc, #308]	@ (80059cc <HAL_RCC_ClockConfig+0x1bc>)
 8005896:	4313      	orrs	r3, r2
 8005898:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f003 0301 	and.w	r3, r3, #1
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d044      	beq.n	8005930 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	2b01      	cmp	r3, #1
 80058ac:	d107      	bne.n	80058be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058ae:	4b47      	ldr	r3, [pc, #284]	@ (80059cc <HAL_RCC_ClockConfig+0x1bc>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d119      	bne.n	80058ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	e07f      	b.n	80059be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	2b02      	cmp	r3, #2
 80058c4:	d003      	beq.n	80058ce <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80058ca:	2b03      	cmp	r3, #3
 80058cc:	d107      	bne.n	80058de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058ce:	4b3f      	ldr	r3, [pc, #252]	@ (80059cc <HAL_RCC_ClockConfig+0x1bc>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d109      	bne.n	80058ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80058da:	2301      	movs	r3, #1
 80058dc:	e06f      	b.n	80059be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058de:	4b3b      	ldr	r3, [pc, #236]	@ (80059cc <HAL_RCC_ClockConfig+0x1bc>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f003 0302 	and.w	r3, r3, #2
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d101      	bne.n	80058ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80058ea:	2301      	movs	r3, #1
 80058ec:	e067      	b.n	80059be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80058ee:	4b37      	ldr	r3, [pc, #220]	@ (80059cc <HAL_RCC_ClockConfig+0x1bc>)
 80058f0:	689b      	ldr	r3, [r3, #8]
 80058f2:	f023 0203 	bic.w	r2, r3, #3
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	4934      	ldr	r1, [pc, #208]	@ (80059cc <HAL_RCC_ClockConfig+0x1bc>)
 80058fc:	4313      	orrs	r3, r2
 80058fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005900:	f7fc fdbc 	bl	800247c <HAL_GetTick>
 8005904:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005906:	e00a      	b.n	800591e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005908:	f7fc fdb8 	bl	800247c <HAL_GetTick>
 800590c:	4602      	mov	r2, r0
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	1ad3      	subs	r3, r2, r3
 8005912:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005916:	4293      	cmp	r3, r2
 8005918:	d901      	bls.n	800591e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800591a:	2303      	movs	r3, #3
 800591c:	e04f      	b.n	80059be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800591e:	4b2b      	ldr	r3, [pc, #172]	@ (80059cc <HAL_RCC_ClockConfig+0x1bc>)
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	f003 020c 	and.w	r2, r3, #12
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	685b      	ldr	r3, [r3, #4]
 800592a:	009b      	lsls	r3, r3, #2
 800592c:	429a      	cmp	r2, r3
 800592e:	d1eb      	bne.n	8005908 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005930:	4b25      	ldr	r3, [pc, #148]	@ (80059c8 <HAL_RCC_ClockConfig+0x1b8>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f003 0307 	and.w	r3, r3, #7
 8005938:	683a      	ldr	r2, [r7, #0]
 800593a:	429a      	cmp	r2, r3
 800593c:	d20c      	bcs.n	8005958 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800593e:	4b22      	ldr	r3, [pc, #136]	@ (80059c8 <HAL_RCC_ClockConfig+0x1b8>)
 8005940:	683a      	ldr	r2, [r7, #0]
 8005942:	b2d2      	uxtb	r2, r2
 8005944:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005946:	4b20      	ldr	r3, [pc, #128]	@ (80059c8 <HAL_RCC_ClockConfig+0x1b8>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f003 0307 	and.w	r3, r3, #7
 800594e:	683a      	ldr	r2, [r7, #0]
 8005950:	429a      	cmp	r2, r3
 8005952:	d001      	beq.n	8005958 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	e032      	b.n	80059be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f003 0304 	and.w	r3, r3, #4
 8005960:	2b00      	cmp	r3, #0
 8005962:	d008      	beq.n	8005976 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005964:	4b19      	ldr	r3, [pc, #100]	@ (80059cc <HAL_RCC_ClockConfig+0x1bc>)
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	68db      	ldr	r3, [r3, #12]
 8005970:	4916      	ldr	r1, [pc, #88]	@ (80059cc <HAL_RCC_ClockConfig+0x1bc>)
 8005972:	4313      	orrs	r3, r2
 8005974:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f003 0308 	and.w	r3, r3, #8
 800597e:	2b00      	cmp	r3, #0
 8005980:	d009      	beq.n	8005996 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005982:	4b12      	ldr	r3, [pc, #72]	@ (80059cc <HAL_RCC_ClockConfig+0x1bc>)
 8005984:	689b      	ldr	r3, [r3, #8]
 8005986:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	691b      	ldr	r3, [r3, #16]
 800598e:	00db      	lsls	r3, r3, #3
 8005990:	490e      	ldr	r1, [pc, #56]	@ (80059cc <HAL_RCC_ClockConfig+0x1bc>)
 8005992:	4313      	orrs	r3, r2
 8005994:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005996:	f000 f821 	bl	80059dc <HAL_RCC_GetSysClockFreq>
 800599a:	4602      	mov	r2, r0
 800599c:	4b0b      	ldr	r3, [pc, #44]	@ (80059cc <HAL_RCC_ClockConfig+0x1bc>)
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	091b      	lsrs	r3, r3, #4
 80059a2:	f003 030f 	and.w	r3, r3, #15
 80059a6:	490a      	ldr	r1, [pc, #40]	@ (80059d0 <HAL_RCC_ClockConfig+0x1c0>)
 80059a8:	5ccb      	ldrb	r3, [r1, r3]
 80059aa:	fa22 f303 	lsr.w	r3, r2, r3
 80059ae:	4a09      	ldr	r2, [pc, #36]	@ (80059d4 <HAL_RCC_ClockConfig+0x1c4>)
 80059b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80059b2:	4b09      	ldr	r3, [pc, #36]	@ (80059d8 <HAL_RCC_ClockConfig+0x1c8>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4618      	mov	r0, r3
 80059b8:	f7fc fd1c 	bl	80023f4 <HAL_InitTick>

  return HAL_OK;
 80059bc:	2300      	movs	r3, #0
}
 80059be:	4618      	mov	r0, r3
 80059c0:	3710      	adds	r7, #16
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}
 80059c6:	bf00      	nop
 80059c8:	40023c00 	.word	0x40023c00
 80059cc:	40023800 	.word	0x40023800
 80059d0:	0800e978 	.word	0x0800e978
 80059d4:	20000028 	.word	0x20000028
 80059d8:	2000002c 	.word	0x2000002c

080059dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80059dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059e0:	b090      	sub	sp, #64	@ 0x40
 80059e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80059e4:	2300      	movs	r3, #0
 80059e6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80059e8:	2300      	movs	r3, #0
 80059ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80059ec:	2300      	movs	r3, #0
 80059ee:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80059f0:	2300      	movs	r3, #0
 80059f2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80059f4:	4b59      	ldr	r3, [pc, #356]	@ (8005b5c <HAL_RCC_GetSysClockFreq+0x180>)
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	f003 030c 	and.w	r3, r3, #12
 80059fc:	2b08      	cmp	r3, #8
 80059fe:	d00d      	beq.n	8005a1c <HAL_RCC_GetSysClockFreq+0x40>
 8005a00:	2b08      	cmp	r3, #8
 8005a02:	f200 80a1 	bhi.w	8005b48 <HAL_RCC_GetSysClockFreq+0x16c>
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d002      	beq.n	8005a10 <HAL_RCC_GetSysClockFreq+0x34>
 8005a0a:	2b04      	cmp	r3, #4
 8005a0c:	d003      	beq.n	8005a16 <HAL_RCC_GetSysClockFreq+0x3a>
 8005a0e:	e09b      	b.n	8005b48 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005a10:	4b53      	ldr	r3, [pc, #332]	@ (8005b60 <HAL_RCC_GetSysClockFreq+0x184>)
 8005a12:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005a14:	e09b      	b.n	8005b4e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005a16:	4b53      	ldr	r3, [pc, #332]	@ (8005b64 <HAL_RCC_GetSysClockFreq+0x188>)
 8005a18:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005a1a:	e098      	b.n	8005b4e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005a1c:	4b4f      	ldr	r3, [pc, #316]	@ (8005b5c <HAL_RCC_GetSysClockFreq+0x180>)
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a24:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005a26:	4b4d      	ldr	r3, [pc, #308]	@ (8005b5c <HAL_RCC_GetSysClockFreq+0x180>)
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d028      	beq.n	8005a84 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a32:	4b4a      	ldr	r3, [pc, #296]	@ (8005b5c <HAL_RCC_GetSysClockFreq+0x180>)
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	099b      	lsrs	r3, r3, #6
 8005a38:	2200      	movs	r2, #0
 8005a3a:	623b      	str	r3, [r7, #32]
 8005a3c:	627a      	str	r2, [r7, #36]	@ 0x24
 8005a3e:	6a3b      	ldr	r3, [r7, #32]
 8005a40:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005a44:	2100      	movs	r1, #0
 8005a46:	4b47      	ldr	r3, [pc, #284]	@ (8005b64 <HAL_RCC_GetSysClockFreq+0x188>)
 8005a48:	fb03 f201 	mul.w	r2, r3, r1
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	fb00 f303 	mul.w	r3, r0, r3
 8005a52:	4413      	add	r3, r2
 8005a54:	4a43      	ldr	r2, [pc, #268]	@ (8005b64 <HAL_RCC_GetSysClockFreq+0x188>)
 8005a56:	fba0 1202 	umull	r1, r2, r0, r2
 8005a5a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a5c:	460a      	mov	r2, r1
 8005a5e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005a60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a62:	4413      	add	r3, r2
 8005a64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005a66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a68:	2200      	movs	r2, #0
 8005a6a:	61bb      	str	r3, [r7, #24]
 8005a6c:	61fa      	str	r2, [r7, #28]
 8005a6e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a72:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005a76:	f7fb f897 	bl	8000ba8 <__aeabi_uldivmod>
 8005a7a:	4602      	mov	r2, r0
 8005a7c:	460b      	mov	r3, r1
 8005a7e:	4613      	mov	r3, r2
 8005a80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a82:	e053      	b.n	8005b2c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a84:	4b35      	ldr	r3, [pc, #212]	@ (8005b5c <HAL_RCC_GetSysClockFreq+0x180>)
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	099b      	lsrs	r3, r3, #6
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	613b      	str	r3, [r7, #16]
 8005a8e:	617a      	str	r2, [r7, #20]
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005a96:	f04f 0b00 	mov.w	fp, #0
 8005a9a:	4652      	mov	r2, sl
 8005a9c:	465b      	mov	r3, fp
 8005a9e:	f04f 0000 	mov.w	r0, #0
 8005aa2:	f04f 0100 	mov.w	r1, #0
 8005aa6:	0159      	lsls	r1, r3, #5
 8005aa8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005aac:	0150      	lsls	r0, r2, #5
 8005aae:	4602      	mov	r2, r0
 8005ab0:	460b      	mov	r3, r1
 8005ab2:	ebb2 080a 	subs.w	r8, r2, sl
 8005ab6:	eb63 090b 	sbc.w	r9, r3, fp
 8005aba:	f04f 0200 	mov.w	r2, #0
 8005abe:	f04f 0300 	mov.w	r3, #0
 8005ac2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005ac6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005aca:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005ace:	ebb2 0408 	subs.w	r4, r2, r8
 8005ad2:	eb63 0509 	sbc.w	r5, r3, r9
 8005ad6:	f04f 0200 	mov.w	r2, #0
 8005ada:	f04f 0300 	mov.w	r3, #0
 8005ade:	00eb      	lsls	r3, r5, #3
 8005ae0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005ae4:	00e2      	lsls	r2, r4, #3
 8005ae6:	4614      	mov	r4, r2
 8005ae8:	461d      	mov	r5, r3
 8005aea:	eb14 030a 	adds.w	r3, r4, sl
 8005aee:	603b      	str	r3, [r7, #0]
 8005af0:	eb45 030b 	adc.w	r3, r5, fp
 8005af4:	607b      	str	r3, [r7, #4]
 8005af6:	f04f 0200 	mov.w	r2, #0
 8005afa:	f04f 0300 	mov.w	r3, #0
 8005afe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005b02:	4629      	mov	r1, r5
 8005b04:	028b      	lsls	r3, r1, #10
 8005b06:	4621      	mov	r1, r4
 8005b08:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005b0c:	4621      	mov	r1, r4
 8005b0e:	028a      	lsls	r2, r1, #10
 8005b10:	4610      	mov	r0, r2
 8005b12:	4619      	mov	r1, r3
 8005b14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b16:	2200      	movs	r2, #0
 8005b18:	60bb      	str	r3, [r7, #8]
 8005b1a:	60fa      	str	r2, [r7, #12]
 8005b1c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b20:	f7fb f842 	bl	8000ba8 <__aeabi_uldivmod>
 8005b24:	4602      	mov	r2, r0
 8005b26:	460b      	mov	r3, r1
 8005b28:	4613      	mov	r3, r2
 8005b2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005b2c:	4b0b      	ldr	r3, [pc, #44]	@ (8005b5c <HAL_RCC_GetSysClockFreq+0x180>)
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	0c1b      	lsrs	r3, r3, #16
 8005b32:	f003 0303 	and.w	r3, r3, #3
 8005b36:	3301      	adds	r3, #1
 8005b38:	005b      	lsls	r3, r3, #1
 8005b3a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005b3c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b40:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b44:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005b46:	e002      	b.n	8005b4e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005b48:	4b05      	ldr	r3, [pc, #20]	@ (8005b60 <HAL_RCC_GetSysClockFreq+0x184>)
 8005b4a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005b4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005b4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	3740      	adds	r7, #64	@ 0x40
 8005b54:	46bd      	mov	sp, r7
 8005b56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b5a:	bf00      	nop
 8005b5c:	40023800 	.word	0x40023800
 8005b60:	00f42400 	.word	0x00f42400
 8005b64:	017d7840 	.word	0x017d7840

08005b68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005b6c:	4b03      	ldr	r3, [pc, #12]	@ (8005b7c <HAL_RCC_GetHCLKFreq+0x14>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
}
 8005b70:	4618      	mov	r0, r3
 8005b72:	46bd      	mov	sp, r7
 8005b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b78:	4770      	bx	lr
 8005b7a:	bf00      	nop
 8005b7c:	20000028 	.word	0x20000028

08005b80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005b84:	f7ff fff0 	bl	8005b68 <HAL_RCC_GetHCLKFreq>
 8005b88:	4602      	mov	r2, r0
 8005b8a:	4b05      	ldr	r3, [pc, #20]	@ (8005ba0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005b8c:	689b      	ldr	r3, [r3, #8]
 8005b8e:	0a9b      	lsrs	r3, r3, #10
 8005b90:	f003 0307 	and.w	r3, r3, #7
 8005b94:	4903      	ldr	r1, [pc, #12]	@ (8005ba4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005b96:	5ccb      	ldrb	r3, [r1, r3]
 8005b98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	bd80      	pop	{r7, pc}
 8005ba0:	40023800 	.word	0x40023800
 8005ba4:	0800e988 	.word	0x0800e988

08005ba8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005bac:	f7ff ffdc 	bl	8005b68 <HAL_RCC_GetHCLKFreq>
 8005bb0:	4602      	mov	r2, r0
 8005bb2:	4b05      	ldr	r3, [pc, #20]	@ (8005bc8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005bb4:	689b      	ldr	r3, [r3, #8]
 8005bb6:	0b5b      	lsrs	r3, r3, #13
 8005bb8:	f003 0307 	and.w	r3, r3, #7
 8005bbc:	4903      	ldr	r1, [pc, #12]	@ (8005bcc <HAL_RCC_GetPCLK2Freq+0x24>)
 8005bbe:	5ccb      	ldrb	r3, [r1, r3]
 8005bc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	bd80      	pop	{r7, pc}
 8005bc8:	40023800 	.word	0x40023800
 8005bcc:	0800e988 	.word	0x0800e988

08005bd0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b082      	sub	sp, #8
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d101      	bne.n	8005be2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005bde:	2301      	movs	r3, #1
 8005be0:	e041      	b.n	8005c66 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005be8:	b2db      	uxtb	r3, r3
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d106      	bne.n	8005bfc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f7fc f998 	bl	8001f2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2202      	movs	r2, #2
 8005c00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	3304      	adds	r3, #4
 8005c0c:	4619      	mov	r1, r3
 8005c0e:	4610      	mov	r0, r2
 8005c10:	f000 fd96 	bl	8006740 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2201      	movs	r2, #1
 8005c18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2201      	movs	r2, #1
 8005c20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2201      	movs	r2, #1
 8005c28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2201      	movs	r2, #1
 8005c30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2201      	movs	r2, #1
 8005c38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2201      	movs	r2, #1
 8005c40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2201      	movs	r2, #1
 8005c48:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2201      	movs	r2, #1
 8005c50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2201      	movs	r2, #1
 8005c58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2201      	movs	r2, #1
 8005c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c64:	2300      	movs	r3, #0
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	3708      	adds	r7, #8
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}
	...

08005c70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b085      	sub	sp, #20
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c7e:	b2db      	uxtb	r3, r3
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d001      	beq.n	8005c88 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c84:	2301      	movs	r3, #1
 8005c86:	e04e      	b.n	8005d26 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2202      	movs	r2, #2
 8005c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	68da      	ldr	r2, [r3, #12]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f042 0201 	orr.w	r2, r2, #1
 8005c9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4a23      	ldr	r2, [pc, #140]	@ (8005d34 <HAL_TIM_Base_Start_IT+0xc4>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d022      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x80>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cb2:	d01d      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x80>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a1f      	ldr	r2, [pc, #124]	@ (8005d38 <HAL_TIM_Base_Start_IT+0xc8>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d018      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x80>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a1e      	ldr	r2, [pc, #120]	@ (8005d3c <HAL_TIM_Base_Start_IT+0xcc>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d013      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x80>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a1c      	ldr	r2, [pc, #112]	@ (8005d40 <HAL_TIM_Base_Start_IT+0xd0>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d00e      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x80>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a1b      	ldr	r2, [pc, #108]	@ (8005d44 <HAL_TIM_Base_Start_IT+0xd4>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d009      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x80>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a19      	ldr	r2, [pc, #100]	@ (8005d48 <HAL_TIM_Base_Start_IT+0xd8>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d004      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x80>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a18      	ldr	r2, [pc, #96]	@ (8005d4c <HAL_TIM_Base_Start_IT+0xdc>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d111      	bne.n	8005d14 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	689b      	ldr	r3, [r3, #8]
 8005cf6:	f003 0307 	and.w	r3, r3, #7
 8005cfa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	2b06      	cmp	r3, #6
 8005d00:	d010      	beq.n	8005d24 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f042 0201 	orr.w	r2, r2, #1
 8005d10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d12:	e007      	b.n	8005d24 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	681a      	ldr	r2, [r3, #0]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f042 0201 	orr.w	r2, r2, #1
 8005d22:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d24:	2300      	movs	r3, #0
}
 8005d26:	4618      	mov	r0, r3
 8005d28:	3714      	adds	r7, #20
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d30:	4770      	bx	lr
 8005d32:	bf00      	nop
 8005d34:	40010000 	.word	0x40010000
 8005d38:	40000400 	.word	0x40000400
 8005d3c:	40000800 	.word	0x40000800
 8005d40:	40000c00 	.word	0x40000c00
 8005d44:	40010400 	.word	0x40010400
 8005d48:	40014000 	.word	0x40014000
 8005d4c:	40001800 	.word	0x40001800

08005d50 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b082      	sub	sp, #8
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d101      	bne.n	8005d62 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	e041      	b.n	8005de6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d106      	bne.n	8005d7c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2200      	movs	r2, #0
 8005d72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005d76:	6878      	ldr	r0, [r7, #4]
 8005d78:	f000 f839 	bl	8005dee <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2202      	movs	r2, #2
 8005d80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681a      	ldr	r2, [r3, #0]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	3304      	adds	r3, #4
 8005d8c:	4619      	mov	r1, r3
 8005d8e:	4610      	mov	r0, r2
 8005d90:	f000 fcd6 	bl	8006740 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2201      	movs	r2, #1
 8005d98:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2201      	movs	r2, #1
 8005da0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2201      	movs	r2, #1
 8005da8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2201      	movs	r2, #1
 8005db0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2201      	movs	r2, #1
 8005db8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2201      	movs	r2, #1
 8005dc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2201      	movs	r2, #1
 8005dd0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2201      	movs	r2, #1
 8005de0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005de4:	2300      	movs	r3, #0
}
 8005de6:	4618      	mov	r0, r3
 8005de8:	3708      	adds	r7, #8
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}

08005dee <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005dee:	b480      	push	{r7}
 8005df0:	b083      	sub	sp, #12
 8005df2:	af00      	add	r7, sp, #0
 8005df4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005df6:	bf00      	nop
 8005df8:	370c      	adds	r7, #12
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e00:	4770      	bx	lr
	...

08005e04 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b084      	sub	sp, #16
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
 8005e0c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d109      	bne.n	8005e28 <HAL_TIM_PWM_Start+0x24>
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e1a:	b2db      	uxtb	r3, r3
 8005e1c:	2b01      	cmp	r3, #1
 8005e1e:	bf14      	ite	ne
 8005e20:	2301      	movne	r3, #1
 8005e22:	2300      	moveq	r3, #0
 8005e24:	b2db      	uxtb	r3, r3
 8005e26:	e022      	b.n	8005e6e <HAL_TIM_PWM_Start+0x6a>
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	2b04      	cmp	r3, #4
 8005e2c:	d109      	bne.n	8005e42 <HAL_TIM_PWM_Start+0x3e>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005e34:	b2db      	uxtb	r3, r3
 8005e36:	2b01      	cmp	r3, #1
 8005e38:	bf14      	ite	ne
 8005e3a:	2301      	movne	r3, #1
 8005e3c:	2300      	moveq	r3, #0
 8005e3e:	b2db      	uxtb	r3, r3
 8005e40:	e015      	b.n	8005e6e <HAL_TIM_PWM_Start+0x6a>
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	2b08      	cmp	r3, #8
 8005e46:	d109      	bne.n	8005e5c <HAL_TIM_PWM_Start+0x58>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e4e:	b2db      	uxtb	r3, r3
 8005e50:	2b01      	cmp	r3, #1
 8005e52:	bf14      	ite	ne
 8005e54:	2301      	movne	r3, #1
 8005e56:	2300      	moveq	r3, #0
 8005e58:	b2db      	uxtb	r3, r3
 8005e5a:	e008      	b.n	8005e6e <HAL_TIM_PWM_Start+0x6a>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e62:	b2db      	uxtb	r3, r3
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	bf14      	ite	ne
 8005e68:	2301      	movne	r3, #1
 8005e6a:	2300      	moveq	r3, #0
 8005e6c:	b2db      	uxtb	r3, r3
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d001      	beq.n	8005e76 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005e72:	2301      	movs	r3, #1
 8005e74:	e07c      	b.n	8005f70 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d104      	bne.n	8005e86 <HAL_TIM_PWM_Start+0x82>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2202      	movs	r2, #2
 8005e80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e84:	e013      	b.n	8005eae <HAL_TIM_PWM_Start+0xaa>
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	2b04      	cmp	r3, #4
 8005e8a:	d104      	bne.n	8005e96 <HAL_TIM_PWM_Start+0x92>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2202      	movs	r2, #2
 8005e90:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005e94:	e00b      	b.n	8005eae <HAL_TIM_PWM_Start+0xaa>
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	2b08      	cmp	r3, #8
 8005e9a:	d104      	bne.n	8005ea6 <HAL_TIM_PWM_Start+0xa2>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2202      	movs	r2, #2
 8005ea0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ea4:	e003      	b.n	8005eae <HAL_TIM_PWM_Start+0xaa>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2202      	movs	r2, #2
 8005eaa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	6839      	ldr	r1, [r7, #0]
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f000 ff32 	bl	8006d20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a2d      	ldr	r2, [pc, #180]	@ (8005f78 <HAL_TIM_PWM_Start+0x174>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d004      	beq.n	8005ed0 <HAL_TIM_PWM_Start+0xcc>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	4a2c      	ldr	r2, [pc, #176]	@ (8005f7c <HAL_TIM_PWM_Start+0x178>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d101      	bne.n	8005ed4 <HAL_TIM_PWM_Start+0xd0>
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e000      	b.n	8005ed6 <HAL_TIM_PWM_Start+0xd2>
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d007      	beq.n	8005eea <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005ee8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	4a22      	ldr	r2, [pc, #136]	@ (8005f78 <HAL_TIM_PWM_Start+0x174>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d022      	beq.n	8005f3a <HAL_TIM_PWM_Start+0x136>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005efc:	d01d      	beq.n	8005f3a <HAL_TIM_PWM_Start+0x136>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	4a1f      	ldr	r2, [pc, #124]	@ (8005f80 <HAL_TIM_PWM_Start+0x17c>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d018      	beq.n	8005f3a <HAL_TIM_PWM_Start+0x136>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a1d      	ldr	r2, [pc, #116]	@ (8005f84 <HAL_TIM_PWM_Start+0x180>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d013      	beq.n	8005f3a <HAL_TIM_PWM_Start+0x136>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a1c      	ldr	r2, [pc, #112]	@ (8005f88 <HAL_TIM_PWM_Start+0x184>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d00e      	beq.n	8005f3a <HAL_TIM_PWM_Start+0x136>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a16      	ldr	r2, [pc, #88]	@ (8005f7c <HAL_TIM_PWM_Start+0x178>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d009      	beq.n	8005f3a <HAL_TIM_PWM_Start+0x136>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4a18      	ldr	r2, [pc, #96]	@ (8005f8c <HAL_TIM_PWM_Start+0x188>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d004      	beq.n	8005f3a <HAL_TIM_PWM_Start+0x136>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a16      	ldr	r2, [pc, #88]	@ (8005f90 <HAL_TIM_PWM_Start+0x18c>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d111      	bne.n	8005f5e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	f003 0307 	and.w	r3, r3, #7
 8005f44:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	2b06      	cmp	r3, #6
 8005f4a:	d010      	beq.n	8005f6e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f042 0201 	orr.w	r2, r2, #1
 8005f5a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f5c:	e007      	b.n	8005f6e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	681a      	ldr	r2, [r3, #0]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f042 0201 	orr.w	r2, r2, #1
 8005f6c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f6e:	2300      	movs	r3, #0
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	3710      	adds	r7, #16
 8005f74:	46bd      	mov	sp, r7
 8005f76:	bd80      	pop	{r7, pc}
 8005f78:	40010000 	.word	0x40010000
 8005f7c:	40010400 	.word	0x40010400
 8005f80:	40000400 	.word	0x40000400
 8005f84:	40000800 	.word	0x40000800
 8005f88:	40000c00 	.word	0x40000c00
 8005f8c:	40014000 	.word	0x40014000
 8005f90:	40001800 	.word	0x40001800

08005f94 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b086      	sub	sp, #24
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
 8005f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d101      	bne.n	8005fa8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	e097      	b.n	80060d8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fae:	b2db      	uxtb	r3, r3
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d106      	bne.n	8005fc2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005fbc:	6878      	ldr	r0, [r7, #4]
 8005fbe:	f7fb ff35 	bl	8001e2c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2202      	movs	r2, #2
 8005fc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	687a      	ldr	r2, [r7, #4]
 8005fd2:	6812      	ldr	r2, [r2, #0]
 8005fd4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005fd8:	f023 0307 	bic.w	r3, r3, #7
 8005fdc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681a      	ldr	r2, [r3, #0]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	3304      	adds	r3, #4
 8005fe6:	4619      	mov	r1, r3
 8005fe8:	4610      	mov	r0, r2
 8005fea:	f000 fba9 	bl	8006740 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	689b      	ldr	r3, [r3, #8]
 8005ff4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	699b      	ldr	r3, [r3, #24]
 8005ffc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	6a1b      	ldr	r3, [r3, #32]
 8006004:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	697a      	ldr	r2, [r7, #20]
 800600c:	4313      	orrs	r3, r2
 800600e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006016:	f023 0303 	bic.w	r3, r3, #3
 800601a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	689a      	ldr	r2, [r3, #8]
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	699b      	ldr	r3, [r3, #24]
 8006024:	021b      	lsls	r3, r3, #8
 8006026:	4313      	orrs	r3, r2
 8006028:	693a      	ldr	r2, [r7, #16]
 800602a:	4313      	orrs	r3, r2
 800602c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006034:	f023 030c 	bic.w	r3, r3, #12
 8006038:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800603a:	693b      	ldr	r3, [r7, #16]
 800603c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006040:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006044:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	68da      	ldr	r2, [r3, #12]
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	69db      	ldr	r3, [r3, #28]
 800604e:	021b      	lsls	r3, r3, #8
 8006050:	4313      	orrs	r3, r2
 8006052:	693a      	ldr	r2, [r7, #16]
 8006054:	4313      	orrs	r3, r2
 8006056:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	691b      	ldr	r3, [r3, #16]
 800605c:	011a      	lsls	r2, r3, #4
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	6a1b      	ldr	r3, [r3, #32]
 8006062:	031b      	lsls	r3, r3, #12
 8006064:	4313      	orrs	r3, r2
 8006066:	693a      	ldr	r2, [r7, #16]
 8006068:	4313      	orrs	r3, r2
 800606a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8006072:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800607a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	685a      	ldr	r2, [r3, #4]
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	695b      	ldr	r3, [r3, #20]
 8006084:	011b      	lsls	r3, r3, #4
 8006086:	4313      	orrs	r3, r2
 8006088:	68fa      	ldr	r2, [r7, #12]
 800608a:	4313      	orrs	r3, r2
 800608c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	697a      	ldr	r2, [r7, #20]
 8006094:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	693a      	ldr	r2, [r7, #16]
 800609c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	68fa      	ldr	r2, [r7, #12]
 80060a4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2201      	movs	r2, #1
 80060aa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2201      	movs	r2, #1
 80060b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2201      	movs	r2, #1
 80060ba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2201      	movs	r2, #1
 80060c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2201      	movs	r2, #1
 80060ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2201      	movs	r2, #1
 80060d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80060d6:	2300      	movs	r3, #0
}
 80060d8:	4618      	mov	r0, r3
 80060da:	3718      	adds	r7, #24
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}

080060e0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b084      	sub	sp, #16
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
 80060e8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80060f0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80060f8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006100:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006108:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d110      	bne.n	8006132 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006110:	7bfb      	ldrb	r3, [r7, #15]
 8006112:	2b01      	cmp	r3, #1
 8006114:	d102      	bne.n	800611c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006116:	7b7b      	ldrb	r3, [r7, #13]
 8006118:	2b01      	cmp	r3, #1
 800611a:	d001      	beq.n	8006120 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800611c:	2301      	movs	r3, #1
 800611e:	e069      	b.n	80061f4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2202      	movs	r2, #2
 8006124:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2202      	movs	r2, #2
 800612c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006130:	e031      	b.n	8006196 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	2b04      	cmp	r3, #4
 8006136:	d110      	bne.n	800615a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006138:	7bbb      	ldrb	r3, [r7, #14]
 800613a:	2b01      	cmp	r3, #1
 800613c:	d102      	bne.n	8006144 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800613e:	7b3b      	ldrb	r3, [r7, #12]
 8006140:	2b01      	cmp	r3, #1
 8006142:	d001      	beq.n	8006148 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006144:	2301      	movs	r3, #1
 8006146:	e055      	b.n	80061f4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2202      	movs	r2, #2
 800614c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2202      	movs	r2, #2
 8006154:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006158:	e01d      	b.n	8006196 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800615a:	7bfb      	ldrb	r3, [r7, #15]
 800615c:	2b01      	cmp	r3, #1
 800615e:	d108      	bne.n	8006172 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006160:	7bbb      	ldrb	r3, [r7, #14]
 8006162:	2b01      	cmp	r3, #1
 8006164:	d105      	bne.n	8006172 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006166:	7b7b      	ldrb	r3, [r7, #13]
 8006168:	2b01      	cmp	r3, #1
 800616a:	d102      	bne.n	8006172 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800616c:	7b3b      	ldrb	r3, [r7, #12]
 800616e:	2b01      	cmp	r3, #1
 8006170:	d001      	beq.n	8006176 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006172:	2301      	movs	r3, #1
 8006174:	e03e      	b.n	80061f4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2202      	movs	r2, #2
 800617a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2202      	movs	r2, #2
 8006182:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2202      	movs	r2, #2
 800618a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2202      	movs	r2, #2
 8006192:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d003      	beq.n	80061a4 <HAL_TIM_Encoder_Start+0xc4>
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	2b04      	cmp	r3, #4
 80061a0:	d008      	beq.n	80061b4 <HAL_TIM_Encoder_Start+0xd4>
 80061a2:	e00f      	b.n	80061c4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	2201      	movs	r2, #1
 80061aa:	2100      	movs	r1, #0
 80061ac:	4618      	mov	r0, r3
 80061ae:	f000 fdb7 	bl	8006d20 <TIM_CCxChannelCmd>
      break;
 80061b2:	e016      	b.n	80061e2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	2201      	movs	r2, #1
 80061ba:	2104      	movs	r1, #4
 80061bc:	4618      	mov	r0, r3
 80061be:	f000 fdaf 	bl	8006d20 <TIM_CCxChannelCmd>
      break;
 80061c2:	e00e      	b.n	80061e2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	2201      	movs	r2, #1
 80061ca:	2100      	movs	r1, #0
 80061cc:	4618      	mov	r0, r3
 80061ce:	f000 fda7 	bl	8006d20 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	2201      	movs	r2, #1
 80061d8:	2104      	movs	r1, #4
 80061da:	4618      	mov	r0, r3
 80061dc:	f000 fda0 	bl	8006d20 <TIM_CCxChannelCmd>
      break;
 80061e0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	681a      	ldr	r2, [r3, #0]
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f042 0201 	orr.w	r2, r2, #1
 80061f0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80061f2:	2300      	movs	r3, #0
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3710      	adds	r7, #16
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}

080061fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b084      	sub	sp, #16
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	68db      	ldr	r3, [r3, #12]
 800620a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	691b      	ldr	r3, [r3, #16]
 8006212:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	f003 0302 	and.w	r3, r3, #2
 800621a:	2b00      	cmp	r3, #0
 800621c:	d020      	beq.n	8006260 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	f003 0302 	and.w	r3, r3, #2
 8006224:	2b00      	cmp	r3, #0
 8006226:	d01b      	beq.n	8006260 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f06f 0202 	mvn.w	r2, #2
 8006230:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2201      	movs	r2, #1
 8006236:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	699b      	ldr	r3, [r3, #24]
 800623e:	f003 0303 	and.w	r3, r3, #3
 8006242:	2b00      	cmp	r3, #0
 8006244:	d003      	beq.n	800624e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	f000 fa5b 	bl	8006702 <HAL_TIM_IC_CaptureCallback>
 800624c:	e005      	b.n	800625a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800624e:	6878      	ldr	r0, [r7, #4]
 8006250:	f000 fa4d 	bl	80066ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f000 fa5e 	bl	8006716 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2200      	movs	r2, #0
 800625e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	f003 0304 	and.w	r3, r3, #4
 8006266:	2b00      	cmp	r3, #0
 8006268:	d020      	beq.n	80062ac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	f003 0304 	and.w	r3, r3, #4
 8006270:	2b00      	cmp	r3, #0
 8006272:	d01b      	beq.n	80062ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f06f 0204 	mvn.w	r2, #4
 800627c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2202      	movs	r2, #2
 8006282:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	699b      	ldr	r3, [r3, #24]
 800628a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800628e:	2b00      	cmp	r3, #0
 8006290:	d003      	beq.n	800629a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f000 fa35 	bl	8006702 <HAL_TIM_IC_CaptureCallback>
 8006298:	e005      	b.n	80062a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	f000 fa27 	bl	80066ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062a0:	6878      	ldr	r0, [r7, #4]
 80062a2:	f000 fa38 	bl	8006716 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2200      	movs	r2, #0
 80062aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	f003 0308 	and.w	r3, r3, #8
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d020      	beq.n	80062f8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	f003 0308 	and.w	r3, r3, #8
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d01b      	beq.n	80062f8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f06f 0208 	mvn.w	r2, #8
 80062c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2204      	movs	r2, #4
 80062ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	69db      	ldr	r3, [r3, #28]
 80062d6:	f003 0303 	and.w	r3, r3, #3
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d003      	beq.n	80062e6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f000 fa0f 	bl	8006702 <HAL_TIM_IC_CaptureCallback>
 80062e4:	e005      	b.n	80062f2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062e6:	6878      	ldr	r0, [r7, #4]
 80062e8:	f000 fa01 	bl	80066ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062ec:	6878      	ldr	r0, [r7, #4]
 80062ee:	f000 fa12 	bl	8006716 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2200      	movs	r2, #0
 80062f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	f003 0310 	and.w	r3, r3, #16
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d020      	beq.n	8006344 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	f003 0310 	and.w	r3, r3, #16
 8006308:	2b00      	cmp	r3, #0
 800630a:	d01b      	beq.n	8006344 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f06f 0210 	mvn.w	r2, #16
 8006314:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2208      	movs	r2, #8
 800631a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	69db      	ldr	r3, [r3, #28]
 8006322:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006326:	2b00      	cmp	r3, #0
 8006328:	d003      	beq.n	8006332 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	f000 f9e9 	bl	8006702 <HAL_TIM_IC_CaptureCallback>
 8006330:	e005      	b.n	800633e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f000 f9db 	bl	80066ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f000 f9ec 	bl	8006716 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2200      	movs	r2, #0
 8006342:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	f003 0301 	and.w	r3, r3, #1
 800634a:	2b00      	cmp	r3, #0
 800634c:	d00c      	beq.n	8006368 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	f003 0301 	and.w	r3, r3, #1
 8006354:	2b00      	cmp	r3, #0
 8006356:	d007      	beq.n	8006368 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f06f 0201 	mvn.w	r2, #1
 8006360:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f7fb f95e 	bl	8001624 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800636e:	2b00      	cmp	r3, #0
 8006370:	d00c      	beq.n	800638c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006378:	2b00      	cmp	r3, #0
 800637a:	d007      	beq.n	800638c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006384:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006386:	6878      	ldr	r0, [r7, #4]
 8006388:	f000 fd76 	bl	8006e78 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006392:	2b00      	cmp	r3, #0
 8006394:	d00c      	beq.n	80063b0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800639c:	2b00      	cmp	r3, #0
 800639e:	d007      	beq.n	80063b0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80063a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f000 f9bd 	bl	800672a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	f003 0320 	and.w	r3, r3, #32
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d00c      	beq.n	80063d4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	f003 0320 	and.w	r3, r3, #32
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d007      	beq.n	80063d4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f06f 0220 	mvn.w	r2, #32
 80063cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	f000 fd48 	bl	8006e64 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80063d4:	bf00      	nop
 80063d6:	3710      	adds	r7, #16
 80063d8:	46bd      	mov	sp, r7
 80063da:	bd80      	pop	{r7, pc}

080063dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b086      	sub	sp, #24
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	60f8      	str	r0, [r7, #12]
 80063e4:	60b9      	str	r1, [r7, #8]
 80063e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80063e8:	2300      	movs	r3, #0
 80063ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80063f2:	2b01      	cmp	r3, #1
 80063f4:	d101      	bne.n	80063fa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80063f6:	2302      	movs	r3, #2
 80063f8:	e0ae      	b.n	8006558 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2201      	movs	r2, #1
 80063fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2b0c      	cmp	r3, #12
 8006406:	f200 809f 	bhi.w	8006548 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800640a:	a201      	add	r2, pc, #4	@ (adr r2, 8006410 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800640c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006410:	08006445 	.word	0x08006445
 8006414:	08006549 	.word	0x08006549
 8006418:	08006549 	.word	0x08006549
 800641c:	08006549 	.word	0x08006549
 8006420:	08006485 	.word	0x08006485
 8006424:	08006549 	.word	0x08006549
 8006428:	08006549 	.word	0x08006549
 800642c:	08006549 	.word	0x08006549
 8006430:	080064c7 	.word	0x080064c7
 8006434:	08006549 	.word	0x08006549
 8006438:	08006549 	.word	0x08006549
 800643c:	08006549 	.word	0x08006549
 8006440:	08006507 	.word	0x08006507
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	68b9      	ldr	r1, [r7, #8]
 800644a:	4618      	mov	r0, r3
 800644c:	f000 fa1e 	bl	800688c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	699a      	ldr	r2, [r3, #24]
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f042 0208 	orr.w	r2, r2, #8
 800645e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	699a      	ldr	r2, [r3, #24]
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f022 0204 	bic.w	r2, r2, #4
 800646e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	6999      	ldr	r1, [r3, #24]
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	691a      	ldr	r2, [r3, #16]
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	430a      	orrs	r2, r1
 8006480:	619a      	str	r2, [r3, #24]
      break;
 8006482:	e064      	b.n	800654e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	68b9      	ldr	r1, [r7, #8]
 800648a:	4618      	mov	r0, r3
 800648c:	f000 fa6e 	bl	800696c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	699a      	ldr	r2, [r3, #24]
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800649e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	699a      	ldr	r2, [r3, #24]
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80064ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	6999      	ldr	r1, [r3, #24]
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	691b      	ldr	r3, [r3, #16]
 80064ba:	021a      	lsls	r2, r3, #8
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	430a      	orrs	r2, r1
 80064c2:	619a      	str	r2, [r3, #24]
      break;
 80064c4:	e043      	b.n	800654e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	68b9      	ldr	r1, [r7, #8]
 80064cc:	4618      	mov	r0, r3
 80064ce:	f000 fac3 	bl	8006a58 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	69da      	ldr	r2, [r3, #28]
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f042 0208 	orr.w	r2, r2, #8
 80064e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	69da      	ldr	r2, [r3, #28]
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f022 0204 	bic.w	r2, r2, #4
 80064f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	69d9      	ldr	r1, [r3, #28]
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	691a      	ldr	r2, [r3, #16]
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	430a      	orrs	r2, r1
 8006502:	61da      	str	r2, [r3, #28]
      break;
 8006504:	e023      	b.n	800654e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	68b9      	ldr	r1, [r7, #8]
 800650c:	4618      	mov	r0, r3
 800650e:	f000 fb17 	bl	8006b40 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	69da      	ldr	r2, [r3, #28]
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006520:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	69da      	ldr	r2, [r3, #28]
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006530:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	69d9      	ldr	r1, [r3, #28]
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	691b      	ldr	r3, [r3, #16]
 800653c:	021a      	lsls	r2, r3, #8
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	430a      	orrs	r2, r1
 8006544:	61da      	str	r2, [r3, #28]
      break;
 8006546:	e002      	b.n	800654e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006548:	2301      	movs	r3, #1
 800654a:	75fb      	strb	r3, [r7, #23]
      break;
 800654c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	2200      	movs	r2, #0
 8006552:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006556:	7dfb      	ldrb	r3, [r7, #23]
}
 8006558:	4618      	mov	r0, r3
 800655a:	3718      	adds	r7, #24
 800655c:	46bd      	mov	sp, r7
 800655e:	bd80      	pop	{r7, pc}

08006560 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006560:	b580      	push	{r7, lr}
 8006562:	b084      	sub	sp, #16
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
 8006568:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800656a:	2300      	movs	r3, #0
 800656c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006574:	2b01      	cmp	r3, #1
 8006576:	d101      	bne.n	800657c <HAL_TIM_ConfigClockSource+0x1c>
 8006578:	2302      	movs	r3, #2
 800657a:	e0b4      	b.n	80066e6 <HAL_TIM_ConfigClockSource+0x186>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2201      	movs	r2, #1
 8006580:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2202      	movs	r2, #2
 8006588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	689b      	ldr	r3, [r3, #8]
 8006592:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800659a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80065a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	68ba      	ldr	r2, [r7, #8]
 80065aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065b4:	d03e      	beq.n	8006634 <HAL_TIM_ConfigClockSource+0xd4>
 80065b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065ba:	f200 8087 	bhi.w	80066cc <HAL_TIM_ConfigClockSource+0x16c>
 80065be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065c2:	f000 8086 	beq.w	80066d2 <HAL_TIM_ConfigClockSource+0x172>
 80065c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065ca:	d87f      	bhi.n	80066cc <HAL_TIM_ConfigClockSource+0x16c>
 80065cc:	2b70      	cmp	r3, #112	@ 0x70
 80065ce:	d01a      	beq.n	8006606 <HAL_TIM_ConfigClockSource+0xa6>
 80065d0:	2b70      	cmp	r3, #112	@ 0x70
 80065d2:	d87b      	bhi.n	80066cc <HAL_TIM_ConfigClockSource+0x16c>
 80065d4:	2b60      	cmp	r3, #96	@ 0x60
 80065d6:	d050      	beq.n	800667a <HAL_TIM_ConfigClockSource+0x11a>
 80065d8:	2b60      	cmp	r3, #96	@ 0x60
 80065da:	d877      	bhi.n	80066cc <HAL_TIM_ConfigClockSource+0x16c>
 80065dc:	2b50      	cmp	r3, #80	@ 0x50
 80065de:	d03c      	beq.n	800665a <HAL_TIM_ConfigClockSource+0xfa>
 80065e0:	2b50      	cmp	r3, #80	@ 0x50
 80065e2:	d873      	bhi.n	80066cc <HAL_TIM_ConfigClockSource+0x16c>
 80065e4:	2b40      	cmp	r3, #64	@ 0x40
 80065e6:	d058      	beq.n	800669a <HAL_TIM_ConfigClockSource+0x13a>
 80065e8:	2b40      	cmp	r3, #64	@ 0x40
 80065ea:	d86f      	bhi.n	80066cc <HAL_TIM_ConfigClockSource+0x16c>
 80065ec:	2b30      	cmp	r3, #48	@ 0x30
 80065ee:	d064      	beq.n	80066ba <HAL_TIM_ConfigClockSource+0x15a>
 80065f0:	2b30      	cmp	r3, #48	@ 0x30
 80065f2:	d86b      	bhi.n	80066cc <HAL_TIM_ConfigClockSource+0x16c>
 80065f4:	2b20      	cmp	r3, #32
 80065f6:	d060      	beq.n	80066ba <HAL_TIM_ConfigClockSource+0x15a>
 80065f8:	2b20      	cmp	r3, #32
 80065fa:	d867      	bhi.n	80066cc <HAL_TIM_ConfigClockSource+0x16c>
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d05c      	beq.n	80066ba <HAL_TIM_ConfigClockSource+0x15a>
 8006600:	2b10      	cmp	r3, #16
 8006602:	d05a      	beq.n	80066ba <HAL_TIM_ConfigClockSource+0x15a>
 8006604:	e062      	b.n	80066cc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006616:	f000 fb63 	bl	8006ce0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	689b      	ldr	r3, [r3, #8]
 8006620:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006628:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	68ba      	ldr	r2, [r7, #8]
 8006630:	609a      	str	r2, [r3, #8]
      break;
 8006632:	e04f      	b.n	80066d4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006644:	f000 fb4c 	bl	8006ce0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	689a      	ldr	r2, [r3, #8]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006656:	609a      	str	r2, [r3, #8]
      break;
 8006658:	e03c      	b.n	80066d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006666:	461a      	mov	r2, r3
 8006668:	f000 fac0 	bl	8006bec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	2150      	movs	r1, #80	@ 0x50
 8006672:	4618      	mov	r0, r3
 8006674:	f000 fb19 	bl	8006caa <TIM_ITRx_SetConfig>
      break;
 8006678:	e02c      	b.n	80066d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006686:	461a      	mov	r2, r3
 8006688:	f000 fadf 	bl	8006c4a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	2160      	movs	r1, #96	@ 0x60
 8006692:	4618      	mov	r0, r3
 8006694:	f000 fb09 	bl	8006caa <TIM_ITRx_SetConfig>
      break;
 8006698:	e01c      	b.n	80066d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80066a6:	461a      	mov	r2, r3
 80066a8:	f000 faa0 	bl	8006bec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	2140      	movs	r1, #64	@ 0x40
 80066b2:	4618      	mov	r0, r3
 80066b4:	f000 faf9 	bl	8006caa <TIM_ITRx_SetConfig>
      break;
 80066b8:	e00c      	b.n	80066d4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681a      	ldr	r2, [r3, #0]
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4619      	mov	r1, r3
 80066c4:	4610      	mov	r0, r2
 80066c6:	f000 faf0 	bl	8006caa <TIM_ITRx_SetConfig>
      break;
 80066ca:	e003      	b.n	80066d4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80066cc:	2301      	movs	r3, #1
 80066ce:	73fb      	strb	r3, [r7, #15]
      break;
 80066d0:	e000      	b.n	80066d4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80066d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2201      	movs	r2, #1
 80066d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2200      	movs	r2, #0
 80066e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80066e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80066e6:	4618      	mov	r0, r3
 80066e8:	3710      	adds	r7, #16
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bd80      	pop	{r7, pc}

080066ee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80066ee:	b480      	push	{r7}
 80066f0:	b083      	sub	sp, #12
 80066f2:	af00      	add	r7, sp, #0
 80066f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80066f6:	bf00      	nop
 80066f8:	370c      	adds	r7, #12
 80066fa:	46bd      	mov	sp, r7
 80066fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006700:	4770      	bx	lr

08006702 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006702:	b480      	push	{r7}
 8006704:	b083      	sub	sp, #12
 8006706:	af00      	add	r7, sp, #0
 8006708:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800670a:	bf00      	nop
 800670c:	370c      	adds	r7, #12
 800670e:	46bd      	mov	sp, r7
 8006710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006714:	4770      	bx	lr

08006716 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006716:	b480      	push	{r7}
 8006718:	b083      	sub	sp, #12
 800671a:	af00      	add	r7, sp, #0
 800671c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800671e:	bf00      	nop
 8006720:	370c      	adds	r7, #12
 8006722:	46bd      	mov	sp, r7
 8006724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006728:	4770      	bx	lr

0800672a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800672a:	b480      	push	{r7}
 800672c:	b083      	sub	sp, #12
 800672e:	af00      	add	r7, sp, #0
 8006730:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006732:	bf00      	nop
 8006734:	370c      	adds	r7, #12
 8006736:	46bd      	mov	sp, r7
 8006738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673c:	4770      	bx	lr
	...

08006740 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006740:	b480      	push	{r7}
 8006742:	b085      	sub	sp, #20
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
 8006748:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	4a43      	ldr	r2, [pc, #268]	@ (8006860 <TIM_Base_SetConfig+0x120>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d013      	beq.n	8006780 <TIM_Base_SetConfig+0x40>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800675e:	d00f      	beq.n	8006780 <TIM_Base_SetConfig+0x40>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	4a40      	ldr	r2, [pc, #256]	@ (8006864 <TIM_Base_SetConfig+0x124>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d00b      	beq.n	8006780 <TIM_Base_SetConfig+0x40>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	4a3f      	ldr	r2, [pc, #252]	@ (8006868 <TIM_Base_SetConfig+0x128>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d007      	beq.n	8006780 <TIM_Base_SetConfig+0x40>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	4a3e      	ldr	r2, [pc, #248]	@ (800686c <TIM_Base_SetConfig+0x12c>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d003      	beq.n	8006780 <TIM_Base_SetConfig+0x40>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	4a3d      	ldr	r2, [pc, #244]	@ (8006870 <TIM_Base_SetConfig+0x130>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d108      	bne.n	8006792 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006786:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	68fa      	ldr	r2, [r7, #12]
 800678e:	4313      	orrs	r3, r2
 8006790:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	4a32      	ldr	r2, [pc, #200]	@ (8006860 <TIM_Base_SetConfig+0x120>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d02b      	beq.n	80067f2 <TIM_Base_SetConfig+0xb2>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067a0:	d027      	beq.n	80067f2 <TIM_Base_SetConfig+0xb2>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	4a2f      	ldr	r2, [pc, #188]	@ (8006864 <TIM_Base_SetConfig+0x124>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d023      	beq.n	80067f2 <TIM_Base_SetConfig+0xb2>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	4a2e      	ldr	r2, [pc, #184]	@ (8006868 <TIM_Base_SetConfig+0x128>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d01f      	beq.n	80067f2 <TIM_Base_SetConfig+0xb2>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	4a2d      	ldr	r2, [pc, #180]	@ (800686c <TIM_Base_SetConfig+0x12c>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d01b      	beq.n	80067f2 <TIM_Base_SetConfig+0xb2>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	4a2c      	ldr	r2, [pc, #176]	@ (8006870 <TIM_Base_SetConfig+0x130>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d017      	beq.n	80067f2 <TIM_Base_SetConfig+0xb2>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	4a2b      	ldr	r2, [pc, #172]	@ (8006874 <TIM_Base_SetConfig+0x134>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d013      	beq.n	80067f2 <TIM_Base_SetConfig+0xb2>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	4a2a      	ldr	r2, [pc, #168]	@ (8006878 <TIM_Base_SetConfig+0x138>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d00f      	beq.n	80067f2 <TIM_Base_SetConfig+0xb2>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	4a29      	ldr	r2, [pc, #164]	@ (800687c <TIM_Base_SetConfig+0x13c>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d00b      	beq.n	80067f2 <TIM_Base_SetConfig+0xb2>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	4a28      	ldr	r2, [pc, #160]	@ (8006880 <TIM_Base_SetConfig+0x140>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d007      	beq.n	80067f2 <TIM_Base_SetConfig+0xb2>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	4a27      	ldr	r2, [pc, #156]	@ (8006884 <TIM_Base_SetConfig+0x144>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d003      	beq.n	80067f2 <TIM_Base_SetConfig+0xb2>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	4a26      	ldr	r2, [pc, #152]	@ (8006888 <TIM_Base_SetConfig+0x148>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d108      	bne.n	8006804 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	68db      	ldr	r3, [r3, #12]
 80067fe:	68fa      	ldr	r2, [r7, #12]
 8006800:	4313      	orrs	r3, r2
 8006802:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	695b      	ldr	r3, [r3, #20]
 800680e:	4313      	orrs	r3, r2
 8006810:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	689a      	ldr	r2, [r3, #8]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	681a      	ldr	r2, [r3, #0]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	4a0e      	ldr	r2, [pc, #56]	@ (8006860 <TIM_Base_SetConfig+0x120>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d003      	beq.n	8006832 <TIM_Base_SetConfig+0xf2>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	4a10      	ldr	r2, [pc, #64]	@ (8006870 <TIM_Base_SetConfig+0x130>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d103      	bne.n	800683a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	691a      	ldr	r2, [r3, #16]
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f043 0204 	orr.w	r2, r3, #4
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2201      	movs	r2, #1
 800684a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	68fa      	ldr	r2, [r7, #12]
 8006850:	601a      	str	r2, [r3, #0]
}
 8006852:	bf00      	nop
 8006854:	3714      	adds	r7, #20
 8006856:	46bd      	mov	sp, r7
 8006858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685c:	4770      	bx	lr
 800685e:	bf00      	nop
 8006860:	40010000 	.word	0x40010000
 8006864:	40000400 	.word	0x40000400
 8006868:	40000800 	.word	0x40000800
 800686c:	40000c00 	.word	0x40000c00
 8006870:	40010400 	.word	0x40010400
 8006874:	40014000 	.word	0x40014000
 8006878:	40014400 	.word	0x40014400
 800687c:	40014800 	.word	0x40014800
 8006880:	40001800 	.word	0x40001800
 8006884:	40001c00 	.word	0x40001c00
 8006888:	40002000 	.word	0x40002000

0800688c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800688c:	b480      	push	{r7}
 800688e:	b087      	sub	sp, #28
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
 8006894:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6a1b      	ldr	r3, [r3, #32]
 800689a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6a1b      	ldr	r3, [r3, #32]
 80068a0:	f023 0201 	bic.w	r2, r3, #1
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	699b      	ldr	r3, [r3, #24]
 80068b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	f023 0303 	bic.w	r3, r3, #3
 80068c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	68fa      	ldr	r2, [r7, #12]
 80068ca:	4313      	orrs	r3, r2
 80068cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80068ce:	697b      	ldr	r3, [r7, #20]
 80068d0:	f023 0302 	bic.w	r3, r3, #2
 80068d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	697a      	ldr	r2, [r7, #20]
 80068dc:	4313      	orrs	r3, r2
 80068de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	4a20      	ldr	r2, [pc, #128]	@ (8006964 <TIM_OC1_SetConfig+0xd8>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d003      	beq.n	80068f0 <TIM_OC1_SetConfig+0x64>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	4a1f      	ldr	r2, [pc, #124]	@ (8006968 <TIM_OC1_SetConfig+0xdc>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d10c      	bne.n	800690a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80068f0:	697b      	ldr	r3, [r7, #20]
 80068f2:	f023 0308 	bic.w	r3, r3, #8
 80068f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	68db      	ldr	r3, [r3, #12]
 80068fc:	697a      	ldr	r2, [r7, #20]
 80068fe:	4313      	orrs	r3, r2
 8006900:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006902:	697b      	ldr	r3, [r7, #20]
 8006904:	f023 0304 	bic.w	r3, r3, #4
 8006908:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	4a15      	ldr	r2, [pc, #84]	@ (8006964 <TIM_OC1_SetConfig+0xd8>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d003      	beq.n	800691a <TIM_OC1_SetConfig+0x8e>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	4a14      	ldr	r2, [pc, #80]	@ (8006968 <TIM_OC1_SetConfig+0xdc>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d111      	bne.n	800693e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800691a:	693b      	ldr	r3, [r7, #16]
 800691c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006920:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006928:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	695b      	ldr	r3, [r3, #20]
 800692e:	693a      	ldr	r2, [r7, #16]
 8006930:	4313      	orrs	r3, r2
 8006932:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	699b      	ldr	r3, [r3, #24]
 8006938:	693a      	ldr	r2, [r7, #16]
 800693a:	4313      	orrs	r3, r2
 800693c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	693a      	ldr	r2, [r7, #16]
 8006942:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	68fa      	ldr	r2, [r7, #12]
 8006948:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	685a      	ldr	r2, [r3, #4]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	697a      	ldr	r2, [r7, #20]
 8006956:	621a      	str	r2, [r3, #32]
}
 8006958:	bf00      	nop
 800695a:	371c      	adds	r7, #28
 800695c:	46bd      	mov	sp, r7
 800695e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006962:	4770      	bx	lr
 8006964:	40010000 	.word	0x40010000
 8006968:	40010400 	.word	0x40010400

0800696c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800696c:	b480      	push	{r7}
 800696e:	b087      	sub	sp, #28
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
 8006974:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6a1b      	ldr	r3, [r3, #32]
 800697a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6a1b      	ldr	r3, [r3, #32]
 8006980:	f023 0210 	bic.w	r2, r3, #16
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	699b      	ldr	r3, [r3, #24]
 8006992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800699a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	021b      	lsls	r3, r3, #8
 80069aa:	68fa      	ldr	r2, [r7, #12]
 80069ac:	4313      	orrs	r3, r2
 80069ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80069b0:	697b      	ldr	r3, [r7, #20]
 80069b2:	f023 0320 	bic.w	r3, r3, #32
 80069b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	689b      	ldr	r3, [r3, #8]
 80069bc:	011b      	lsls	r3, r3, #4
 80069be:	697a      	ldr	r2, [r7, #20]
 80069c0:	4313      	orrs	r3, r2
 80069c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	4a22      	ldr	r2, [pc, #136]	@ (8006a50 <TIM_OC2_SetConfig+0xe4>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d003      	beq.n	80069d4 <TIM_OC2_SetConfig+0x68>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	4a21      	ldr	r2, [pc, #132]	@ (8006a54 <TIM_OC2_SetConfig+0xe8>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d10d      	bne.n	80069f0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80069d4:	697b      	ldr	r3, [r7, #20]
 80069d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80069da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	68db      	ldr	r3, [r3, #12]
 80069e0:	011b      	lsls	r3, r3, #4
 80069e2:	697a      	ldr	r2, [r7, #20]
 80069e4:	4313      	orrs	r3, r2
 80069e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80069e8:	697b      	ldr	r3, [r7, #20]
 80069ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069ee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	4a17      	ldr	r2, [pc, #92]	@ (8006a50 <TIM_OC2_SetConfig+0xe4>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d003      	beq.n	8006a00 <TIM_OC2_SetConfig+0x94>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	4a16      	ldr	r2, [pc, #88]	@ (8006a54 <TIM_OC2_SetConfig+0xe8>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d113      	bne.n	8006a28 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006a00:	693b      	ldr	r3, [r7, #16]
 8006a02:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006a06:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a08:	693b      	ldr	r3, [r7, #16]
 8006a0a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006a0e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	695b      	ldr	r3, [r3, #20]
 8006a14:	009b      	lsls	r3, r3, #2
 8006a16:	693a      	ldr	r2, [r7, #16]
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	699b      	ldr	r3, [r3, #24]
 8006a20:	009b      	lsls	r3, r3, #2
 8006a22:	693a      	ldr	r2, [r7, #16]
 8006a24:	4313      	orrs	r3, r2
 8006a26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	693a      	ldr	r2, [r7, #16]
 8006a2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	68fa      	ldr	r2, [r7, #12]
 8006a32:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	685a      	ldr	r2, [r3, #4]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	697a      	ldr	r2, [r7, #20]
 8006a40:	621a      	str	r2, [r3, #32]
}
 8006a42:	bf00      	nop
 8006a44:	371c      	adds	r7, #28
 8006a46:	46bd      	mov	sp, r7
 8006a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4c:	4770      	bx	lr
 8006a4e:	bf00      	nop
 8006a50:	40010000 	.word	0x40010000
 8006a54:	40010400 	.word	0x40010400

08006a58 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a58:	b480      	push	{r7}
 8006a5a:	b087      	sub	sp, #28
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6a1b      	ldr	r3, [r3, #32]
 8006a66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6a1b      	ldr	r3, [r3, #32]
 8006a6c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	69db      	ldr	r3, [r3, #28]
 8006a7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	f023 0303 	bic.w	r3, r3, #3
 8006a8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	68fa      	ldr	r2, [r7, #12]
 8006a96:	4313      	orrs	r3, r2
 8006a98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006aa0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	689b      	ldr	r3, [r3, #8]
 8006aa6:	021b      	lsls	r3, r3, #8
 8006aa8:	697a      	ldr	r2, [r7, #20]
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	4a21      	ldr	r2, [pc, #132]	@ (8006b38 <TIM_OC3_SetConfig+0xe0>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d003      	beq.n	8006abe <TIM_OC3_SetConfig+0x66>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	4a20      	ldr	r2, [pc, #128]	@ (8006b3c <TIM_OC3_SetConfig+0xe4>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d10d      	bne.n	8006ada <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006ac4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	68db      	ldr	r3, [r3, #12]
 8006aca:	021b      	lsls	r3, r3, #8
 8006acc:	697a      	ldr	r2, [r7, #20]
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006ad2:	697b      	ldr	r3, [r7, #20]
 8006ad4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006ad8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	4a16      	ldr	r2, [pc, #88]	@ (8006b38 <TIM_OC3_SetConfig+0xe0>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d003      	beq.n	8006aea <TIM_OC3_SetConfig+0x92>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	4a15      	ldr	r2, [pc, #84]	@ (8006b3c <TIM_OC3_SetConfig+0xe4>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d113      	bne.n	8006b12 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006aea:	693b      	ldr	r3, [r7, #16]
 8006aec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006af0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006af2:	693b      	ldr	r3, [r7, #16]
 8006af4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006af8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	695b      	ldr	r3, [r3, #20]
 8006afe:	011b      	lsls	r3, r3, #4
 8006b00:	693a      	ldr	r2, [r7, #16]
 8006b02:	4313      	orrs	r3, r2
 8006b04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	699b      	ldr	r3, [r3, #24]
 8006b0a:	011b      	lsls	r3, r3, #4
 8006b0c:	693a      	ldr	r2, [r7, #16]
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	693a      	ldr	r2, [r7, #16]
 8006b16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	68fa      	ldr	r2, [r7, #12]
 8006b1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	685a      	ldr	r2, [r3, #4]
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	697a      	ldr	r2, [r7, #20]
 8006b2a:	621a      	str	r2, [r3, #32]
}
 8006b2c:	bf00      	nop
 8006b2e:	371c      	adds	r7, #28
 8006b30:	46bd      	mov	sp, r7
 8006b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b36:	4770      	bx	lr
 8006b38:	40010000 	.word	0x40010000
 8006b3c:	40010400 	.word	0x40010400

08006b40 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b40:	b480      	push	{r7}
 8006b42:	b087      	sub	sp, #28
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
 8006b48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6a1b      	ldr	r3, [r3, #32]
 8006b4e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6a1b      	ldr	r3, [r3, #32]
 8006b54:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	685b      	ldr	r3, [r3, #4]
 8006b60:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	69db      	ldr	r3, [r3, #28]
 8006b66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	021b      	lsls	r3, r3, #8
 8006b7e:	68fa      	ldr	r2, [r7, #12]
 8006b80:	4313      	orrs	r3, r2
 8006b82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006b84:	693b      	ldr	r3, [r7, #16]
 8006b86:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006b8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	689b      	ldr	r3, [r3, #8]
 8006b90:	031b      	lsls	r3, r3, #12
 8006b92:	693a      	ldr	r2, [r7, #16]
 8006b94:	4313      	orrs	r3, r2
 8006b96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	4a12      	ldr	r2, [pc, #72]	@ (8006be4 <TIM_OC4_SetConfig+0xa4>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d003      	beq.n	8006ba8 <TIM_OC4_SetConfig+0x68>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	4a11      	ldr	r2, [pc, #68]	@ (8006be8 <TIM_OC4_SetConfig+0xa8>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d109      	bne.n	8006bbc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006ba8:	697b      	ldr	r3, [r7, #20]
 8006baa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006bae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	695b      	ldr	r3, [r3, #20]
 8006bb4:	019b      	lsls	r3, r3, #6
 8006bb6:	697a      	ldr	r2, [r7, #20]
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	697a      	ldr	r2, [r7, #20]
 8006bc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	68fa      	ldr	r2, [r7, #12]
 8006bc6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	685a      	ldr	r2, [r3, #4]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	693a      	ldr	r2, [r7, #16]
 8006bd4:	621a      	str	r2, [r3, #32]
}
 8006bd6:	bf00      	nop
 8006bd8:	371c      	adds	r7, #28
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be0:	4770      	bx	lr
 8006be2:	bf00      	nop
 8006be4:	40010000 	.word	0x40010000
 8006be8:	40010400 	.word	0x40010400

08006bec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b087      	sub	sp, #28
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	60f8      	str	r0, [r7, #12]
 8006bf4:	60b9      	str	r1, [r7, #8]
 8006bf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	6a1b      	ldr	r3, [r3, #32]
 8006bfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	6a1b      	ldr	r3, [r3, #32]
 8006c02:	f023 0201 	bic.w	r2, r3, #1
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	699b      	ldr	r3, [r3, #24]
 8006c0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c10:	693b      	ldr	r3, [r7, #16]
 8006c12:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006c16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	011b      	lsls	r3, r3, #4
 8006c1c:	693a      	ldr	r2, [r7, #16]
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	f023 030a 	bic.w	r3, r3, #10
 8006c28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006c2a:	697a      	ldr	r2, [r7, #20]
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	4313      	orrs	r3, r2
 8006c30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	693a      	ldr	r2, [r7, #16]
 8006c36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	697a      	ldr	r2, [r7, #20]
 8006c3c:	621a      	str	r2, [r3, #32]
}
 8006c3e:	bf00      	nop
 8006c40:	371c      	adds	r7, #28
 8006c42:	46bd      	mov	sp, r7
 8006c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c48:	4770      	bx	lr

08006c4a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c4a:	b480      	push	{r7}
 8006c4c:	b087      	sub	sp, #28
 8006c4e:	af00      	add	r7, sp, #0
 8006c50:	60f8      	str	r0, [r7, #12]
 8006c52:	60b9      	str	r1, [r7, #8]
 8006c54:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	6a1b      	ldr	r3, [r3, #32]
 8006c5a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	6a1b      	ldr	r3, [r3, #32]
 8006c60:	f023 0210 	bic.w	r2, r3, #16
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	699b      	ldr	r3, [r3, #24]
 8006c6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c6e:	693b      	ldr	r3, [r7, #16]
 8006c70:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006c74:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	031b      	lsls	r3, r3, #12
 8006c7a:	693a      	ldr	r2, [r7, #16]
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c80:	697b      	ldr	r3, [r7, #20]
 8006c82:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006c86:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	011b      	lsls	r3, r3, #4
 8006c8c:	697a      	ldr	r2, [r7, #20]
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	693a      	ldr	r2, [r7, #16]
 8006c96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	697a      	ldr	r2, [r7, #20]
 8006c9c:	621a      	str	r2, [r3, #32]
}
 8006c9e:	bf00      	nop
 8006ca0:	371c      	adds	r7, #28
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca8:	4770      	bx	lr

08006caa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006caa:	b480      	push	{r7}
 8006cac:	b085      	sub	sp, #20
 8006cae:	af00      	add	r7, sp, #0
 8006cb0:	6078      	str	r0, [r7, #4]
 8006cb2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	689b      	ldr	r3, [r3, #8]
 8006cb8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cc0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006cc2:	683a      	ldr	r2, [r7, #0]
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	f043 0307 	orr.w	r3, r3, #7
 8006ccc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	68fa      	ldr	r2, [r7, #12]
 8006cd2:	609a      	str	r2, [r3, #8]
}
 8006cd4:	bf00      	nop
 8006cd6:	3714      	adds	r7, #20
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cde:	4770      	bx	lr

08006ce0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b087      	sub	sp, #28
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	60f8      	str	r0, [r7, #12]
 8006ce8:	60b9      	str	r1, [r7, #8]
 8006cea:	607a      	str	r2, [r7, #4]
 8006cec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	689b      	ldr	r3, [r3, #8]
 8006cf2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006cfa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	021a      	lsls	r2, r3, #8
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	431a      	orrs	r2, r3
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	4313      	orrs	r3, r2
 8006d08:	697a      	ldr	r2, [r7, #20]
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	697a      	ldr	r2, [r7, #20]
 8006d12:	609a      	str	r2, [r3, #8]
}
 8006d14:	bf00      	nop
 8006d16:	371c      	adds	r7, #28
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1e:	4770      	bx	lr

08006d20 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006d20:	b480      	push	{r7}
 8006d22:	b087      	sub	sp, #28
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	60f8      	str	r0, [r7, #12]
 8006d28:	60b9      	str	r1, [r7, #8]
 8006d2a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	f003 031f 	and.w	r3, r3, #31
 8006d32:	2201      	movs	r2, #1
 8006d34:	fa02 f303 	lsl.w	r3, r2, r3
 8006d38:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	6a1a      	ldr	r2, [r3, #32]
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	43db      	mvns	r3, r3
 8006d42:	401a      	ands	r2, r3
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	6a1a      	ldr	r2, [r3, #32]
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	f003 031f 	and.w	r3, r3, #31
 8006d52:	6879      	ldr	r1, [r7, #4]
 8006d54:	fa01 f303 	lsl.w	r3, r1, r3
 8006d58:	431a      	orrs	r2, r3
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	621a      	str	r2, [r3, #32]
}
 8006d5e:	bf00      	nop
 8006d60:	371c      	adds	r7, #28
 8006d62:	46bd      	mov	sp, r7
 8006d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d68:	4770      	bx	lr
	...

08006d6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b085      	sub	sp, #20
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
 8006d74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006d7c:	2b01      	cmp	r3, #1
 8006d7e:	d101      	bne.n	8006d84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d80:	2302      	movs	r3, #2
 8006d82:	e05a      	b.n	8006e3a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2201      	movs	r2, #1
 8006d88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2202      	movs	r2, #2
 8006d90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	685b      	ldr	r3, [r3, #4]
 8006d9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	689b      	ldr	r3, [r3, #8]
 8006da2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006daa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	68fa      	ldr	r2, [r7, #12]
 8006db2:	4313      	orrs	r3, r2
 8006db4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	68fa      	ldr	r2, [r7, #12]
 8006dbc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4a21      	ldr	r2, [pc, #132]	@ (8006e48 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d022      	beq.n	8006e0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006dd0:	d01d      	beq.n	8006e0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	4a1d      	ldr	r2, [pc, #116]	@ (8006e4c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d018      	beq.n	8006e0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a1b      	ldr	r2, [pc, #108]	@ (8006e50 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d013      	beq.n	8006e0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a1a      	ldr	r2, [pc, #104]	@ (8006e54 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d00e      	beq.n	8006e0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a18      	ldr	r2, [pc, #96]	@ (8006e58 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d009      	beq.n	8006e0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	4a17      	ldr	r2, [pc, #92]	@ (8006e5c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d004      	beq.n	8006e0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4a15      	ldr	r2, [pc, #84]	@ (8006e60 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d10c      	bne.n	8006e28 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e0e:	68bb      	ldr	r3, [r7, #8]
 8006e10:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e14:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	685b      	ldr	r3, [r3, #4]
 8006e1a:	68ba      	ldr	r2, [r7, #8]
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	68ba      	ldr	r2, [r7, #8]
 8006e26:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2200      	movs	r2, #0
 8006e34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006e38:	2300      	movs	r3, #0
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	3714      	adds	r7, #20
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e44:	4770      	bx	lr
 8006e46:	bf00      	nop
 8006e48:	40010000 	.word	0x40010000
 8006e4c:	40000400 	.word	0x40000400
 8006e50:	40000800 	.word	0x40000800
 8006e54:	40000c00 	.word	0x40000c00
 8006e58:	40010400 	.word	0x40010400
 8006e5c:	40014000 	.word	0x40014000
 8006e60:	40001800 	.word	0x40001800

08006e64 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b083      	sub	sp, #12
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006e6c:	bf00      	nop
 8006e6e:	370c      	adds	r7, #12
 8006e70:	46bd      	mov	sp, r7
 8006e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e76:	4770      	bx	lr

08006e78 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b083      	sub	sp, #12
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006e80:	bf00      	nop
 8006e82:	370c      	adds	r7, #12
 8006e84:	46bd      	mov	sp, r7
 8006e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8a:	4770      	bx	lr

08006e8c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b082      	sub	sp, #8
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d101      	bne.n	8006e9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	e042      	b.n	8006f24 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ea4:	b2db      	uxtb	r3, r3
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d106      	bne.n	8006eb8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2200      	movs	r2, #0
 8006eae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006eb2:	6878      	ldr	r0, [r7, #4]
 8006eb4:	f7fb f8ae 	bl	8002014 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2224      	movs	r2, #36	@ 0x24
 8006ebc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	68da      	ldr	r2, [r3, #12]
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006ece:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006ed0:	6878      	ldr	r0, [r7, #4]
 8006ed2:	f000 fc99 	bl	8007808 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	691a      	ldr	r2, [r3, #16]
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006ee4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	695a      	ldr	r2, [r3, #20]
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006ef4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	68da      	ldr	r2, [r3, #12]
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006f04:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2220      	movs	r2, #32
 8006f10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2220      	movs	r2, #32
 8006f18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006f22:	2300      	movs	r3, #0
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	3708      	adds	r7, #8
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bd80      	pop	{r7, pc}

08006f2c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b0ba      	sub	sp, #232	@ 0xe8
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	68db      	ldr	r3, [r3, #12]
 8006f44:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	695b      	ldr	r3, [r3, #20]
 8006f4e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006f52:	2300      	movs	r3, #0
 8006f54:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006f58:	2300      	movs	r3, #0
 8006f5a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006f5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f62:	f003 030f 	and.w	r3, r3, #15
 8006f66:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006f6a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d10f      	bne.n	8006f92 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006f72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f76:	f003 0320 	and.w	r3, r3, #32
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d009      	beq.n	8006f92 <HAL_UART_IRQHandler+0x66>
 8006f7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f82:	f003 0320 	and.w	r3, r3, #32
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d003      	beq.n	8006f92 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	f000 fb7e 	bl	800768c <UART_Receive_IT>
      return;
 8006f90:	e273      	b.n	800747a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006f92:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	f000 80de 	beq.w	8007158 <HAL_UART_IRQHandler+0x22c>
 8006f9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006fa0:	f003 0301 	and.w	r3, r3, #1
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d106      	bne.n	8006fb6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006fa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fac:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	f000 80d1 	beq.w	8007158 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006fb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fba:	f003 0301 	and.w	r3, r3, #1
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d00b      	beq.n	8006fda <HAL_UART_IRQHandler+0xae>
 8006fc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d005      	beq.n	8006fda <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fd2:	f043 0201 	orr.w	r2, r3, #1
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006fda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fde:	f003 0304 	and.w	r3, r3, #4
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d00b      	beq.n	8006ffe <HAL_UART_IRQHandler+0xd2>
 8006fe6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006fea:	f003 0301 	and.w	r3, r3, #1
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d005      	beq.n	8006ffe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ff6:	f043 0202 	orr.w	r2, r3, #2
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006ffe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007002:	f003 0302 	and.w	r3, r3, #2
 8007006:	2b00      	cmp	r3, #0
 8007008:	d00b      	beq.n	8007022 <HAL_UART_IRQHandler+0xf6>
 800700a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800700e:	f003 0301 	and.w	r3, r3, #1
 8007012:	2b00      	cmp	r3, #0
 8007014:	d005      	beq.n	8007022 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800701a:	f043 0204 	orr.w	r2, r3, #4
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007022:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007026:	f003 0308 	and.w	r3, r3, #8
 800702a:	2b00      	cmp	r3, #0
 800702c:	d011      	beq.n	8007052 <HAL_UART_IRQHandler+0x126>
 800702e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007032:	f003 0320 	and.w	r3, r3, #32
 8007036:	2b00      	cmp	r3, #0
 8007038:	d105      	bne.n	8007046 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800703a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800703e:	f003 0301 	and.w	r3, r3, #1
 8007042:	2b00      	cmp	r3, #0
 8007044:	d005      	beq.n	8007052 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800704a:	f043 0208 	orr.w	r2, r3, #8
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007056:	2b00      	cmp	r3, #0
 8007058:	f000 820a 	beq.w	8007470 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800705c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007060:	f003 0320 	and.w	r3, r3, #32
 8007064:	2b00      	cmp	r3, #0
 8007066:	d008      	beq.n	800707a <HAL_UART_IRQHandler+0x14e>
 8007068:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800706c:	f003 0320 	and.w	r3, r3, #32
 8007070:	2b00      	cmp	r3, #0
 8007072:	d002      	beq.n	800707a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	f000 fb09 	bl	800768c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	695b      	ldr	r3, [r3, #20]
 8007080:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007084:	2b40      	cmp	r3, #64	@ 0x40
 8007086:	bf0c      	ite	eq
 8007088:	2301      	moveq	r3, #1
 800708a:	2300      	movne	r3, #0
 800708c:	b2db      	uxtb	r3, r3
 800708e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007096:	f003 0308 	and.w	r3, r3, #8
 800709a:	2b00      	cmp	r3, #0
 800709c:	d103      	bne.n	80070a6 <HAL_UART_IRQHandler+0x17a>
 800709e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d04f      	beq.n	8007146 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80070a6:	6878      	ldr	r0, [r7, #4]
 80070a8:	f000 fa14 	bl	80074d4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	695b      	ldr	r3, [r3, #20]
 80070b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070b6:	2b40      	cmp	r3, #64	@ 0x40
 80070b8:	d141      	bne.n	800713e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	3314      	adds	r3, #20
 80070c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80070c8:	e853 3f00 	ldrex	r3, [r3]
 80070cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80070d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80070d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80070d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	3314      	adds	r3, #20
 80070e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80070e6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80070ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80070f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80070f6:	e841 2300 	strex	r3, r2, [r1]
 80070fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80070fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007102:	2b00      	cmp	r3, #0
 8007104:	d1d9      	bne.n	80070ba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800710a:	2b00      	cmp	r3, #0
 800710c:	d013      	beq.n	8007136 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007112:	4a8a      	ldr	r2, [pc, #552]	@ (800733c <HAL_UART_IRQHandler+0x410>)
 8007114:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800711a:	4618      	mov	r0, r3
 800711c:	f7fb fb5f 	bl	80027de <HAL_DMA_Abort_IT>
 8007120:	4603      	mov	r3, r0
 8007122:	2b00      	cmp	r3, #0
 8007124:	d016      	beq.n	8007154 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800712a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800712c:	687a      	ldr	r2, [r7, #4]
 800712e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007130:	4610      	mov	r0, r2
 8007132:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007134:	e00e      	b.n	8007154 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007136:	6878      	ldr	r0, [r7, #4]
 8007138:	f000 f9b6 	bl	80074a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800713c:	e00a      	b.n	8007154 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800713e:	6878      	ldr	r0, [r7, #4]
 8007140:	f000 f9b2 	bl	80074a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007144:	e006      	b.n	8007154 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f000 f9ae 	bl	80074a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2200      	movs	r2, #0
 8007150:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007152:	e18d      	b.n	8007470 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007154:	bf00      	nop
    return;
 8007156:	e18b      	b.n	8007470 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800715c:	2b01      	cmp	r3, #1
 800715e:	f040 8167 	bne.w	8007430 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007162:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007166:	f003 0310 	and.w	r3, r3, #16
 800716a:	2b00      	cmp	r3, #0
 800716c:	f000 8160 	beq.w	8007430 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8007170:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007174:	f003 0310 	and.w	r3, r3, #16
 8007178:	2b00      	cmp	r3, #0
 800717a:	f000 8159 	beq.w	8007430 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800717e:	2300      	movs	r3, #0
 8007180:	60bb      	str	r3, [r7, #8]
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	60bb      	str	r3, [r7, #8]
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	685b      	ldr	r3, [r3, #4]
 8007190:	60bb      	str	r3, [r7, #8]
 8007192:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	695b      	ldr	r3, [r3, #20]
 800719a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800719e:	2b40      	cmp	r3, #64	@ 0x40
 80071a0:	f040 80ce 	bne.w	8007340 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	685b      	ldr	r3, [r3, #4]
 80071ac:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80071b0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	f000 80a9 	beq.w	800730c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80071be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80071c2:	429a      	cmp	r2, r3
 80071c4:	f080 80a2 	bcs.w	800730c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80071ce:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071d4:	69db      	ldr	r3, [r3, #28]
 80071d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071da:	f000 8088 	beq.w	80072ee <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	330c      	adds	r3, #12
 80071e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80071ec:	e853 3f00 	ldrex	r3, [r3]
 80071f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80071f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80071f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80071fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	330c      	adds	r3, #12
 8007206:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800720a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800720e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007212:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007216:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800721a:	e841 2300 	strex	r3, r2, [r1]
 800721e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007222:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007226:	2b00      	cmp	r3, #0
 8007228:	d1d9      	bne.n	80071de <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	3314      	adds	r3, #20
 8007230:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007232:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007234:	e853 3f00 	ldrex	r3, [r3]
 8007238:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800723a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800723c:	f023 0301 	bic.w	r3, r3, #1
 8007240:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	3314      	adds	r3, #20
 800724a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800724e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007252:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007254:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007256:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800725a:	e841 2300 	strex	r3, r2, [r1]
 800725e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007260:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007262:	2b00      	cmp	r3, #0
 8007264:	d1e1      	bne.n	800722a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	3314      	adds	r3, #20
 800726c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800726e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007270:	e853 3f00 	ldrex	r3, [r3]
 8007274:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007276:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007278:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800727c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	3314      	adds	r3, #20
 8007286:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800728a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800728c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800728e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007290:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007292:	e841 2300 	strex	r3, r2, [r1]
 8007296:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007298:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800729a:	2b00      	cmp	r3, #0
 800729c:	d1e3      	bne.n	8007266 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2220      	movs	r2, #32
 80072a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2200      	movs	r2, #0
 80072aa:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	330c      	adds	r3, #12
 80072b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80072b6:	e853 3f00 	ldrex	r3, [r3]
 80072ba:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80072bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80072be:	f023 0310 	bic.w	r3, r3, #16
 80072c2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	330c      	adds	r3, #12
 80072cc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80072d0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80072d2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072d4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80072d6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80072d8:	e841 2300 	strex	r3, r2, [r1]
 80072dc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80072de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d1e3      	bne.n	80072ac <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072e8:	4618      	mov	r0, r3
 80072ea:	f7fb fa08 	bl	80026fe <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2202      	movs	r2, #2
 80072f2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80072fc:	b29b      	uxth	r3, r3
 80072fe:	1ad3      	subs	r3, r2, r3
 8007300:	b29b      	uxth	r3, r3
 8007302:	4619      	mov	r1, r3
 8007304:	6878      	ldr	r0, [r7, #4]
 8007306:	f000 f8d9 	bl	80074bc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800730a:	e0b3      	b.n	8007474 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007310:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007314:	429a      	cmp	r2, r3
 8007316:	f040 80ad 	bne.w	8007474 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800731e:	69db      	ldr	r3, [r3, #28]
 8007320:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007324:	f040 80a6 	bne.w	8007474 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2202      	movs	r2, #2
 800732c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007332:	4619      	mov	r1, r3
 8007334:	6878      	ldr	r0, [r7, #4]
 8007336:	f000 f8c1 	bl	80074bc <HAL_UARTEx_RxEventCallback>
      return;
 800733a:	e09b      	b.n	8007474 <HAL_UART_IRQHandler+0x548>
 800733c:	0800759b 	.word	0x0800759b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007348:	b29b      	uxth	r3, r3
 800734a:	1ad3      	subs	r3, r2, r3
 800734c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007354:	b29b      	uxth	r3, r3
 8007356:	2b00      	cmp	r3, #0
 8007358:	f000 808e 	beq.w	8007478 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800735c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007360:	2b00      	cmp	r3, #0
 8007362:	f000 8089 	beq.w	8007478 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	330c      	adds	r3, #12
 800736c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800736e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007370:	e853 3f00 	ldrex	r3, [r3]
 8007374:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007376:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007378:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800737c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	330c      	adds	r3, #12
 8007386:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800738a:	647a      	str	r2, [r7, #68]	@ 0x44
 800738c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800738e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007390:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007392:	e841 2300 	strex	r3, r2, [r1]
 8007396:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007398:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800739a:	2b00      	cmp	r3, #0
 800739c:	d1e3      	bne.n	8007366 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	3314      	adds	r3, #20
 80073a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a8:	e853 3f00 	ldrex	r3, [r3]
 80073ac:	623b      	str	r3, [r7, #32]
   return(result);
 80073ae:	6a3b      	ldr	r3, [r7, #32]
 80073b0:	f023 0301 	bic.w	r3, r3, #1
 80073b4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	3314      	adds	r3, #20
 80073be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80073c2:	633a      	str	r2, [r7, #48]	@ 0x30
 80073c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80073c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073ca:	e841 2300 	strex	r3, r2, [r1]
 80073ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80073d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d1e3      	bne.n	800739e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2220      	movs	r2, #32
 80073da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2200      	movs	r2, #0
 80073e2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	330c      	adds	r3, #12
 80073ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ec:	693b      	ldr	r3, [r7, #16]
 80073ee:	e853 3f00 	ldrex	r3, [r3]
 80073f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	f023 0310 	bic.w	r3, r3, #16
 80073fa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	330c      	adds	r3, #12
 8007404:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007408:	61fa      	str	r2, [r7, #28]
 800740a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800740c:	69b9      	ldr	r1, [r7, #24]
 800740e:	69fa      	ldr	r2, [r7, #28]
 8007410:	e841 2300 	strex	r3, r2, [r1]
 8007414:	617b      	str	r3, [r7, #20]
   return(result);
 8007416:	697b      	ldr	r3, [r7, #20]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d1e3      	bne.n	80073e4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2202      	movs	r2, #2
 8007420:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007422:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007426:	4619      	mov	r1, r3
 8007428:	6878      	ldr	r0, [r7, #4]
 800742a:	f000 f847 	bl	80074bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800742e:	e023      	b.n	8007478 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007430:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007434:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007438:	2b00      	cmp	r3, #0
 800743a:	d009      	beq.n	8007450 <HAL_UART_IRQHandler+0x524>
 800743c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007440:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007444:	2b00      	cmp	r3, #0
 8007446:	d003      	beq.n	8007450 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8007448:	6878      	ldr	r0, [r7, #4]
 800744a:	f000 f8b7 	bl	80075bc <UART_Transmit_IT>
    return;
 800744e:	e014      	b.n	800747a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007450:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007454:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007458:	2b00      	cmp	r3, #0
 800745a:	d00e      	beq.n	800747a <HAL_UART_IRQHandler+0x54e>
 800745c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007460:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007464:	2b00      	cmp	r3, #0
 8007466:	d008      	beq.n	800747a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8007468:	6878      	ldr	r0, [r7, #4]
 800746a:	f000 f8f7 	bl	800765c <UART_EndTransmit_IT>
    return;
 800746e:	e004      	b.n	800747a <HAL_UART_IRQHandler+0x54e>
    return;
 8007470:	bf00      	nop
 8007472:	e002      	b.n	800747a <HAL_UART_IRQHandler+0x54e>
      return;
 8007474:	bf00      	nop
 8007476:	e000      	b.n	800747a <HAL_UART_IRQHandler+0x54e>
      return;
 8007478:	bf00      	nop
  }
}
 800747a:	37e8      	adds	r7, #232	@ 0xe8
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}

08007480 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007480:	b480      	push	{r7}
 8007482:	b083      	sub	sp, #12
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007488:	bf00      	nop
 800748a:	370c      	adds	r7, #12
 800748c:	46bd      	mov	sp, r7
 800748e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007492:	4770      	bx	lr

08007494 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007494:	b480      	push	{r7}
 8007496:	b083      	sub	sp, #12
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800749c:	bf00      	nop
 800749e:	370c      	adds	r7, #12
 80074a0:	46bd      	mov	sp, r7
 80074a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a6:	4770      	bx	lr

080074a8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80074a8:	b480      	push	{r7}
 80074aa:	b083      	sub	sp, #12
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80074b0:	bf00      	nop
 80074b2:	370c      	adds	r7, #12
 80074b4:	46bd      	mov	sp, r7
 80074b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ba:	4770      	bx	lr

080074bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80074bc:	b480      	push	{r7}
 80074be:	b083      	sub	sp, #12
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
 80074c4:	460b      	mov	r3, r1
 80074c6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80074c8:	bf00      	nop
 80074ca:	370c      	adds	r7, #12
 80074cc:	46bd      	mov	sp, r7
 80074ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d2:	4770      	bx	lr

080074d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80074d4:	b480      	push	{r7}
 80074d6:	b095      	sub	sp, #84	@ 0x54
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	330c      	adds	r3, #12
 80074e2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074e6:	e853 3f00 	ldrex	r3, [r3]
 80074ea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80074ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80074f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	330c      	adds	r3, #12
 80074fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80074fc:	643a      	str	r2, [r7, #64]	@ 0x40
 80074fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007500:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007502:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007504:	e841 2300 	strex	r3, r2, [r1]
 8007508:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800750a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800750c:	2b00      	cmp	r3, #0
 800750e:	d1e5      	bne.n	80074dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	3314      	adds	r3, #20
 8007516:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007518:	6a3b      	ldr	r3, [r7, #32]
 800751a:	e853 3f00 	ldrex	r3, [r3]
 800751e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007520:	69fb      	ldr	r3, [r7, #28]
 8007522:	f023 0301 	bic.w	r3, r3, #1
 8007526:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	3314      	adds	r3, #20
 800752e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007530:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007532:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007534:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007536:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007538:	e841 2300 	strex	r3, r2, [r1]
 800753c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800753e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007540:	2b00      	cmp	r3, #0
 8007542:	d1e5      	bne.n	8007510 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007548:	2b01      	cmp	r3, #1
 800754a:	d119      	bne.n	8007580 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	330c      	adds	r3, #12
 8007552:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	e853 3f00 	ldrex	r3, [r3]
 800755a:	60bb      	str	r3, [r7, #8]
   return(result);
 800755c:	68bb      	ldr	r3, [r7, #8]
 800755e:	f023 0310 	bic.w	r3, r3, #16
 8007562:	647b      	str	r3, [r7, #68]	@ 0x44
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	330c      	adds	r3, #12
 800756a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800756c:	61ba      	str	r2, [r7, #24]
 800756e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007570:	6979      	ldr	r1, [r7, #20]
 8007572:	69ba      	ldr	r2, [r7, #24]
 8007574:	e841 2300 	strex	r3, r2, [r1]
 8007578:	613b      	str	r3, [r7, #16]
   return(result);
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d1e5      	bne.n	800754c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2220      	movs	r2, #32
 8007584:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2200      	movs	r2, #0
 800758c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800758e:	bf00      	nop
 8007590:	3754      	adds	r7, #84	@ 0x54
 8007592:	46bd      	mov	sp, r7
 8007594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007598:	4770      	bx	lr

0800759a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800759a:	b580      	push	{r7, lr}
 800759c:	b084      	sub	sp, #16
 800759e:	af00      	add	r7, sp, #0
 80075a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075a6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	2200      	movs	r2, #0
 80075ac:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80075ae:	68f8      	ldr	r0, [r7, #12]
 80075b0:	f7ff ff7a 	bl	80074a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80075b4:	bf00      	nop
 80075b6:	3710      	adds	r7, #16
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bd80      	pop	{r7, pc}

080075bc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80075bc:	b480      	push	{r7}
 80075be:	b085      	sub	sp, #20
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075ca:	b2db      	uxtb	r3, r3
 80075cc:	2b21      	cmp	r3, #33	@ 0x21
 80075ce:	d13e      	bne.n	800764e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	689b      	ldr	r3, [r3, #8]
 80075d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075d8:	d114      	bne.n	8007604 <UART_Transmit_IT+0x48>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	691b      	ldr	r3, [r3, #16]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d110      	bne.n	8007604 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6a1b      	ldr	r3, [r3, #32]
 80075e6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	881b      	ldrh	r3, [r3, #0]
 80075ec:	461a      	mov	r2, r3
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80075f6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6a1b      	ldr	r3, [r3, #32]
 80075fc:	1c9a      	adds	r2, r3, #2
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	621a      	str	r2, [r3, #32]
 8007602:	e008      	b.n	8007616 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	6a1b      	ldr	r3, [r3, #32]
 8007608:	1c59      	adds	r1, r3, #1
 800760a:	687a      	ldr	r2, [r7, #4]
 800760c:	6211      	str	r1, [r2, #32]
 800760e:	781a      	ldrb	r2, [r3, #0]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800761a:	b29b      	uxth	r3, r3
 800761c:	3b01      	subs	r3, #1
 800761e:	b29b      	uxth	r3, r3
 8007620:	687a      	ldr	r2, [r7, #4]
 8007622:	4619      	mov	r1, r3
 8007624:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007626:	2b00      	cmp	r3, #0
 8007628:	d10f      	bne.n	800764a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	68da      	ldr	r2, [r3, #12]
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007638:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	68da      	ldr	r2, [r3, #12]
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007648:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800764a:	2300      	movs	r3, #0
 800764c:	e000      	b.n	8007650 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800764e:	2302      	movs	r3, #2
  }
}
 8007650:	4618      	mov	r0, r3
 8007652:	3714      	adds	r7, #20
 8007654:	46bd      	mov	sp, r7
 8007656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765a:	4770      	bx	lr

0800765c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b082      	sub	sp, #8
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	68da      	ldr	r2, [r3, #12]
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007672:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2220      	movs	r2, #32
 8007678:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800767c:	6878      	ldr	r0, [r7, #4]
 800767e:	f7ff feff 	bl	8007480 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007682:	2300      	movs	r3, #0
}
 8007684:	4618      	mov	r0, r3
 8007686:	3708      	adds	r7, #8
 8007688:	46bd      	mov	sp, r7
 800768a:	bd80      	pop	{r7, pc}

0800768c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800768c:	b580      	push	{r7, lr}
 800768e:	b08c      	sub	sp, #48	@ 0x30
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007694:	2300      	movs	r3, #0
 8007696:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007698:	2300      	movs	r3, #0
 800769a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80076a2:	b2db      	uxtb	r3, r3
 80076a4:	2b22      	cmp	r3, #34	@ 0x22
 80076a6:	f040 80aa 	bne.w	80077fe <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	689b      	ldr	r3, [r3, #8]
 80076ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076b2:	d115      	bne.n	80076e0 <UART_Receive_IT+0x54>
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	691b      	ldr	r3, [r3, #16]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d111      	bne.n	80076e0 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076c0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	685b      	ldr	r3, [r3, #4]
 80076c8:	b29b      	uxth	r3, r3
 80076ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076ce:	b29a      	uxth	r2, r3
 80076d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076d2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076d8:	1c9a      	adds	r2, r3, #2
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	629a      	str	r2, [r3, #40]	@ 0x28
 80076de:	e024      	b.n	800772a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	689b      	ldr	r3, [r3, #8]
 80076ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076ee:	d007      	beq.n	8007700 <UART_Receive_IT+0x74>
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	689b      	ldr	r3, [r3, #8]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d10a      	bne.n	800770e <UART_Receive_IT+0x82>
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	691b      	ldr	r3, [r3, #16]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d106      	bne.n	800770e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	685b      	ldr	r3, [r3, #4]
 8007706:	b2da      	uxtb	r2, r3
 8007708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800770a:	701a      	strb	r2, [r3, #0]
 800770c:	e008      	b.n	8007720 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	b2db      	uxtb	r3, r3
 8007716:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800771a:	b2da      	uxtb	r2, r3
 800771c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800771e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007724:	1c5a      	adds	r2, r3, #1
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800772e:	b29b      	uxth	r3, r3
 8007730:	3b01      	subs	r3, #1
 8007732:	b29b      	uxth	r3, r3
 8007734:	687a      	ldr	r2, [r7, #4]
 8007736:	4619      	mov	r1, r3
 8007738:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800773a:	2b00      	cmp	r3, #0
 800773c:	d15d      	bne.n	80077fa <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	68da      	ldr	r2, [r3, #12]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f022 0220 	bic.w	r2, r2, #32
 800774c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	68da      	ldr	r2, [r3, #12]
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800775c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	695a      	ldr	r2, [r3, #20]
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f022 0201 	bic.w	r2, r2, #1
 800776c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2220      	movs	r2, #32
 8007772:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2200      	movs	r2, #0
 800777a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007780:	2b01      	cmp	r3, #1
 8007782:	d135      	bne.n	80077f0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2200      	movs	r2, #0
 8007788:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	330c      	adds	r3, #12
 8007790:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007792:	697b      	ldr	r3, [r7, #20]
 8007794:	e853 3f00 	ldrex	r3, [r3]
 8007798:	613b      	str	r3, [r7, #16]
   return(result);
 800779a:	693b      	ldr	r3, [r7, #16]
 800779c:	f023 0310 	bic.w	r3, r3, #16
 80077a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	330c      	adds	r3, #12
 80077a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077aa:	623a      	str	r2, [r7, #32]
 80077ac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ae:	69f9      	ldr	r1, [r7, #28]
 80077b0:	6a3a      	ldr	r2, [r7, #32]
 80077b2:	e841 2300 	strex	r3, r2, [r1]
 80077b6:	61bb      	str	r3, [r7, #24]
   return(result);
 80077b8:	69bb      	ldr	r3, [r7, #24]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d1e5      	bne.n	800778a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f003 0310 	and.w	r3, r3, #16
 80077c8:	2b10      	cmp	r3, #16
 80077ca:	d10a      	bne.n	80077e2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80077cc:	2300      	movs	r3, #0
 80077ce:	60fb      	str	r3, [r7, #12]
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	60fb      	str	r3, [r7, #12]
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	685b      	ldr	r3, [r3, #4]
 80077de:	60fb      	str	r3, [r7, #12]
 80077e0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80077e6:	4619      	mov	r1, r3
 80077e8:	6878      	ldr	r0, [r7, #4]
 80077ea:	f7ff fe67 	bl	80074bc <HAL_UARTEx_RxEventCallback>
 80077ee:	e002      	b.n	80077f6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80077f0:	6878      	ldr	r0, [r7, #4]
 80077f2:	f7ff fe4f 	bl	8007494 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80077f6:	2300      	movs	r3, #0
 80077f8:	e002      	b.n	8007800 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80077fa:	2300      	movs	r3, #0
 80077fc:	e000      	b.n	8007800 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80077fe:	2302      	movs	r3, #2
  }
}
 8007800:	4618      	mov	r0, r3
 8007802:	3730      	adds	r7, #48	@ 0x30
 8007804:	46bd      	mov	sp, r7
 8007806:	bd80      	pop	{r7, pc}

08007808 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007808:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800780c:	b0c0      	sub	sp, #256	@ 0x100
 800780e:	af00      	add	r7, sp, #0
 8007810:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007814:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	691b      	ldr	r3, [r3, #16]
 800781c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007824:	68d9      	ldr	r1, [r3, #12]
 8007826:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800782a:	681a      	ldr	r2, [r3, #0]
 800782c:	ea40 0301 	orr.w	r3, r0, r1
 8007830:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007832:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007836:	689a      	ldr	r2, [r3, #8]
 8007838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800783c:	691b      	ldr	r3, [r3, #16]
 800783e:	431a      	orrs	r2, r3
 8007840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007844:	695b      	ldr	r3, [r3, #20]
 8007846:	431a      	orrs	r2, r3
 8007848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800784c:	69db      	ldr	r3, [r3, #28]
 800784e:	4313      	orrs	r3, r2
 8007850:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	68db      	ldr	r3, [r3, #12]
 800785c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007860:	f021 010c 	bic.w	r1, r1, #12
 8007864:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007868:	681a      	ldr	r2, [r3, #0]
 800786a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800786e:	430b      	orrs	r3, r1
 8007870:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007872:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	695b      	ldr	r3, [r3, #20]
 800787a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800787e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007882:	6999      	ldr	r1, [r3, #24]
 8007884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007888:	681a      	ldr	r2, [r3, #0]
 800788a:	ea40 0301 	orr.w	r3, r0, r1
 800788e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007890:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007894:	681a      	ldr	r2, [r3, #0]
 8007896:	4b8f      	ldr	r3, [pc, #572]	@ (8007ad4 <UART_SetConfig+0x2cc>)
 8007898:	429a      	cmp	r2, r3
 800789a:	d005      	beq.n	80078a8 <UART_SetConfig+0xa0>
 800789c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078a0:	681a      	ldr	r2, [r3, #0]
 80078a2:	4b8d      	ldr	r3, [pc, #564]	@ (8007ad8 <UART_SetConfig+0x2d0>)
 80078a4:	429a      	cmp	r2, r3
 80078a6:	d104      	bne.n	80078b2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80078a8:	f7fe f97e 	bl	8005ba8 <HAL_RCC_GetPCLK2Freq>
 80078ac:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80078b0:	e003      	b.n	80078ba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80078b2:	f7fe f965 	bl	8005b80 <HAL_RCC_GetPCLK1Freq>
 80078b6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80078ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078be:	69db      	ldr	r3, [r3, #28]
 80078c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80078c4:	f040 810c 	bne.w	8007ae0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80078c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80078cc:	2200      	movs	r2, #0
 80078ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80078d2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80078d6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80078da:	4622      	mov	r2, r4
 80078dc:	462b      	mov	r3, r5
 80078de:	1891      	adds	r1, r2, r2
 80078e0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80078e2:	415b      	adcs	r3, r3
 80078e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80078e6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80078ea:	4621      	mov	r1, r4
 80078ec:	eb12 0801 	adds.w	r8, r2, r1
 80078f0:	4629      	mov	r1, r5
 80078f2:	eb43 0901 	adc.w	r9, r3, r1
 80078f6:	f04f 0200 	mov.w	r2, #0
 80078fa:	f04f 0300 	mov.w	r3, #0
 80078fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007902:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007906:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800790a:	4690      	mov	r8, r2
 800790c:	4699      	mov	r9, r3
 800790e:	4623      	mov	r3, r4
 8007910:	eb18 0303 	adds.w	r3, r8, r3
 8007914:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007918:	462b      	mov	r3, r5
 800791a:	eb49 0303 	adc.w	r3, r9, r3
 800791e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007922:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007926:	685b      	ldr	r3, [r3, #4]
 8007928:	2200      	movs	r2, #0
 800792a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800792e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007932:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007936:	460b      	mov	r3, r1
 8007938:	18db      	adds	r3, r3, r3
 800793a:	653b      	str	r3, [r7, #80]	@ 0x50
 800793c:	4613      	mov	r3, r2
 800793e:	eb42 0303 	adc.w	r3, r2, r3
 8007942:	657b      	str	r3, [r7, #84]	@ 0x54
 8007944:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007948:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800794c:	f7f9 f92c 	bl	8000ba8 <__aeabi_uldivmod>
 8007950:	4602      	mov	r2, r0
 8007952:	460b      	mov	r3, r1
 8007954:	4b61      	ldr	r3, [pc, #388]	@ (8007adc <UART_SetConfig+0x2d4>)
 8007956:	fba3 2302 	umull	r2, r3, r3, r2
 800795a:	095b      	lsrs	r3, r3, #5
 800795c:	011c      	lsls	r4, r3, #4
 800795e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007962:	2200      	movs	r2, #0
 8007964:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007968:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800796c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007970:	4642      	mov	r2, r8
 8007972:	464b      	mov	r3, r9
 8007974:	1891      	adds	r1, r2, r2
 8007976:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007978:	415b      	adcs	r3, r3
 800797a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800797c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007980:	4641      	mov	r1, r8
 8007982:	eb12 0a01 	adds.w	sl, r2, r1
 8007986:	4649      	mov	r1, r9
 8007988:	eb43 0b01 	adc.w	fp, r3, r1
 800798c:	f04f 0200 	mov.w	r2, #0
 8007990:	f04f 0300 	mov.w	r3, #0
 8007994:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007998:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800799c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80079a0:	4692      	mov	sl, r2
 80079a2:	469b      	mov	fp, r3
 80079a4:	4643      	mov	r3, r8
 80079a6:	eb1a 0303 	adds.w	r3, sl, r3
 80079aa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80079ae:	464b      	mov	r3, r9
 80079b0:	eb4b 0303 	adc.w	r3, fp, r3
 80079b4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80079b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079bc:	685b      	ldr	r3, [r3, #4]
 80079be:	2200      	movs	r2, #0
 80079c0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80079c4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80079c8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80079cc:	460b      	mov	r3, r1
 80079ce:	18db      	adds	r3, r3, r3
 80079d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80079d2:	4613      	mov	r3, r2
 80079d4:	eb42 0303 	adc.w	r3, r2, r3
 80079d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80079da:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80079de:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80079e2:	f7f9 f8e1 	bl	8000ba8 <__aeabi_uldivmod>
 80079e6:	4602      	mov	r2, r0
 80079e8:	460b      	mov	r3, r1
 80079ea:	4611      	mov	r1, r2
 80079ec:	4b3b      	ldr	r3, [pc, #236]	@ (8007adc <UART_SetConfig+0x2d4>)
 80079ee:	fba3 2301 	umull	r2, r3, r3, r1
 80079f2:	095b      	lsrs	r3, r3, #5
 80079f4:	2264      	movs	r2, #100	@ 0x64
 80079f6:	fb02 f303 	mul.w	r3, r2, r3
 80079fa:	1acb      	subs	r3, r1, r3
 80079fc:	00db      	lsls	r3, r3, #3
 80079fe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007a02:	4b36      	ldr	r3, [pc, #216]	@ (8007adc <UART_SetConfig+0x2d4>)
 8007a04:	fba3 2302 	umull	r2, r3, r3, r2
 8007a08:	095b      	lsrs	r3, r3, #5
 8007a0a:	005b      	lsls	r3, r3, #1
 8007a0c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007a10:	441c      	add	r4, r3
 8007a12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007a16:	2200      	movs	r2, #0
 8007a18:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007a1c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007a20:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007a24:	4642      	mov	r2, r8
 8007a26:	464b      	mov	r3, r9
 8007a28:	1891      	adds	r1, r2, r2
 8007a2a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007a2c:	415b      	adcs	r3, r3
 8007a2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a30:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007a34:	4641      	mov	r1, r8
 8007a36:	1851      	adds	r1, r2, r1
 8007a38:	6339      	str	r1, [r7, #48]	@ 0x30
 8007a3a:	4649      	mov	r1, r9
 8007a3c:	414b      	adcs	r3, r1
 8007a3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a40:	f04f 0200 	mov.w	r2, #0
 8007a44:	f04f 0300 	mov.w	r3, #0
 8007a48:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007a4c:	4659      	mov	r1, fp
 8007a4e:	00cb      	lsls	r3, r1, #3
 8007a50:	4651      	mov	r1, sl
 8007a52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007a56:	4651      	mov	r1, sl
 8007a58:	00ca      	lsls	r2, r1, #3
 8007a5a:	4610      	mov	r0, r2
 8007a5c:	4619      	mov	r1, r3
 8007a5e:	4603      	mov	r3, r0
 8007a60:	4642      	mov	r2, r8
 8007a62:	189b      	adds	r3, r3, r2
 8007a64:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007a68:	464b      	mov	r3, r9
 8007a6a:	460a      	mov	r2, r1
 8007a6c:	eb42 0303 	adc.w	r3, r2, r3
 8007a70:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a78:	685b      	ldr	r3, [r3, #4]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007a80:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007a84:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007a88:	460b      	mov	r3, r1
 8007a8a:	18db      	adds	r3, r3, r3
 8007a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007a8e:	4613      	mov	r3, r2
 8007a90:	eb42 0303 	adc.w	r3, r2, r3
 8007a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007a96:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007a9a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007a9e:	f7f9 f883 	bl	8000ba8 <__aeabi_uldivmod>
 8007aa2:	4602      	mov	r2, r0
 8007aa4:	460b      	mov	r3, r1
 8007aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8007adc <UART_SetConfig+0x2d4>)
 8007aa8:	fba3 1302 	umull	r1, r3, r3, r2
 8007aac:	095b      	lsrs	r3, r3, #5
 8007aae:	2164      	movs	r1, #100	@ 0x64
 8007ab0:	fb01 f303 	mul.w	r3, r1, r3
 8007ab4:	1ad3      	subs	r3, r2, r3
 8007ab6:	00db      	lsls	r3, r3, #3
 8007ab8:	3332      	adds	r3, #50	@ 0x32
 8007aba:	4a08      	ldr	r2, [pc, #32]	@ (8007adc <UART_SetConfig+0x2d4>)
 8007abc:	fba2 2303 	umull	r2, r3, r2, r3
 8007ac0:	095b      	lsrs	r3, r3, #5
 8007ac2:	f003 0207 	and.w	r2, r3, #7
 8007ac6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4422      	add	r2, r4
 8007ace:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007ad0:	e106      	b.n	8007ce0 <UART_SetConfig+0x4d8>
 8007ad2:	bf00      	nop
 8007ad4:	40011000 	.word	0x40011000
 8007ad8:	40011400 	.word	0x40011400
 8007adc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007ae0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007aea:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007aee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007af2:	4642      	mov	r2, r8
 8007af4:	464b      	mov	r3, r9
 8007af6:	1891      	adds	r1, r2, r2
 8007af8:	6239      	str	r1, [r7, #32]
 8007afa:	415b      	adcs	r3, r3
 8007afc:	627b      	str	r3, [r7, #36]	@ 0x24
 8007afe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007b02:	4641      	mov	r1, r8
 8007b04:	1854      	adds	r4, r2, r1
 8007b06:	4649      	mov	r1, r9
 8007b08:	eb43 0501 	adc.w	r5, r3, r1
 8007b0c:	f04f 0200 	mov.w	r2, #0
 8007b10:	f04f 0300 	mov.w	r3, #0
 8007b14:	00eb      	lsls	r3, r5, #3
 8007b16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007b1a:	00e2      	lsls	r2, r4, #3
 8007b1c:	4614      	mov	r4, r2
 8007b1e:	461d      	mov	r5, r3
 8007b20:	4643      	mov	r3, r8
 8007b22:	18e3      	adds	r3, r4, r3
 8007b24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007b28:	464b      	mov	r3, r9
 8007b2a:	eb45 0303 	adc.w	r3, r5, r3
 8007b2e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007b32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b36:	685b      	ldr	r3, [r3, #4]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007b3e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007b42:	f04f 0200 	mov.w	r2, #0
 8007b46:	f04f 0300 	mov.w	r3, #0
 8007b4a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007b4e:	4629      	mov	r1, r5
 8007b50:	008b      	lsls	r3, r1, #2
 8007b52:	4621      	mov	r1, r4
 8007b54:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007b58:	4621      	mov	r1, r4
 8007b5a:	008a      	lsls	r2, r1, #2
 8007b5c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007b60:	f7f9 f822 	bl	8000ba8 <__aeabi_uldivmod>
 8007b64:	4602      	mov	r2, r0
 8007b66:	460b      	mov	r3, r1
 8007b68:	4b60      	ldr	r3, [pc, #384]	@ (8007cec <UART_SetConfig+0x4e4>)
 8007b6a:	fba3 2302 	umull	r2, r3, r3, r2
 8007b6e:	095b      	lsrs	r3, r3, #5
 8007b70:	011c      	lsls	r4, r3, #4
 8007b72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b76:	2200      	movs	r2, #0
 8007b78:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007b7c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007b80:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007b84:	4642      	mov	r2, r8
 8007b86:	464b      	mov	r3, r9
 8007b88:	1891      	adds	r1, r2, r2
 8007b8a:	61b9      	str	r1, [r7, #24]
 8007b8c:	415b      	adcs	r3, r3
 8007b8e:	61fb      	str	r3, [r7, #28]
 8007b90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007b94:	4641      	mov	r1, r8
 8007b96:	1851      	adds	r1, r2, r1
 8007b98:	6139      	str	r1, [r7, #16]
 8007b9a:	4649      	mov	r1, r9
 8007b9c:	414b      	adcs	r3, r1
 8007b9e:	617b      	str	r3, [r7, #20]
 8007ba0:	f04f 0200 	mov.w	r2, #0
 8007ba4:	f04f 0300 	mov.w	r3, #0
 8007ba8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007bac:	4659      	mov	r1, fp
 8007bae:	00cb      	lsls	r3, r1, #3
 8007bb0:	4651      	mov	r1, sl
 8007bb2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007bb6:	4651      	mov	r1, sl
 8007bb8:	00ca      	lsls	r2, r1, #3
 8007bba:	4610      	mov	r0, r2
 8007bbc:	4619      	mov	r1, r3
 8007bbe:	4603      	mov	r3, r0
 8007bc0:	4642      	mov	r2, r8
 8007bc2:	189b      	adds	r3, r3, r2
 8007bc4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007bc8:	464b      	mov	r3, r9
 8007bca:	460a      	mov	r2, r1
 8007bcc:	eb42 0303 	adc.w	r3, r2, r3
 8007bd0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007bd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bd8:	685b      	ldr	r3, [r3, #4]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007bde:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007be0:	f04f 0200 	mov.w	r2, #0
 8007be4:	f04f 0300 	mov.w	r3, #0
 8007be8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007bec:	4649      	mov	r1, r9
 8007bee:	008b      	lsls	r3, r1, #2
 8007bf0:	4641      	mov	r1, r8
 8007bf2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007bf6:	4641      	mov	r1, r8
 8007bf8:	008a      	lsls	r2, r1, #2
 8007bfa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007bfe:	f7f8 ffd3 	bl	8000ba8 <__aeabi_uldivmod>
 8007c02:	4602      	mov	r2, r0
 8007c04:	460b      	mov	r3, r1
 8007c06:	4611      	mov	r1, r2
 8007c08:	4b38      	ldr	r3, [pc, #224]	@ (8007cec <UART_SetConfig+0x4e4>)
 8007c0a:	fba3 2301 	umull	r2, r3, r3, r1
 8007c0e:	095b      	lsrs	r3, r3, #5
 8007c10:	2264      	movs	r2, #100	@ 0x64
 8007c12:	fb02 f303 	mul.w	r3, r2, r3
 8007c16:	1acb      	subs	r3, r1, r3
 8007c18:	011b      	lsls	r3, r3, #4
 8007c1a:	3332      	adds	r3, #50	@ 0x32
 8007c1c:	4a33      	ldr	r2, [pc, #204]	@ (8007cec <UART_SetConfig+0x4e4>)
 8007c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8007c22:	095b      	lsrs	r3, r3, #5
 8007c24:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007c28:	441c      	add	r4, r3
 8007c2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c2e:	2200      	movs	r2, #0
 8007c30:	673b      	str	r3, [r7, #112]	@ 0x70
 8007c32:	677a      	str	r2, [r7, #116]	@ 0x74
 8007c34:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007c38:	4642      	mov	r2, r8
 8007c3a:	464b      	mov	r3, r9
 8007c3c:	1891      	adds	r1, r2, r2
 8007c3e:	60b9      	str	r1, [r7, #8]
 8007c40:	415b      	adcs	r3, r3
 8007c42:	60fb      	str	r3, [r7, #12]
 8007c44:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007c48:	4641      	mov	r1, r8
 8007c4a:	1851      	adds	r1, r2, r1
 8007c4c:	6039      	str	r1, [r7, #0]
 8007c4e:	4649      	mov	r1, r9
 8007c50:	414b      	adcs	r3, r1
 8007c52:	607b      	str	r3, [r7, #4]
 8007c54:	f04f 0200 	mov.w	r2, #0
 8007c58:	f04f 0300 	mov.w	r3, #0
 8007c5c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007c60:	4659      	mov	r1, fp
 8007c62:	00cb      	lsls	r3, r1, #3
 8007c64:	4651      	mov	r1, sl
 8007c66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007c6a:	4651      	mov	r1, sl
 8007c6c:	00ca      	lsls	r2, r1, #3
 8007c6e:	4610      	mov	r0, r2
 8007c70:	4619      	mov	r1, r3
 8007c72:	4603      	mov	r3, r0
 8007c74:	4642      	mov	r2, r8
 8007c76:	189b      	adds	r3, r3, r2
 8007c78:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007c7a:	464b      	mov	r3, r9
 8007c7c:	460a      	mov	r2, r1
 8007c7e:	eb42 0303 	adc.w	r3, r2, r3
 8007c82:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c88:	685b      	ldr	r3, [r3, #4]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	663b      	str	r3, [r7, #96]	@ 0x60
 8007c8e:	667a      	str	r2, [r7, #100]	@ 0x64
 8007c90:	f04f 0200 	mov.w	r2, #0
 8007c94:	f04f 0300 	mov.w	r3, #0
 8007c98:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007c9c:	4649      	mov	r1, r9
 8007c9e:	008b      	lsls	r3, r1, #2
 8007ca0:	4641      	mov	r1, r8
 8007ca2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007ca6:	4641      	mov	r1, r8
 8007ca8:	008a      	lsls	r2, r1, #2
 8007caa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007cae:	f7f8 ff7b 	bl	8000ba8 <__aeabi_uldivmod>
 8007cb2:	4602      	mov	r2, r0
 8007cb4:	460b      	mov	r3, r1
 8007cb6:	4b0d      	ldr	r3, [pc, #52]	@ (8007cec <UART_SetConfig+0x4e4>)
 8007cb8:	fba3 1302 	umull	r1, r3, r3, r2
 8007cbc:	095b      	lsrs	r3, r3, #5
 8007cbe:	2164      	movs	r1, #100	@ 0x64
 8007cc0:	fb01 f303 	mul.w	r3, r1, r3
 8007cc4:	1ad3      	subs	r3, r2, r3
 8007cc6:	011b      	lsls	r3, r3, #4
 8007cc8:	3332      	adds	r3, #50	@ 0x32
 8007cca:	4a08      	ldr	r2, [pc, #32]	@ (8007cec <UART_SetConfig+0x4e4>)
 8007ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8007cd0:	095b      	lsrs	r3, r3, #5
 8007cd2:	f003 020f 	and.w	r2, r3, #15
 8007cd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	4422      	add	r2, r4
 8007cde:	609a      	str	r2, [r3, #8]
}
 8007ce0:	bf00      	nop
 8007ce2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007cec:	51eb851f 	.word	0x51eb851f

08007cf0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007cf0:	b084      	sub	sp, #16
 8007cf2:	b580      	push	{r7, lr}
 8007cf4:	b084      	sub	sp, #16
 8007cf6:	af00      	add	r7, sp, #0
 8007cf8:	6078      	str	r0, [r7, #4]
 8007cfa:	f107 001c 	add.w	r0, r7, #28
 8007cfe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007d02:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007d06:	2b01      	cmp	r3, #1
 8007d08:	d123      	bne.n	8007d52 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d0e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	68db      	ldr	r3, [r3, #12]
 8007d1a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007d1e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d22:	687a      	ldr	r2, [r7, #4]
 8007d24:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	68db      	ldr	r3, [r3, #12]
 8007d2a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007d32:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007d36:	2b01      	cmp	r3, #1
 8007d38:	d105      	bne.n	8007d46 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	68db      	ldr	r3, [r3, #12]
 8007d3e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007d46:	6878      	ldr	r0, [r7, #4]
 8007d48:	f001 fae8 	bl	800931c <USB_CoreReset>
 8007d4c:	4603      	mov	r3, r0
 8007d4e:	73fb      	strb	r3, [r7, #15]
 8007d50:	e01b      	b.n	8007d8a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	68db      	ldr	r3, [r3, #12]
 8007d56:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007d5e:	6878      	ldr	r0, [r7, #4]
 8007d60:	f001 fadc 	bl	800931c <USB_CoreReset>
 8007d64:	4603      	mov	r3, r0
 8007d66:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007d68:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d106      	bne.n	8007d7e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d74:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	639a      	str	r2, [r3, #56]	@ 0x38
 8007d7c:	e005      	b.n	8007d8a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d82:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007d8a:	7fbb      	ldrb	r3, [r7, #30]
 8007d8c:	2b01      	cmp	r3, #1
 8007d8e:	d10b      	bne.n	8007da8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	689b      	ldr	r3, [r3, #8]
 8007d94:	f043 0206 	orr.w	r2, r3, #6
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	689b      	ldr	r3, [r3, #8]
 8007da0:	f043 0220 	orr.w	r2, r3, #32
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007da8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007daa:	4618      	mov	r0, r3
 8007dac:	3710      	adds	r7, #16
 8007dae:	46bd      	mov	sp, r7
 8007db0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007db4:	b004      	add	sp, #16
 8007db6:	4770      	bx	lr

08007db8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007db8:	b480      	push	{r7}
 8007dba:	b087      	sub	sp, #28
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	60f8      	str	r0, [r7, #12]
 8007dc0:	60b9      	str	r1, [r7, #8]
 8007dc2:	4613      	mov	r3, r2
 8007dc4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007dc6:	79fb      	ldrb	r3, [r7, #7]
 8007dc8:	2b02      	cmp	r3, #2
 8007dca:	d165      	bne.n	8007e98 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	4a41      	ldr	r2, [pc, #260]	@ (8007ed4 <USB_SetTurnaroundTime+0x11c>)
 8007dd0:	4293      	cmp	r3, r2
 8007dd2:	d906      	bls.n	8007de2 <USB_SetTurnaroundTime+0x2a>
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	4a40      	ldr	r2, [pc, #256]	@ (8007ed8 <USB_SetTurnaroundTime+0x120>)
 8007dd8:	4293      	cmp	r3, r2
 8007dda:	d202      	bcs.n	8007de2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007ddc:	230f      	movs	r3, #15
 8007dde:	617b      	str	r3, [r7, #20]
 8007de0:	e062      	b.n	8007ea8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	4a3c      	ldr	r2, [pc, #240]	@ (8007ed8 <USB_SetTurnaroundTime+0x120>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d306      	bcc.n	8007df8 <USB_SetTurnaroundTime+0x40>
 8007dea:	68bb      	ldr	r3, [r7, #8]
 8007dec:	4a3b      	ldr	r2, [pc, #236]	@ (8007edc <USB_SetTurnaroundTime+0x124>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d202      	bcs.n	8007df8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007df2:	230e      	movs	r3, #14
 8007df4:	617b      	str	r3, [r7, #20]
 8007df6:	e057      	b.n	8007ea8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007df8:	68bb      	ldr	r3, [r7, #8]
 8007dfa:	4a38      	ldr	r2, [pc, #224]	@ (8007edc <USB_SetTurnaroundTime+0x124>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d306      	bcc.n	8007e0e <USB_SetTurnaroundTime+0x56>
 8007e00:	68bb      	ldr	r3, [r7, #8]
 8007e02:	4a37      	ldr	r2, [pc, #220]	@ (8007ee0 <USB_SetTurnaroundTime+0x128>)
 8007e04:	4293      	cmp	r3, r2
 8007e06:	d202      	bcs.n	8007e0e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007e08:	230d      	movs	r3, #13
 8007e0a:	617b      	str	r3, [r7, #20]
 8007e0c:	e04c      	b.n	8007ea8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	4a33      	ldr	r2, [pc, #204]	@ (8007ee0 <USB_SetTurnaroundTime+0x128>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d306      	bcc.n	8007e24 <USB_SetTurnaroundTime+0x6c>
 8007e16:	68bb      	ldr	r3, [r7, #8]
 8007e18:	4a32      	ldr	r2, [pc, #200]	@ (8007ee4 <USB_SetTurnaroundTime+0x12c>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d802      	bhi.n	8007e24 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007e1e:	230c      	movs	r3, #12
 8007e20:	617b      	str	r3, [r7, #20]
 8007e22:	e041      	b.n	8007ea8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007e24:	68bb      	ldr	r3, [r7, #8]
 8007e26:	4a2f      	ldr	r2, [pc, #188]	@ (8007ee4 <USB_SetTurnaroundTime+0x12c>)
 8007e28:	4293      	cmp	r3, r2
 8007e2a:	d906      	bls.n	8007e3a <USB_SetTurnaroundTime+0x82>
 8007e2c:	68bb      	ldr	r3, [r7, #8]
 8007e2e:	4a2e      	ldr	r2, [pc, #184]	@ (8007ee8 <USB_SetTurnaroundTime+0x130>)
 8007e30:	4293      	cmp	r3, r2
 8007e32:	d802      	bhi.n	8007e3a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007e34:	230b      	movs	r3, #11
 8007e36:	617b      	str	r3, [r7, #20]
 8007e38:	e036      	b.n	8007ea8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007e3a:	68bb      	ldr	r3, [r7, #8]
 8007e3c:	4a2a      	ldr	r2, [pc, #168]	@ (8007ee8 <USB_SetTurnaroundTime+0x130>)
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	d906      	bls.n	8007e50 <USB_SetTurnaroundTime+0x98>
 8007e42:	68bb      	ldr	r3, [r7, #8]
 8007e44:	4a29      	ldr	r2, [pc, #164]	@ (8007eec <USB_SetTurnaroundTime+0x134>)
 8007e46:	4293      	cmp	r3, r2
 8007e48:	d802      	bhi.n	8007e50 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007e4a:	230a      	movs	r3, #10
 8007e4c:	617b      	str	r3, [r7, #20]
 8007e4e:	e02b      	b.n	8007ea8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	4a26      	ldr	r2, [pc, #152]	@ (8007eec <USB_SetTurnaroundTime+0x134>)
 8007e54:	4293      	cmp	r3, r2
 8007e56:	d906      	bls.n	8007e66 <USB_SetTurnaroundTime+0xae>
 8007e58:	68bb      	ldr	r3, [r7, #8]
 8007e5a:	4a25      	ldr	r2, [pc, #148]	@ (8007ef0 <USB_SetTurnaroundTime+0x138>)
 8007e5c:	4293      	cmp	r3, r2
 8007e5e:	d202      	bcs.n	8007e66 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007e60:	2309      	movs	r3, #9
 8007e62:	617b      	str	r3, [r7, #20]
 8007e64:	e020      	b.n	8007ea8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007e66:	68bb      	ldr	r3, [r7, #8]
 8007e68:	4a21      	ldr	r2, [pc, #132]	@ (8007ef0 <USB_SetTurnaroundTime+0x138>)
 8007e6a:	4293      	cmp	r3, r2
 8007e6c:	d306      	bcc.n	8007e7c <USB_SetTurnaroundTime+0xc4>
 8007e6e:	68bb      	ldr	r3, [r7, #8]
 8007e70:	4a20      	ldr	r2, [pc, #128]	@ (8007ef4 <USB_SetTurnaroundTime+0x13c>)
 8007e72:	4293      	cmp	r3, r2
 8007e74:	d802      	bhi.n	8007e7c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007e76:	2308      	movs	r3, #8
 8007e78:	617b      	str	r3, [r7, #20]
 8007e7a:	e015      	b.n	8007ea8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	4a1d      	ldr	r2, [pc, #116]	@ (8007ef4 <USB_SetTurnaroundTime+0x13c>)
 8007e80:	4293      	cmp	r3, r2
 8007e82:	d906      	bls.n	8007e92 <USB_SetTurnaroundTime+0xda>
 8007e84:	68bb      	ldr	r3, [r7, #8]
 8007e86:	4a1c      	ldr	r2, [pc, #112]	@ (8007ef8 <USB_SetTurnaroundTime+0x140>)
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d202      	bcs.n	8007e92 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007e8c:	2307      	movs	r3, #7
 8007e8e:	617b      	str	r3, [r7, #20]
 8007e90:	e00a      	b.n	8007ea8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007e92:	2306      	movs	r3, #6
 8007e94:	617b      	str	r3, [r7, #20]
 8007e96:	e007      	b.n	8007ea8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007e98:	79fb      	ldrb	r3, [r7, #7]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d102      	bne.n	8007ea4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007e9e:	2309      	movs	r3, #9
 8007ea0:	617b      	str	r3, [r7, #20]
 8007ea2:	e001      	b.n	8007ea8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007ea4:	2309      	movs	r3, #9
 8007ea6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	68db      	ldr	r3, [r3, #12]
 8007eac:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	68da      	ldr	r2, [r3, #12]
 8007eb8:	697b      	ldr	r3, [r7, #20]
 8007eba:	029b      	lsls	r3, r3, #10
 8007ebc:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8007ec0:	431a      	orrs	r2, r3
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007ec6:	2300      	movs	r3, #0
}
 8007ec8:	4618      	mov	r0, r3
 8007eca:	371c      	adds	r7, #28
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed2:	4770      	bx	lr
 8007ed4:	00d8acbf 	.word	0x00d8acbf
 8007ed8:	00e4e1c0 	.word	0x00e4e1c0
 8007edc:	00f42400 	.word	0x00f42400
 8007ee0:	01067380 	.word	0x01067380
 8007ee4:	011a499f 	.word	0x011a499f
 8007ee8:	01312cff 	.word	0x01312cff
 8007eec:	014ca43f 	.word	0x014ca43f
 8007ef0:	016e3600 	.word	0x016e3600
 8007ef4:	01a6ab1f 	.word	0x01a6ab1f
 8007ef8:	01e84800 	.word	0x01e84800

08007efc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b083      	sub	sp, #12
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	689b      	ldr	r3, [r3, #8]
 8007f08:	f043 0201 	orr.w	r2, r3, #1
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007f10:	2300      	movs	r3, #0
}
 8007f12:	4618      	mov	r0, r3
 8007f14:	370c      	adds	r7, #12
 8007f16:	46bd      	mov	sp, r7
 8007f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1c:	4770      	bx	lr

08007f1e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007f1e:	b480      	push	{r7}
 8007f20:	b083      	sub	sp, #12
 8007f22:	af00      	add	r7, sp, #0
 8007f24:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	689b      	ldr	r3, [r3, #8]
 8007f2a:	f023 0201 	bic.w	r2, r3, #1
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007f32:	2300      	movs	r3, #0
}
 8007f34:	4618      	mov	r0, r3
 8007f36:	370c      	adds	r7, #12
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3e:	4770      	bx	lr

08007f40 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b084      	sub	sp, #16
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
 8007f48:	460b      	mov	r3, r1
 8007f4a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	68db      	ldr	r3, [r3, #12]
 8007f54:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007f5c:	78fb      	ldrb	r3, [r7, #3]
 8007f5e:	2b01      	cmp	r3, #1
 8007f60:	d115      	bne.n	8007f8e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	68db      	ldr	r3, [r3, #12]
 8007f66:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007f6e:	200a      	movs	r0, #10
 8007f70:	f7fa fa90 	bl	8002494 <HAL_Delay>
      ms += 10U;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	330a      	adds	r3, #10
 8007f78:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007f7a:	6878      	ldr	r0, [r7, #4]
 8007f7c:	f001 f93f 	bl	80091fe <USB_GetMode>
 8007f80:	4603      	mov	r3, r0
 8007f82:	2b01      	cmp	r3, #1
 8007f84:	d01e      	beq.n	8007fc4 <USB_SetCurrentMode+0x84>
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	2bc7      	cmp	r3, #199	@ 0xc7
 8007f8a:	d9f0      	bls.n	8007f6e <USB_SetCurrentMode+0x2e>
 8007f8c:	e01a      	b.n	8007fc4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007f8e:	78fb      	ldrb	r3, [r7, #3]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d115      	bne.n	8007fc0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	68db      	ldr	r3, [r3, #12]
 8007f98:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007fa0:	200a      	movs	r0, #10
 8007fa2:	f7fa fa77 	bl	8002494 <HAL_Delay>
      ms += 10U;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	330a      	adds	r3, #10
 8007faa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007fac:	6878      	ldr	r0, [r7, #4]
 8007fae:	f001 f926 	bl	80091fe <USB_GetMode>
 8007fb2:	4603      	mov	r3, r0
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d005      	beq.n	8007fc4 <USB_SetCurrentMode+0x84>
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	2bc7      	cmp	r3, #199	@ 0xc7
 8007fbc:	d9f0      	bls.n	8007fa0 <USB_SetCurrentMode+0x60>
 8007fbe:	e001      	b.n	8007fc4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	e005      	b.n	8007fd0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	2bc8      	cmp	r3, #200	@ 0xc8
 8007fc8:	d101      	bne.n	8007fce <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007fca:	2301      	movs	r3, #1
 8007fcc:	e000      	b.n	8007fd0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007fce:	2300      	movs	r3, #0
}
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	3710      	adds	r7, #16
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	bd80      	pop	{r7, pc}

08007fd8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007fd8:	b084      	sub	sp, #16
 8007fda:	b580      	push	{r7, lr}
 8007fdc:	b086      	sub	sp, #24
 8007fde:	af00      	add	r7, sp, #0
 8007fe0:	6078      	str	r0, [r7, #4]
 8007fe2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007fe6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007fea:	2300      	movs	r3, #0
 8007fec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	613b      	str	r3, [r7, #16]
 8007ff6:	e009      	b.n	800800c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007ff8:	687a      	ldr	r2, [r7, #4]
 8007ffa:	693b      	ldr	r3, [r7, #16]
 8007ffc:	3340      	adds	r3, #64	@ 0x40
 8007ffe:	009b      	lsls	r3, r3, #2
 8008000:	4413      	add	r3, r2
 8008002:	2200      	movs	r2, #0
 8008004:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008006:	693b      	ldr	r3, [r7, #16]
 8008008:	3301      	adds	r3, #1
 800800a:	613b      	str	r3, [r7, #16]
 800800c:	693b      	ldr	r3, [r7, #16]
 800800e:	2b0e      	cmp	r3, #14
 8008010:	d9f2      	bls.n	8007ff8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008012:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008016:	2b00      	cmp	r3, #0
 8008018:	d11c      	bne.n	8008054 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008020:	685b      	ldr	r3, [r3, #4]
 8008022:	68fa      	ldr	r2, [r7, #12]
 8008024:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008028:	f043 0302 	orr.w	r3, r3, #2
 800802c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008032:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800803e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800804a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	639a      	str	r2, [r3, #56]	@ 0x38
 8008052:	e00b      	b.n	800806c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008058:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008064:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008072:	461a      	mov	r2, r3
 8008074:	2300      	movs	r3, #0
 8008076:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008078:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800807c:	2b01      	cmp	r3, #1
 800807e:	d10d      	bne.n	800809c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008080:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008084:	2b00      	cmp	r3, #0
 8008086:	d104      	bne.n	8008092 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008088:	2100      	movs	r1, #0
 800808a:	6878      	ldr	r0, [r7, #4]
 800808c:	f000 f968 	bl	8008360 <USB_SetDevSpeed>
 8008090:	e008      	b.n	80080a4 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008092:	2101      	movs	r1, #1
 8008094:	6878      	ldr	r0, [r7, #4]
 8008096:	f000 f963 	bl	8008360 <USB_SetDevSpeed>
 800809a:	e003      	b.n	80080a4 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800809c:	2103      	movs	r1, #3
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	f000 f95e 	bl	8008360 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80080a4:	2110      	movs	r1, #16
 80080a6:	6878      	ldr	r0, [r7, #4]
 80080a8:	f000 f8fa 	bl	80082a0 <USB_FlushTxFifo>
 80080ac:	4603      	mov	r3, r0
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d001      	beq.n	80080b6 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80080b2:	2301      	movs	r3, #1
 80080b4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80080b6:	6878      	ldr	r0, [r7, #4]
 80080b8:	f000 f924 	bl	8008304 <USB_FlushRxFifo>
 80080bc:	4603      	mov	r3, r0
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d001      	beq.n	80080c6 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80080c2:	2301      	movs	r3, #1
 80080c4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080cc:	461a      	mov	r2, r3
 80080ce:	2300      	movs	r3, #0
 80080d0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080d8:	461a      	mov	r2, r3
 80080da:	2300      	movs	r3, #0
 80080dc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080e4:	461a      	mov	r2, r3
 80080e6:	2300      	movs	r3, #0
 80080e8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80080ea:	2300      	movs	r3, #0
 80080ec:	613b      	str	r3, [r7, #16]
 80080ee:	e043      	b.n	8008178 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80080f0:	693b      	ldr	r3, [r7, #16]
 80080f2:	015a      	lsls	r2, r3, #5
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	4413      	add	r3, r2
 80080f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008102:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008106:	d118      	bne.n	800813a <USB_DevInit+0x162>
    {
      if (i == 0U)
 8008108:	693b      	ldr	r3, [r7, #16]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d10a      	bne.n	8008124 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800810e:	693b      	ldr	r3, [r7, #16]
 8008110:	015a      	lsls	r2, r3, #5
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	4413      	add	r3, r2
 8008116:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800811a:	461a      	mov	r2, r3
 800811c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008120:	6013      	str	r3, [r2, #0]
 8008122:	e013      	b.n	800814c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008124:	693b      	ldr	r3, [r7, #16]
 8008126:	015a      	lsls	r2, r3, #5
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	4413      	add	r3, r2
 800812c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008130:	461a      	mov	r2, r3
 8008132:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008136:	6013      	str	r3, [r2, #0]
 8008138:	e008      	b.n	800814c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800813a:	693b      	ldr	r3, [r7, #16]
 800813c:	015a      	lsls	r2, r3, #5
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	4413      	add	r3, r2
 8008142:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008146:	461a      	mov	r2, r3
 8008148:	2300      	movs	r3, #0
 800814a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800814c:	693b      	ldr	r3, [r7, #16]
 800814e:	015a      	lsls	r2, r3, #5
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	4413      	add	r3, r2
 8008154:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008158:	461a      	mov	r2, r3
 800815a:	2300      	movs	r3, #0
 800815c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800815e:	693b      	ldr	r3, [r7, #16]
 8008160:	015a      	lsls	r2, r3, #5
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	4413      	add	r3, r2
 8008166:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800816a:	461a      	mov	r2, r3
 800816c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008170:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008172:	693b      	ldr	r3, [r7, #16]
 8008174:	3301      	adds	r3, #1
 8008176:	613b      	str	r3, [r7, #16]
 8008178:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800817c:	461a      	mov	r2, r3
 800817e:	693b      	ldr	r3, [r7, #16]
 8008180:	4293      	cmp	r3, r2
 8008182:	d3b5      	bcc.n	80080f0 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008184:	2300      	movs	r3, #0
 8008186:	613b      	str	r3, [r7, #16]
 8008188:	e043      	b.n	8008212 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800818a:	693b      	ldr	r3, [r7, #16]
 800818c:	015a      	lsls	r2, r3, #5
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	4413      	add	r3, r2
 8008192:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800819c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80081a0:	d118      	bne.n	80081d4 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80081a2:	693b      	ldr	r3, [r7, #16]
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d10a      	bne.n	80081be <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80081a8:	693b      	ldr	r3, [r7, #16]
 80081aa:	015a      	lsls	r2, r3, #5
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	4413      	add	r3, r2
 80081b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081b4:	461a      	mov	r2, r3
 80081b6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80081ba:	6013      	str	r3, [r2, #0]
 80081bc:	e013      	b.n	80081e6 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80081be:	693b      	ldr	r3, [r7, #16]
 80081c0:	015a      	lsls	r2, r3, #5
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	4413      	add	r3, r2
 80081c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081ca:	461a      	mov	r2, r3
 80081cc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80081d0:	6013      	str	r3, [r2, #0]
 80081d2:	e008      	b.n	80081e6 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80081d4:	693b      	ldr	r3, [r7, #16]
 80081d6:	015a      	lsls	r2, r3, #5
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	4413      	add	r3, r2
 80081dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081e0:	461a      	mov	r2, r3
 80081e2:	2300      	movs	r3, #0
 80081e4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80081e6:	693b      	ldr	r3, [r7, #16]
 80081e8:	015a      	lsls	r2, r3, #5
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	4413      	add	r3, r2
 80081ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081f2:	461a      	mov	r2, r3
 80081f4:	2300      	movs	r3, #0
 80081f6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80081f8:	693b      	ldr	r3, [r7, #16]
 80081fa:	015a      	lsls	r2, r3, #5
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	4413      	add	r3, r2
 8008200:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008204:	461a      	mov	r2, r3
 8008206:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800820a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800820c:	693b      	ldr	r3, [r7, #16]
 800820e:	3301      	adds	r3, #1
 8008210:	613b      	str	r3, [r7, #16]
 8008212:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008216:	461a      	mov	r2, r3
 8008218:	693b      	ldr	r3, [r7, #16]
 800821a:	4293      	cmp	r3, r2
 800821c:	d3b5      	bcc.n	800818a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008224:	691b      	ldr	r3, [r3, #16]
 8008226:	68fa      	ldr	r2, [r7, #12]
 8008228:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800822c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008230:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2200      	movs	r2, #0
 8008236:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800823e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008240:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008244:	2b00      	cmp	r3, #0
 8008246:	d105      	bne.n	8008254 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	699b      	ldr	r3, [r3, #24]
 800824c:	f043 0210 	orr.w	r2, r3, #16
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	699a      	ldr	r2, [r3, #24]
 8008258:	4b10      	ldr	r3, [pc, #64]	@ (800829c <USB_DevInit+0x2c4>)
 800825a:	4313      	orrs	r3, r2
 800825c:	687a      	ldr	r2, [r7, #4]
 800825e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008260:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008264:	2b00      	cmp	r3, #0
 8008266:	d005      	beq.n	8008274 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	699b      	ldr	r3, [r3, #24]
 800826c:	f043 0208 	orr.w	r2, r3, #8
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008274:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008278:	2b01      	cmp	r3, #1
 800827a:	d107      	bne.n	800828c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	699b      	ldr	r3, [r3, #24]
 8008280:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008284:	f043 0304 	orr.w	r3, r3, #4
 8008288:	687a      	ldr	r2, [r7, #4]
 800828a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800828c:	7dfb      	ldrb	r3, [r7, #23]
}
 800828e:	4618      	mov	r0, r3
 8008290:	3718      	adds	r7, #24
 8008292:	46bd      	mov	sp, r7
 8008294:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008298:	b004      	add	sp, #16
 800829a:	4770      	bx	lr
 800829c:	803c3800 	.word	0x803c3800

080082a0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80082a0:	b480      	push	{r7}
 80082a2:	b085      	sub	sp, #20
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
 80082a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80082aa:	2300      	movs	r3, #0
 80082ac:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	3301      	adds	r3, #1
 80082b2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80082ba:	d901      	bls.n	80082c0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80082bc:	2303      	movs	r3, #3
 80082be:	e01b      	b.n	80082f8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	691b      	ldr	r3, [r3, #16]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	daf2      	bge.n	80082ae <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80082c8:	2300      	movs	r3, #0
 80082ca:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	019b      	lsls	r3, r3, #6
 80082d0:	f043 0220 	orr.w	r2, r3, #32
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	3301      	adds	r3, #1
 80082dc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80082e4:	d901      	bls.n	80082ea <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80082e6:	2303      	movs	r3, #3
 80082e8:	e006      	b.n	80082f8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	691b      	ldr	r3, [r3, #16]
 80082ee:	f003 0320 	and.w	r3, r3, #32
 80082f2:	2b20      	cmp	r3, #32
 80082f4:	d0f0      	beq.n	80082d8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80082f6:	2300      	movs	r3, #0
}
 80082f8:	4618      	mov	r0, r3
 80082fa:	3714      	adds	r7, #20
 80082fc:	46bd      	mov	sp, r7
 80082fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008302:	4770      	bx	lr

08008304 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008304:	b480      	push	{r7}
 8008306:	b085      	sub	sp, #20
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800830c:	2300      	movs	r3, #0
 800830e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	3301      	adds	r3, #1
 8008314:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800831c:	d901      	bls.n	8008322 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800831e:	2303      	movs	r3, #3
 8008320:	e018      	b.n	8008354 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	691b      	ldr	r3, [r3, #16]
 8008326:	2b00      	cmp	r3, #0
 8008328:	daf2      	bge.n	8008310 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800832a:	2300      	movs	r3, #0
 800832c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	2210      	movs	r2, #16
 8008332:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	3301      	adds	r3, #1
 8008338:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008340:	d901      	bls.n	8008346 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008342:	2303      	movs	r3, #3
 8008344:	e006      	b.n	8008354 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	691b      	ldr	r3, [r3, #16]
 800834a:	f003 0310 	and.w	r3, r3, #16
 800834e:	2b10      	cmp	r3, #16
 8008350:	d0f0      	beq.n	8008334 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008352:	2300      	movs	r3, #0
}
 8008354:	4618      	mov	r0, r3
 8008356:	3714      	adds	r7, #20
 8008358:	46bd      	mov	sp, r7
 800835a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835e:	4770      	bx	lr

08008360 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008360:	b480      	push	{r7}
 8008362:	b085      	sub	sp, #20
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
 8008368:	460b      	mov	r3, r1
 800836a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008376:	681a      	ldr	r2, [r3, #0]
 8008378:	78fb      	ldrb	r3, [r7, #3]
 800837a:	68f9      	ldr	r1, [r7, #12]
 800837c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008380:	4313      	orrs	r3, r2
 8008382:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008384:	2300      	movs	r3, #0
}
 8008386:	4618      	mov	r0, r3
 8008388:	3714      	adds	r7, #20
 800838a:	46bd      	mov	sp, r7
 800838c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008390:	4770      	bx	lr

08008392 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8008392:	b480      	push	{r7}
 8008394:	b087      	sub	sp, #28
 8008396:	af00      	add	r7, sp, #0
 8008398:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800839e:	693b      	ldr	r3, [r7, #16]
 80083a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083a4:	689b      	ldr	r3, [r3, #8]
 80083a6:	f003 0306 	and.w	r3, r3, #6
 80083aa:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d102      	bne.n	80083b8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80083b2:	2300      	movs	r3, #0
 80083b4:	75fb      	strb	r3, [r7, #23]
 80083b6:	e00a      	b.n	80083ce <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	2b02      	cmp	r3, #2
 80083bc:	d002      	beq.n	80083c4 <USB_GetDevSpeed+0x32>
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	2b06      	cmp	r3, #6
 80083c2:	d102      	bne.n	80083ca <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80083c4:	2302      	movs	r3, #2
 80083c6:	75fb      	strb	r3, [r7, #23]
 80083c8:	e001      	b.n	80083ce <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80083ca:	230f      	movs	r3, #15
 80083cc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80083ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80083d0:	4618      	mov	r0, r3
 80083d2:	371c      	adds	r7, #28
 80083d4:	46bd      	mov	sp, r7
 80083d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083da:	4770      	bx	lr

080083dc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80083dc:	b480      	push	{r7}
 80083de:	b085      	sub	sp, #20
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
 80083e4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	781b      	ldrb	r3, [r3, #0]
 80083ee:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	785b      	ldrb	r3, [r3, #1]
 80083f4:	2b01      	cmp	r3, #1
 80083f6:	d13a      	bne.n	800846e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083fe:	69da      	ldr	r2, [r3, #28]
 8008400:	683b      	ldr	r3, [r7, #0]
 8008402:	781b      	ldrb	r3, [r3, #0]
 8008404:	f003 030f 	and.w	r3, r3, #15
 8008408:	2101      	movs	r1, #1
 800840a:	fa01 f303 	lsl.w	r3, r1, r3
 800840e:	b29b      	uxth	r3, r3
 8008410:	68f9      	ldr	r1, [r7, #12]
 8008412:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008416:	4313      	orrs	r3, r2
 8008418:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	015a      	lsls	r2, r3, #5
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	4413      	add	r3, r2
 8008422:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800842c:	2b00      	cmp	r3, #0
 800842e:	d155      	bne.n	80084dc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008430:	68bb      	ldr	r3, [r7, #8]
 8008432:	015a      	lsls	r2, r3, #5
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	4413      	add	r3, r2
 8008438:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800843c:	681a      	ldr	r2, [r3, #0]
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	689b      	ldr	r3, [r3, #8]
 8008442:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	791b      	ldrb	r3, [r3, #4]
 800844a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800844c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800844e:	68bb      	ldr	r3, [r7, #8]
 8008450:	059b      	lsls	r3, r3, #22
 8008452:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008454:	4313      	orrs	r3, r2
 8008456:	68ba      	ldr	r2, [r7, #8]
 8008458:	0151      	lsls	r1, r2, #5
 800845a:	68fa      	ldr	r2, [r7, #12]
 800845c:	440a      	add	r2, r1
 800845e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008462:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008466:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800846a:	6013      	str	r3, [r2, #0]
 800846c:	e036      	b.n	80084dc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008474:	69da      	ldr	r2, [r3, #28]
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	781b      	ldrb	r3, [r3, #0]
 800847a:	f003 030f 	and.w	r3, r3, #15
 800847e:	2101      	movs	r1, #1
 8008480:	fa01 f303 	lsl.w	r3, r1, r3
 8008484:	041b      	lsls	r3, r3, #16
 8008486:	68f9      	ldr	r1, [r7, #12]
 8008488:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800848c:	4313      	orrs	r3, r2
 800848e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008490:	68bb      	ldr	r3, [r7, #8]
 8008492:	015a      	lsls	r2, r3, #5
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	4413      	add	r3, r2
 8008498:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d11a      	bne.n	80084dc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	015a      	lsls	r2, r3, #5
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	4413      	add	r3, r2
 80084ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084b2:	681a      	ldr	r2, [r3, #0]
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	689b      	ldr	r3, [r3, #8]
 80084b8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80084bc:	683b      	ldr	r3, [r7, #0]
 80084be:	791b      	ldrb	r3, [r3, #4]
 80084c0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80084c2:	430b      	orrs	r3, r1
 80084c4:	4313      	orrs	r3, r2
 80084c6:	68ba      	ldr	r2, [r7, #8]
 80084c8:	0151      	lsls	r1, r2, #5
 80084ca:	68fa      	ldr	r2, [r7, #12]
 80084cc:	440a      	add	r2, r1
 80084ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80084d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80084d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80084da:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80084dc:	2300      	movs	r3, #0
}
 80084de:	4618      	mov	r0, r3
 80084e0:	3714      	adds	r7, #20
 80084e2:	46bd      	mov	sp, r7
 80084e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e8:	4770      	bx	lr
	...

080084ec <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80084ec:	b480      	push	{r7}
 80084ee:	b085      	sub	sp, #20
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]
 80084f4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80084fa:	683b      	ldr	r3, [r7, #0]
 80084fc:	781b      	ldrb	r3, [r3, #0]
 80084fe:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008500:	683b      	ldr	r3, [r7, #0]
 8008502:	785b      	ldrb	r3, [r3, #1]
 8008504:	2b01      	cmp	r3, #1
 8008506:	d161      	bne.n	80085cc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008508:	68bb      	ldr	r3, [r7, #8]
 800850a:	015a      	lsls	r2, r3, #5
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	4413      	add	r3, r2
 8008510:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800851a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800851e:	d11f      	bne.n	8008560 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008520:	68bb      	ldr	r3, [r7, #8]
 8008522:	015a      	lsls	r2, r3, #5
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	4413      	add	r3, r2
 8008528:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	68ba      	ldr	r2, [r7, #8]
 8008530:	0151      	lsls	r1, r2, #5
 8008532:	68fa      	ldr	r2, [r7, #12]
 8008534:	440a      	add	r2, r1
 8008536:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800853a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800853e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008540:	68bb      	ldr	r3, [r7, #8]
 8008542:	015a      	lsls	r2, r3, #5
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	4413      	add	r3, r2
 8008548:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	68ba      	ldr	r2, [r7, #8]
 8008550:	0151      	lsls	r1, r2, #5
 8008552:	68fa      	ldr	r2, [r7, #12]
 8008554:	440a      	add	r2, r1
 8008556:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800855a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800855e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008566:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	781b      	ldrb	r3, [r3, #0]
 800856c:	f003 030f 	and.w	r3, r3, #15
 8008570:	2101      	movs	r1, #1
 8008572:	fa01 f303 	lsl.w	r3, r1, r3
 8008576:	b29b      	uxth	r3, r3
 8008578:	43db      	mvns	r3, r3
 800857a:	68f9      	ldr	r1, [r7, #12]
 800857c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008580:	4013      	ands	r3, r2
 8008582:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800858a:	69da      	ldr	r2, [r3, #28]
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	781b      	ldrb	r3, [r3, #0]
 8008590:	f003 030f 	and.w	r3, r3, #15
 8008594:	2101      	movs	r1, #1
 8008596:	fa01 f303 	lsl.w	r3, r1, r3
 800859a:	b29b      	uxth	r3, r3
 800859c:	43db      	mvns	r3, r3
 800859e:	68f9      	ldr	r1, [r7, #12]
 80085a0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80085a4:	4013      	ands	r3, r2
 80085a6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	015a      	lsls	r2, r3, #5
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	4413      	add	r3, r2
 80085b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085b4:	681a      	ldr	r2, [r3, #0]
 80085b6:	68bb      	ldr	r3, [r7, #8]
 80085b8:	0159      	lsls	r1, r3, #5
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	440b      	add	r3, r1
 80085be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085c2:	4619      	mov	r1, r3
 80085c4:	4b35      	ldr	r3, [pc, #212]	@ (800869c <USB_DeactivateEndpoint+0x1b0>)
 80085c6:	4013      	ands	r3, r2
 80085c8:	600b      	str	r3, [r1, #0]
 80085ca:	e060      	b.n	800868e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	015a      	lsls	r2, r3, #5
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	4413      	add	r3, r2
 80085d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80085de:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80085e2:	d11f      	bne.n	8008624 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80085e4:	68bb      	ldr	r3, [r7, #8]
 80085e6:	015a      	lsls	r2, r3, #5
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	4413      	add	r3, r2
 80085ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	68ba      	ldr	r2, [r7, #8]
 80085f4:	0151      	lsls	r1, r2, #5
 80085f6:	68fa      	ldr	r2, [r7, #12]
 80085f8:	440a      	add	r2, r1
 80085fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80085fe:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008602:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	015a      	lsls	r2, r3, #5
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	4413      	add	r3, r2
 800860c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	68ba      	ldr	r2, [r7, #8]
 8008614:	0151      	lsls	r1, r2, #5
 8008616:	68fa      	ldr	r2, [r7, #12]
 8008618:	440a      	add	r2, r1
 800861a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800861e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008622:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800862a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	781b      	ldrb	r3, [r3, #0]
 8008630:	f003 030f 	and.w	r3, r3, #15
 8008634:	2101      	movs	r1, #1
 8008636:	fa01 f303 	lsl.w	r3, r1, r3
 800863a:	041b      	lsls	r3, r3, #16
 800863c:	43db      	mvns	r3, r3
 800863e:	68f9      	ldr	r1, [r7, #12]
 8008640:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008644:	4013      	ands	r3, r2
 8008646:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800864e:	69da      	ldr	r2, [r3, #28]
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	781b      	ldrb	r3, [r3, #0]
 8008654:	f003 030f 	and.w	r3, r3, #15
 8008658:	2101      	movs	r1, #1
 800865a:	fa01 f303 	lsl.w	r3, r1, r3
 800865e:	041b      	lsls	r3, r3, #16
 8008660:	43db      	mvns	r3, r3
 8008662:	68f9      	ldr	r1, [r7, #12]
 8008664:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008668:	4013      	ands	r3, r2
 800866a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800866c:	68bb      	ldr	r3, [r7, #8]
 800866e:	015a      	lsls	r2, r3, #5
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	4413      	add	r3, r2
 8008674:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008678:	681a      	ldr	r2, [r3, #0]
 800867a:	68bb      	ldr	r3, [r7, #8]
 800867c:	0159      	lsls	r1, r3, #5
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	440b      	add	r3, r1
 8008682:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008686:	4619      	mov	r1, r3
 8008688:	4b05      	ldr	r3, [pc, #20]	@ (80086a0 <USB_DeactivateEndpoint+0x1b4>)
 800868a:	4013      	ands	r3, r2
 800868c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800868e:	2300      	movs	r3, #0
}
 8008690:	4618      	mov	r0, r3
 8008692:	3714      	adds	r7, #20
 8008694:	46bd      	mov	sp, r7
 8008696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869a:	4770      	bx	lr
 800869c:	ec337800 	.word	0xec337800
 80086a0:	eff37800 	.word	0xeff37800

080086a4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80086a4:	b580      	push	{r7, lr}
 80086a6:	b08a      	sub	sp, #40	@ 0x28
 80086a8:	af02      	add	r7, sp, #8
 80086aa:	60f8      	str	r0, [r7, #12]
 80086ac:	60b9      	str	r1, [r7, #8]
 80086ae:	4613      	mov	r3, r2
 80086b0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80086b6:	68bb      	ldr	r3, [r7, #8]
 80086b8:	781b      	ldrb	r3, [r3, #0]
 80086ba:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	785b      	ldrb	r3, [r3, #1]
 80086c0:	2b01      	cmp	r3, #1
 80086c2:	f040 817f 	bne.w	80089c4 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80086c6:	68bb      	ldr	r3, [r7, #8]
 80086c8:	691b      	ldr	r3, [r3, #16]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d132      	bne.n	8008734 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80086ce:	69bb      	ldr	r3, [r7, #24]
 80086d0:	015a      	lsls	r2, r3, #5
 80086d2:	69fb      	ldr	r3, [r7, #28]
 80086d4:	4413      	add	r3, r2
 80086d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086da:	691b      	ldr	r3, [r3, #16]
 80086dc:	69ba      	ldr	r2, [r7, #24]
 80086de:	0151      	lsls	r1, r2, #5
 80086e0:	69fa      	ldr	r2, [r7, #28]
 80086e2:	440a      	add	r2, r1
 80086e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80086e8:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80086ec:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80086f0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80086f2:	69bb      	ldr	r3, [r7, #24]
 80086f4:	015a      	lsls	r2, r3, #5
 80086f6:	69fb      	ldr	r3, [r7, #28]
 80086f8:	4413      	add	r3, r2
 80086fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086fe:	691b      	ldr	r3, [r3, #16]
 8008700:	69ba      	ldr	r2, [r7, #24]
 8008702:	0151      	lsls	r1, r2, #5
 8008704:	69fa      	ldr	r2, [r7, #28]
 8008706:	440a      	add	r2, r1
 8008708:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800870c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008710:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008712:	69bb      	ldr	r3, [r7, #24]
 8008714:	015a      	lsls	r2, r3, #5
 8008716:	69fb      	ldr	r3, [r7, #28]
 8008718:	4413      	add	r3, r2
 800871a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800871e:	691b      	ldr	r3, [r3, #16]
 8008720:	69ba      	ldr	r2, [r7, #24]
 8008722:	0151      	lsls	r1, r2, #5
 8008724:	69fa      	ldr	r2, [r7, #28]
 8008726:	440a      	add	r2, r1
 8008728:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800872c:	0cdb      	lsrs	r3, r3, #19
 800872e:	04db      	lsls	r3, r3, #19
 8008730:	6113      	str	r3, [r2, #16]
 8008732:	e097      	b.n	8008864 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008734:	69bb      	ldr	r3, [r7, #24]
 8008736:	015a      	lsls	r2, r3, #5
 8008738:	69fb      	ldr	r3, [r7, #28]
 800873a:	4413      	add	r3, r2
 800873c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008740:	691b      	ldr	r3, [r3, #16]
 8008742:	69ba      	ldr	r2, [r7, #24]
 8008744:	0151      	lsls	r1, r2, #5
 8008746:	69fa      	ldr	r2, [r7, #28]
 8008748:	440a      	add	r2, r1
 800874a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800874e:	0cdb      	lsrs	r3, r3, #19
 8008750:	04db      	lsls	r3, r3, #19
 8008752:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008754:	69bb      	ldr	r3, [r7, #24]
 8008756:	015a      	lsls	r2, r3, #5
 8008758:	69fb      	ldr	r3, [r7, #28]
 800875a:	4413      	add	r3, r2
 800875c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008760:	691b      	ldr	r3, [r3, #16]
 8008762:	69ba      	ldr	r2, [r7, #24]
 8008764:	0151      	lsls	r1, r2, #5
 8008766:	69fa      	ldr	r2, [r7, #28]
 8008768:	440a      	add	r2, r1
 800876a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800876e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008772:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008776:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8008778:	69bb      	ldr	r3, [r7, #24]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d11a      	bne.n	80087b4 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800877e:	68bb      	ldr	r3, [r7, #8]
 8008780:	691a      	ldr	r2, [r3, #16]
 8008782:	68bb      	ldr	r3, [r7, #8]
 8008784:	689b      	ldr	r3, [r3, #8]
 8008786:	429a      	cmp	r2, r3
 8008788:	d903      	bls.n	8008792 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800878a:	68bb      	ldr	r3, [r7, #8]
 800878c:	689a      	ldr	r2, [r3, #8]
 800878e:	68bb      	ldr	r3, [r7, #8]
 8008790:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008792:	69bb      	ldr	r3, [r7, #24]
 8008794:	015a      	lsls	r2, r3, #5
 8008796:	69fb      	ldr	r3, [r7, #28]
 8008798:	4413      	add	r3, r2
 800879a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800879e:	691b      	ldr	r3, [r3, #16]
 80087a0:	69ba      	ldr	r2, [r7, #24]
 80087a2:	0151      	lsls	r1, r2, #5
 80087a4:	69fa      	ldr	r2, [r7, #28]
 80087a6:	440a      	add	r2, r1
 80087a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80087ac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80087b0:	6113      	str	r3, [r2, #16]
 80087b2:	e044      	b.n	800883e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80087b4:	68bb      	ldr	r3, [r7, #8]
 80087b6:	691a      	ldr	r2, [r3, #16]
 80087b8:	68bb      	ldr	r3, [r7, #8]
 80087ba:	689b      	ldr	r3, [r3, #8]
 80087bc:	4413      	add	r3, r2
 80087be:	1e5a      	subs	r2, r3, #1
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	689b      	ldr	r3, [r3, #8]
 80087c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80087c8:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80087ca:	69bb      	ldr	r3, [r7, #24]
 80087cc:	015a      	lsls	r2, r3, #5
 80087ce:	69fb      	ldr	r3, [r7, #28]
 80087d0:	4413      	add	r3, r2
 80087d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087d6:	691a      	ldr	r2, [r3, #16]
 80087d8:	8afb      	ldrh	r3, [r7, #22]
 80087da:	04d9      	lsls	r1, r3, #19
 80087dc:	4ba4      	ldr	r3, [pc, #656]	@ (8008a70 <USB_EPStartXfer+0x3cc>)
 80087de:	400b      	ands	r3, r1
 80087e0:	69b9      	ldr	r1, [r7, #24]
 80087e2:	0148      	lsls	r0, r1, #5
 80087e4:	69f9      	ldr	r1, [r7, #28]
 80087e6:	4401      	add	r1, r0
 80087e8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80087ec:	4313      	orrs	r3, r2
 80087ee:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	791b      	ldrb	r3, [r3, #4]
 80087f4:	2b01      	cmp	r3, #1
 80087f6:	d122      	bne.n	800883e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80087f8:	69bb      	ldr	r3, [r7, #24]
 80087fa:	015a      	lsls	r2, r3, #5
 80087fc:	69fb      	ldr	r3, [r7, #28]
 80087fe:	4413      	add	r3, r2
 8008800:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008804:	691b      	ldr	r3, [r3, #16]
 8008806:	69ba      	ldr	r2, [r7, #24]
 8008808:	0151      	lsls	r1, r2, #5
 800880a:	69fa      	ldr	r2, [r7, #28]
 800880c:	440a      	add	r2, r1
 800880e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008812:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008816:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8008818:	69bb      	ldr	r3, [r7, #24]
 800881a:	015a      	lsls	r2, r3, #5
 800881c:	69fb      	ldr	r3, [r7, #28]
 800881e:	4413      	add	r3, r2
 8008820:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008824:	691a      	ldr	r2, [r3, #16]
 8008826:	8afb      	ldrh	r3, [r7, #22]
 8008828:	075b      	lsls	r3, r3, #29
 800882a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800882e:	69b9      	ldr	r1, [r7, #24]
 8008830:	0148      	lsls	r0, r1, #5
 8008832:	69f9      	ldr	r1, [r7, #28]
 8008834:	4401      	add	r1, r0
 8008836:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800883a:	4313      	orrs	r3, r2
 800883c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800883e:	69bb      	ldr	r3, [r7, #24]
 8008840:	015a      	lsls	r2, r3, #5
 8008842:	69fb      	ldr	r3, [r7, #28]
 8008844:	4413      	add	r3, r2
 8008846:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800884a:	691a      	ldr	r2, [r3, #16]
 800884c:	68bb      	ldr	r3, [r7, #8]
 800884e:	691b      	ldr	r3, [r3, #16]
 8008850:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008854:	69b9      	ldr	r1, [r7, #24]
 8008856:	0148      	lsls	r0, r1, #5
 8008858:	69f9      	ldr	r1, [r7, #28]
 800885a:	4401      	add	r1, r0
 800885c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008860:	4313      	orrs	r3, r2
 8008862:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008864:	79fb      	ldrb	r3, [r7, #7]
 8008866:	2b01      	cmp	r3, #1
 8008868:	d14b      	bne.n	8008902 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800886a:	68bb      	ldr	r3, [r7, #8]
 800886c:	69db      	ldr	r3, [r3, #28]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d009      	beq.n	8008886 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008872:	69bb      	ldr	r3, [r7, #24]
 8008874:	015a      	lsls	r2, r3, #5
 8008876:	69fb      	ldr	r3, [r7, #28]
 8008878:	4413      	add	r3, r2
 800887a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800887e:	461a      	mov	r2, r3
 8008880:	68bb      	ldr	r3, [r7, #8]
 8008882:	69db      	ldr	r3, [r3, #28]
 8008884:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008886:	68bb      	ldr	r3, [r7, #8]
 8008888:	791b      	ldrb	r3, [r3, #4]
 800888a:	2b01      	cmp	r3, #1
 800888c:	d128      	bne.n	80088e0 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800888e:	69fb      	ldr	r3, [r7, #28]
 8008890:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008894:	689b      	ldr	r3, [r3, #8]
 8008896:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800889a:	2b00      	cmp	r3, #0
 800889c:	d110      	bne.n	80088c0 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800889e:	69bb      	ldr	r3, [r7, #24]
 80088a0:	015a      	lsls	r2, r3, #5
 80088a2:	69fb      	ldr	r3, [r7, #28]
 80088a4:	4413      	add	r3, r2
 80088a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	69ba      	ldr	r2, [r7, #24]
 80088ae:	0151      	lsls	r1, r2, #5
 80088b0:	69fa      	ldr	r2, [r7, #28]
 80088b2:	440a      	add	r2, r1
 80088b4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80088b8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80088bc:	6013      	str	r3, [r2, #0]
 80088be:	e00f      	b.n	80088e0 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80088c0:	69bb      	ldr	r3, [r7, #24]
 80088c2:	015a      	lsls	r2, r3, #5
 80088c4:	69fb      	ldr	r3, [r7, #28]
 80088c6:	4413      	add	r3, r2
 80088c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	69ba      	ldr	r2, [r7, #24]
 80088d0:	0151      	lsls	r1, r2, #5
 80088d2:	69fa      	ldr	r2, [r7, #28]
 80088d4:	440a      	add	r2, r1
 80088d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80088da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80088de:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80088e0:	69bb      	ldr	r3, [r7, #24]
 80088e2:	015a      	lsls	r2, r3, #5
 80088e4:	69fb      	ldr	r3, [r7, #28]
 80088e6:	4413      	add	r3, r2
 80088e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	69ba      	ldr	r2, [r7, #24]
 80088f0:	0151      	lsls	r1, r2, #5
 80088f2:	69fa      	ldr	r2, [r7, #28]
 80088f4:	440a      	add	r2, r1
 80088f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80088fa:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80088fe:	6013      	str	r3, [r2, #0]
 8008900:	e166      	b.n	8008bd0 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008902:	69bb      	ldr	r3, [r7, #24]
 8008904:	015a      	lsls	r2, r3, #5
 8008906:	69fb      	ldr	r3, [r7, #28]
 8008908:	4413      	add	r3, r2
 800890a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	69ba      	ldr	r2, [r7, #24]
 8008912:	0151      	lsls	r1, r2, #5
 8008914:	69fa      	ldr	r2, [r7, #28]
 8008916:	440a      	add	r2, r1
 8008918:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800891c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008920:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	791b      	ldrb	r3, [r3, #4]
 8008926:	2b01      	cmp	r3, #1
 8008928:	d015      	beq.n	8008956 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800892a:	68bb      	ldr	r3, [r7, #8]
 800892c:	691b      	ldr	r3, [r3, #16]
 800892e:	2b00      	cmp	r3, #0
 8008930:	f000 814e 	beq.w	8008bd0 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008934:	69fb      	ldr	r3, [r7, #28]
 8008936:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800893a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800893c:	68bb      	ldr	r3, [r7, #8]
 800893e:	781b      	ldrb	r3, [r3, #0]
 8008940:	f003 030f 	and.w	r3, r3, #15
 8008944:	2101      	movs	r1, #1
 8008946:	fa01 f303 	lsl.w	r3, r1, r3
 800894a:	69f9      	ldr	r1, [r7, #28]
 800894c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008950:	4313      	orrs	r3, r2
 8008952:	634b      	str	r3, [r1, #52]	@ 0x34
 8008954:	e13c      	b.n	8008bd0 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008956:	69fb      	ldr	r3, [r7, #28]
 8008958:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800895c:	689b      	ldr	r3, [r3, #8]
 800895e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008962:	2b00      	cmp	r3, #0
 8008964:	d110      	bne.n	8008988 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008966:	69bb      	ldr	r3, [r7, #24]
 8008968:	015a      	lsls	r2, r3, #5
 800896a:	69fb      	ldr	r3, [r7, #28]
 800896c:	4413      	add	r3, r2
 800896e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	69ba      	ldr	r2, [r7, #24]
 8008976:	0151      	lsls	r1, r2, #5
 8008978:	69fa      	ldr	r2, [r7, #28]
 800897a:	440a      	add	r2, r1
 800897c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008980:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008984:	6013      	str	r3, [r2, #0]
 8008986:	e00f      	b.n	80089a8 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008988:	69bb      	ldr	r3, [r7, #24]
 800898a:	015a      	lsls	r2, r3, #5
 800898c:	69fb      	ldr	r3, [r7, #28]
 800898e:	4413      	add	r3, r2
 8008990:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	69ba      	ldr	r2, [r7, #24]
 8008998:	0151      	lsls	r1, r2, #5
 800899a:	69fa      	ldr	r2, [r7, #28]
 800899c:	440a      	add	r2, r1
 800899e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80089a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80089a6:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80089a8:	68bb      	ldr	r3, [r7, #8]
 80089aa:	68d9      	ldr	r1, [r3, #12]
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	781a      	ldrb	r2, [r3, #0]
 80089b0:	68bb      	ldr	r3, [r7, #8]
 80089b2:	691b      	ldr	r3, [r3, #16]
 80089b4:	b298      	uxth	r0, r3
 80089b6:	79fb      	ldrb	r3, [r7, #7]
 80089b8:	9300      	str	r3, [sp, #0]
 80089ba:	4603      	mov	r3, r0
 80089bc:	68f8      	ldr	r0, [r7, #12]
 80089be:	f000 f9b9 	bl	8008d34 <USB_WritePacket>
 80089c2:	e105      	b.n	8008bd0 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80089c4:	69bb      	ldr	r3, [r7, #24]
 80089c6:	015a      	lsls	r2, r3, #5
 80089c8:	69fb      	ldr	r3, [r7, #28]
 80089ca:	4413      	add	r3, r2
 80089cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089d0:	691b      	ldr	r3, [r3, #16]
 80089d2:	69ba      	ldr	r2, [r7, #24]
 80089d4:	0151      	lsls	r1, r2, #5
 80089d6:	69fa      	ldr	r2, [r7, #28]
 80089d8:	440a      	add	r2, r1
 80089da:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80089de:	0cdb      	lsrs	r3, r3, #19
 80089e0:	04db      	lsls	r3, r3, #19
 80089e2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80089e4:	69bb      	ldr	r3, [r7, #24]
 80089e6:	015a      	lsls	r2, r3, #5
 80089e8:	69fb      	ldr	r3, [r7, #28]
 80089ea:	4413      	add	r3, r2
 80089ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089f0:	691b      	ldr	r3, [r3, #16]
 80089f2:	69ba      	ldr	r2, [r7, #24]
 80089f4:	0151      	lsls	r1, r2, #5
 80089f6:	69fa      	ldr	r2, [r7, #28]
 80089f8:	440a      	add	r2, r1
 80089fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80089fe:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008a02:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008a06:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8008a08:	69bb      	ldr	r3, [r7, #24]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d132      	bne.n	8008a74 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8008a0e:	68bb      	ldr	r3, [r7, #8]
 8008a10:	691b      	ldr	r3, [r3, #16]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d003      	beq.n	8008a1e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8008a16:	68bb      	ldr	r3, [r7, #8]
 8008a18:	689a      	ldr	r2, [r3, #8]
 8008a1a:	68bb      	ldr	r3, [r7, #8]
 8008a1c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8008a1e:	68bb      	ldr	r3, [r7, #8]
 8008a20:	689a      	ldr	r2, [r3, #8]
 8008a22:	68bb      	ldr	r3, [r7, #8]
 8008a24:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008a26:	69bb      	ldr	r3, [r7, #24]
 8008a28:	015a      	lsls	r2, r3, #5
 8008a2a:	69fb      	ldr	r3, [r7, #28]
 8008a2c:	4413      	add	r3, r2
 8008a2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a32:	691a      	ldr	r2, [r3, #16]
 8008a34:	68bb      	ldr	r3, [r7, #8]
 8008a36:	6a1b      	ldr	r3, [r3, #32]
 8008a38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a3c:	69b9      	ldr	r1, [r7, #24]
 8008a3e:	0148      	lsls	r0, r1, #5
 8008a40:	69f9      	ldr	r1, [r7, #28]
 8008a42:	4401      	add	r1, r0
 8008a44:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008a48:	4313      	orrs	r3, r2
 8008a4a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008a4c:	69bb      	ldr	r3, [r7, #24]
 8008a4e:	015a      	lsls	r2, r3, #5
 8008a50:	69fb      	ldr	r3, [r7, #28]
 8008a52:	4413      	add	r3, r2
 8008a54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a58:	691b      	ldr	r3, [r3, #16]
 8008a5a:	69ba      	ldr	r2, [r7, #24]
 8008a5c:	0151      	lsls	r1, r2, #5
 8008a5e:	69fa      	ldr	r2, [r7, #28]
 8008a60:	440a      	add	r2, r1
 8008a62:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a66:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008a6a:	6113      	str	r3, [r2, #16]
 8008a6c:	e062      	b.n	8008b34 <USB_EPStartXfer+0x490>
 8008a6e:	bf00      	nop
 8008a70:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8008a74:	68bb      	ldr	r3, [r7, #8]
 8008a76:	691b      	ldr	r3, [r3, #16]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d123      	bne.n	8008ac4 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008a7c:	69bb      	ldr	r3, [r7, #24]
 8008a7e:	015a      	lsls	r2, r3, #5
 8008a80:	69fb      	ldr	r3, [r7, #28]
 8008a82:	4413      	add	r3, r2
 8008a84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a88:	691a      	ldr	r2, [r3, #16]
 8008a8a:	68bb      	ldr	r3, [r7, #8]
 8008a8c:	689b      	ldr	r3, [r3, #8]
 8008a8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a92:	69b9      	ldr	r1, [r7, #24]
 8008a94:	0148      	lsls	r0, r1, #5
 8008a96:	69f9      	ldr	r1, [r7, #28]
 8008a98:	4401      	add	r1, r0
 8008a9a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008a9e:	4313      	orrs	r3, r2
 8008aa0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008aa2:	69bb      	ldr	r3, [r7, #24]
 8008aa4:	015a      	lsls	r2, r3, #5
 8008aa6:	69fb      	ldr	r3, [r7, #28]
 8008aa8:	4413      	add	r3, r2
 8008aaa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008aae:	691b      	ldr	r3, [r3, #16]
 8008ab0:	69ba      	ldr	r2, [r7, #24]
 8008ab2:	0151      	lsls	r1, r2, #5
 8008ab4:	69fa      	ldr	r2, [r7, #28]
 8008ab6:	440a      	add	r2, r1
 8008ab8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008abc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008ac0:	6113      	str	r3, [r2, #16]
 8008ac2:	e037      	b.n	8008b34 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008ac4:	68bb      	ldr	r3, [r7, #8]
 8008ac6:	691a      	ldr	r2, [r3, #16]
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	689b      	ldr	r3, [r3, #8]
 8008acc:	4413      	add	r3, r2
 8008ace:	1e5a      	subs	r2, r3, #1
 8008ad0:	68bb      	ldr	r3, [r7, #8]
 8008ad2:	689b      	ldr	r3, [r3, #8]
 8008ad4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ad8:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8008ada:	68bb      	ldr	r3, [r7, #8]
 8008adc:	689b      	ldr	r3, [r3, #8]
 8008ade:	8afa      	ldrh	r2, [r7, #22]
 8008ae0:	fb03 f202 	mul.w	r2, r3, r2
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008ae8:	69bb      	ldr	r3, [r7, #24]
 8008aea:	015a      	lsls	r2, r3, #5
 8008aec:	69fb      	ldr	r3, [r7, #28]
 8008aee:	4413      	add	r3, r2
 8008af0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008af4:	691a      	ldr	r2, [r3, #16]
 8008af6:	8afb      	ldrh	r3, [r7, #22]
 8008af8:	04d9      	lsls	r1, r3, #19
 8008afa:	4b38      	ldr	r3, [pc, #224]	@ (8008bdc <USB_EPStartXfer+0x538>)
 8008afc:	400b      	ands	r3, r1
 8008afe:	69b9      	ldr	r1, [r7, #24]
 8008b00:	0148      	lsls	r0, r1, #5
 8008b02:	69f9      	ldr	r1, [r7, #28]
 8008b04:	4401      	add	r1, r0
 8008b06:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008b0a:	4313      	orrs	r3, r2
 8008b0c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008b0e:	69bb      	ldr	r3, [r7, #24]
 8008b10:	015a      	lsls	r2, r3, #5
 8008b12:	69fb      	ldr	r3, [r7, #28]
 8008b14:	4413      	add	r3, r2
 8008b16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b1a:	691a      	ldr	r2, [r3, #16]
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	6a1b      	ldr	r3, [r3, #32]
 8008b20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b24:	69b9      	ldr	r1, [r7, #24]
 8008b26:	0148      	lsls	r0, r1, #5
 8008b28:	69f9      	ldr	r1, [r7, #28]
 8008b2a:	4401      	add	r1, r0
 8008b2c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008b30:	4313      	orrs	r3, r2
 8008b32:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8008b34:	79fb      	ldrb	r3, [r7, #7]
 8008b36:	2b01      	cmp	r3, #1
 8008b38:	d10d      	bne.n	8008b56 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	68db      	ldr	r3, [r3, #12]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d009      	beq.n	8008b56 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	68d9      	ldr	r1, [r3, #12]
 8008b46:	69bb      	ldr	r3, [r7, #24]
 8008b48:	015a      	lsls	r2, r3, #5
 8008b4a:	69fb      	ldr	r3, [r7, #28]
 8008b4c:	4413      	add	r3, r2
 8008b4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b52:	460a      	mov	r2, r1
 8008b54:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	791b      	ldrb	r3, [r3, #4]
 8008b5a:	2b01      	cmp	r3, #1
 8008b5c:	d128      	bne.n	8008bb0 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008b5e:	69fb      	ldr	r3, [r7, #28]
 8008b60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b64:	689b      	ldr	r3, [r3, #8]
 8008b66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d110      	bne.n	8008b90 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008b6e:	69bb      	ldr	r3, [r7, #24]
 8008b70:	015a      	lsls	r2, r3, #5
 8008b72:	69fb      	ldr	r3, [r7, #28]
 8008b74:	4413      	add	r3, r2
 8008b76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	69ba      	ldr	r2, [r7, #24]
 8008b7e:	0151      	lsls	r1, r2, #5
 8008b80:	69fa      	ldr	r2, [r7, #28]
 8008b82:	440a      	add	r2, r1
 8008b84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b88:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008b8c:	6013      	str	r3, [r2, #0]
 8008b8e:	e00f      	b.n	8008bb0 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008b90:	69bb      	ldr	r3, [r7, #24]
 8008b92:	015a      	lsls	r2, r3, #5
 8008b94:	69fb      	ldr	r3, [r7, #28]
 8008b96:	4413      	add	r3, r2
 8008b98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	69ba      	ldr	r2, [r7, #24]
 8008ba0:	0151      	lsls	r1, r2, #5
 8008ba2:	69fa      	ldr	r2, [r7, #28]
 8008ba4:	440a      	add	r2, r1
 8008ba6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008baa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008bae:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008bb0:	69bb      	ldr	r3, [r7, #24]
 8008bb2:	015a      	lsls	r2, r3, #5
 8008bb4:	69fb      	ldr	r3, [r7, #28]
 8008bb6:	4413      	add	r3, r2
 8008bb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	69ba      	ldr	r2, [r7, #24]
 8008bc0:	0151      	lsls	r1, r2, #5
 8008bc2:	69fa      	ldr	r2, [r7, #28]
 8008bc4:	440a      	add	r2, r1
 8008bc6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008bca:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008bce:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008bd0:	2300      	movs	r3, #0
}
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	3720      	adds	r7, #32
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bd80      	pop	{r7, pc}
 8008bda:	bf00      	nop
 8008bdc:	1ff80000 	.word	0x1ff80000

08008be0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008be0:	b480      	push	{r7}
 8008be2:	b087      	sub	sp, #28
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
 8008be8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008bea:	2300      	movs	r3, #0
 8008bec:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	785b      	ldrb	r3, [r3, #1]
 8008bfa:	2b01      	cmp	r3, #1
 8008bfc:	d14a      	bne.n	8008c94 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	781b      	ldrb	r3, [r3, #0]
 8008c02:	015a      	lsls	r2, r3, #5
 8008c04:	693b      	ldr	r3, [r7, #16]
 8008c06:	4413      	add	r3, r2
 8008c08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008c12:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008c16:	f040 8086 	bne.w	8008d26 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008c1a:	683b      	ldr	r3, [r7, #0]
 8008c1c:	781b      	ldrb	r3, [r3, #0]
 8008c1e:	015a      	lsls	r2, r3, #5
 8008c20:	693b      	ldr	r3, [r7, #16]
 8008c22:	4413      	add	r3, r2
 8008c24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	683a      	ldr	r2, [r7, #0]
 8008c2c:	7812      	ldrb	r2, [r2, #0]
 8008c2e:	0151      	lsls	r1, r2, #5
 8008c30:	693a      	ldr	r2, [r7, #16]
 8008c32:	440a      	add	r2, r1
 8008c34:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c38:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008c3c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008c3e:	683b      	ldr	r3, [r7, #0]
 8008c40:	781b      	ldrb	r3, [r3, #0]
 8008c42:	015a      	lsls	r2, r3, #5
 8008c44:	693b      	ldr	r3, [r7, #16]
 8008c46:	4413      	add	r3, r2
 8008c48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	683a      	ldr	r2, [r7, #0]
 8008c50:	7812      	ldrb	r2, [r2, #0]
 8008c52:	0151      	lsls	r1, r2, #5
 8008c54:	693a      	ldr	r2, [r7, #16]
 8008c56:	440a      	add	r2, r1
 8008c58:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c5c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008c60:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	3301      	adds	r3, #1
 8008c66:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d902      	bls.n	8008c78 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008c72:	2301      	movs	r3, #1
 8008c74:	75fb      	strb	r3, [r7, #23]
          break;
 8008c76:	e056      	b.n	8008d26 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	781b      	ldrb	r3, [r3, #0]
 8008c7c:	015a      	lsls	r2, r3, #5
 8008c7e:	693b      	ldr	r3, [r7, #16]
 8008c80:	4413      	add	r3, r2
 8008c82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008c8c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008c90:	d0e7      	beq.n	8008c62 <USB_EPStopXfer+0x82>
 8008c92:	e048      	b.n	8008d26 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008c94:	683b      	ldr	r3, [r7, #0]
 8008c96:	781b      	ldrb	r3, [r3, #0]
 8008c98:	015a      	lsls	r2, r3, #5
 8008c9a:	693b      	ldr	r3, [r7, #16]
 8008c9c:	4413      	add	r3, r2
 8008c9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008ca8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008cac:	d13b      	bne.n	8008d26 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008cae:	683b      	ldr	r3, [r7, #0]
 8008cb0:	781b      	ldrb	r3, [r3, #0]
 8008cb2:	015a      	lsls	r2, r3, #5
 8008cb4:	693b      	ldr	r3, [r7, #16]
 8008cb6:	4413      	add	r3, r2
 8008cb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	683a      	ldr	r2, [r7, #0]
 8008cc0:	7812      	ldrb	r2, [r2, #0]
 8008cc2:	0151      	lsls	r1, r2, #5
 8008cc4:	693a      	ldr	r2, [r7, #16]
 8008cc6:	440a      	add	r2, r1
 8008cc8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ccc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008cd0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	781b      	ldrb	r3, [r3, #0]
 8008cd6:	015a      	lsls	r2, r3, #5
 8008cd8:	693b      	ldr	r3, [r7, #16]
 8008cda:	4413      	add	r3, r2
 8008cdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	683a      	ldr	r2, [r7, #0]
 8008ce4:	7812      	ldrb	r2, [r2, #0]
 8008ce6:	0151      	lsls	r1, r2, #5
 8008ce8:	693a      	ldr	r2, [r7, #16]
 8008cea:	440a      	add	r2, r1
 8008cec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008cf0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008cf4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	3301      	adds	r3, #1
 8008cfa:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008d02:	4293      	cmp	r3, r2
 8008d04:	d902      	bls.n	8008d0c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008d06:	2301      	movs	r3, #1
 8008d08:	75fb      	strb	r3, [r7, #23]
          break;
 8008d0a:	e00c      	b.n	8008d26 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	781b      	ldrb	r3, [r3, #0]
 8008d10:	015a      	lsls	r2, r3, #5
 8008d12:	693b      	ldr	r3, [r7, #16]
 8008d14:	4413      	add	r3, r2
 8008d16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008d20:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008d24:	d0e7      	beq.n	8008cf6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008d26:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d28:	4618      	mov	r0, r3
 8008d2a:	371c      	adds	r7, #28
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d32:	4770      	bx	lr

08008d34 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008d34:	b480      	push	{r7}
 8008d36:	b089      	sub	sp, #36	@ 0x24
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	60f8      	str	r0, [r7, #12]
 8008d3c:	60b9      	str	r1, [r7, #8]
 8008d3e:	4611      	mov	r1, r2
 8008d40:	461a      	mov	r2, r3
 8008d42:	460b      	mov	r3, r1
 8008d44:	71fb      	strb	r3, [r7, #7]
 8008d46:	4613      	mov	r3, r2
 8008d48:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008d4e:	68bb      	ldr	r3, [r7, #8]
 8008d50:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008d52:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d123      	bne.n	8008da2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008d5a:	88bb      	ldrh	r3, [r7, #4]
 8008d5c:	3303      	adds	r3, #3
 8008d5e:	089b      	lsrs	r3, r3, #2
 8008d60:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008d62:	2300      	movs	r3, #0
 8008d64:	61bb      	str	r3, [r7, #24]
 8008d66:	e018      	b.n	8008d9a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008d68:	79fb      	ldrb	r3, [r7, #7]
 8008d6a:	031a      	lsls	r2, r3, #12
 8008d6c:	697b      	ldr	r3, [r7, #20]
 8008d6e:	4413      	add	r3, r2
 8008d70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008d74:	461a      	mov	r2, r3
 8008d76:	69fb      	ldr	r3, [r7, #28]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008d7c:	69fb      	ldr	r3, [r7, #28]
 8008d7e:	3301      	adds	r3, #1
 8008d80:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008d82:	69fb      	ldr	r3, [r7, #28]
 8008d84:	3301      	adds	r3, #1
 8008d86:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008d88:	69fb      	ldr	r3, [r7, #28]
 8008d8a:	3301      	adds	r3, #1
 8008d8c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008d8e:	69fb      	ldr	r3, [r7, #28]
 8008d90:	3301      	adds	r3, #1
 8008d92:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008d94:	69bb      	ldr	r3, [r7, #24]
 8008d96:	3301      	adds	r3, #1
 8008d98:	61bb      	str	r3, [r7, #24]
 8008d9a:	69ba      	ldr	r2, [r7, #24]
 8008d9c:	693b      	ldr	r3, [r7, #16]
 8008d9e:	429a      	cmp	r2, r3
 8008da0:	d3e2      	bcc.n	8008d68 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008da2:	2300      	movs	r3, #0
}
 8008da4:	4618      	mov	r0, r3
 8008da6:	3724      	adds	r7, #36	@ 0x24
 8008da8:	46bd      	mov	sp, r7
 8008daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dae:	4770      	bx	lr

08008db0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008db0:	b480      	push	{r7}
 8008db2:	b08b      	sub	sp, #44	@ 0x2c
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	60f8      	str	r0, [r7, #12]
 8008db8:	60b9      	str	r1, [r7, #8]
 8008dba:	4613      	mov	r3, r2
 8008dbc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008dc2:	68bb      	ldr	r3, [r7, #8]
 8008dc4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008dc6:	88fb      	ldrh	r3, [r7, #6]
 8008dc8:	089b      	lsrs	r3, r3, #2
 8008dca:	b29b      	uxth	r3, r3
 8008dcc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008dce:	88fb      	ldrh	r3, [r7, #6]
 8008dd0:	f003 0303 	and.w	r3, r3, #3
 8008dd4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	623b      	str	r3, [r7, #32]
 8008dda:	e014      	b.n	8008e06 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008ddc:	69bb      	ldr	r3, [r7, #24]
 8008dde:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008de2:	681a      	ldr	r2, [r3, #0]
 8008de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008de6:	601a      	str	r2, [r3, #0]
    pDest++;
 8008de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dea:	3301      	adds	r3, #1
 8008dec:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008df0:	3301      	adds	r3, #1
 8008df2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008df6:	3301      	adds	r3, #1
 8008df8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dfc:	3301      	adds	r3, #1
 8008dfe:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008e00:	6a3b      	ldr	r3, [r7, #32]
 8008e02:	3301      	adds	r3, #1
 8008e04:	623b      	str	r3, [r7, #32]
 8008e06:	6a3a      	ldr	r2, [r7, #32]
 8008e08:	697b      	ldr	r3, [r7, #20]
 8008e0a:	429a      	cmp	r2, r3
 8008e0c:	d3e6      	bcc.n	8008ddc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008e0e:	8bfb      	ldrh	r3, [r7, #30]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d01e      	beq.n	8008e52 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008e14:	2300      	movs	r3, #0
 8008e16:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008e18:	69bb      	ldr	r3, [r7, #24]
 8008e1a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008e1e:	461a      	mov	r2, r3
 8008e20:	f107 0310 	add.w	r3, r7, #16
 8008e24:	6812      	ldr	r2, [r2, #0]
 8008e26:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008e28:	693a      	ldr	r2, [r7, #16]
 8008e2a:	6a3b      	ldr	r3, [r7, #32]
 8008e2c:	b2db      	uxtb	r3, r3
 8008e2e:	00db      	lsls	r3, r3, #3
 8008e30:	fa22 f303 	lsr.w	r3, r2, r3
 8008e34:	b2da      	uxtb	r2, r3
 8008e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e38:	701a      	strb	r2, [r3, #0]
      i++;
 8008e3a:	6a3b      	ldr	r3, [r7, #32]
 8008e3c:	3301      	adds	r3, #1
 8008e3e:	623b      	str	r3, [r7, #32]
      pDest++;
 8008e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e42:	3301      	adds	r3, #1
 8008e44:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008e46:	8bfb      	ldrh	r3, [r7, #30]
 8008e48:	3b01      	subs	r3, #1
 8008e4a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008e4c:	8bfb      	ldrh	r3, [r7, #30]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d1ea      	bne.n	8008e28 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008e54:	4618      	mov	r0, r3
 8008e56:	372c      	adds	r7, #44	@ 0x2c
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5e:	4770      	bx	lr

08008e60 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008e60:	b480      	push	{r7}
 8008e62:	b085      	sub	sp, #20
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
 8008e68:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	781b      	ldrb	r3, [r3, #0]
 8008e72:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008e74:	683b      	ldr	r3, [r7, #0]
 8008e76:	785b      	ldrb	r3, [r3, #1]
 8008e78:	2b01      	cmp	r3, #1
 8008e7a:	d12c      	bne.n	8008ed6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008e7c:	68bb      	ldr	r3, [r7, #8]
 8008e7e:	015a      	lsls	r2, r3, #5
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	4413      	add	r3, r2
 8008e84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	db12      	blt.n	8008eb4 <USB_EPSetStall+0x54>
 8008e8e:	68bb      	ldr	r3, [r7, #8]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d00f      	beq.n	8008eb4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008e94:	68bb      	ldr	r3, [r7, #8]
 8008e96:	015a      	lsls	r2, r3, #5
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	4413      	add	r3, r2
 8008e9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	68ba      	ldr	r2, [r7, #8]
 8008ea4:	0151      	lsls	r1, r2, #5
 8008ea6:	68fa      	ldr	r2, [r7, #12]
 8008ea8:	440a      	add	r2, r1
 8008eaa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008eae:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008eb2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008eb4:	68bb      	ldr	r3, [r7, #8]
 8008eb6:	015a      	lsls	r2, r3, #5
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	4413      	add	r3, r2
 8008ebc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	68ba      	ldr	r2, [r7, #8]
 8008ec4:	0151      	lsls	r1, r2, #5
 8008ec6:	68fa      	ldr	r2, [r7, #12]
 8008ec8:	440a      	add	r2, r1
 8008eca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ece:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008ed2:	6013      	str	r3, [r2, #0]
 8008ed4:	e02b      	b.n	8008f2e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008ed6:	68bb      	ldr	r3, [r7, #8]
 8008ed8:	015a      	lsls	r2, r3, #5
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	4413      	add	r3, r2
 8008ede:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	db12      	blt.n	8008f0e <USB_EPSetStall+0xae>
 8008ee8:	68bb      	ldr	r3, [r7, #8]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d00f      	beq.n	8008f0e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008eee:	68bb      	ldr	r3, [r7, #8]
 8008ef0:	015a      	lsls	r2, r3, #5
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	4413      	add	r3, r2
 8008ef6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	68ba      	ldr	r2, [r7, #8]
 8008efe:	0151      	lsls	r1, r2, #5
 8008f00:	68fa      	ldr	r2, [r7, #12]
 8008f02:	440a      	add	r2, r1
 8008f04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008f08:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008f0c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008f0e:	68bb      	ldr	r3, [r7, #8]
 8008f10:	015a      	lsls	r2, r3, #5
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	4413      	add	r3, r2
 8008f16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	68ba      	ldr	r2, [r7, #8]
 8008f1e:	0151      	lsls	r1, r2, #5
 8008f20:	68fa      	ldr	r2, [r7, #12]
 8008f22:	440a      	add	r2, r1
 8008f24:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008f28:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008f2c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008f2e:	2300      	movs	r3, #0
}
 8008f30:	4618      	mov	r0, r3
 8008f32:	3714      	adds	r7, #20
 8008f34:	46bd      	mov	sp, r7
 8008f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3a:	4770      	bx	lr

08008f3c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	b085      	sub	sp, #20
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
 8008f44:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008f4a:	683b      	ldr	r3, [r7, #0]
 8008f4c:	781b      	ldrb	r3, [r3, #0]
 8008f4e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	785b      	ldrb	r3, [r3, #1]
 8008f54:	2b01      	cmp	r3, #1
 8008f56:	d128      	bne.n	8008faa <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008f58:	68bb      	ldr	r3, [r7, #8]
 8008f5a:	015a      	lsls	r2, r3, #5
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	4413      	add	r3, r2
 8008f60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	68ba      	ldr	r2, [r7, #8]
 8008f68:	0151      	lsls	r1, r2, #5
 8008f6a:	68fa      	ldr	r2, [r7, #12]
 8008f6c:	440a      	add	r2, r1
 8008f6e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008f72:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008f76:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	791b      	ldrb	r3, [r3, #4]
 8008f7c:	2b03      	cmp	r3, #3
 8008f7e:	d003      	beq.n	8008f88 <USB_EPClearStall+0x4c>
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	791b      	ldrb	r3, [r3, #4]
 8008f84:	2b02      	cmp	r3, #2
 8008f86:	d138      	bne.n	8008ffa <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008f88:	68bb      	ldr	r3, [r7, #8]
 8008f8a:	015a      	lsls	r2, r3, #5
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	4413      	add	r3, r2
 8008f90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	68ba      	ldr	r2, [r7, #8]
 8008f98:	0151      	lsls	r1, r2, #5
 8008f9a:	68fa      	ldr	r2, [r7, #12]
 8008f9c:	440a      	add	r2, r1
 8008f9e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008fa2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008fa6:	6013      	str	r3, [r2, #0]
 8008fa8:	e027      	b.n	8008ffa <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008faa:	68bb      	ldr	r3, [r7, #8]
 8008fac:	015a      	lsls	r2, r3, #5
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	4413      	add	r3, r2
 8008fb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	68ba      	ldr	r2, [r7, #8]
 8008fba:	0151      	lsls	r1, r2, #5
 8008fbc:	68fa      	ldr	r2, [r7, #12]
 8008fbe:	440a      	add	r2, r1
 8008fc0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008fc4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008fc8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008fca:	683b      	ldr	r3, [r7, #0]
 8008fcc:	791b      	ldrb	r3, [r3, #4]
 8008fce:	2b03      	cmp	r3, #3
 8008fd0:	d003      	beq.n	8008fda <USB_EPClearStall+0x9e>
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	791b      	ldrb	r3, [r3, #4]
 8008fd6:	2b02      	cmp	r3, #2
 8008fd8:	d10f      	bne.n	8008ffa <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008fda:	68bb      	ldr	r3, [r7, #8]
 8008fdc:	015a      	lsls	r2, r3, #5
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	4413      	add	r3, r2
 8008fe2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	68ba      	ldr	r2, [r7, #8]
 8008fea:	0151      	lsls	r1, r2, #5
 8008fec:	68fa      	ldr	r2, [r7, #12]
 8008fee:	440a      	add	r2, r1
 8008ff0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ff4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008ff8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008ffa:	2300      	movs	r3, #0
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	3714      	adds	r7, #20
 8009000:	46bd      	mov	sp, r7
 8009002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009006:	4770      	bx	lr

08009008 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009008:	b480      	push	{r7}
 800900a:	b085      	sub	sp, #20
 800900c:	af00      	add	r7, sp, #0
 800900e:	6078      	str	r0, [r7, #4]
 8009010:	460b      	mov	r3, r1
 8009012:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	68fa      	ldr	r2, [r7, #12]
 8009022:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009026:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800902a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009032:	681a      	ldr	r2, [r3, #0]
 8009034:	78fb      	ldrb	r3, [r7, #3]
 8009036:	011b      	lsls	r3, r3, #4
 8009038:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800903c:	68f9      	ldr	r1, [r7, #12]
 800903e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009042:	4313      	orrs	r3, r2
 8009044:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009046:	2300      	movs	r3, #0
}
 8009048:	4618      	mov	r0, r3
 800904a:	3714      	adds	r7, #20
 800904c:	46bd      	mov	sp, r7
 800904e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009052:	4770      	bx	lr

08009054 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009054:	b480      	push	{r7}
 8009056:	b085      	sub	sp, #20
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	68fa      	ldr	r2, [r7, #12]
 800906a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800906e:	f023 0303 	bic.w	r3, r3, #3
 8009072:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800907a:	685b      	ldr	r3, [r3, #4]
 800907c:	68fa      	ldr	r2, [r7, #12]
 800907e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009082:	f023 0302 	bic.w	r3, r3, #2
 8009086:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009088:	2300      	movs	r3, #0
}
 800908a:	4618      	mov	r0, r3
 800908c:	3714      	adds	r7, #20
 800908e:	46bd      	mov	sp, r7
 8009090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009094:	4770      	bx	lr

08009096 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009096:	b480      	push	{r7}
 8009098:	b085      	sub	sp, #20
 800909a:	af00      	add	r7, sp, #0
 800909c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	68fa      	ldr	r2, [r7, #12]
 80090ac:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80090b0:	f023 0303 	bic.w	r3, r3, #3
 80090b4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80090bc:	685b      	ldr	r3, [r3, #4]
 80090be:	68fa      	ldr	r2, [r7, #12]
 80090c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80090c4:	f043 0302 	orr.w	r3, r3, #2
 80090c8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80090ca:	2300      	movs	r3, #0
}
 80090cc:	4618      	mov	r0, r3
 80090ce:	3714      	adds	r7, #20
 80090d0:	46bd      	mov	sp, r7
 80090d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d6:	4770      	bx	lr

080090d8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80090d8:	b480      	push	{r7}
 80090da:	b085      	sub	sp, #20
 80090dc:	af00      	add	r7, sp, #0
 80090de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	695b      	ldr	r3, [r3, #20]
 80090e4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	699b      	ldr	r3, [r3, #24]
 80090ea:	68fa      	ldr	r2, [r7, #12]
 80090ec:	4013      	ands	r3, r2
 80090ee:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80090f0:	68fb      	ldr	r3, [r7, #12]
}
 80090f2:	4618      	mov	r0, r3
 80090f4:	3714      	adds	r7, #20
 80090f6:	46bd      	mov	sp, r7
 80090f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fc:	4770      	bx	lr

080090fe <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80090fe:	b480      	push	{r7}
 8009100:	b085      	sub	sp, #20
 8009102:	af00      	add	r7, sp, #0
 8009104:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009110:	699b      	ldr	r3, [r3, #24]
 8009112:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800911a:	69db      	ldr	r3, [r3, #28]
 800911c:	68ba      	ldr	r2, [r7, #8]
 800911e:	4013      	ands	r3, r2
 8009120:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009122:	68bb      	ldr	r3, [r7, #8]
 8009124:	0c1b      	lsrs	r3, r3, #16
}
 8009126:	4618      	mov	r0, r3
 8009128:	3714      	adds	r7, #20
 800912a:	46bd      	mov	sp, r7
 800912c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009130:	4770      	bx	lr

08009132 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009132:	b480      	push	{r7}
 8009134:	b085      	sub	sp, #20
 8009136:	af00      	add	r7, sp, #0
 8009138:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009144:	699b      	ldr	r3, [r3, #24]
 8009146:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800914e:	69db      	ldr	r3, [r3, #28]
 8009150:	68ba      	ldr	r2, [r7, #8]
 8009152:	4013      	ands	r3, r2
 8009154:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009156:	68bb      	ldr	r3, [r7, #8]
 8009158:	b29b      	uxth	r3, r3
}
 800915a:	4618      	mov	r0, r3
 800915c:	3714      	adds	r7, #20
 800915e:	46bd      	mov	sp, r7
 8009160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009164:	4770      	bx	lr

08009166 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009166:	b480      	push	{r7}
 8009168:	b085      	sub	sp, #20
 800916a:	af00      	add	r7, sp, #0
 800916c:	6078      	str	r0, [r7, #4]
 800916e:	460b      	mov	r3, r1
 8009170:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009176:	78fb      	ldrb	r3, [r7, #3]
 8009178:	015a      	lsls	r2, r3, #5
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	4413      	add	r3, r2
 800917e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009182:	689b      	ldr	r3, [r3, #8]
 8009184:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800918c:	695b      	ldr	r3, [r3, #20]
 800918e:	68ba      	ldr	r2, [r7, #8]
 8009190:	4013      	ands	r3, r2
 8009192:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009194:	68bb      	ldr	r3, [r7, #8]
}
 8009196:	4618      	mov	r0, r3
 8009198:	3714      	adds	r7, #20
 800919a:	46bd      	mov	sp, r7
 800919c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a0:	4770      	bx	lr

080091a2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80091a2:	b480      	push	{r7}
 80091a4:	b087      	sub	sp, #28
 80091a6:	af00      	add	r7, sp, #0
 80091a8:	6078      	str	r0, [r7, #4]
 80091aa:	460b      	mov	r3, r1
 80091ac:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80091b2:	697b      	ldr	r3, [r7, #20]
 80091b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091b8:	691b      	ldr	r3, [r3, #16]
 80091ba:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80091bc:	697b      	ldr	r3, [r7, #20]
 80091be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80091c4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80091c6:	78fb      	ldrb	r3, [r7, #3]
 80091c8:	f003 030f 	and.w	r3, r3, #15
 80091cc:	68fa      	ldr	r2, [r7, #12]
 80091ce:	fa22 f303 	lsr.w	r3, r2, r3
 80091d2:	01db      	lsls	r3, r3, #7
 80091d4:	b2db      	uxtb	r3, r3
 80091d6:	693a      	ldr	r2, [r7, #16]
 80091d8:	4313      	orrs	r3, r2
 80091da:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80091dc:	78fb      	ldrb	r3, [r7, #3]
 80091de:	015a      	lsls	r2, r3, #5
 80091e0:	697b      	ldr	r3, [r7, #20]
 80091e2:	4413      	add	r3, r2
 80091e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80091e8:	689b      	ldr	r3, [r3, #8]
 80091ea:	693a      	ldr	r2, [r7, #16]
 80091ec:	4013      	ands	r3, r2
 80091ee:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80091f0:	68bb      	ldr	r3, [r7, #8]
}
 80091f2:	4618      	mov	r0, r3
 80091f4:	371c      	adds	r7, #28
 80091f6:	46bd      	mov	sp, r7
 80091f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fc:	4770      	bx	lr

080091fe <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80091fe:	b480      	push	{r7}
 8009200:	b083      	sub	sp, #12
 8009202:	af00      	add	r7, sp, #0
 8009204:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	695b      	ldr	r3, [r3, #20]
 800920a:	f003 0301 	and.w	r3, r3, #1
}
 800920e:	4618      	mov	r0, r3
 8009210:	370c      	adds	r7, #12
 8009212:	46bd      	mov	sp, r7
 8009214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009218:	4770      	bx	lr

0800921a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800921a:	b480      	push	{r7}
 800921c:	b085      	sub	sp, #20
 800921e:	af00      	add	r7, sp, #0
 8009220:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	68fa      	ldr	r2, [r7, #12]
 8009230:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009234:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009238:	f023 0307 	bic.w	r3, r3, #7
 800923c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009244:	685b      	ldr	r3, [r3, #4]
 8009246:	68fa      	ldr	r2, [r7, #12]
 8009248:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800924c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009250:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009252:	2300      	movs	r3, #0
}
 8009254:	4618      	mov	r0, r3
 8009256:	3714      	adds	r7, #20
 8009258:	46bd      	mov	sp, r7
 800925a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925e:	4770      	bx	lr

08009260 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8009260:	b480      	push	{r7}
 8009262:	b087      	sub	sp, #28
 8009264:	af00      	add	r7, sp, #0
 8009266:	60f8      	str	r0, [r7, #12]
 8009268:	460b      	mov	r3, r1
 800926a:	607a      	str	r2, [r7, #4]
 800926c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	333c      	adds	r3, #60	@ 0x3c
 8009276:	3304      	adds	r3, #4
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800927c:	693b      	ldr	r3, [r7, #16]
 800927e:	4a26      	ldr	r2, [pc, #152]	@ (8009318 <USB_EP0_OutStart+0xb8>)
 8009280:	4293      	cmp	r3, r2
 8009282:	d90a      	bls.n	800929a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009284:	697b      	ldr	r3, [r7, #20]
 8009286:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009290:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009294:	d101      	bne.n	800929a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009296:	2300      	movs	r3, #0
 8009298:	e037      	b.n	800930a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800929a:	697b      	ldr	r3, [r7, #20]
 800929c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092a0:	461a      	mov	r2, r3
 80092a2:	2300      	movs	r3, #0
 80092a4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80092a6:	697b      	ldr	r3, [r7, #20]
 80092a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092ac:	691b      	ldr	r3, [r3, #16]
 80092ae:	697a      	ldr	r2, [r7, #20]
 80092b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80092b4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80092b8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80092ba:	697b      	ldr	r3, [r7, #20]
 80092bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092c0:	691b      	ldr	r3, [r3, #16]
 80092c2:	697a      	ldr	r2, [r7, #20]
 80092c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80092c8:	f043 0318 	orr.w	r3, r3, #24
 80092cc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80092ce:	697b      	ldr	r3, [r7, #20]
 80092d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092d4:	691b      	ldr	r3, [r3, #16]
 80092d6:	697a      	ldr	r2, [r7, #20]
 80092d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80092dc:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80092e0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80092e2:	7afb      	ldrb	r3, [r7, #11]
 80092e4:	2b01      	cmp	r3, #1
 80092e6:	d10f      	bne.n	8009308 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80092e8:	697b      	ldr	r3, [r7, #20]
 80092ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092ee:	461a      	mov	r2, r3
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80092f4:	697b      	ldr	r3, [r7, #20]
 80092f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	697a      	ldr	r2, [r7, #20]
 80092fe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009302:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8009306:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009308:	2300      	movs	r3, #0
}
 800930a:	4618      	mov	r0, r3
 800930c:	371c      	adds	r7, #28
 800930e:	46bd      	mov	sp, r7
 8009310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009314:	4770      	bx	lr
 8009316:	bf00      	nop
 8009318:	4f54300a 	.word	0x4f54300a

0800931c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800931c:	b480      	push	{r7}
 800931e:	b085      	sub	sp, #20
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009324:	2300      	movs	r3, #0
 8009326:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	3301      	adds	r3, #1
 800932c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009334:	d901      	bls.n	800933a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009336:	2303      	movs	r3, #3
 8009338:	e022      	b.n	8009380 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	691b      	ldr	r3, [r3, #16]
 800933e:	2b00      	cmp	r3, #0
 8009340:	daf2      	bge.n	8009328 <USB_CoreReset+0xc>

  count = 10U;
 8009342:	230a      	movs	r3, #10
 8009344:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8009346:	e002      	b.n	800934e <USB_CoreReset+0x32>
  {
    count--;
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	3b01      	subs	r3, #1
 800934c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d1f9      	bne.n	8009348 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	691b      	ldr	r3, [r3, #16]
 8009358:	f043 0201 	orr.w	r2, r3, #1
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	3301      	adds	r3, #1
 8009364:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800936c:	d901      	bls.n	8009372 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800936e:	2303      	movs	r3, #3
 8009370:	e006      	b.n	8009380 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	691b      	ldr	r3, [r3, #16]
 8009376:	f003 0301 	and.w	r3, r3, #1
 800937a:	2b01      	cmp	r3, #1
 800937c:	d0f0      	beq.n	8009360 <USB_CoreReset+0x44>

  return HAL_OK;
 800937e:	2300      	movs	r3, #0
}
 8009380:	4618      	mov	r0, r3
 8009382:	3714      	adds	r7, #20
 8009384:	46bd      	mov	sp, r7
 8009386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938a:	4770      	bx	lr

0800938c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800938c:	b580      	push	{r7, lr}
 800938e:	b084      	sub	sp, #16
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
 8009394:	460b      	mov	r3, r1
 8009396:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009398:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800939c:	f002 fc56 	bl	800bc4c <USBD_static_malloc>
 80093a0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d109      	bne.n	80093bc <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	32b0      	adds	r2, #176	@ 0xb0
 80093b2:	2100      	movs	r1, #0
 80093b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80093b8:	2302      	movs	r3, #2
 80093ba:	e0d4      	b.n	8009566 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80093bc:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80093c0:	2100      	movs	r1, #0
 80093c2:	68f8      	ldr	r0, [r7, #12]
 80093c4:	f003 f9e1 	bl	800c78a <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	32b0      	adds	r2, #176	@ 0xb0
 80093d2:	68f9      	ldr	r1, [r7, #12]
 80093d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	32b0      	adds	r2, #176	@ 0xb0
 80093e2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	7c1b      	ldrb	r3, [r3, #16]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d138      	bne.n	8009466 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80093f4:	4b5e      	ldr	r3, [pc, #376]	@ (8009570 <USBD_CDC_Init+0x1e4>)
 80093f6:	7819      	ldrb	r1, [r3, #0]
 80093f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80093fc:	2202      	movs	r2, #2
 80093fe:	6878      	ldr	r0, [r7, #4]
 8009400:	f002 fb01 	bl	800ba06 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009404:	4b5a      	ldr	r3, [pc, #360]	@ (8009570 <USBD_CDC_Init+0x1e4>)
 8009406:	781b      	ldrb	r3, [r3, #0]
 8009408:	f003 020f 	and.w	r2, r3, #15
 800940c:	6879      	ldr	r1, [r7, #4]
 800940e:	4613      	mov	r3, r2
 8009410:	009b      	lsls	r3, r3, #2
 8009412:	4413      	add	r3, r2
 8009414:	009b      	lsls	r3, r3, #2
 8009416:	440b      	add	r3, r1
 8009418:	3323      	adds	r3, #35	@ 0x23
 800941a:	2201      	movs	r2, #1
 800941c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800941e:	4b55      	ldr	r3, [pc, #340]	@ (8009574 <USBD_CDC_Init+0x1e8>)
 8009420:	7819      	ldrb	r1, [r3, #0]
 8009422:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009426:	2202      	movs	r2, #2
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	f002 faec 	bl	800ba06 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800942e:	4b51      	ldr	r3, [pc, #324]	@ (8009574 <USBD_CDC_Init+0x1e8>)
 8009430:	781b      	ldrb	r3, [r3, #0]
 8009432:	f003 020f 	and.w	r2, r3, #15
 8009436:	6879      	ldr	r1, [r7, #4]
 8009438:	4613      	mov	r3, r2
 800943a:	009b      	lsls	r3, r3, #2
 800943c:	4413      	add	r3, r2
 800943e:	009b      	lsls	r3, r3, #2
 8009440:	440b      	add	r3, r1
 8009442:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009446:	2201      	movs	r2, #1
 8009448:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800944a:	4b4b      	ldr	r3, [pc, #300]	@ (8009578 <USBD_CDC_Init+0x1ec>)
 800944c:	781b      	ldrb	r3, [r3, #0]
 800944e:	f003 020f 	and.w	r2, r3, #15
 8009452:	6879      	ldr	r1, [r7, #4]
 8009454:	4613      	mov	r3, r2
 8009456:	009b      	lsls	r3, r3, #2
 8009458:	4413      	add	r3, r2
 800945a:	009b      	lsls	r3, r3, #2
 800945c:	440b      	add	r3, r1
 800945e:	331c      	adds	r3, #28
 8009460:	2210      	movs	r2, #16
 8009462:	601a      	str	r2, [r3, #0]
 8009464:	e035      	b.n	80094d2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009466:	4b42      	ldr	r3, [pc, #264]	@ (8009570 <USBD_CDC_Init+0x1e4>)
 8009468:	7819      	ldrb	r1, [r3, #0]
 800946a:	2340      	movs	r3, #64	@ 0x40
 800946c:	2202      	movs	r2, #2
 800946e:	6878      	ldr	r0, [r7, #4]
 8009470:	f002 fac9 	bl	800ba06 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009474:	4b3e      	ldr	r3, [pc, #248]	@ (8009570 <USBD_CDC_Init+0x1e4>)
 8009476:	781b      	ldrb	r3, [r3, #0]
 8009478:	f003 020f 	and.w	r2, r3, #15
 800947c:	6879      	ldr	r1, [r7, #4]
 800947e:	4613      	mov	r3, r2
 8009480:	009b      	lsls	r3, r3, #2
 8009482:	4413      	add	r3, r2
 8009484:	009b      	lsls	r3, r3, #2
 8009486:	440b      	add	r3, r1
 8009488:	3323      	adds	r3, #35	@ 0x23
 800948a:	2201      	movs	r2, #1
 800948c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800948e:	4b39      	ldr	r3, [pc, #228]	@ (8009574 <USBD_CDC_Init+0x1e8>)
 8009490:	7819      	ldrb	r1, [r3, #0]
 8009492:	2340      	movs	r3, #64	@ 0x40
 8009494:	2202      	movs	r2, #2
 8009496:	6878      	ldr	r0, [r7, #4]
 8009498:	f002 fab5 	bl	800ba06 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800949c:	4b35      	ldr	r3, [pc, #212]	@ (8009574 <USBD_CDC_Init+0x1e8>)
 800949e:	781b      	ldrb	r3, [r3, #0]
 80094a0:	f003 020f 	and.w	r2, r3, #15
 80094a4:	6879      	ldr	r1, [r7, #4]
 80094a6:	4613      	mov	r3, r2
 80094a8:	009b      	lsls	r3, r3, #2
 80094aa:	4413      	add	r3, r2
 80094ac:	009b      	lsls	r3, r3, #2
 80094ae:	440b      	add	r3, r1
 80094b0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80094b4:	2201      	movs	r2, #1
 80094b6:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80094b8:	4b2f      	ldr	r3, [pc, #188]	@ (8009578 <USBD_CDC_Init+0x1ec>)
 80094ba:	781b      	ldrb	r3, [r3, #0]
 80094bc:	f003 020f 	and.w	r2, r3, #15
 80094c0:	6879      	ldr	r1, [r7, #4]
 80094c2:	4613      	mov	r3, r2
 80094c4:	009b      	lsls	r3, r3, #2
 80094c6:	4413      	add	r3, r2
 80094c8:	009b      	lsls	r3, r3, #2
 80094ca:	440b      	add	r3, r1
 80094cc:	331c      	adds	r3, #28
 80094ce:	2210      	movs	r2, #16
 80094d0:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80094d2:	4b29      	ldr	r3, [pc, #164]	@ (8009578 <USBD_CDC_Init+0x1ec>)
 80094d4:	7819      	ldrb	r1, [r3, #0]
 80094d6:	2308      	movs	r3, #8
 80094d8:	2203      	movs	r2, #3
 80094da:	6878      	ldr	r0, [r7, #4]
 80094dc:	f002 fa93 	bl	800ba06 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80094e0:	4b25      	ldr	r3, [pc, #148]	@ (8009578 <USBD_CDC_Init+0x1ec>)
 80094e2:	781b      	ldrb	r3, [r3, #0]
 80094e4:	f003 020f 	and.w	r2, r3, #15
 80094e8:	6879      	ldr	r1, [r7, #4]
 80094ea:	4613      	mov	r3, r2
 80094ec:	009b      	lsls	r3, r3, #2
 80094ee:	4413      	add	r3, r2
 80094f0:	009b      	lsls	r3, r3, #2
 80094f2:	440b      	add	r3, r1
 80094f4:	3323      	adds	r3, #35	@ 0x23
 80094f6:	2201      	movs	r2, #1
 80094f8:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	2200      	movs	r2, #0
 80094fe:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009508:	687a      	ldr	r2, [r7, #4]
 800950a:	33b0      	adds	r3, #176	@ 0xb0
 800950c:	009b      	lsls	r3, r3, #2
 800950e:	4413      	add	r3, r2
 8009510:	685b      	ldr	r3, [r3, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	2200      	movs	r2, #0
 800951a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	2200      	movs	r2, #0
 8009522:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800952c:	2b00      	cmp	r3, #0
 800952e:	d101      	bne.n	8009534 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8009530:	2302      	movs	r3, #2
 8009532:	e018      	b.n	8009566 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	7c1b      	ldrb	r3, [r3, #16]
 8009538:	2b00      	cmp	r3, #0
 800953a:	d10a      	bne.n	8009552 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800953c:	4b0d      	ldr	r3, [pc, #52]	@ (8009574 <USBD_CDC_Init+0x1e8>)
 800953e:	7819      	ldrb	r1, [r3, #0]
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009546:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800954a:	6878      	ldr	r0, [r7, #4]
 800954c:	f002 fb4a 	bl	800bbe4 <USBD_LL_PrepareReceive>
 8009550:	e008      	b.n	8009564 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009552:	4b08      	ldr	r3, [pc, #32]	@ (8009574 <USBD_CDC_Init+0x1e8>)
 8009554:	7819      	ldrb	r1, [r3, #0]
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800955c:	2340      	movs	r3, #64	@ 0x40
 800955e:	6878      	ldr	r0, [r7, #4]
 8009560:	f002 fb40 	bl	800bbe4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009564:	2300      	movs	r3, #0
}
 8009566:	4618      	mov	r0, r3
 8009568:	3710      	adds	r7, #16
 800956a:	46bd      	mov	sp, r7
 800956c:	bd80      	pop	{r7, pc}
 800956e:	bf00      	nop
 8009570:	200000bb 	.word	0x200000bb
 8009574:	200000bc 	.word	0x200000bc
 8009578:	200000bd 	.word	0x200000bd

0800957c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b082      	sub	sp, #8
 8009580:	af00      	add	r7, sp, #0
 8009582:	6078      	str	r0, [r7, #4]
 8009584:	460b      	mov	r3, r1
 8009586:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009588:	4b3a      	ldr	r3, [pc, #232]	@ (8009674 <USBD_CDC_DeInit+0xf8>)
 800958a:	781b      	ldrb	r3, [r3, #0]
 800958c:	4619      	mov	r1, r3
 800958e:	6878      	ldr	r0, [r7, #4]
 8009590:	f002 fa5f 	bl	800ba52 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8009594:	4b37      	ldr	r3, [pc, #220]	@ (8009674 <USBD_CDC_DeInit+0xf8>)
 8009596:	781b      	ldrb	r3, [r3, #0]
 8009598:	f003 020f 	and.w	r2, r3, #15
 800959c:	6879      	ldr	r1, [r7, #4]
 800959e:	4613      	mov	r3, r2
 80095a0:	009b      	lsls	r3, r3, #2
 80095a2:	4413      	add	r3, r2
 80095a4:	009b      	lsls	r3, r3, #2
 80095a6:	440b      	add	r3, r1
 80095a8:	3323      	adds	r3, #35	@ 0x23
 80095aa:	2200      	movs	r2, #0
 80095ac:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80095ae:	4b32      	ldr	r3, [pc, #200]	@ (8009678 <USBD_CDC_DeInit+0xfc>)
 80095b0:	781b      	ldrb	r3, [r3, #0]
 80095b2:	4619      	mov	r1, r3
 80095b4:	6878      	ldr	r0, [r7, #4]
 80095b6:	f002 fa4c 	bl	800ba52 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80095ba:	4b2f      	ldr	r3, [pc, #188]	@ (8009678 <USBD_CDC_DeInit+0xfc>)
 80095bc:	781b      	ldrb	r3, [r3, #0]
 80095be:	f003 020f 	and.w	r2, r3, #15
 80095c2:	6879      	ldr	r1, [r7, #4]
 80095c4:	4613      	mov	r3, r2
 80095c6:	009b      	lsls	r3, r3, #2
 80095c8:	4413      	add	r3, r2
 80095ca:	009b      	lsls	r3, r3, #2
 80095cc:	440b      	add	r3, r1
 80095ce:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80095d2:	2200      	movs	r2, #0
 80095d4:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80095d6:	4b29      	ldr	r3, [pc, #164]	@ (800967c <USBD_CDC_DeInit+0x100>)
 80095d8:	781b      	ldrb	r3, [r3, #0]
 80095da:	4619      	mov	r1, r3
 80095dc:	6878      	ldr	r0, [r7, #4]
 80095de:	f002 fa38 	bl	800ba52 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80095e2:	4b26      	ldr	r3, [pc, #152]	@ (800967c <USBD_CDC_DeInit+0x100>)
 80095e4:	781b      	ldrb	r3, [r3, #0]
 80095e6:	f003 020f 	and.w	r2, r3, #15
 80095ea:	6879      	ldr	r1, [r7, #4]
 80095ec:	4613      	mov	r3, r2
 80095ee:	009b      	lsls	r3, r3, #2
 80095f0:	4413      	add	r3, r2
 80095f2:	009b      	lsls	r3, r3, #2
 80095f4:	440b      	add	r3, r1
 80095f6:	3323      	adds	r3, #35	@ 0x23
 80095f8:	2200      	movs	r2, #0
 80095fa:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80095fc:	4b1f      	ldr	r3, [pc, #124]	@ (800967c <USBD_CDC_DeInit+0x100>)
 80095fe:	781b      	ldrb	r3, [r3, #0]
 8009600:	f003 020f 	and.w	r2, r3, #15
 8009604:	6879      	ldr	r1, [r7, #4]
 8009606:	4613      	mov	r3, r2
 8009608:	009b      	lsls	r3, r3, #2
 800960a:	4413      	add	r3, r2
 800960c:	009b      	lsls	r3, r3, #2
 800960e:	440b      	add	r3, r1
 8009610:	331c      	adds	r3, #28
 8009612:	2200      	movs	r2, #0
 8009614:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	32b0      	adds	r2, #176	@ 0xb0
 8009620:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009624:	2b00      	cmp	r3, #0
 8009626:	d01f      	beq.n	8009668 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800962e:	687a      	ldr	r2, [r7, #4]
 8009630:	33b0      	adds	r3, #176	@ 0xb0
 8009632:	009b      	lsls	r3, r3, #2
 8009634:	4413      	add	r3, r2
 8009636:	685b      	ldr	r3, [r3, #4]
 8009638:	685b      	ldr	r3, [r3, #4]
 800963a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	32b0      	adds	r2, #176	@ 0xb0
 8009646:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800964a:	4618      	mov	r0, r3
 800964c:	f002 fb0c 	bl	800bc68 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	32b0      	adds	r2, #176	@ 0xb0
 800965a:	2100      	movs	r1, #0
 800965c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2200      	movs	r2, #0
 8009664:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009668:	2300      	movs	r3, #0
}
 800966a:	4618      	mov	r0, r3
 800966c:	3708      	adds	r7, #8
 800966e:	46bd      	mov	sp, r7
 8009670:	bd80      	pop	{r7, pc}
 8009672:	bf00      	nop
 8009674:	200000bb 	.word	0x200000bb
 8009678:	200000bc 	.word	0x200000bc
 800967c:	200000bd 	.word	0x200000bd

08009680 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009680:	b580      	push	{r7, lr}
 8009682:	b086      	sub	sp, #24
 8009684:	af00      	add	r7, sp, #0
 8009686:	6078      	str	r0, [r7, #4]
 8009688:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	32b0      	adds	r2, #176	@ 0xb0
 8009694:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009698:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800969a:	2300      	movs	r3, #0
 800969c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800969e:	2300      	movs	r3, #0
 80096a0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80096a2:	2300      	movs	r3, #0
 80096a4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80096a6:	693b      	ldr	r3, [r7, #16]
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d101      	bne.n	80096b0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80096ac:	2303      	movs	r3, #3
 80096ae:	e0bf      	b.n	8009830 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80096b0:	683b      	ldr	r3, [r7, #0]
 80096b2:	781b      	ldrb	r3, [r3, #0]
 80096b4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d050      	beq.n	800975e <USBD_CDC_Setup+0xde>
 80096bc:	2b20      	cmp	r3, #32
 80096be:	f040 80af 	bne.w	8009820 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	88db      	ldrh	r3, [r3, #6]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d03a      	beq.n	8009740 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80096ca:	683b      	ldr	r3, [r7, #0]
 80096cc:	781b      	ldrb	r3, [r3, #0]
 80096ce:	b25b      	sxtb	r3, r3
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	da1b      	bge.n	800970c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80096da:	687a      	ldr	r2, [r7, #4]
 80096dc:	33b0      	adds	r3, #176	@ 0xb0
 80096de:	009b      	lsls	r3, r3, #2
 80096e0:	4413      	add	r3, r2
 80096e2:	685b      	ldr	r3, [r3, #4]
 80096e4:	689b      	ldr	r3, [r3, #8]
 80096e6:	683a      	ldr	r2, [r7, #0]
 80096e8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80096ea:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80096ec:	683a      	ldr	r2, [r7, #0]
 80096ee:	88d2      	ldrh	r2, [r2, #6]
 80096f0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	88db      	ldrh	r3, [r3, #6]
 80096f6:	2b07      	cmp	r3, #7
 80096f8:	bf28      	it	cs
 80096fa:	2307      	movcs	r3, #7
 80096fc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80096fe:	693b      	ldr	r3, [r7, #16]
 8009700:	89fa      	ldrh	r2, [r7, #14]
 8009702:	4619      	mov	r1, r3
 8009704:	6878      	ldr	r0, [r7, #4]
 8009706:	f001 fd69 	bl	800b1dc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800970a:	e090      	b.n	800982e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800970c:	683b      	ldr	r3, [r7, #0]
 800970e:	785a      	ldrb	r2, [r3, #1]
 8009710:	693b      	ldr	r3, [r7, #16]
 8009712:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8009716:	683b      	ldr	r3, [r7, #0]
 8009718:	88db      	ldrh	r3, [r3, #6]
 800971a:	2b3f      	cmp	r3, #63	@ 0x3f
 800971c:	d803      	bhi.n	8009726 <USBD_CDC_Setup+0xa6>
 800971e:	683b      	ldr	r3, [r7, #0]
 8009720:	88db      	ldrh	r3, [r3, #6]
 8009722:	b2da      	uxtb	r2, r3
 8009724:	e000      	b.n	8009728 <USBD_CDC_Setup+0xa8>
 8009726:	2240      	movs	r2, #64	@ 0x40
 8009728:	693b      	ldr	r3, [r7, #16]
 800972a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800972e:	6939      	ldr	r1, [r7, #16]
 8009730:	693b      	ldr	r3, [r7, #16]
 8009732:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8009736:	461a      	mov	r2, r3
 8009738:	6878      	ldr	r0, [r7, #4]
 800973a:	f001 fd7e 	bl	800b23a <USBD_CtlPrepareRx>
      break;
 800973e:	e076      	b.n	800982e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009746:	687a      	ldr	r2, [r7, #4]
 8009748:	33b0      	adds	r3, #176	@ 0xb0
 800974a:	009b      	lsls	r3, r3, #2
 800974c:	4413      	add	r3, r2
 800974e:	685b      	ldr	r3, [r3, #4]
 8009750:	689b      	ldr	r3, [r3, #8]
 8009752:	683a      	ldr	r2, [r7, #0]
 8009754:	7850      	ldrb	r0, [r2, #1]
 8009756:	2200      	movs	r2, #0
 8009758:	6839      	ldr	r1, [r7, #0]
 800975a:	4798      	blx	r3
      break;
 800975c:	e067      	b.n	800982e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	785b      	ldrb	r3, [r3, #1]
 8009762:	2b0b      	cmp	r3, #11
 8009764:	d851      	bhi.n	800980a <USBD_CDC_Setup+0x18a>
 8009766:	a201      	add	r2, pc, #4	@ (adr r2, 800976c <USBD_CDC_Setup+0xec>)
 8009768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800976c:	0800979d 	.word	0x0800979d
 8009770:	08009819 	.word	0x08009819
 8009774:	0800980b 	.word	0x0800980b
 8009778:	0800980b 	.word	0x0800980b
 800977c:	0800980b 	.word	0x0800980b
 8009780:	0800980b 	.word	0x0800980b
 8009784:	0800980b 	.word	0x0800980b
 8009788:	0800980b 	.word	0x0800980b
 800978c:	0800980b 	.word	0x0800980b
 8009790:	0800980b 	.word	0x0800980b
 8009794:	080097c7 	.word	0x080097c7
 8009798:	080097f1 	.word	0x080097f1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097a2:	b2db      	uxtb	r3, r3
 80097a4:	2b03      	cmp	r3, #3
 80097a6:	d107      	bne.n	80097b8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80097a8:	f107 030a 	add.w	r3, r7, #10
 80097ac:	2202      	movs	r2, #2
 80097ae:	4619      	mov	r1, r3
 80097b0:	6878      	ldr	r0, [r7, #4]
 80097b2:	f001 fd13 	bl	800b1dc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80097b6:	e032      	b.n	800981e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80097b8:	6839      	ldr	r1, [r7, #0]
 80097ba:	6878      	ldr	r0, [r7, #4]
 80097bc:	f001 fc91 	bl	800b0e2 <USBD_CtlError>
            ret = USBD_FAIL;
 80097c0:	2303      	movs	r3, #3
 80097c2:	75fb      	strb	r3, [r7, #23]
          break;
 80097c4:	e02b      	b.n	800981e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097cc:	b2db      	uxtb	r3, r3
 80097ce:	2b03      	cmp	r3, #3
 80097d0:	d107      	bne.n	80097e2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80097d2:	f107 030d 	add.w	r3, r7, #13
 80097d6:	2201      	movs	r2, #1
 80097d8:	4619      	mov	r1, r3
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	f001 fcfe 	bl	800b1dc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80097e0:	e01d      	b.n	800981e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80097e2:	6839      	ldr	r1, [r7, #0]
 80097e4:	6878      	ldr	r0, [r7, #4]
 80097e6:	f001 fc7c 	bl	800b0e2 <USBD_CtlError>
            ret = USBD_FAIL;
 80097ea:	2303      	movs	r3, #3
 80097ec:	75fb      	strb	r3, [r7, #23]
          break;
 80097ee:	e016      	b.n	800981e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097f6:	b2db      	uxtb	r3, r3
 80097f8:	2b03      	cmp	r3, #3
 80097fa:	d00f      	beq.n	800981c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80097fc:	6839      	ldr	r1, [r7, #0]
 80097fe:	6878      	ldr	r0, [r7, #4]
 8009800:	f001 fc6f 	bl	800b0e2 <USBD_CtlError>
            ret = USBD_FAIL;
 8009804:	2303      	movs	r3, #3
 8009806:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009808:	e008      	b.n	800981c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800980a:	6839      	ldr	r1, [r7, #0]
 800980c:	6878      	ldr	r0, [r7, #4]
 800980e:	f001 fc68 	bl	800b0e2 <USBD_CtlError>
          ret = USBD_FAIL;
 8009812:	2303      	movs	r3, #3
 8009814:	75fb      	strb	r3, [r7, #23]
          break;
 8009816:	e002      	b.n	800981e <USBD_CDC_Setup+0x19e>
          break;
 8009818:	bf00      	nop
 800981a:	e008      	b.n	800982e <USBD_CDC_Setup+0x1ae>
          break;
 800981c:	bf00      	nop
      }
      break;
 800981e:	e006      	b.n	800982e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8009820:	6839      	ldr	r1, [r7, #0]
 8009822:	6878      	ldr	r0, [r7, #4]
 8009824:	f001 fc5d 	bl	800b0e2 <USBD_CtlError>
      ret = USBD_FAIL;
 8009828:	2303      	movs	r3, #3
 800982a:	75fb      	strb	r3, [r7, #23]
      break;
 800982c:	bf00      	nop
  }

  return (uint8_t)ret;
 800982e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009830:	4618      	mov	r0, r3
 8009832:	3718      	adds	r7, #24
 8009834:	46bd      	mov	sp, r7
 8009836:	bd80      	pop	{r7, pc}

08009838 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b084      	sub	sp, #16
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
 8009840:	460b      	mov	r3, r1
 8009842:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800984a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	32b0      	adds	r2, #176	@ 0xb0
 8009856:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800985a:	2b00      	cmp	r3, #0
 800985c:	d101      	bne.n	8009862 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800985e:	2303      	movs	r3, #3
 8009860:	e065      	b.n	800992e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	32b0      	adds	r2, #176	@ 0xb0
 800986c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009870:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009872:	78fb      	ldrb	r3, [r7, #3]
 8009874:	f003 020f 	and.w	r2, r3, #15
 8009878:	6879      	ldr	r1, [r7, #4]
 800987a:	4613      	mov	r3, r2
 800987c:	009b      	lsls	r3, r3, #2
 800987e:	4413      	add	r3, r2
 8009880:	009b      	lsls	r3, r3, #2
 8009882:	440b      	add	r3, r1
 8009884:	3314      	adds	r3, #20
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d02f      	beq.n	80098ec <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800988c:	78fb      	ldrb	r3, [r7, #3]
 800988e:	f003 020f 	and.w	r2, r3, #15
 8009892:	6879      	ldr	r1, [r7, #4]
 8009894:	4613      	mov	r3, r2
 8009896:	009b      	lsls	r3, r3, #2
 8009898:	4413      	add	r3, r2
 800989a:	009b      	lsls	r3, r3, #2
 800989c:	440b      	add	r3, r1
 800989e:	3314      	adds	r3, #20
 80098a0:	681a      	ldr	r2, [r3, #0]
 80098a2:	78fb      	ldrb	r3, [r7, #3]
 80098a4:	f003 010f 	and.w	r1, r3, #15
 80098a8:	68f8      	ldr	r0, [r7, #12]
 80098aa:	460b      	mov	r3, r1
 80098ac:	00db      	lsls	r3, r3, #3
 80098ae:	440b      	add	r3, r1
 80098b0:	009b      	lsls	r3, r3, #2
 80098b2:	4403      	add	r3, r0
 80098b4:	331c      	adds	r3, #28
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	fbb2 f1f3 	udiv	r1, r2, r3
 80098bc:	fb01 f303 	mul.w	r3, r1, r3
 80098c0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d112      	bne.n	80098ec <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80098c6:	78fb      	ldrb	r3, [r7, #3]
 80098c8:	f003 020f 	and.w	r2, r3, #15
 80098cc:	6879      	ldr	r1, [r7, #4]
 80098ce:	4613      	mov	r3, r2
 80098d0:	009b      	lsls	r3, r3, #2
 80098d2:	4413      	add	r3, r2
 80098d4:	009b      	lsls	r3, r3, #2
 80098d6:	440b      	add	r3, r1
 80098d8:	3314      	adds	r3, #20
 80098da:	2200      	movs	r2, #0
 80098dc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80098de:	78f9      	ldrb	r1, [r7, #3]
 80098e0:	2300      	movs	r3, #0
 80098e2:	2200      	movs	r2, #0
 80098e4:	6878      	ldr	r0, [r7, #4]
 80098e6:	f002 f95c 	bl	800bba2 <USBD_LL_Transmit>
 80098ea:	e01f      	b.n	800992c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80098ec:	68bb      	ldr	r3, [r7, #8]
 80098ee:	2200      	movs	r2, #0
 80098f0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80098fa:	687a      	ldr	r2, [r7, #4]
 80098fc:	33b0      	adds	r3, #176	@ 0xb0
 80098fe:	009b      	lsls	r3, r3, #2
 8009900:	4413      	add	r3, r2
 8009902:	685b      	ldr	r3, [r3, #4]
 8009904:	691b      	ldr	r3, [r3, #16]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d010      	beq.n	800992c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009910:	687a      	ldr	r2, [r7, #4]
 8009912:	33b0      	adds	r3, #176	@ 0xb0
 8009914:	009b      	lsls	r3, r3, #2
 8009916:	4413      	add	r3, r2
 8009918:	685b      	ldr	r3, [r3, #4]
 800991a:	691b      	ldr	r3, [r3, #16]
 800991c:	68ba      	ldr	r2, [r7, #8]
 800991e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8009922:	68ba      	ldr	r2, [r7, #8]
 8009924:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8009928:	78fa      	ldrb	r2, [r7, #3]
 800992a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800992c:	2300      	movs	r3, #0
}
 800992e:	4618      	mov	r0, r3
 8009930:	3710      	adds	r7, #16
 8009932:	46bd      	mov	sp, r7
 8009934:	bd80      	pop	{r7, pc}

08009936 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009936:	b580      	push	{r7, lr}
 8009938:	b084      	sub	sp, #16
 800993a:	af00      	add	r7, sp, #0
 800993c:	6078      	str	r0, [r7, #4]
 800993e:	460b      	mov	r3, r1
 8009940:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	32b0      	adds	r2, #176	@ 0xb0
 800994c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009950:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	32b0      	adds	r2, #176	@ 0xb0
 800995c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d101      	bne.n	8009968 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009964:	2303      	movs	r3, #3
 8009966:	e01a      	b.n	800999e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009968:	78fb      	ldrb	r3, [r7, #3]
 800996a:	4619      	mov	r1, r3
 800996c:	6878      	ldr	r0, [r7, #4]
 800996e:	f002 f95a 	bl	800bc26 <USBD_LL_GetRxDataSize>
 8009972:	4602      	mov	r2, r0
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009980:	687a      	ldr	r2, [r7, #4]
 8009982:	33b0      	adds	r3, #176	@ 0xb0
 8009984:	009b      	lsls	r3, r3, #2
 8009986:	4413      	add	r3, r2
 8009988:	685b      	ldr	r3, [r3, #4]
 800998a:	68db      	ldr	r3, [r3, #12]
 800998c:	68fa      	ldr	r2, [r7, #12]
 800998e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8009992:	68fa      	ldr	r2, [r7, #12]
 8009994:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8009998:	4611      	mov	r1, r2
 800999a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800999c:	2300      	movs	r3, #0
}
 800999e:	4618      	mov	r0, r3
 80099a0:	3710      	adds	r7, #16
 80099a2:	46bd      	mov	sp, r7
 80099a4:	bd80      	pop	{r7, pc}

080099a6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80099a6:	b580      	push	{r7, lr}
 80099a8:	b084      	sub	sp, #16
 80099aa:	af00      	add	r7, sp, #0
 80099ac:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	32b0      	adds	r2, #176	@ 0xb0
 80099b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099bc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d101      	bne.n	80099c8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80099c4:	2303      	movs	r3, #3
 80099c6:	e024      	b.n	8009a12 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80099ce:	687a      	ldr	r2, [r7, #4]
 80099d0:	33b0      	adds	r3, #176	@ 0xb0
 80099d2:	009b      	lsls	r3, r3, #2
 80099d4:	4413      	add	r3, r2
 80099d6:	685b      	ldr	r3, [r3, #4]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d019      	beq.n	8009a10 <USBD_CDC_EP0_RxReady+0x6a>
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80099e2:	2bff      	cmp	r3, #255	@ 0xff
 80099e4:	d014      	beq.n	8009a10 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80099ec:	687a      	ldr	r2, [r7, #4]
 80099ee:	33b0      	adds	r3, #176	@ 0xb0
 80099f0:	009b      	lsls	r3, r3, #2
 80099f2:	4413      	add	r3, r2
 80099f4:	685b      	ldr	r3, [r3, #4]
 80099f6:	689b      	ldr	r3, [r3, #8]
 80099f8:	68fa      	ldr	r2, [r7, #12]
 80099fa:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80099fe:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009a00:	68fa      	ldr	r2, [r7, #12]
 8009a02:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009a06:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	22ff      	movs	r2, #255	@ 0xff
 8009a0c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8009a10:	2300      	movs	r3, #0
}
 8009a12:	4618      	mov	r0, r3
 8009a14:	3710      	adds	r7, #16
 8009a16:	46bd      	mov	sp, r7
 8009a18:	bd80      	pop	{r7, pc}
	...

08009a1c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	b086      	sub	sp, #24
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009a24:	2182      	movs	r1, #130	@ 0x82
 8009a26:	4818      	ldr	r0, [pc, #96]	@ (8009a88 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009a28:	f000 fd22 	bl	800a470 <USBD_GetEpDesc>
 8009a2c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009a2e:	2101      	movs	r1, #1
 8009a30:	4815      	ldr	r0, [pc, #84]	@ (8009a88 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009a32:	f000 fd1d 	bl	800a470 <USBD_GetEpDesc>
 8009a36:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009a38:	2181      	movs	r1, #129	@ 0x81
 8009a3a:	4813      	ldr	r0, [pc, #76]	@ (8009a88 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009a3c:	f000 fd18 	bl	800a470 <USBD_GetEpDesc>
 8009a40:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009a42:	697b      	ldr	r3, [r7, #20]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d002      	beq.n	8009a4e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009a48:	697b      	ldr	r3, [r7, #20]
 8009a4a:	2210      	movs	r2, #16
 8009a4c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009a4e:	693b      	ldr	r3, [r7, #16]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d006      	beq.n	8009a62 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009a54:	693b      	ldr	r3, [r7, #16]
 8009a56:	2200      	movs	r2, #0
 8009a58:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009a5c:	711a      	strb	r2, [r3, #4]
 8009a5e:	2200      	movs	r2, #0
 8009a60:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d006      	beq.n	8009a76 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009a70:	711a      	strb	r2, [r3, #4]
 8009a72:	2200      	movs	r2, #0
 8009a74:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	2243      	movs	r2, #67	@ 0x43
 8009a7a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009a7c:	4b02      	ldr	r3, [pc, #8]	@ (8009a88 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8009a7e:	4618      	mov	r0, r3
 8009a80:	3718      	adds	r7, #24
 8009a82:	46bd      	mov	sp, r7
 8009a84:	bd80      	pop	{r7, pc}
 8009a86:	bf00      	nop
 8009a88:	20000078 	.word	0x20000078

08009a8c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009a8c:	b580      	push	{r7, lr}
 8009a8e:	b086      	sub	sp, #24
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009a94:	2182      	movs	r1, #130	@ 0x82
 8009a96:	4818      	ldr	r0, [pc, #96]	@ (8009af8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009a98:	f000 fcea 	bl	800a470 <USBD_GetEpDesc>
 8009a9c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009a9e:	2101      	movs	r1, #1
 8009aa0:	4815      	ldr	r0, [pc, #84]	@ (8009af8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009aa2:	f000 fce5 	bl	800a470 <USBD_GetEpDesc>
 8009aa6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009aa8:	2181      	movs	r1, #129	@ 0x81
 8009aaa:	4813      	ldr	r0, [pc, #76]	@ (8009af8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009aac:	f000 fce0 	bl	800a470 <USBD_GetEpDesc>
 8009ab0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009ab2:	697b      	ldr	r3, [r7, #20]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d002      	beq.n	8009abe <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8009ab8:	697b      	ldr	r3, [r7, #20]
 8009aba:	2210      	movs	r2, #16
 8009abc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009abe:	693b      	ldr	r3, [r7, #16]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d006      	beq.n	8009ad2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009ac4:	693b      	ldr	r3, [r7, #16]
 8009ac6:	2200      	movs	r2, #0
 8009ac8:	711a      	strb	r2, [r3, #4]
 8009aca:	2200      	movs	r2, #0
 8009acc:	f042 0202 	orr.w	r2, r2, #2
 8009ad0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d006      	beq.n	8009ae6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	2200      	movs	r2, #0
 8009adc:	711a      	strb	r2, [r3, #4]
 8009ade:	2200      	movs	r2, #0
 8009ae0:	f042 0202 	orr.w	r2, r2, #2
 8009ae4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	2243      	movs	r2, #67	@ 0x43
 8009aea:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009aec:	4b02      	ldr	r3, [pc, #8]	@ (8009af8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8009aee:	4618      	mov	r0, r3
 8009af0:	3718      	adds	r7, #24
 8009af2:	46bd      	mov	sp, r7
 8009af4:	bd80      	pop	{r7, pc}
 8009af6:	bf00      	nop
 8009af8:	20000078 	.word	0x20000078

08009afc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009afc:	b580      	push	{r7, lr}
 8009afe:	b086      	sub	sp, #24
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009b04:	2182      	movs	r1, #130	@ 0x82
 8009b06:	4818      	ldr	r0, [pc, #96]	@ (8009b68 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009b08:	f000 fcb2 	bl	800a470 <USBD_GetEpDesc>
 8009b0c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009b0e:	2101      	movs	r1, #1
 8009b10:	4815      	ldr	r0, [pc, #84]	@ (8009b68 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009b12:	f000 fcad 	bl	800a470 <USBD_GetEpDesc>
 8009b16:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009b18:	2181      	movs	r1, #129	@ 0x81
 8009b1a:	4813      	ldr	r0, [pc, #76]	@ (8009b68 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009b1c:	f000 fca8 	bl	800a470 <USBD_GetEpDesc>
 8009b20:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009b22:	697b      	ldr	r3, [r7, #20]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d002      	beq.n	8009b2e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009b28:	697b      	ldr	r3, [r7, #20]
 8009b2a:	2210      	movs	r2, #16
 8009b2c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009b2e:	693b      	ldr	r3, [r7, #16]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d006      	beq.n	8009b42 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009b34:	693b      	ldr	r3, [r7, #16]
 8009b36:	2200      	movs	r2, #0
 8009b38:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009b3c:	711a      	strb	r2, [r3, #4]
 8009b3e:	2200      	movs	r2, #0
 8009b40:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d006      	beq.n	8009b56 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009b50:	711a      	strb	r2, [r3, #4]
 8009b52:	2200      	movs	r2, #0
 8009b54:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	2243      	movs	r2, #67	@ 0x43
 8009b5a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009b5c:	4b02      	ldr	r3, [pc, #8]	@ (8009b68 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8009b5e:	4618      	mov	r0, r3
 8009b60:	3718      	adds	r7, #24
 8009b62:	46bd      	mov	sp, r7
 8009b64:	bd80      	pop	{r7, pc}
 8009b66:	bf00      	nop
 8009b68:	20000078 	.word	0x20000078

08009b6c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009b6c:	b480      	push	{r7}
 8009b6e:	b083      	sub	sp, #12
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	220a      	movs	r2, #10
 8009b78:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8009b7a:	4b03      	ldr	r3, [pc, #12]	@ (8009b88 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009b7c:	4618      	mov	r0, r3
 8009b7e:	370c      	adds	r7, #12
 8009b80:	46bd      	mov	sp, r7
 8009b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b86:	4770      	bx	lr
 8009b88:	20000034 	.word	0x20000034

08009b8c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009b8c:	b480      	push	{r7}
 8009b8e:	b083      	sub	sp, #12
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	6078      	str	r0, [r7, #4]
 8009b94:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009b96:	683b      	ldr	r3, [r7, #0]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d101      	bne.n	8009ba0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009b9c:	2303      	movs	r3, #3
 8009b9e:	e009      	b.n	8009bb4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009ba6:	687a      	ldr	r2, [r7, #4]
 8009ba8:	33b0      	adds	r3, #176	@ 0xb0
 8009baa:	009b      	lsls	r3, r3, #2
 8009bac:	4413      	add	r3, r2
 8009bae:	683a      	ldr	r2, [r7, #0]
 8009bb0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8009bb2:	2300      	movs	r3, #0
}
 8009bb4:	4618      	mov	r0, r3
 8009bb6:	370c      	adds	r7, #12
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bbe:	4770      	bx	lr

08009bc0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009bc0:	b480      	push	{r7}
 8009bc2:	b087      	sub	sp, #28
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	60f8      	str	r0, [r7, #12]
 8009bc8:	60b9      	str	r1, [r7, #8]
 8009bca:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	32b0      	adds	r2, #176	@ 0xb0
 8009bd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bda:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009bdc:	697b      	ldr	r3, [r7, #20]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d101      	bne.n	8009be6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009be2:	2303      	movs	r3, #3
 8009be4:	e008      	b.n	8009bf8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8009be6:	697b      	ldr	r3, [r7, #20]
 8009be8:	68ba      	ldr	r2, [r7, #8]
 8009bea:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8009bee:	697b      	ldr	r3, [r7, #20]
 8009bf0:	687a      	ldr	r2, [r7, #4]
 8009bf2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8009bf6:	2300      	movs	r3, #0
}
 8009bf8:	4618      	mov	r0, r3
 8009bfa:	371c      	adds	r7, #28
 8009bfc:	46bd      	mov	sp, r7
 8009bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c02:	4770      	bx	lr

08009c04 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009c04:	b480      	push	{r7}
 8009c06:	b085      	sub	sp, #20
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
 8009c0c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	32b0      	adds	r2, #176	@ 0xb0
 8009c18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c1c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d101      	bne.n	8009c28 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009c24:	2303      	movs	r3, #3
 8009c26:	e004      	b.n	8009c32 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	683a      	ldr	r2, [r7, #0]
 8009c2c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8009c30:	2300      	movs	r3, #0
}
 8009c32:	4618      	mov	r0, r3
 8009c34:	3714      	adds	r7, #20
 8009c36:	46bd      	mov	sp, r7
 8009c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c3c:	4770      	bx	lr
	...

08009c40 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b084      	sub	sp, #16
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	32b0      	adds	r2, #176	@ 0xb0
 8009c52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c56:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	32b0      	adds	r2, #176	@ 0xb0
 8009c62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d101      	bne.n	8009c6e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8009c6a:	2303      	movs	r3, #3
 8009c6c:	e018      	b.n	8009ca0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	7c1b      	ldrb	r3, [r3, #16]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d10a      	bne.n	8009c8c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009c76:	4b0c      	ldr	r3, [pc, #48]	@ (8009ca8 <USBD_CDC_ReceivePacket+0x68>)
 8009c78:	7819      	ldrb	r1, [r3, #0]
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009c80:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009c84:	6878      	ldr	r0, [r7, #4]
 8009c86:	f001 ffad 	bl	800bbe4 <USBD_LL_PrepareReceive>
 8009c8a:	e008      	b.n	8009c9e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009c8c:	4b06      	ldr	r3, [pc, #24]	@ (8009ca8 <USBD_CDC_ReceivePacket+0x68>)
 8009c8e:	7819      	ldrb	r1, [r3, #0]
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009c96:	2340      	movs	r3, #64	@ 0x40
 8009c98:	6878      	ldr	r0, [r7, #4]
 8009c9a:	f001 ffa3 	bl	800bbe4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009c9e:	2300      	movs	r3, #0
}
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	3710      	adds	r7, #16
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	bd80      	pop	{r7, pc}
 8009ca8:	200000bc 	.word	0x200000bc

08009cac <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b086      	sub	sp, #24
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	60f8      	str	r0, [r7, #12]
 8009cb4:	60b9      	str	r1, [r7, #8]
 8009cb6:	4613      	mov	r3, r2
 8009cb8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d101      	bne.n	8009cc4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009cc0:	2303      	movs	r3, #3
 8009cc2:	e01f      	b.n	8009d04 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	2200      	movs	r2, #0
 8009cd0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	2200      	movs	r2, #0
 8009cd8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009cdc:	68bb      	ldr	r3, [r7, #8]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d003      	beq.n	8009cea <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	68ba      	ldr	r2, [r7, #8]
 8009ce6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	2201      	movs	r2, #1
 8009cee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	79fa      	ldrb	r2, [r7, #7]
 8009cf6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009cf8:	68f8      	ldr	r0, [r7, #12]
 8009cfa:	f001 fe1d 	bl	800b938 <USBD_LL_Init>
 8009cfe:	4603      	mov	r3, r0
 8009d00:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009d02:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d04:	4618      	mov	r0, r3
 8009d06:	3718      	adds	r7, #24
 8009d08:	46bd      	mov	sp, r7
 8009d0a:	bd80      	pop	{r7, pc}

08009d0c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b084      	sub	sp, #16
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
 8009d14:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009d16:	2300      	movs	r3, #0
 8009d18:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009d1a:	683b      	ldr	r3, [r7, #0]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d101      	bne.n	8009d24 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009d20:	2303      	movs	r3, #3
 8009d22:	e025      	b.n	8009d70 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	683a      	ldr	r2, [r7, #0]
 8009d28:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	32ae      	adds	r2, #174	@ 0xae
 8009d36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d00f      	beq.n	8009d60 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	32ae      	adds	r2, #174	@ 0xae
 8009d4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d50:	f107 020e 	add.w	r2, r7, #14
 8009d54:	4610      	mov	r0, r2
 8009d56:	4798      	blx	r3
 8009d58:	4602      	mov	r2, r0
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009d66:	1c5a      	adds	r2, r3, #1
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8009d6e:	2300      	movs	r3, #0
}
 8009d70:	4618      	mov	r0, r3
 8009d72:	3710      	adds	r7, #16
 8009d74:	46bd      	mov	sp, r7
 8009d76:	bd80      	pop	{r7, pc}

08009d78 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009d78:	b580      	push	{r7, lr}
 8009d7a:	b082      	sub	sp, #8
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009d80:	6878      	ldr	r0, [r7, #4]
 8009d82:	f001 fe25 	bl	800b9d0 <USBD_LL_Start>
 8009d86:	4603      	mov	r3, r0
}
 8009d88:	4618      	mov	r0, r3
 8009d8a:	3708      	adds	r7, #8
 8009d8c:	46bd      	mov	sp, r7
 8009d8e:	bd80      	pop	{r7, pc}

08009d90 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009d90:	b480      	push	{r7}
 8009d92:	b083      	sub	sp, #12
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009d98:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	370c      	adds	r7, #12
 8009d9e:	46bd      	mov	sp, r7
 8009da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da4:	4770      	bx	lr

08009da6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009da6:	b580      	push	{r7, lr}
 8009da8:	b084      	sub	sp, #16
 8009daa:	af00      	add	r7, sp, #0
 8009dac:	6078      	str	r0, [r7, #4]
 8009dae:	460b      	mov	r3, r1
 8009db0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009db2:	2300      	movs	r3, #0
 8009db4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d009      	beq.n	8009dd4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	78fa      	ldrb	r2, [r7, #3]
 8009dca:	4611      	mov	r1, r2
 8009dcc:	6878      	ldr	r0, [r7, #4]
 8009dce:	4798      	blx	r3
 8009dd0:	4603      	mov	r3, r0
 8009dd2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009dd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	3710      	adds	r7, #16
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	bd80      	pop	{r7, pc}

08009dde <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009dde:	b580      	push	{r7, lr}
 8009de0:	b084      	sub	sp, #16
 8009de2:	af00      	add	r7, sp, #0
 8009de4:	6078      	str	r0, [r7, #4]
 8009de6:	460b      	mov	r3, r1
 8009de8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009dea:	2300      	movs	r3, #0
 8009dec:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009df4:	685b      	ldr	r3, [r3, #4]
 8009df6:	78fa      	ldrb	r2, [r7, #3]
 8009df8:	4611      	mov	r1, r2
 8009dfa:	6878      	ldr	r0, [r7, #4]
 8009dfc:	4798      	blx	r3
 8009dfe:	4603      	mov	r3, r0
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d001      	beq.n	8009e08 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009e04:	2303      	movs	r3, #3
 8009e06:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	3710      	adds	r7, #16
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	bd80      	pop	{r7, pc}

08009e12 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009e12:	b580      	push	{r7, lr}
 8009e14:	b084      	sub	sp, #16
 8009e16:	af00      	add	r7, sp, #0
 8009e18:	6078      	str	r0, [r7, #4]
 8009e1a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009e22:	6839      	ldr	r1, [r7, #0]
 8009e24:	4618      	mov	r0, r3
 8009e26:	f001 f922 	bl	800b06e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	2201      	movs	r2, #1
 8009e2e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8009e38:	461a      	mov	r2, r3
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009e46:	f003 031f 	and.w	r3, r3, #31
 8009e4a:	2b02      	cmp	r3, #2
 8009e4c:	d01a      	beq.n	8009e84 <USBD_LL_SetupStage+0x72>
 8009e4e:	2b02      	cmp	r3, #2
 8009e50:	d822      	bhi.n	8009e98 <USBD_LL_SetupStage+0x86>
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d002      	beq.n	8009e5c <USBD_LL_SetupStage+0x4a>
 8009e56:	2b01      	cmp	r3, #1
 8009e58:	d00a      	beq.n	8009e70 <USBD_LL_SetupStage+0x5e>
 8009e5a:	e01d      	b.n	8009e98 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009e62:	4619      	mov	r1, r3
 8009e64:	6878      	ldr	r0, [r7, #4]
 8009e66:	f000 fb77 	bl	800a558 <USBD_StdDevReq>
 8009e6a:	4603      	mov	r3, r0
 8009e6c:	73fb      	strb	r3, [r7, #15]
      break;
 8009e6e:	e020      	b.n	8009eb2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009e76:	4619      	mov	r1, r3
 8009e78:	6878      	ldr	r0, [r7, #4]
 8009e7a:	f000 fbdf 	bl	800a63c <USBD_StdItfReq>
 8009e7e:	4603      	mov	r3, r0
 8009e80:	73fb      	strb	r3, [r7, #15]
      break;
 8009e82:	e016      	b.n	8009eb2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009e8a:	4619      	mov	r1, r3
 8009e8c:	6878      	ldr	r0, [r7, #4]
 8009e8e:	f000 fc41 	bl	800a714 <USBD_StdEPReq>
 8009e92:	4603      	mov	r3, r0
 8009e94:	73fb      	strb	r3, [r7, #15]
      break;
 8009e96:	e00c      	b.n	8009eb2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009e9e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009ea2:	b2db      	uxtb	r3, r3
 8009ea4:	4619      	mov	r1, r3
 8009ea6:	6878      	ldr	r0, [r7, #4]
 8009ea8:	f001 fdf2 	bl	800ba90 <USBD_LL_StallEP>
 8009eac:	4603      	mov	r3, r0
 8009eae:	73fb      	strb	r3, [r7, #15]
      break;
 8009eb0:	bf00      	nop
  }

  return ret;
 8009eb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	3710      	adds	r7, #16
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	bd80      	pop	{r7, pc}

08009ebc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009ebc:	b580      	push	{r7, lr}
 8009ebe:	b086      	sub	sp, #24
 8009ec0:	af00      	add	r7, sp, #0
 8009ec2:	60f8      	str	r0, [r7, #12]
 8009ec4:	460b      	mov	r3, r1
 8009ec6:	607a      	str	r2, [r7, #4]
 8009ec8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009eca:	2300      	movs	r3, #0
 8009ecc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8009ece:	7afb      	ldrb	r3, [r7, #11]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d177      	bne.n	8009fc4 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009eda:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009ee2:	2b03      	cmp	r3, #3
 8009ee4:	f040 80a1 	bne.w	800a02a <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8009ee8:	693b      	ldr	r3, [r7, #16]
 8009eea:	685b      	ldr	r3, [r3, #4]
 8009eec:	693a      	ldr	r2, [r7, #16]
 8009eee:	8992      	ldrh	r2, [r2, #12]
 8009ef0:	4293      	cmp	r3, r2
 8009ef2:	d91c      	bls.n	8009f2e <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8009ef4:	693b      	ldr	r3, [r7, #16]
 8009ef6:	685b      	ldr	r3, [r3, #4]
 8009ef8:	693a      	ldr	r2, [r7, #16]
 8009efa:	8992      	ldrh	r2, [r2, #12]
 8009efc:	1a9a      	subs	r2, r3, r2
 8009efe:	693b      	ldr	r3, [r7, #16]
 8009f00:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8009f02:	693b      	ldr	r3, [r7, #16]
 8009f04:	691b      	ldr	r3, [r3, #16]
 8009f06:	693a      	ldr	r2, [r7, #16]
 8009f08:	8992      	ldrh	r2, [r2, #12]
 8009f0a:	441a      	add	r2, r3
 8009f0c:	693b      	ldr	r3, [r7, #16]
 8009f0e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8009f10:	693b      	ldr	r3, [r7, #16]
 8009f12:	6919      	ldr	r1, [r3, #16]
 8009f14:	693b      	ldr	r3, [r7, #16]
 8009f16:	899b      	ldrh	r3, [r3, #12]
 8009f18:	461a      	mov	r2, r3
 8009f1a:	693b      	ldr	r3, [r7, #16]
 8009f1c:	685b      	ldr	r3, [r3, #4]
 8009f1e:	4293      	cmp	r3, r2
 8009f20:	bf38      	it	cc
 8009f22:	4613      	movcc	r3, r2
 8009f24:	461a      	mov	r2, r3
 8009f26:	68f8      	ldr	r0, [r7, #12]
 8009f28:	f001 f9a8 	bl	800b27c <USBD_CtlContinueRx>
 8009f2c:	e07d      	b.n	800a02a <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009f34:	f003 031f 	and.w	r3, r3, #31
 8009f38:	2b02      	cmp	r3, #2
 8009f3a:	d014      	beq.n	8009f66 <USBD_LL_DataOutStage+0xaa>
 8009f3c:	2b02      	cmp	r3, #2
 8009f3e:	d81d      	bhi.n	8009f7c <USBD_LL_DataOutStage+0xc0>
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d002      	beq.n	8009f4a <USBD_LL_DataOutStage+0x8e>
 8009f44:	2b01      	cmp	r3, #1
 8009f46:	d003      	beq.n	8009f50 <USBD_LL_DataOutStage+0x94>
 8009f48:	e018      	b.n	8009f7c <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	75bb      	strb	r3, [r7, #22]
            break;
 8009f4e:	e018      	b.n	8009f82 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009f56:	b2db      	uxtb	r3, r3
 8009f58:	4619      	mov	r1, r3
 8009f5a:	68f8      	ldr	r0, [r7, #12]
 8009f5c:	f000 fa6e 	bl	800a43c <USBD_CoreFindIF>
 8009f60:	4603      	mov	r3, r0
 8009f62:	75bb      	strb	r3, [r7, #22]
            break;
 8009f64:	e00d      	b.n	8009f82 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009f6c:	b2db      	uxtb	r3, r3
 8009f6e:	4619      	mov	r1, r3
 8009f70:	68f8      	ldr	r0, [r7, #12]
 8009f72:	f000 fa70 	bl	800a456 <USBD_CoreFindEP>
 8009f76:	4603      	mov	r3, r0
 8009f78:	75bb      	strb	r3, [r7, #22]
            break;
 8009f7a:	e002      	b.n	8009f82 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	75bb      	strb	r3, [r7, #22]
            break;
 8009f80:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009f82:	7dbb      	ldrb	r3, [r7, #22]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d119      	bne.n	8009fbc <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f8e:	b2db      	uxtb	r3, r3
 8009f90:	2b03      	cmp	r3, #3
 8009f92:	d113      	bne.n	8009fbc <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009f94:	7dba      	ldrb	r2, [r7, #22]
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	32ae      	adds	r2, #174	@ 0xae
 8009f9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f9e:	691b      	ldr	r3, [r3, #16]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d00b      	beq.n	8009fbc <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8009fa4:	7dba      	ldrb	r2, [r7, #22]
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009fac:	7dba      	ldrb	r2, [r7, #22]
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	32ae      	adds	r2, #174	@ 0xae
 8009fb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fb6:	691b      	ldr	r3, [r3, #16]
 8009fb8:	68f8      	ldr	r0, [r7, #12]
 8009fba:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009fbc:	68f8      	ldr	r0, [r7, #12]
 8009fbe:	f001 f96e 	bl	800b29e <USBD_CtlSendStatus>
 8009fc2:	e032      	b.n	800a02a <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009fc4:	7afb      	ldrb	r3, [r7, #11]
 8009fc6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009fca:	b2db      	uxtb	r3, r3
 8009fcc:	4619      	mov	r1, r3
 8009fce:	68f8      	ldr	r0, [r7, #12]
 8009fd0:	f000 fa41 	bl	800a456 <USBD_CoreFindEP>
 8009fd4:	4603      	mov	r3, r0
 8009fd6:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009fd8:	7dbb      	ldrb	r3, [r7, #22]
 8009fda:	2bff      	cmp	r3, #255	@ 0xff
 8009fdc:	d025      	beq.n	800a02a <USBD_LL_DataOutStage+0x16e>
 8009fde:	7dbb      	ldrb	r3, [r7, #22]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d122      	bne.n	800a02a <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009fea:	b2db      	uxtb	r3, r3
 8009fec:	2b03      	cmp	r3, #3
 8009fee:	d117      	bne.n	800a020 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009ff0:	7dba      	ldrb	r2, [r7, #22]
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	32ae      	adds	r2, #174	@ 0xae
 8009ff6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ffa:	699b      	ldr	r3, [r3, #24]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d00f      	beq.n	800a020 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800a000:	7dba      	ldrb	r2, [r7, #22]
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a008:	7dba      	ldrb	r2, [r7, #22]
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	32ae      	adds	r2, #174	@ 0xae
 800a00e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a012:	699b      	ldr	r3, [r3, #24]
 800a014:	7afa      	ldrb	r2, [r7, #11]
 800a016:	4611      	mov	r1, r2
 800a018:	68f8      	ldr	r0, [r7, #12]
 800a01a:	4798      	blx	r3
 800a01c:	4603      	mov	r3, r0
 800a01e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800a020:	7dfb      	ldrb	r3, [r7, #23]
 800a022:	2b00      	cmp	r3, #0
 800a024:	d001      	beq.n	800a02a <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800a026:	7dfb      	ldrb	r3, [r7, #23]
 800a028:	e000      	b.n	800a02c <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800a02a:	2300      	movs	r3, #0
}
 800a02c:	4618      	mov	r0, r3
 800a02e:	3718      	adds	r7, #24
 800a030:	46bd      	mov	sp, r7
 800a032:	bd80      	pop	{r7, pc}

0800a034 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a034:	b580      	push	{r7, lr}
 800a036:	b086      	sub	sp, #24
 800a038:	af00      	add	r7, sp, #0
 800a03a:	60f8      	str	r0, [r7, #12]
 800a03c:	460b      	mov	r3, r1
 800a03e:	607a      	str	r2, [r7, #4]
 800a040:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800a042:	7afb      	ldrb	r3, [r7, #11]
 800a044:	2b00      	cmp	r3, #0
 800a046:	d178      	bne.n	800a13a <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	3314      	adds	r3, #20
 800a04c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a054:	2b02      	cmp	r3, #2
 800a056:	d163      	bne.n	800a120 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800a058:	693b      	ldr	r3, [r7, #16]
 800a05a:	685b      	ldr	r3, [r3, #4]
 800a05c:	693a      	ldr	r2, [r7, #16]
 800a05e:	8992      	ldrh	r2, [r2, #12]
 800a060:	4293      	cmp	r3, r2
 800a062:	d91c      	bls.n	800a09e <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800a064:	693b      	ldr	r3, [r7, #16]
 800a066:	685b      	ldr	r3, [r3, #4]
 800a068:	693a      	ldr	r2, [r7, #16]
 800a06a:	8992      	ldrh	r2, [r2, #12]
 800a06c:	1a9a      	subs	r2, r3, r2
 800a06e:	693b      	ldr	r3, [r7, #16]
 800a070:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800a072:	693b      	ldr	r3, [r7, #16]
 800a074:	691b      	ldr	r3, [r3, #16]
 800a076:	693a      	ldr	r2, [r7, #16]
 800a078:	8992      	ldrh	r2, [r2, #12]
 800a07a:	441a      	add	r2, r3
 800a07c:	693b      	ldr	r3, [r7, #16]
 800a07e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800a080:	693b      	ldr	r3, [r7, #16]
 800a082:	6919      	ldr	r1, [r3, #16]
 800a084:	693b      	ldr	r3, [r7, #16]
 800a086:	685b      	ldr	r3, [r3, #4]
 800a088:	461a      	mov	r2, r3
 800a08a:	68f8      	ldr	r0, [r7, #12]
 800a08c:	f001 f8c4 	bl	800b218 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a090:	2300      	movs	r3, #0
 800a092:	2200      	movs	r2, #0
 800a094:	2100      	movs	r1, #0
 800a096:	68f8      	ldr	r0, [r7, #12]
 800a098:	f001 fda4 	bl	800bbe4 <USBD_LL_PrepareReceive>
 800a09c:	e040      	b.n	800a120 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a09e:	693b      	ldr	r3, [r7, #16]
 800a0a0:	899b      	ldrh	r3, [r3, #12]
 800a0a2:	461a      	mov	r2, r3
 800a0a4:	693b      	ldr	r3, [r7, #16]
 800a0a6:	685b      	ldr	r3, [r3, #4]
 800a0a8:	429a      	cmp	r2, r3
 800a0aa:	d11c      	bne.n	800a0e6 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800a0ac:	693b      	ldr	r3, [r7, #16]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	693a      	ldr	r2, [r7, #16]
 800a0b2:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a0b4:	4293      	cmp	r3, r2
 800a0b6:	d316      	bcc.n	800a0e6 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800a0b8:	693b      	ldr	r3, [r7, #16]
 800a0ba:	681a      	ldr	r2, [r3, #0]
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a0c2:	429a      	cmp	r2, r3
 800a0c4:	d20f      	bcs.n	800a0e6 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a0c6:	2200      	movs	r2, #0
 800a0c8:	2100      	movs	r1, #0
 800a0ca:	68f8      	ldr	r0, [r7, #12]
 800a0cc:	f001 f8a4 	bl	800b218 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	2200      	movs	r2, #0
 800a0d4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a0d8:	2300      	movs	r3, #0
 800a0da:	2200      	movs	r2, #0
 800a0dc:	2100      	movs	r1, #0
 800a0de:	68f8      	ldr	r0, [r7, #12]
 800a0e0:	f001 fd80 	bl	800bbe4 <USBD_LL_PrepareReceive>
 800a0e4:	e01c      	b.n	800a120 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a0ec:	b2db      	uxtb	r3, r3
 800a0ee:	2b03      	cmp	r3, #3
 800a0f0:	d10f      	bne.n	800a112 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a0f8:	68db      	ldr	r3, [r3, #12]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d009      	beq.n	800a112 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	2200      	movs	r2, #0
 800a102:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a10c:	68db      	ldr	r3, [r3, #12]
 800a10e:	68f8      	ldr	r0, [r7, #12]
 800a110:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a112:	2180      	movs	r1, #128	@ 0x80
 800a114:	68f8      	ldr	r0, [r7, #12]
 800a116:	f001 fcbb 	bl	800ba90 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a11a:	68f8      	ldr	r0, [r7, #12]
 800a11c:	f001 f8d2 	bl	800b2c4 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a126:	2b00      	cmp	r3, #0
 800a128:	d03a      	beq.n	800a1a0 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800a12a:	68f8      	ldr	r0, [r7, #12]
 800a12c:	f7ff fe30 	bl	8009d90 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	2200      	movs	r2, #0
 800a134:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a138:	e032      	b.n	800a1a0 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a13a:	7afb      	ldrb	r3, [r7, #11]
 800a13c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a140:	b2db      	uxtb	r3, r3
 800a142:	4619      	mov	r1, r3
 800a144:	68f8      	ldr	r0, [r7, #12]
 800a146:	f000 f986 	bl	800a456 <USBD_CoreFindEP>
 800a14a:	4603      	mov	r3, r0
 800a14c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a14e:	7dfb      	ldrb	r3, [r7, #23]
 800a150:	2bff      	cmp	r3, #255	@ 0xff
 800a152:	d025      	beq.n	800a1a0 <USBD_LL_DataInStage+0x16c>
 800a154:	7dfb      	ldrb	r3, [r7, #23]
 800a156:	2b00      	cmp	r3, #0
 800a158:	d122      	bne.n	800a1a0 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a160:	b2db      	uxtb	r3, r3
 800a162:	2b03      	cmp	r3, #3
 800a164:	d11c      	bne.n	800a1a0 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a166:	7dfa      	ldrb	r2, [r7, #23]
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	32ae      	adds	r2, #174	@ 0xae
 800a16c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a170:	695b      	ldr	r3, [r3, #20]
 800a172:	2b00      	cmp	r3, #0
 800a174:	d014      	beq.n	800a1a0 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800a176:	7dfa      	ldrb	r2, [r7, #23]
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a17e:	7dfa      	ldrb	r2, [r7, #23]
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	32ae      	adds	r2, #174	@ 0xae
 800a184:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a188:	695b      	ldr	r3, [r3, #20]
 800a18a:	7afa      	ldrb	r2, [r7, #11]
 800a18c:	4611      	mov	r1, r2
 800a18e:	68f8      	ldr	r0, [r7, #12]
 800a190:	4798      	blx	r3
 800a192:	4603      	mov	r3, r0
 800a194:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800a196:	7dbb      	ldrb	r3, [r7, #22]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d001      	beq.n	800a1a0 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800a19c:	7dbb      	ldrb	r3, [r7, #22]
 800a19e:	e000      	b.n	800a1a2 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800a1a0:	2300      	movs	r3, #0
}
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	3718      	adds	r7, #24
 800a1a6:	46bd      	mov	sp, r7
 800a1a8:	bd80      	pop	{r7, pc}

0800a1aa <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a1aa:	b580      	push	{r7, lr}
 800a1ac:	b084      	sub	sp, #16
 800a1ae:	af00      	add	r7, sp, #0
 800a1b0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	2201      	movs	r2, #1
 800a1ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	2200      	movs	r2, #0
 800a1d0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d014      	beq.n	800a210 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a1ec:	685b      	ldr	r3, [r3, #4]
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d00e      	beq.n	800a210 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a1f8:	685b      	ldr	r3, [r3, #4]
 800a1fa:	687a      	ldr	r2, [r7, #4]
 800a1fc:	6852      	ldr	r2, [r2, #4]
 800a1fe:	b2d2      	uxtb	r2, r2
 800a200:	4611      	mov	r1, r2
 800a202:	6878      	ldr	r0, [r7, #4]
 800a204:	4798      	blx	r3
 800a206:	4603      	mov	r3, r0
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d001      	beq.n	800a210 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a20c:	2303      	movs	r3, #3
 800a20e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a210:	2340      	movs	r3, #64	@ 0x40
 800a212:	2200      	movs	r2, #0
 800a214:	2100      	movs	r1, #0
 800a216:	6878      	ldr	r0, [r7, #4]
 800a218:	f001 fbf5 	bl	800ba06 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	2201      	movs	r2, #1
 800a220:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	2240      	movs	r2, #64	@ 0x40
 800a228:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a22c:	2340      	movs	r3, #64	@ 0x40
 800a22e:	2200      	movs	r2, #0
 800a230:	2180      	movs	r1, #128	@ 0x80
 800a232:	6878      	ldr	r0, [r7, #4]
 800a234:	f001 fbe7 	bl	800ba06 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	2201      	movs	r2, #1
 800a23c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	2240      	movs	r2, #64	@ 0x40
 800a244:	841a      	strh	r2, [r3, #32]

  return ret;
 800a246:	7bfb      	ldrb	r3, [r7, #15]
}
 800a248:	4618      	mov	r0, r3
 800a24a:	3710      	adds	r7, #16
 800a24c:	46bd      	mov	sp, r7
 800a24e:	bd80      	pop	{r7, pc}

0800a250 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a250:	b480      	push	{r7}
 800a252:	b083      	sub	sp, #12
 800a254:	af00      	add	r7, sp, #0
 800a256:	6078      	str	r0, [r7, #4]
 800a258:	460b      	mov	r3, r1
 800a25a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	78fa      	ldrb	r2, [r7, #3]
 800a260:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a262:	2300      	movs	r3, #0
}
 800a264:	4618      	mov	r0, r3
 800a266:	370c      	adds	r7, #12
 800a268:	46bd      	mov	sp, r7
 800a26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26e:	4770      	bx	lr

0800a270 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a270:	b480      	push	{r7}
 800a272:	b083      	sub	sp, #12
 800a274:	af00      	add	r7, sp, #0
 800a276:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a27e:	b2db      	uxtb	r3, r3
 800a280:	2b04      	cmp	r3, #4
 800a282:	d006      	beq.n	800a292 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a28a:	b2da      	uxtb	r2, r3
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	2204      	movs	r2, #4
 800a296:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a29a:	2300      	movs	r3, #0
}
 800a29c:	4618      	mov	r0, r3
 800a29e:	370c      	adds	r7, #12
 800a2a0:	46bd      	mov	sp, r7
 800a2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a6:	4770      	bx	lr

0800a2a8 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a2a8:	b480      	push	{r7}
 800a2aa:	b083      	sub	sp, #12
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a2b6:	b2db      	uxtb	r3, r3
 800a2b8:	2b04      	cmp	r3, #4
 800a2ba:	d106      	bne.n	800a2ca <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800a2c2:	b2da      	uxtb	r2, r3
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a2ca:	2300      	movs	r3, #0
}
 800a2cc:	4618      	mov	r0, r3
 800a2ce:	370c      	adds	r7, #12
 800a2d0:	46bd      	mov	sp, r7
 800a2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d6:	4770      	bx	lr

0800a2d8 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b082      	sub	sp, #8
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a2e6:	b2db      	uxtb	r3, r3
 800a2e8:	2b03      	cmp	r3, #3
 800a2ea:	d110      	bne.n	800a30e <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d00b      	beq.n	800a30e <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a2fc:	69db      	ldr	r3, [r3, #28]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d005      	beq.n	800a30e <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a308:	69db      	ldr	r3, [r3, #28]
 800a30a:	6878      	ldr	r0, [r7, #4]
 800a30c:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a30e:	2300      	movs	r3, #0
}
 800a310:	4618      	mov	r0, r3
 800a312:	3708      	adds	r7, #8
 800a314:	46bd      	mov	sp, r7
 800a316:	bd80      	pop	{r7, pc}

0800a318 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a318:	b580      	push	{r7, lr}
 800a31a:	b082      	sub	sp, #8
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	6078      	str	r0, [r7, #4]
 800a320:	460b      	mov	r3, r1
 800a322:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	32ae      	adds	r2, #174	@ 0xae
 800a32e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d101      	bne.n	800a33a <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a336:	2303      	movs	r3, #3
 800a338:	e01c      	b.n	800a374 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a340:	b2db      	uxtb	r3, r3
 800a342:	2b03      	cmp	r3, #3
 800a344:	d115      	bne.n	800a372 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	32ae      	adds	r2, #174	@ 0xae
 800a350:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a354:	6a1b      	ldr	r3, [r3, #32]
 800a356:	2b00      	cmp	r3, #0
 800a358:	d00b      	beq.n	800a372 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	32ae      	adds	r2, #174	@ 0xae
 800a364:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a368:	6a1b      	ldr	r3, [r3, #32]
 800a36a:	78fa      	ldrb	r2, [r7, #3]
 800a36c:	4611      	mov	r1, r2
 800a36e:	6878      	ldr	r0, [r7, #4]
 800a370:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a372:	2300      	movs	r3, #0
}
 800a374:	4618      	mov	r0, r3
 800a376:	3708      	adds	r7, #8
 800a378:	46bd      	mov	sp, r7
 800a37a:	bd80      	pop	{r7, pc}

0800a37c <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b082      	sub	sp, #8
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
 800a384:	460b      	mov	r3, r1
 800a386:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	32ae      	adds	r2, #174	@ 0xae
 800a392:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a396:	2b00      	cmp	r3, #0
 800a398:	d101      	bne.n	800a39e <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a39a:	2303      	movs	r3, #3
 800a39c:	e01c      	b.n	800a3d8 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a3a4:	b2db      	uxtb	r3, r3
 800a3a6:	2b03      	cmp	r3, #3
 800a3a8:	d115      	bne.n	800a3d6 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	32ae      	adds	r2, #174	@ 0xae
 800a3b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d00b      	beq.n	800a3d6 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	32ae      	adds	r2, #174	@ 0xae
 800a3c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3ce:	78fa      	ldrb	r2, [r7, #3]
 800a3d0:	4611      	mov	r1, r2
 800a3d2:	6878      	ldr	r0, [r7, #4]
 800a3d4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a3d6:	2300      	movs	r3, #0
}
 800a3d8:	4618      	mov	r0, r3
 800a3da:	3708      	adds	r7, #8
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	bd80      	pop	{r7, pc}

0800a3e0 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a3e0:	b480      	push	{r7}
 800a3e2:	b083      	sub	sp, #12
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a3e8:	2300      	movs	r3, #0
}
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	370c      	adds	r7, #12
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f4:	4770      	bx	lr

0800a3f6 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a3f6:	b580      	push	{r7, lr}
 800a3f8:	b084      	sub	sp, #16
 800a3fa:	af00      	add	r7, sp, #0
 800a3fc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a3fe:	2300      	movs	r3, #0
 800a400:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	2201      	movs	r2, #1
 800a406:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a410:	2b00      	cmp	r3, #0
 800a412:	d00e      	beq.n	800a432 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a41a:	685b      	ldr	r3, [r3, #4]
 800a41c:	687a      	ldr	r2, [r7, #4]
 800a41e:	6852      	ldr	r2, [r2, #4]
 800a420:	b2d2      	uxtb	r2, r2
 800a422:	4611      	mov	r1, r2
 800a424:	6878      	ldr	r0, [r7, #4]
 800a426:	4798      	blx	r3
 800a428:	4603      	mov	r3, r0
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d001      	beq.n	800a432 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a42e:	2303      	movs	r3, #3
 800a430:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a432:	7bfb      	ldrb	r3, [r7, #15]
}
 800a434:	4618      	mov	r0, r3
 800a436:	3710      	adds	r7, #16
 800a438:	46bd      	mov	sp, r7
 800a43a:	bd80      	pop	{r7, pc}

0800a43c <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a43c:	b480      	push	{r7}
 800a43e:	b083      	sub	sp, #12
 800a440:	af00      	add	r7, sp, #0
 800a442:	6078      	str	r0, [r7, #4]
 800a444:	460b      	mov	r3, r1
 800a446:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a448:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a44a:	4618      	mov	r0, r3
 800a44c:	370c      	adds	r7, #12
 800a44e:	46bd      	mov	sp, r7
 800a450:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a454:	4770      	bx	lr

0800a456 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a456:	b480      	push	{r7}
 800a458:	b083      	sub	sp, #12
 800a45a:	af00      	add	r7, sp, #0
 800a45c:	6078      	str	r0, [r7, #4]
 800a45e:	460b      	mov	r3, r1
 800a460:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a462:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a464:	4618      	mov	r0, r3
 800a466:	370c      	adds	r7, #12
 800a468:	46bd      	mov	sp, r7
 800a46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46e:	4770      	bx	lr

0800a470 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a470:	b580      	push	{r7, lr}
 800a472:	b086      	sub	sp, #24
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
 800a478:	460b      	mov	r3, r1
 800a47a:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a484:	2300      	movs	r3, #0
 800a486:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	885b      	ldrh	r3, [r3, #2]
 800a48c:	b29b      	uxth	r3, r3
 800a48e:	68fa      	ldr	r2, [r7, #12]
 800a490:	7812      	ldrb	r2, [r2, #0]
 800a492:	4293      	cmp	r3, r2
 800a494:	d91f      	bls.n	800a4d6 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	781b      	ldrb	r3, [r3, #0]
 800a49a:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a49c:	e013      	b.n	800a4c6 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a49e:	f107 030a 	add.w	r3, r7, #10
 800a4a2:	4619      	mov	r1, r3
 800a4a4:	6978      	ldr	r0, [r7, #20]
 800a4a6:	f000 f81b 	bl	800a4e0 <USBD_GetNextDesc>
 800a4aa:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a4ac:	697b      	ldr	r3, [r7, #20]
 800a4ae:	785b      	ldrb	r3, [r3, #1]
 800a4b0:	2b05      	cmp	r3, #5
 800a4b2:	d108      	bne.n	800a4c6 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a4b4:	697b      	ldr	r3, [r7, #20]
 800a4b6:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a4b8:	693b      	ldr	r3, [r7, #16]
 800a4ba:	789b      	ldrb	r3, [r3, #2]
 800a4bc:	78fa      	ldrb	r2, [r7, #3]
 800a4be:	429a      	cmp	r2, r3
 800a4c0:	d008      	beq.n	800a4d4 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	885b      	ldrh	r3, [r3, #2]
 800a4ca:	b29a      	uxth	r2, r3
 800a4cc:	897b      	ldrh	r3, [r7, #10]
 800a4ce:	429a      	cmp	r2, r3
 800a4d0:	d8e5      	bhi.n	800a49e <USBD_GetEpDesc+0x2e>
 800a4d2:	e000      	b.n	800a4d6 <USBD_GetEpDesc+0x66>
          break;
 800a4d4:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a4d6:	693b      	ldr	r3, [r7, #16]
}
 800a4d8:	4618      	mov	r0, r3
 800a4da:	3718      	adds	r7, #24
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	bd80      	pop	{r7, pc}

0800a4e0 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a4e0:	b480      	push	{r7}
 800a4e2:	b085      	sub	sp, #20
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
 800a4e8:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a4ee:	683b      	ldr	r3, [r7, #0]
 800a4f0:	881b      	ldrh	r3, [r3, #0]
 800a4f2:	68fa      	ldr	r2, [r7, #12]
 800a4f4:	7812      	ldrb	r2, [r2, #0]
 800a4f6:	4413      	add	r3, r2
 800a4f8:	b29a      	uxth	r2, r3
 800a4fa:	683b      	ldr	r3, [r7, #0]
 800a4fc:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	781b      	ldrb	r3, [r3, #0]
 800a502:	461a      	mov	r2, r3
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	4413      	add	r3, r2
 800a508:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a50a:	68fb      	ldr	r3, [r7, #12]
}
 800a50c:	4618      	mov	r0, r3
 800a50e:	3714      	adds	r7, #20
 800a510:	46bd      	mov	sp, r7
 800a512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a516:	4770      	bx	lr

0800a518 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a518:	b480      	push	{r7}
 800a51a:	b087      	sub	sp, #28
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a524:	697b      	ldr	r3, [r7, #20]
 800a526:	781b      	ldrb	r3, [r3, #0]
 800a528:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a52a:	697b      	ldr	r3, [r7, #20]
 800a52c:	3301      	adds	r3, #1
 800a52e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a530:	697b      	ldr	r3, [r7, #20]
 800a532:	781b      	ldrb	r3, [r3, #0]
 800a534:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a536:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800a53a:	021b      	lsls	r3, r3, #8
 800a53c:	b21a      	sxth	r2, r3
 800a53e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a542:	4313      	orrs	r3, r2
 800a544:	b21b      	sxth	r3, r3
 800a546:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a548:	89fb      	ldrh	r3, [r7, #14]
}
 800a54a:	4618      	mov	r0, r3
 800a54c:	371c      	adds	r7, #28
 800a54e:	46bd      	mov	sp, r7
 800a550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a554:	4770      	bx	lr
	...

0800a558 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a558:	b580      	push	{r7, lr}
 800a55a:	b084      	sub	sp, #16
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	6078      	str	r0, [r7, #4]
 800a560:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a562:	2300      	movs	r3, #0
 800a564:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a566:	683b      	ldr	r3, [r7, #0]
 800a568:	781b      	ldrb	r3, [r3, #0]
 800a56a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a56e:	2b40      	cmp	r3, #64	@ 0x40
 800a570:	d005      	beq.n	800a57e <USBD_StdDevReq+0x26>
 800a572:	2b40      	cmp	r3, #64	@ 0x40
 800a574:	d857      	bhi.n	800a626 <USBD_StdDevReq+0xce>
 800a576:	2b00      	cmp	r3, #0
 800a578:	d00f      	beq.n	800a59a <USBD_StdDevReq+0x42>
 800a57a:	2b20      	cmp	r3, #32
 800a57c:	d153      	bne.n	800a626 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	32ae      	adds	r2, #174	@ 0xae
 800a588:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a58c:	689b      	ldr	r3, [r3, #8]
 800a58e:	6839      	ldr	r1, [r7, #0]
 800a590:	6878      	ldr	r0, [r7, #4]
 800a592:	4798      	blx	r3
 800a594:	4603      	mov	r3, r0
 800a596:	73fb      	strb	r3, [r7, #15]
      break;
 800a598:	e04a      	b.n	800a630 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a59a:	683b      	ldr	r3, [r7, #0]
 800a59c:	785b      	ldrb	r3, [r3, #1]
 800a59e:	2b09      	cmp	r3, #9
 800a5a0:	d83b      	bhi.n	800a61a <USBD_StdDevReq+0xc2>
 800a5a2:	a201      	add	r2, pc, #4	@ (adr r2, 800a5a8 <USBD_StdDevReq+0x50>)
 800a5a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5a8:	0800a5fd 	.word	0x0800a5fd
 800a5ac:	0800a611 	.word	0x0800a611
 800a5b0:	0800a61b 	.word	0x0800a61b
 800a5b4:	0800a607 	.word	0x0800a607
 800a5b8:	0800a61b 	.word	0x0800a61b
 800a5bc:	0800a5db 	.word	0x0800a5db
 800a5c0:	0800a5d1 	.word	0x0800a5d1
 800a5c4:	0800a61b 	.word	0x0800a61b
 800a5c8:	0800a5f3 	.word	0x0800a5f3
 800a5cc:	0800a5e5 	.word	0x0800a5e5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a5d0:	6839      	ldr	r1, [r7, #0]
 800a5d2:	6878      	ldr	r0, [r7, #4]
 800a5d4:	f000 fa3e 	bl	800aa54 <USBD_GetDescriptor>
          break;
 800a5d8:	e024      	b.n	800a624 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a5da:	6839      	ldr	r1, [r7, #0]
 800a5dc:	6878      	ldr	r0, [r7, #4]
 800a5de:	f000 fba3 	bl	800ad28 <USBD_SetAddress>
          break;
 800a5e2:	e01f      	b.n	800a624 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a5e4:	6839      	ldr	r1, [r7, #0]
 800a5e6:	6878      	ldr	r0, [r7, #4]
 800a5e8:	f000 fbe2 	bl	800adb0 <USBD_SetConfig>
 800a5ec:	4603      	mov	r3, r0
 800a5ee:	73fb      	strb	r3, [r7, #15]
          break;
 800a5f0:	e018      	b.n	800a624 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a5f2:	6839      	ldr	r1, [r7, #0]
 800a5f4:	6878      	ldr	r0, [r7, #4]
 800a5f6:	f000 fc85 	bl	800af04 <USBD_GetConfig>
          break;
 800a5fa:	e013      	b.n	800a624 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a5fc:	6839      	ldr	r1, [r7, #0]
 800a5fe:	6878      	ldr	r0, [r7, #4]
 800a600:	f000 fcb6 	bl	800af70 <USBD_GetStatus>
          break;
 800a604:	e00e      	b.n	800a624 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a606:	6839      	ldr	r1, [r7, #0]
 800a608:	6878      	ldr	r0, [r7, #4]
 800a60a:	f000 fce5 	bl	800afd8 <USBD_SetFeature>
          break;
 800a60e:	e009      	b.n	800a624 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a610:	6839      	ldr	r1, [r7, #0]
 800a612:	6878      	ldr	r0, [r7, #4]
 800a614:	f000 fd09 	bl	800b02a <USBD_ClrFeature>
          break;
 800a618:	e004      	b.n	800a624 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a61a:	6839      	ldr	r1, [r7, #0]
 800a61c:	6878      	ldr	r0, [r7, #4]
 800a61e:	f000 fd60 	bl	800b0e2 <USBD_CtlError>
          break;
 800a622:	bf00      	nop
      }
      break;
 800a624:	e004      	b.n	800a630 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a626:	6839      	ldr	r1, [r7, #0]
 800a628:	6878      	ldr	r0, [r7, #4]
 800a62a:	f000 fd5a 	bl	800b0e2 <USBD_CtlError>
      break;
 800a62e:	bf00      	nop
  }

  return ret;
 800a630:	7bfb      	ldrb	r3, [r7, #15]
}
 800a632:	4618      	mov	r0, r3
 800a634:	3710      	adds	r7, #16
 800a636:	46bd      	mov	sp, r7
 800a638:	bd80      	pop	{r7, pc}
 800a63a:	bf00      	nop

0800a63c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b084      	sub	sp, #16
 800a640:	af00      	add	r7, sp, #0
 800a642:	6078      	str	r0, [r7, #4]
 800a644:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a646:	2300      	movs	r3, #0
 800a648:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a64a:	683b      	ldr	r3, [r7, #0]
 800a64c:	781b      	ldrb	r3, [r3, #0]
 800a64e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a652:	2b40      	cmp	r3, #64	@ 0x40
 800a654:	d005      	beq.n	800a662 <USBD_StdItfReq+0x26>
 800a656:	2b40      	cmp	r3, #64	@ 0x40
 800a658:	d852      	bhi.n	800a700 <USBD_StdItfReq+0xc4>
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d001      	beq.n	800a662 <USBD_StdItfReq+0x26>
 800a65e:	2b20      	cmp	r3, #32
 800a660:	d14e      	bne.n	800a700 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a668:	b2db      	uxtb	r3, r3
 800a66a:	3b01      	subs	r3, #1
 800a66c:	2b02      	cmp	r3, #2
 800a66e:	d840      	bhi.n	800a6f2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a670:	683b      	ldr	r3, [r7, #0]
 800a672:	889b      	ldrh	r3, [r3, #4]
 800a674:	b2db      	uxtb	r3, r3
 800a676:	2b01      	cmp	r3, #1
 800a678:	d836      	bhi.n	800a6e8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a67a:	683b      	ldr	r3, [r7, #0]
 800a67c:	889b      	ldrh	r3, [r3, #4]
 800a67e:	b2db      	uxtb	r3, r3
 800a680:	4619      	mov	r1, r3
 800a682:	6878      	ldr	r0, [r7, #4]
 800a684:	f7ff feda 	bl	800a43c <USBD_CoreFindIF>
 800a688:	4603      	mov	r3, r0
 800a68a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a68c:	7bbb      	ldrb	r3, [r7, #14]
 800a68e:	2bff      	cmp	r3, #255	@ 0xff
 800a690:	d01d      	beq.n	800a6ce <USBD_StdItfReq+0x92>
 800a692:	7bbb      	ldrb	r3, [r7, #14]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d11a      	bne.n	800a6ce <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a698:	7bba      	ldrb	r2, [r7, #14]
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	32ae      	adds	r2, #174	@ 0xae
 800a69e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6a2:	689b      	ldr	r3, [r3, #8]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d00f      	beq.n	800a6c8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a6a8:	7bba      	ldrb	r2, [r7, #14]
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a6b0:	7bba      	ldrb	r2, [r7, #14]
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	32ae      	adds	r2, #174	@ 0xae
 800a6b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6ba:	689b      	ldr	r3, [r3, #8]
 800a6bc:	6839      	ldr	r1, [r7, #0]
 800a6be:	6878      	ldr	r0, [r7, #4]
 800a6c0:	4798      	blx	r3
 800a6c2:	4603      	mov	r3, r0
 800a6c4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a6c6:	e004      	b.n	800a6d2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a6c8:	2303      	movs	r3, #3
 800a6ca:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a6cc:	e001      	b.n	800a6d2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a6ce:	2303      	movs	r3, #3
 800a6d0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a6d2:	683b      	ldr	r3, [r7, #0]
 800a6d4:	88db      	ldrh	r3, [r3, #6]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d110      	bne.n	800a6fc <USBD_StdItfReq+0xc0>
 800a6da:	7bfb      	ldrb	r3, [r7, #15]
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d10d      	bne.n	800a6fc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a6e0:	6878      	ldr	r0, [r7, #4]
 800a6e2:	f000 fddc 	bl	800b29e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a6e6:	e009      	b.n	800a6fc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a6e8:	6839      	ldr	r1, [r7, #0]
 800a6ea:	6878      	ldr	r0, [r7, #4]
 800a6ec:	f000 fcf9 	bl	800b0e2 <USBD_CtlError>
          break;
 800a6f0:	e004      	b.n	800a6fc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a6f2:	6839      	ldr	r1, [r7, #0]
 800a6f4:	6878      	ldr	r0, [r7, #4]
 800a6f6:	f000 fcf4 	bl	800b0e2 <USBD_CtlError>
          break;
 800a6fa:	e000      	b.n	800a6fe <USBD_StdItfReq+0xc2>
          break;
 800a6fc:	bf00      	nop
      }
      break;
 800a6fe:	e004      	b.n	800a70a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a700:	6839      	ldr	r1, [r7, #0]
 800a702:	6878      	ldr	r0, [r7, #4]
 800a704:	f000 fced 	bl	800b0e2 <USBD_CtlError>
      break;
 800a708:	bf00      	nop
  }

  return ret;
 800a70a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a70c:	4618      	mov	r0, r3
 800a70e:	3710      	adds	r7, #16
 800a710:	46bd      	mov	sp, r7
 800a712:	bd80      	pop	{r7, pc}

0800a714 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a714:	b580      	push	{r7, lr}
 800a716:	b084      	sub	sp, #16
 800a718:	af00      	add	r7, sp, #0
 800a71a:	6078      	str	r0, [r7, #4]
 800a71c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a71e:	2300      	movs	r3, #0
 800a720:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a722:	683b      	ldr	r3, [r7, #0]
 800a724:	889b      	ldrh	r3, [r3, #4]
 800a726:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a728:	683b      	ldr	r3, [r7, #0]
 800a72a:	781b      	ldrb	r3, [r3, #0]
 800a72c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a730:	2b40      	cmp	r3, #64	@ 0x40
 800a732:	d007      	beq.n	800a744 <USBD_StdEPReq+0x30>
 800a734:	2b40      	cmp	r3, #64	@ 0x40
 800a736:	f200 8181 	bhi.w	800aa3c <USBD_StdEPReq+0x328>
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d02a      	beq.n	800a794 <USBD_StdEPReq+0x80>
 800a73e:	2b20      	cmp	r3, #32
 800a740:	f040 817c 	bne.w	800aa3c <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a744:	7bbb      	ldrb	r3, [r7, #14]
 800a746:	4619      	mov	r1, r3
 800a748:	6878      	ldr	r0, [r7, #4]
 800a74a:	f7ff fe84 	bl	800a456 <USBD_CoreFindEP>
 800a74e:	4603      	mov	r3, r0
 800a750:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a752:	7b7b      	ldrb	r3, [r7, #13]
 800a754:	2bff      	cmp	r3, #255	@ 0xff
 800a756:	f000 8176 	beq.w	800aa46 <USBD_StdEPReq+0x332>
 800a75a:	7b7b      	ldrb	r3, [r7, #13]
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	f040 8172 	bne.w	800aa46 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800a762:	7b7a      	ldrb	r2, [r7, #13]
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a76a:	7b7a      	ldrb	r2, [r7, #13]
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	32ae      	adds	r2, #174	@ 0xae
 800a770:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a774:	689b      	ldr	r3, [r3, #8]
 800a776:	2b00      	cmp	r3, #0
 800a778:	f000 8165 	beq.w	800aa46 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a77c:	7b7a      	ldrb	r2, [r7, #13]
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	32ae      	adds	r2, #174	@ 0xae
 800a782:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a786:	689b      	ldr	r3, [r3, #8]
 800a788:	6839      	ldr	r1, [r7, #0]
 800a78a:	6878      	ldr	r0, [r7, #4]
 800a78c:	4798      	blx	r3
 800a78e:	4603      	mov	r3, r0
 800a790:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a792:	e158      	b.n	800aa46 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	785b      	ldrb	r3, [r3, #1]
 800a798:	2b03      	cmp	r3, #3
 800a79a:	d008      	beq.n	800a7ae <USBD_StdEPReq+0x9a>
 800a79c:	2b03      	cmp	r3, #3
 800a79e:	f300 8147 	bgt.w	800aa30 <USBD_StdEPReq+0x31c>
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	f000 809b 	beq.w	800a8de <USBD_StdEPReq+0x1ca>
 800a7a8:	2b01      	cmp	r3, #1
 800a7aa:	d03c      	beq.n	800a826 <USBD_StdEPReq+0x112>
 800a7ac:	e140      	b.n	800aa30 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a7b4:	b2db      	uxtb	r3, r3
 800a7b6:	2b02      	cmp	r3, #2
 800a7b8:	d002      	beq.n	800a7c0 <USBD_StdEPReq+0xac>
 800a7ba:	2b03      	cmp	r3, #3
 800a7bc:	d016      	beq.n	800a7ec <USBD_StdEPReq+0xd8>
 800a7be:	e02c      	b.n	800a81a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a7c0:	7bbb      	ldrb	r3, [r7, #14]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d00d      	beq.n	800a7e2 <USBD_StdEPReq+0xce>
 800a7c6:	7bbb      	ldrb	r3, [r7, #14]
 800a7c8:	2b80      	cmp	r3, #128	@ 0x80
 800a7ca:	d00a      	beq.n	800a7e2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a7cc:	7bbb      	ldrb	r3, [r7, #14]
 800a7ce:	4619      	mov	r1, r3
 800a7d0:	6878      	ldr	r0, [r7, #4]
 800a7d2:	f001 f95d 	bl	800ba90 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a7d6:	2180      	movs	r1, #128	@ 0x80
 800a7d8:	6878      	ldr	r0, [r7, #4]
 800a7da:	f001 f959 	bl	800ba90 <USBD_LL_StallEP>
 800a7de:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a7e0:	e020      	b.n	800a824 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a7e2:	6839      	ldr	r1, [r7, #0]
 800a7e4:	6878      	ldr	r0, [r7, #4]
 800a7e6:	f000 fc7c 	bl	800b0e2 <USBD_CtlError>
              break;
 800a7ea:	e01b      	b.n	800a824 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a7ec:	683b      	ldr	r3, [r7, #0]
 800a7ee:	885b      	ldrh	r3, [r3, #2]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d10e      	bne.n	800a812 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a7f4:	7bbb      	ldrb	r3, [r7, #14]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d00b      	beq.n	800a812 <USBD_StdEPReq+0xfe>
 800a7fa:	7bbb      	ldrb	r3, [r7, #14]
 800a7fc:	2b80      	cmp	r3, #128	@ 0x80
 800a7fe:	d008      	beq.n	800a812 <USBD_StdEPReq+0xfe>
 800a800:	683b      	ldr	r3, [r7, #0]
 800a802:	88db      	ldrh	r3, [r3, #6]
 800a804:	2b00      	cmp	r3, #0
 800a806:	d104      	bne.n	800a812 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a808:	7bbb      	ldrb	r3, [r7, #14]
 800a80a:	4619      	mov	r1, r3
 800a80c:	6878      	ldr	r0, [r7, #4]
 800a80e:	f001 f93f 	bl	800ba90 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a812:	6878      	ldr	r0, [r7, #4]
 800a814:	f000 fd43 	bl	800b29e <USBD_CtlSendStatus>

              break;
 800a818:	e004      	b.n	800a824 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a81a:	6839      	ldr	r1, [r7, #0]
 800a81c:	6878      	ldr	r0, [r7, #4]
 800a81e:	f000 fc60 	bl	800b0e2 <USBD_CtlError>
              break;
 800a822:	bf00      	nop
          }
          break;
 800a824:	e109      	b.n	800aa3a <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a82c:	b2db      	uxtb	r3, r3
 800a82e:	2b02      	cmp	r3, #2
 800a830:	d002      	beq.n	800a838 <USBD_StdEPReq+0x124>
 800a832:	2b03      	cmp	r3, #3
 800a834:	d016      	beq.n	800a864 <USBD_StdEPReq+0x150>
 800a836:	e04b      	b.n	800a8d0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a838:	7bbb      	ldrb	r3, [r7, #14]
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d00d      	beq.n	800a85a <USBD_StdEPReq+0x146>
 800a83e:	7bbb      	ldrb	r3, [r7, #14]
 800a840:	2b80      	cmp	r3, #128	@ 0x80
 800a842:	d00a      	beq.n	800a85a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a844:	7bbb      	ldrb	r3, [r7, #14]
 800a846:	4619      	mov	r1, r3
 800a848:	6878      	ldr	r0, [r7, #4]
 800a84a:	f001 f921 	bl	800ba90 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a84e:	2180      	movs	r1, #128	@ 0x80
 800a850:	6878      	ldr	r0, [r7, #4]
 800a852:	f001 f91d 	bl	800ba90 <USBD_LL_StallEP>
 800a856:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a858:	e040      	b.n	800a8dc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a85a:	6839      	ldr	r1, [r7, #0]
 800a85c:	6878      	ldr	r0, [r7, #4]
 800a85e:	f000 fc40 	bl	800b0e2 <USBD_CtlError>
              break;
 800a862:	e03b      	b.n	800a8dc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a864:	683b      	ldr	r3, [r7, #0]
 800a866:	885b      	ldrh	r3, [r3, #2]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d136      	bne.n	800a8da <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a86c:	7bbb      	ldrb	r3, [r7, #14]
 800a86e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a872:	2b00      	cmp	r3, #0
 800a874:	d004      	beq.n	800a880 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a876:	7bbb      	ldrb	r3, [r7, #14]
 800a878:	4619      	mov	r1, r3
 800a87a:	6878      	ldr	r0, [r7, #4]
 800a87c:	f001 f927 	bl	800bace <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a880:	6878      	ldr	r0, [r7, #4]
 800a882:	f000 fd0c 	bl	800b29e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a886:	7bbb      	ldrb	r3, [r7, #14]
 800a888:	4619      	mov	r1, r3
 800a88a:	6878      	ldr	r0, [r7, #4]
 800a88c:	f7ff fde3 	bl	800a456 <USBD_CoreFindEP>
 800a890:	4603      	mov	r3, r0
 800a892:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a894:	7b7b      	ldrb	r3, [r7, #13]
 800a896:	2bff      	cmp	r3, #255	@ 0xff
 800a898:	d01f      	beq.n	800a8da <USBD_StdEPReq+0x1c6>
 800a89a:	7b7b      	ldrb	r3, [r7, #13]
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d11c      	bne.n	800a8da <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a8a0:	7b7a      	ldrb	r2, [r7, #13]
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a8a8:	7b7a      	ldrb	r2, [r7, #13]
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	32ae      	adds	r2, #174	@ 0xae
 800a8ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8b2:	689b      	ldr	r3, [r3, #8]
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d010      	beq.n	800a8da <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a8b8:	7b7a      	ldrb	r2, [r7, #13]
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	32ae      	adds	r2, #174	@ 0xae
 800a8be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8c2:	689b      	ldr	r3, [r3, #8]
 800a8c4:	6839      	ldr	r1, [r7, #0]
 800a8c6:	6878      	ldr	r0, [r7, #4]
 800a8c8:	4798      	blx	r3
 800a8ca:	4603      	mov	r3, r0
 800a8cc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a8ce:	e004      	b.n	800a8da <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a8d0:	6839      	ldr	r1, [r7, #0]
 800a8d2:	6878      	ldr	r0, [r7, #4]
 800a8d4:	f000 fc05 	bl	800b0e2 <USBD_CtlError>
              break;
 800a8d8:	e000      	b.n	800a8dc <USBD_StdEPReq+0x1c8>
              break;
 800a8da:	bf00      	nop
          }
          break;
 800a8dc:	e0ad      	b.n	800aa3a <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a8e4:	b2db      	uxtb	r3, r3
 800a8e6:	2b02      	cmp	r3, #2
 800a8e8:	d002      	beq.n	800a8f0 <USBD_StdEPReq+0x1dc>
 800a8ea:	2b03      	cmp	r3, #3
 800a8ec:	d033      	beq.n	800a956 <USBD_StdEPReq+0x242>
 800a8ee:	e099      	b.n	800aa24 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a8f0:	7bbb      	ldrb	r3, [r7, #14]
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d007      	beq.n	800a906 <USBD_StdEPReq+0x1f2>
 800a8f6:	7bbb      	ldrb	r3, [r7, #14]
 800a8f8:	2b80      	cmp	r3, #128	@ 0x80
 800a8fa:	d004      	beq.n	800a906 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a8fc:	6839      	ldr	r1, [r7, #0]
 800a8fe:	6878      	ldr	r0, [r7, #4]
 800a900:	f000 fbef 	bl	800b0e2 <USBD_CtlError>
                break;
 800a904:	e093      	b.n	800aa2e <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a906:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	da0b      	bge.n	800a926 <USBD_StdEPReq+0x212>
 800a90e:	7bbb      	ldrb	r3, [r7, #14]
 800a910:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a914:	4613      	mov	r3, r2
 800a916:	009b      	lsls	r3, r3, #2
 800a918:	4413      	add	r3, r2
 800a91a:	009b      	lsls	r3, r3, #2
 800a91c:	3310      	adds	r3, #16
 800a91e:	687a      	ldr	r2, [r7, #4]
 800a920:	4413      	add	r3, r2
 800a922:	3304      	adds	r3, #4
 800a924:	e00b      	b.n	800a93e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a926:	7bbb      	ldrb	r3, [r7, #14]
 800a928:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a92c:	4613      	mov	r3, r2
 800a92e:	009b      	lsls	r3, r3, #2
 800a930:	4413      	add	r3, r2
 800a932:	009b      	lsls	r3, r3, #2
 800a934:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a938:	687a      	ldr	r2, [r7, #4]
 800a93a:	4413      	add	r3, r2
 800a93c:	3304      	adds	r3, #4
 800a93e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a940:	68bb      	ldr	r3, [r7, #8]
 800a942:	2200      	movs	r2, #0
 800a944:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a946:	68bb      	ldr	r3, [r7, #8]
 800a948:	330e      	adds	r3, #14
 800a94a:	2202      	movs	r2, #2
 800a94c:	4619      	mov	r1, r3
 800a94e:	6878      	ldr	r0, [r7, #4]
 800a950:	f000 fc44 	bl	800b1dc <USBD_CtlSendData>
              break;
 800a954:	e06b      	b.n	800aa2e <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a956:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	da11      	bge.n	800a982 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a95e:	7bbb      	ldrb	r3, [r7, #14]
 800a960:	f003 020f 	and.w	r2, r3, #15
 800a964:	6879      	ldr	r1, [r7, #4]
 800a966:	4613      	mov	r3, r2
 800a968:	009b      	lsls	r3, r3, #2
 800a96a:	4413      	add	r3, r2
 800a96c:	009b      	lsls	r3, r3, #2
 800a96e:	440b      	add	r3, r1
 800a970:	3323      	adds	r3, #35	@ 0x23
 800a972:	781b      	ldrb	r3, [r3, #0]
 800a974:	2b00      	cmp	r3, #0
 800a976:	d117      	bne.n	800a9a8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800a978:	6839      	ldr	r1, [r7, #0]
 800a97a:	6878      	ldr	r0, [r7, #4]
 800a97c:	f000 fbb1 	bl	800b0e2 <USBD_CtlError>
                  break;
 800a980:	e055      	b.n	800aa2e <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a982:	7bbb      	ldrb	r3, [r7, #14]
 800a984:	f003 020f 	and.w	r2, r3, #15
 800a988:	6879      	ldr	r1, [r7, #4]
 800a98a:	4613      	mov	r3, r2
 800a98c:	009b      	lsls	r3, r3, #2
 800a98e:	4413      	add	r3, r2
 800a990:	009b      	lsls	r3, r3, #2
 800a992:	440b      	add	r3, r1
 800a994:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a998:	781b      	ldrb	r3, [r3, #0]
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d104      	bne.n	800a9a8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800a99e:	6839      	ldr	r1, [r7, #0]
 800a9a0:	6878      	ldr	r0, [r7, #4]
 800a9a2:	f000 fb9e 	bl	800b0e2 <USBD_CtlError>
                  break;
 800a9a6:	e042      	b.n	800aa2e <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a9a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	da0b      	bge.n	800a9c8 <USBD_StdEPReq+0x2b4>
 800a9b0:	7bbb      	ldrb	r3, [r7, #14]
 800a9b2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a9b6:	4613      	mov	r3, r2
 800a9b8:	009b      	lsls	r3, r3, #2
 800a9ba:	4413      	add	r3, r2
 800a9bc:	009b      	lsls	r3, r3, #2
 800a9be:	3310      	adds	r3, #16
 800a9c0:	687a      	ldr	r2, [r7, #4]
 800a9c2:	4413      	add	r3, r2
 800a9c4:	3304      	adds	r3, #4
 800a9c6:	e00b      	b.n	800a9e0 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a9c8:	7bbb      	ldrb	r3, [r7, #14]
 800a9ca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a9ce:	4613      	mov	r3, r2
 800a9d0:	009b      	lsls	r3, r3, #2
 800a9d2:	4413      	add	r3, r2
 800a9d4:	009b      	lsls	r3, r3, #2
 800a9d6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a9da:	687a      	ldr	r2, [r7, #4]
 800a9dc:	4413      	add	r3, r2
 800a9de:	3304      	adds	r3, #4
 800a9e0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a9e2:	7bbb      	ldrb	r3, [r7, #14]
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d002      	beq.n	800a9ee <USBD_StdEPReq+0x2da>
 800a9e8:	7bbb      	ldrb	r3, [r7, #14]
 800a9ea:	2b80      	cmp	r3, #128	@ 0x80
 800a9ec:	d103      	bne.n	800a9f6 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800a9ee:	68bb      	ldr	r3, [r7, #8]
 800a9f0:	2200      	movs	r2, #0
 800a9f2:	739a      	strb	r2, [r3, #14]
 800a9f4:	e00e      	b.n	800aa14 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a9f6:	7bbb      	ldrb	r3, [r7, #14]
 800a9f8:	4619      	mov	r1, r3
 800a9fa:	6878      	ldr	r0, [r7, #4]
 800a9fc:	f001 f886 	bl	800bb0c <USBD_LL_IsStallEP>
 800aa00:	4603      	mov	r3, r0
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d003      	beq.n	800aa0e <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800aa06:	68bb      	ldr	r3, [r7, #8]
 800aa08:	2201      	movs	r2, #1
 800aa0a:	739a      	strb	r2, [r3, #14]
 800aa0c:	e002      	b.n	800aa14 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800aa0e:	68bb      	ldr	r3, [r7, #8]
 800aa10:	2200      	movs	r2, #0
 800aa12:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800aa14:	68bb      	ldr	r3, [r7, #8]
 800aa16:	330e      	adds	r3, #14
 800aa18:	2202      	movs	r2, #2
 800aa1a:	4619      	mov	r1, r3
 800aa1c:	6878      	ldr	r0, [r7, #4]
 800aa1e:	f000 fbdd 	bl	800b1dc <USBD_CtlSendData>
              break;
 800aa22:	e004      	b.n	800aa2e <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800aa24:	6839      	ldr	r1, [r7, #0]
 800aa26:	6878      	ldr	r0, [r7, #4]
 800aa28:	f000 fb5b 	bl	800b0e2 <USBD_CtlError>
              break;
 800aa2c:	bf00      	nop
          }
          break;
 800aa2e:	e004      	b.n	800aa3a <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800aa30:	6839      	ldr	r1, [r7, #0]
 800aa32:	6878      	ldr	r0, [r7, #4]
 800aa34:	f000 fb55 	bl	800b0e2 <USBD_CtlError>
          break;
 800aa38:	bf00      	nop
      }
      break;
 800aa3a:	e005      	b.n	800aa48 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800aa3c:	6839      	ldr	r1, [r7, #0]
 800aa3e:	6878      	ldr	r0, [r7, #4]
 800aa40:	f000 fb4f 	bl	800b0e2 <USBD_CtlError>
      break;
 800aa44:	e000      	b.n	800aa48 <USBD_StdEPReq+0x334>
      break;
 800aa46:	bf00      	nop
  }

  return ret;
 800aa48:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	3710      	adds	r7, #16
 800aa4e:	46bd      	mov	sp, r7
 800aa50:	bd80      	pop	{r7, pc}
	...

0800aa54 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa54:	b580      	push	{r7, lr}
 800aa56:	b084      	sub	sp, #16
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	6078      	str	r0, [r7, #4]
 800aa5c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800aa5e:	2300      	movs	r3, #0
 800aa60:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800aa62:	2300      	movs	r3, #0
 800aa64:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800aa66:	2300      	movs	r3, #0
 800aa68:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800aa6a:	683b      	ldr	r3, [r7, #0]
 800aa6c:	885b      	ldrh	r3, [r3, #2]
 800aa6e:	0a1b      	lsrs	r3, r3, #8
 800aa70:	b29b      	uxth	r3, r3
 800aa72:	3b01      	subs	r3, #1
 800aa74:	2b06      	cmp	r3, #6
 800aa76:	f200 8128 	bhi.w	800acca <USBD_GetDescriptor+0x276>
 800aa7a:	a201      	add	r2, pc, #4	@ (adr r2, 800aa80 <USBD_GetDescriptor+0x2c>)
 800aa7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa80:	0800aa9d 	.word	0x0800aa9d
 800aa84:	0800aab5 	.word	0x0800aab5
 800aa88:	0800aaf5 	.word	0x0800aaf5
 800aa8c:	0800accb 	.word	0x0800accb
 800aa90:	0800accb 	.word	0x0800accb
 800aa94:	0800ac6b 	.word	0x0800ac6b
 800aa98:	0800ac97 	.word	0x0800ac97
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	687a      	ldr	r2, [r7, #4]
 800aaa6:	7c12      	ldrb	r2, [r2, #16]
 800aaa8:	f107 0108 	add.w	r1, r7, #8
 800aaac:	4610      	mov	r0, r2
 800aaae:	4798      	blx	r3
 800aab0:	60f8      	str	r0, [r7, #12]
      break;
 800aab2:	e112      	b.n	800acda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	7c1b      	ldrb	r3, [r3, #16]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d10d      	bne.n	800aad8 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aac4:	f107 0208 	add.w	r2, r7, #8
 800aac8:	4610      	mov	r0, r2
 800aaca:	4798      	blx	r3
 800aacc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	3301      	adds	r3, #1
 800aad2:	2202      	movs	r2, #2
 800aad4:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800aad6:	e100      	b.n	800acda <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aae0:	f107 0208 	add.w	r2, r7, #8
 800aae4:	4610      	mov	r0, r2
 800aae6:	4798      	blx	r3
 800aae8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	3301      	adds	r3, #1
 800aaee:	2202      	movs	r2, #2
 800aaf0:	701a      	strb	r2, [r3, #0]
      break;
 800aaf2:	e0f2      	b.n	800acda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800aaf4:	683b      	ldr	r3, [r7, #0]
 800aaf6:	885b      	ldrh	r3, [r3, #2]
 800aaf8:	b2db      	uxtb	r3, r3
 800aafa:	2b05      	cmp	r3, #5
 800aafc:	f200 80ac 	bhi.w	800ac58 <USBD_GetDescriptor+0x204>
 800ab00:	a201      	add	r2, pc, #4	@ (adr r2, 800ab08 <USBD_GetDescriptor+0xb4>)
 800ab02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab06:	bf00      	nop
 800ab08:	0800ab21 	.word	0x0800ab21
 800ab0c:	0800ab55 	.word	0x0800ab55
 800ab10:	0800ab89 	.word	0x0800ab89
 800ab14:	0800abbd 	.word	0x0800abbd
 800ab18:	0800abf1 	.word	0x0800abf1
 800ab1c:	0800ac25 	.word	0x0800ac25
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab26:	685b      	ldr	r3, [r3, #4]
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d00b      	beq.n	800ab44 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab32:	685b      	ldr	r3, [r3, #4]
 800ab34:	687a      	ldr	r2, [r7, #4]
 800ab36:	7c12      	ldrb	r2, [r2, #16]
 800ab38:	f107 0108 	add.w	r1, r7, #8
 800ab3c:	4610      	mov	r0, r2
 800ab3e:	4798      	blx	r3
 800ab40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ab42:	e091      	b.n	800ac68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ab44:	6839      	ldr	r1, [r7, #0]
 800ab46:	6878      	ldr	r0, [r7, #4]
 800ab48:	f000 facb 	bl	800b0e2 <USBD_CtlError>
            err++;
 800ab4c:	7afb      	ldrb	r3, [r7, #11]
 800ab4e:	3301      	adds	r3, #1
 800ab50:	72fb      	strb	r3, [r7, #11]
          break;
 800ab52:	e089      	b.n	800ac68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab5a:	689b      	ldr	r3, [r3, #8]
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d00b      	beq.n	800ab78 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab66:	689b      	ldr	r3, [r3, #8]
 800ab68:	687a      	ldr	r2, [r7, #4]
 800ab6a:	7c12      	ldrb	r2, [r2, #16]
 800ab6c:	f107 0108 	add.w	r1, r7, #8
 800ab70:	4610      	mov	r0, r2
 800ab72:	4798      	blx	r3
 800ab74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ab76:	e077      	b.n	800ac68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ab78:	6839      	ldr	r1, [r7, #0]
 800ab7a:	6878      	ldr	r0, [r7, #4]
 800ab7c:	f000 fab1 	bl	800b0e2 <USBD_CtlError>
            err++;
 800ab80:	7afb      	ldrb	r3, [r7, #11]
 800ab82:	3301      	adds	r3, #1
 800ab84:	72fb      	strb	r3, [r7, #11]
          break;
 800ab86:	e06f      	b.n	800ac68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab8e:	68db      	ldr	r3, [r3, #12]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d00b      	beq.n	800abac <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab9a:	68db      	ldr	r3, [r3, #12]
 800ab9c:	687a      	ldr	r2, [r7, #4]
 800ab9e:	7c12      	ldrb	r2, [r2, #16]
 800aba0:	f107 0108 	add.w	r1, r7, #8
 800aba4:	4610      	mov	r0, r2
 800aba6:	4798      	blx	r3
 800aba8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800abaa:	e05d      	b.n	800ac68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800abac:	6839      	ldr	r1, [r7, #0]
 800abae:	6878      	ldr	r0, [r7, #4]
 800abb0:	f000 fa97 	bl	800b0e2 <USBD_CtlError>
            err++;
 800abb4:	7afb      	ldrb	r3, [r7, #11]
 800abb6:	3301      	adds	r3, #1
 800abb8:	72fb      	strb	r3, [r7, #11]
          break;
 800abba:	e055      	b.n	800ac68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800abc2:	691b      	ldr	r3, [r3, #16]
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d00b      	beq.n	800abe0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800abce:	691b      	ldr	r3, [r3, #16]
 800abd0:	687a      	ldr	r2, [r7, #4]
 800abd2:	7c12      	ldrb	r2, [r2, #16]
 800abd4:	f107 0108 	add.w	r1, r7, #8
 800abd8:	4610      	mov	r0, r2
 800abda:	4798      	blx	r3
 800abdc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800abde:	e043      	b.n	800ac68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800abe0:	6839      	ldr	r1, [r7, #0]
 800abe2:	6878      	ldr	r0, [r7, #4]
 800abe4:	f000 fa7d 	bl	800b0e2 <USBD_CtlError>
            err++;
 800abe8:	7afb      	ldrb	r3, [r7, #11]
 800abea:	3301      	adds	r3, #1
 800abec:	72fb      	strb	r3, [r7, #11]
          break;
 800abee:	e03b      	b.n	800ac68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800abf6:	695b      	ldr	r3, [r3, #20]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d00b      	beq.n	800ac14 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac02:	695b      	ldr	r3, [r3, #20]
 800ac04:	687a      	ldr	r2, [r7, #4]
 800ac06:	7c12      	ldrb	r2, [r2, #16]
 800ac08:	f107 0108 	add.w	r1, r7, #8
 800ac0c:	4610      	mov	r0, r2
 800ac0e:	4798      	blx	r3
 800ac10:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ac12:	e029      	b.n	800ac68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ac14:	6839      	ldr	r1, [r7, #0]
 800ac16:	6878      	ldr	r0, [r7, #4]
 800ac18:	f000 fa63 	bl	800b0e2 <USBD_CtlError>
            err++;
 800ac1c:	7afb      	ldrb	r3, [r7, #11]
 800ac1e:	3301      	adds	r3, #1
 800ac20:	72fb      	strb	r3, [r7, #11]
          break;
 800ac22:	e021      	b.n	800ac68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac2a:	699b      	ldr	r3, [r3, #24]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d00b      	beq.n	800ac48 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac36:	699b      	ldr	r3, [r3, #24]
 800ac38:	687a      	ldr	r2, [r7, #4]
 800ac3a:	7c12      	ldrb	r2, [r2, #16]
 800ac3c:	f107 0108 	add.w	r1, r7, #8
 800ac40:	4610      	mov	r0, r2
 800ac42:	4798      	blx	r3
 800ac44:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ac46:	e00f      	b.n	800ac68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ac48:	6839      	ldr	r1, [r7, #0]
 800ac4a:	6878      	ldr	r0, [r7, #4]
 800ac4c:	f000 fa49 	bl	800b0e2 <USBD_CtlError>
            err++;
 800ac50:	7afb      	ldrb	r3, [r7, #11]
 800ac52:	3301      	adds	r3, #1
 800ac54:	72fb      	strb	r3, [r7, #11]
          break;
 800ac56:	e007      	b.n	800ac68 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800ac58:	6839      	ldr	r1, [r7, #0]
 800ac5a:	6878      	ldr	r0, [r7, #4]
 800ac5c:	f000 fa41 	bl	800b0e2 <USBD_CtlError>
          err++;
 800ac60:	7afb      	ldrb	r3, [r7, #11]
 800ac62:	3301      	adds	r3, #1
 800ac64:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800ac66:	bf00      	nop
      }
      break;
 800ac68:	e037      	b.n	800acda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	7c1b      	ldrb	r3, [r3, #16]
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d109      	bne.n	800ac86 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac7a:	f107 0208 	add.w	r2, r7, #8
 800ac7e:	4610      	mov	r0, r2
 800ac80:	4798      	blx	r3
 800ac82:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ac84:	e029      	b.n	800acda <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800ac86:	6839      	ldr	r1, [r7, #0]
 800ac88:	6878      	ldr	r0, [r7, #4]
 800ac8a:	f000 fa2a 	bl	800b0e2 <USBD_CtlError>
        err++;
 800ac8e:	7afb      	ldrb	r3, [r7, #11]
 800ac90:	3301      	adds	r3, #1
 800ac92:	72fb      	strb	r3, [r7, #11]
      break;
 800ac94:	e021      	b.n	800acda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	7c1b      	ldrb	r3, [r3, #16]
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d10d      	bne.n	800acba <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aca6:	f107 0208 	add.w	r2, r7, #8
 800acaa:	4610      	mov	r0, r2
 800acac:	4798      	blx	r3
 800acae:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	3301      	adds	r3, #1
 800acb4:	2207      	movs	r2, #7
 800acb6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800acb8:	e00f      	b.n	800acda <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800acba:	6839      	ldr	r1, [r7, #0]
 800acbc:	6878      	ldr	r0, [r7, #4]
 800acbe:	f000 fa10 	bl	800b0e2 <USBD_CtlError>
        err++;
 800acc2:	7afb      	ldrb	r3, [r7, #11]
 800acc4:	3301      	adds	r3, #1
 800acc6:	72fb      	strb	r3, [r7, #11]
      break;
 800acc8:	e007      	b.n	800acda <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800acca:	6839      	ldr	r1, [r7, #0]
 800accc:	6878      	ldr	r0, [r7, #4]
 800acce:	f000 fa08 	bl	800b0e2 <USBD_CtlError>
      err++;
 800acd2:	7afb      	ldrb	r3, [r7, #11]
 800acd4:	3301      	adds	r3, #1
 800acd6:	72fb      	strb	r3, [r7, #11]
      break;
 800acd8:	bf00      	nop
  }

  if (err != 0U)
 800acda:	7afb      	ldrb	r3, [r7, #11]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d11e      	bne.n	800ad1e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800ace0:	683b      	ldr	r3, [r7, #0]
 800ace2:	88db      	ldrh	r3, [r3, #6]
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d016      	beq.n	800ad16 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800ace8:	893b      	ldrh	r3, [r7, #8]
 800acea:	2b00      	cmp	r3, #0
 800acec:	d00e      	beq.n	800ad0c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800acee:	683b      	ldr	r3, [r7, #0]
 800acf0:	88da      	ldrh	r2, [r3, #6]
 800acf2:	893b      	ldrh	r3, [r7, #8]
 800acf4:	4293      	cmp	r3, r2
 800acf6:	bf28      	it	cs
 800acf8:	4613      	movcs	r3, r2
 800acfa:	b29b      	uxth	r3, r3
 800acfc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800acfe:	893b      	ldrh	r3, [r7, #8]
 800ad00:	461a      	mov	r2, r3
 800ad02:	68f9      	ldr	r1, [r7, #12]
 800ad04:	6878      	ldr	r0, [r7, #4]
 800ad06:	f000 fa69 	bl	800b1dc <USBD_CtlSendData>
 800ad0a:	e009      	b.n	800ad20 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ad0c:	6839      	ldr	r1, [r7, #0]
 800ad0e:	6878      	ldr	r0, [r7, #4]
 800ad10:	f000 f9e7 	bl	800b0e2 <USBD_CtlError>
 800ad14:	e004      	b.n	800ad20 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ad16:	6878      	ldr	r0, [r7, #4]
 800ad18:	f000 fac1 	bl	800b29e <USBD_CtlSendStatus>
 800ad1c:	e000      	b.n	800ad20 <USBD_GetDescriptor+0x2cc>
    return;
 800ad1e:	bf00      	nop
  }
}
 800ad20:	3710      	adds	r7, #16
 800ad22:	46bd      	mov	sp, r7
 800ad24:	bd80      	pop	{r7, pc}
 800ad26:	bf00      	nop

0800ad28 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad28:	b580      	push	{r7, lr}
 800ad2a:	b084      	sub	sp, #16
 800ad2c:	af00      	add	r7, sp, #0
 800ad2e:	6078      	str	r0, [r7, #4]
 800ad30:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ad32:	683b      	ldr	r3, [r7, #0]
 800ad34:	889b      	ldrh	r3, [r3, #4]
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d131      	bne.n	800ad9e <USBD_SetAddress+0x76>
 800ad3a:	683b      	ldr	r3, [r7, #0]
 800ad3c:	88db      	ldrh	r3, [r3, #6]
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d12d      	bne.n	800ad9e <USBD_SetAddress+0x76>
 800ad42:	683b      	ldr	r3, [r7, #0]
 800ad44:	885b      	ldrh	r3, [r3, #2]
 800ad46:	2b7f      	cmp	r3, #127	@ 0x7f
 800ad48:	d829      	bhi.n	800ad9e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ad4a:	683b      	ldr	r3, [r7, #0]
 800ad4c:	885b      	ldrh	r3, [r3, #2]
 800ad4e:	b2db      	uxtb	r3, r3
 800ad50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ad54:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad5c:	b2db      	uxtb	r3, r3
 800ad5e:	2b03      	cmp	r3, #3
 800ad60:	d104      	bne.n	800ad6c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ad62:	6839      	ldr	r1, [r7, #0]
 800ad64:	6878      	ldr	r0, [r7, #4]
 800ad66:	f000 f9bc 	bl	800b0e2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad6a:	e01d      	b.n	800ada8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	7bfa      	ldrb	r2, [r7, #15]
 800ad70:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ad74:	7bfb      	ldrb	r3, [r7, #15]
 800ad76:	4619      	mov	r1, r3
 800ad78:	6878      	ldr	r0, [r7, #4]
 800ad7a:	f000 fef3 	bl	800bb64 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ad7e:	6878      	ldr	r0, [r7, #4]
 800ad80:	f000 fa8d 	bl	800b29e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ad84:	7bfb      	ldrb	r3, [r7, #15]
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d004      	beq.n	800ad94 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	2202      	movs	r2, #2
 800ad8e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad92:	e009      	b.n	800ada8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	2201      	movs	r2, #1
 800ad98:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad9c:	e004      	b.n	800ada8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ad9e:	6839      	ldr	r1, [r7, #0]
 800ada0:	6878      	ldr	r0, [r7, #4]
 800ada2:	f000 f99e 	bl	800b0e2 <USBD_CtlError>
  }
}
 800ada6:	bf00      	nop
 800ada8:	bf00      	nop
 800adaa:	3710      	adds	r7, #16
 800adac:	46bd      	mov	sp, r7
 800adae:	bd80      	pop	{r7, pc}

0800adb0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800adb0:	b580      	push	{r7, lr}
 800adb2:	b084      	sub	sp, #16
 800adb4:	af00      	add	r7, sp, #0
 800adb6:	6078      	str	r0, [r7, #4]
 800adb8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800adba:	2300      	movs	r3, #0
 800adbc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800adbe:	683b      	ldr	r3, [r7, #0]
 800adc0:	885b      	ldrh	r3, [r3, #2]
 800adc2:	b2da      	uxtb	r2, r3
 800adc4:	4b4e      	ldr	r3, [pc, #312]	@ (800af00 <USBD_SetConfig+0x150>)
 800adc6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800adc8:	4b4d      	ldr	r3, [pc, #308]	@ (800af00 <USBD_SetConfig+0x150>)
 800adca:	781b      	ldrb	r3, [r3, #0]
 800adcc:	2b01      	cmp	r3, #1
 800adce:	d905      	bls.n	800addc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800add0:	6839      	ldr	r1, [r7, #0]
 800add2:	6878      	ldr	r0, [r7, #4]
 800add4:	f000 f985 	bl	800b0e2 <USBD_CtlError>
    return USBD_FAIL;
 800add8:	2303      	movs	r3, #3
 800adda:	e08c      	b.n	800aef6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ade2:	b2db      	uxtb	r3, r3
 800ade4:	2b02      	cmp	r3, #2
 800ade6:	d002      	beq.n	800adee <USBD_SetConfig+0x3e>
 800ade8:	2b03      	cmp	r3, #3
 800adea:	d029      	beq.n	800ae40 <USBD_SetConfig+0x90>
 800adec:	e075      	b.n	800aeda <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800adee:	4b44      	ldr	r3, [pc, #272]	@ (800af00 <USBD_SetConfig+0x150>)
 800adf0:	781b      	ldrb	r3, [r3, #0]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d020      	beq.n	800ae38 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800adf6:	4b42      	ldr	r3, [pc, #264]	@ (800af00 <USBD_SetConfig+0x150>)
 800adf8:	781b      	ldrb	r3, [r3, #0]
 800adfa:	461a      	mov	r2, r3
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ae00:	4b3f      	ldr	r3, [pc, #252]	@ (800af00 <USBD_SetConfig+0x150>)
 800ae02:	781b      	ldrb	r3, [r3, #0]
 800ae04:	4619      	mov	r1, r3
 800ae06:	6878      	ldr	r0, [r7, #4]
 800ae08:	f7fe ffcd 	bl	8009da6 <USBD_SetClassConfig>
 800ae0c:	4603      	mov	r3, r0
 800ae0e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800ae10:	7bfb      	ldrb	r3, [r7, #15]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d008      	beq.n	800ae28 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800ae16:	6839      	ldr	r1, [r7, #0]
 800ae18:	6878      	ldr	r0, [r7, #4]
 800ae1a:	f000 f962 	bl	800b0e2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	2202      	movs	r2, #2
 800ae22:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ae26:	e065      	b.n	800aef4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ae28:	6878      	ldr	r0, [r7, #4]
 800ae2a:	f000 fa38 	bl	800b29e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	2203      	movs	r2, #3
 800ae32:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ae36:	e05d      	b.n	800aef4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ae38:	6878      	ldr	r0, [r7, #4]
 800ae3a:	f000 fa30 	bl	800b29e <USBD_CtlSendStatus>
      break;
 800ae3e:	e059      	b.n	800aef4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800ae40:	4b2f      	ldr	r3, [pc, #188]	@ (800af00 <USBD_SetConfig+0x150>)
 800ae42:	781b      	ldrb	r3, [r3, #0]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d112      	bne.n	800ae6e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	2202      	movs	r2, #2
 800ae4c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800ae50:	4b2b      	ldr	r3, [pc, #172]	@ (800af00 <USBD_SetConfig+0x150>)
 800ae52:	781b      	ldrb	r3, [r3, #0]
 800ae54:	461a      	mov	r2, r3
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ae5a:	4b29      	ldr	r3, [pc, #164]	@ (800af00 <USBD_SetConfig+0x150>)
 800ae5c:	781b      	ldrb	r3, [r3, #0]
 800ae5e:	4619      	mov	r1, r3
 800ae60:	6878      	ldr	r0, [r7, #4]
 800ae62:	f7fe ffbc 	bl	8009dde <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800ae66:	6878      	ldr	r0, [r7, #4]
 800ae68:	f000 fa19 	bl	800b29e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ae6c:	e042      	b.n	800aef4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800ae6e:	4b24      	ldr	r3, [pc, #144]	@ (800af00 <USBD_SetConfig+0x150>)
 800ae70:	781b      	ldrb	r3, [r3, #0]
 800ae72:	461a      	mov	r2, r3
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	685b      	ldr	r3, [r3, #4]
 800ae78:	429a      	cmp	r2, r3
 800ae7a:	d02a      	beq.n	800aed2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	685b      	ldr	r3, [r3, #4]
 800ae80:	b2db      	uxtb	r3, r3
 800ae82:	4619      	mov	r1, r3
 800ae84:	6878      	ldr	r0, [r7, #4]
 800ae86:	f7fe ffaa 	bl	8009dde <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800ae8a:	4b1d      	ldr	r3, [pc, #116]	@ (800af00 <USBD_SetConfig+0x150>)
 800ae8c:	781b      	ldrb	r3, [r3, #0]
 800ae8e:	461a      	mov	r2, r3
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ae94:	4b1a      	ldr	r3, [pc, #104]	@ (800af00 <USBD_SetConfig+0x150>)
 800ae96:	781b      	ldrb	r3, [r3, #0]
 800ae98:	4619      	mov	r1, r3
 800ae9a:	6878      	ldr	r0, [r7, #4]
 800ae9c:	f7fe ff83 	bl	8009da6 <USBD_SetClassConfig>
 800aea0:	4603      	mov	r3, r0
 800aea2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800aea4:	7bfb      	ldrb	r3, [r7, #15]
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d00f      	beq.n	800aeca <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800aeaa:	6839      	ldr	r1, [r7, #0]
 800aeac:	6878      	ldr	r0, [r7, #4]
 800aeae:	f000 f918 	bl	800b0e2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	685b      	ldr	r3, [r3, #4]
 800aeb6:	b2db      	uxtb	r3, r3
 800aeb8:	4619      	mov	r1, r3
 800aeba:	6878      	ldr	r0, [r7, #4]
 800aebc:	f7fe ff8f 	bl	8009dde <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	2202      	movs	r2, #2
 800aec4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800aec8:	e014      	b.n	800aef4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800aeca:	6878      	ldr	r0, [r7, #4]
 800aecc:	f000 f9e7 	bl	800b29e <USBD_CtlSendStatus>
      break;
 800aed0:	e010      	b.n	800aef4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800aed2:	6878      	ldr	r0, [r7, #4]
 800aed4:	f000 f9e3 	bl	800b29e <USBD_CtlSendStatus>
      break;
 800aed8:	e00c      	b.n	800aef4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800aeda:	6839      	ldr	r1, [r7, #0]
 800aedc:	6878      	ldr	r0, [r7, #4]
 800aede:	f000 f900 	bl	800b0e2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800aee2:	4b07      	ldr	r3, [pc, #28]	@ (800af00 <USBD_SetConfig+0x150>)
 800aee4:	781b      	ldrb	r3, [r3, #0]
 800aee6:	4619      	mov	r1, r3
 800aee8:	6878      	ldr	r0, [r7, #4]
 800aeea:	f7fe ff78 	bl	8009dde <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800aeee:	2303      	movs	r3, #3
 800aef0:	73fb      	strb	r3, [r7, #15]
      break;
 800aef2:	bf00      	nop
  }

  return ret;
 800aef4:	7bfb      	ldrb	r3, [r7, #15]
}
 800aef6:	4618      	mov	r0, r3
 800aef8:	3710      	adds	r7, #16
 800aefa:	46bd      	mov	sp, r7
 800aefc:	bd80      	pop	{r7, pc}
 800aefe:	bf00      	nop
 800af00:	20000548 	.word	0x20000548

0800af04 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af04:	b580      	push	{r7, lr}
 800af06:	b082      	sub	sp, #8
 800af08:	af00      	add	r7, sp, #0
 800af0a:	6078      	str	r0, [r7, #4]
 800af0c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800af0e:	683b      	ldr	r3, [r7, #0]
 800af10:	88db      	ldrh	r3, [r3, #6]
 800af12:	2b01      	cmp	r3, #1
 800af14:	d004      	beq.n	800af20 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800af16:	6839      	ldr	r1, [r7, #0]
 800af18:	6878      	ldr	r0, [r7, #4]
 800af1a:	f000 f8e2 	bl	800b0e2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800af1e:	e023      	b.n	800af68 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af26:	b2db      	uxtb	r3, r3
 800af28:	2b02      	cmp	r3, #2
 800af2a:	dc02      	bgt.n	800af32 <USBD_GetConfig+0x2e>
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	dc03      	bgt.n	800af38 <USBD_GetConfig+0x34>
 800af30:	e015      	b.n	800af5e <USBD_GetConfig+0x5a>
 800af32:	2b03      	cmp	r3, #3
 800af34:	d00b      	beq.n	800af4e <USBD_GetConfig+0x4a>
 800af36:	e012      	b.n	800af5e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	2200      	movs	r2, #0
 800af3c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	3308      	adds	r3, #8
 800af42:	2201      	movs	r2, #1
 800af44:	4619      	mov	r1, r3
 800af46:	6878      	ldr	r0, [r7, #4]
 800af48:	f000 f948 	bl	800b1dc <USBD_CtlSendData>
        break;
 800af4c:	e00c      	b.n	800af68 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	3304      	adds	r3, #4
 800af52:	2201      	movs	r2, #1
 800af54:	4619      	mov	r1, r3
 800af56:	6878      	ldr	r0, [r7, #4]
 800af58:	f000 f940 	bl	800b1dc <USBD_CtlSendData>
        break;
 800af5c:	e004      	b.n	800af68 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800af5e:	6839      	ldr	r1, [r7, #0]
 800af60:	6878      	ldr	r0, [r7, #4]
 800af62:	f000 f8be 	bl	800b0e2 <USBD_CtlError>
        break;
 800af66:	bf00      	nop
}
 800af68:	bf00      	nop
 800af6a:	3708      	adds	r7, #8
 800af6c:	46bd      	mov	sp, r7
 800af6e:	bd80      	pop	{r7, pc}

0800af70 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af70:	b580      	push	{r7, lr}
 800af72:	b082      	sub	sp, #8
 800af74:	af00      	add	r7, sp, #0
 800af76:	6078      	str	r0, [r7, #4]
 800af78:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af80:	b2db      	uxtb	r3, r3
 800af82:	3b01      	subs	r3, #1
 800af84:	2b02      	cmp	r3, #2
 800af86:	d81e      	bhi.n	800afc6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800af88:	683b      	ldr	r3, [r7, #0]
 800af8a:	88db      	ldrh	r3, [r3, #6]
 800af8c:	2b02      	cmp	r3, #2
 800af8e:	d004      	beq.n	800af9a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800af90:	6839      	ldr	r1, [r7, #0]
 800af92:	6878      	ldr	r0, [r7, #4]
 800af94:	f000 f8a5 	bl	800b0e2 <USBD_CtlError>
        break;
 800af98:	e01a      	b.n	800afd0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	2201      	movs	r2, #1
 800af9e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d005      	beq.n	800afb6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	68db      	ldr	r3, [r3, #12]
 800afae:	f043 0202 	orr.w	r2, r3, #2
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	330c      	adds	r3, #12
 800afba:	2202      	movs	r2, #2
 800afbc:	4619      	mov	r1, r3
 800afbe:	6878      	ldr	r0, [r7, #4]
 800afc0:	f000 f90c 	bl	800b1dc <USBD_CtlSendData>
      break;
 800afc4:	e004      	b.n	800afd0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800afc6:	6839      	ldr	r1, [r7, #0]
 800afc8:	6878      	ldr	r0, [r7, #4]
 800afca:	f000 f88a 	bl	800b0e2 <USBD_CtlError>
      break;
 800afce:	bf00      	nop
  }
}
 800afd0:	bf00      	nop
 800afd2:	3708      	adds	r7, #8
 800afd4:	46bd      	mov	sp, r7
 800afd6:	bd80      	pop	{r7, pc}

0800afd8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800afd8:	b580      	push	{r7, lr}
 800afda:	b082      	sub	sp, #8
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
 800afe0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800afe2:	683b      	ldr	r3, [r7, #0]
 800afe4:	885b      	ldrh	r3, [r3, #2]
 800afe6:	2b01      	cmp	r3, #1
 800afe8:	d107      	bne.n	800affa <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	2201      	movs	r2, #1
 800afee:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800aff2:	6878      	ldr	r0, [r7, #4]
 800aff4:	f000 f953 	bl	800b29e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800aff8:	e013      	b.n	800b022 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800affa:	683b      	ldr	r3, [r7, #0]
 800affc:	885b      	ldrh	r3, [r3, #2]
 800affe:	2b02      	cmp	r3, #2
 800b000:	d10b      	bne.n	800b01a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800b002:	683b      	ldr	r3, [r7, #0]
 800b004:	889b      	ldrh	r3, [r3, #4]
 800b006:	0a1b      	lsrs	r3, r3, #8
 800b008:	b29b      	uxth	r3, r3
 800b00a:	b2da      	uxtb	r2, r3
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b012:	6878      	ldr	r0, [r7, #4]
 800b014:	f000 f943 	bl	800b29e <USBD_CtlSendStatus>
}
 800b018:	e003      	b.n	800b022 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800b01a:	6839      	ldr	r1, [r7, #0]
 800b01c:	6878      	ldr	r0, [r7, #4]
 800b01e:	f000 f860 	bl	800b0e2 <USBD_CtlError>
}
 800b022:	bf00      	nop
 800b024:	3708      	adds	r7, #8
 800b026:	46bd      	mov	sp, r7
 800b028:	bd80      	pop	{r7, pc}

0800b02a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b02a:	b580      	push	{r7, lr}
 800b02c:	b082      	sub	sp, #8
 800b02e:	af00      	add	r7, sp, #0
 800b030:	6078      	str	r0, [r7, #4]
 800b032:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b03a:	b2db      	uxtb	r3, r3
 800b03c:	3b01      	subs	r3, #1
 800b03e:	2b02      	cmp	r3, #2
 800b040:	d80b      	bhi.n	800b05a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b042:	683b      	ldr	r3, [r7, #0]
 800b044:	885b      	ldrh	r3, [r3, #2]
 800b046:	2b01      	cmp	r3, #1
 800b048:	d10c      	bne.n	800b064 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	2200      	movs	r2, #0
 800b04e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b052:	6878      	ldr	r0, [r7, #4]
 800b054:	f000 f923 	bl	800b29e <USBD_CtlSendStatus>
      }
      break;
 800b058:	e004      	b.n	800b064 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b05a:	6839      	ldr	r1, [r7, #0]
 800b05c:	6878      	ldr	r0, [r7, #4]
 800b05e:	f000 f840 	bl	800b0e2 <USBD_CtlError>
      break;
 800b062:	e000      	b.n	800b066 <USBD_ClrFeature+0x3c>
      break;
 800b064:	bf00      	nop
  }
}
 800b066:	bf00      	nop
 800b068:	3708      	adds	r7, #8
 800b06a:	46bd      	mov	sp, r7
 800b06c:	bd80      	pop	{r7, pc}

0800b06e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b06e:	b580      	push	{r7, lr}
 800b070:	b084      	sub	sp, #16
 800b072:	af00      	add	r7, sp, #0
 800b074:	6078      	str	r0, [r7, #4]
 800b076:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b078:	683b      	ldr	r3, [r7, #0]
 800b07a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	781a      	ldrb	r2, [r3, #0]
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	3301      	adds	r3, #1
 800b088:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	781a      	ldrb	r2, [r3, #0]
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	3301      	adds	r3, #1
 800b096:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b098:	68f8      	ldr	r0, [r7, #12]
 800b09a:	f7ff fa3d 	bl	800a518 <SWAPBYTE>
 800b09e:	4603      	mov	r3, r0
 800b0a0:	461a      	mov	r2, r3
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	3301      	adds	r3, #1
 800b0aa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	3301      	adds	r3, #1
 800b0b0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b0b2:	68f8      	ldr	r0, [r7, #12]
 800b0b4:	f7ff fa30 	bl	800a518 <SWAPBYTE>
 800b0b8:	4603      	mov	r3, r0
 800b0ba:	461a      	mov	r2, r3
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	3301      	adds	r3, #1
 800b0c4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	3301      	adds	r3, #1
 800b0ca:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b0cc:	68f8      	ldr	r0, [r7, #12]
 800b0ce:	f7ff fa23 	bl	800a518 <SWAPBYTE>
 800b0d2:	4603      	mov	r3, r0
 800b0d4:	461a      	mov	r2, r3
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	80da      	strh	r2, [r3, #6]
}
 800b0da:	bf00      	nop
 800b0dc:	3710      	adds	r7, #16
 800b0de:	46bd      	mov	sp, r7
 800b0e0:	bd80      	pop	{r7, pc}

0800b0e2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b0e2:	b580      	push	{r7, lr}
 800b0e4:	b082      	sub	sp, #8
 800b0e6:	af00      	add	r7, sp, #0
 800b0e8:	6078      	str	r0, [r7, #4]
 800b0ea:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b0ec:	2180      	movs	r1, #128	@ 0x80
 800b0ee:	6878      	ldr	r0, [r7, #4]
 800b0f0:	f000 fcce 	bl	800ba90 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b0f4:	2100      	movs	r1, #0
 800b0f6:	6878      	ldr	r0, [r7, #4]
 800b0f8:	f000 fcca 	bl	800ba90 <USBD_LL_StallEP>
}
 800b0fc:	bf00      	nop
 800b0fe:	3708      	adds	r7, #8
 800b100:	46bd      	mov	sp, r7
 800b102:	bd80      	pop	{r7, pc}

0800b104 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b104:	b580      	push	{r7, lr}
 800b106:	b086      	sub	sp, #24
 800b108:	af00      	add	r7, sp, #0
 800b10a:	60f8      	str	r0, [r7, #12]
 800b10c:	60b9      	str	r1, [r7, #8]
 800b10e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b110:	2300      	movs	r3, #0
 800b112:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	2b00      	cmp	r3, #0
 800b118:	d042      	beq.n	800b1a0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800b11e:	6938      	ldr	r0, [r7, #16]
 800b120:	f000 f842 	bl	800b1a8 <USBD_GetLen>
 800b124:	4603      	mov	r3, r0
 800b126:	3301      	adds	r3, #1
 800b128:	005b      	lsls	r3, r3, #1
 800b12a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b12e:	d808      	bhi.n	800b142 <USBD_GetString+0x3e>
 800b130:	6938      	ldr	r0, [r7, #16]
 800b132:	f000 f839 	bl	800b1a8 <USBD_GetLen>
 800b136:	4603      	mov	r3, r0
 800b138:	3301      	adds	r3, #1
 800b13a:	b29b      	uxth	r3, r3
 800b13c:	005b      	lsls	r3, r3, #1
 800b13e:	b29a      	uxth	r2, r3
 800b140:	e001      	b.n	800b146 <USBD_GetString+0x42>
 800b142:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b14a:	7dfb      	ldrb	r3, [r7, #23]
 800b14c:	68ba      	ldr	r2, [r7, #8]
 800b14e:	4413      	add	r3, r2
 800b150:	687a      	ldr	r2, [r7, #4]
 800b152:	7812      	ldrb	r2, [r2, #0]
 800b154:	701a      	strb	r2, [r3, #0]
  idx++;
 800b156:	7dfb      	ldrb	r3, [r7, #23]
 800b158:	3301      	adds	r3, #1
 800b15a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b15c:	7dfb      	ldrb	r3, [r7, #23]
 800b15e:	68ba      	ldr	r2, [r7, #8]
 800b160:	4413      	add	r3, r2
 800b162:	2203      	movs	r2, #3
 800b164:	701a      	strb	r2, [r3, #0]
  idx++;
 800b166:	7dfb      	ldrb	r3, [r7, #23]
 800b168:	3301      	adds	r3, #1
 800b16a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b16c:	e013      	b.n	800b196 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800b16e:	7dfb      	ldrb	r3, [r7, #23]
 800b170:	68ba      	ldr	r2, [r7, #8]
 800b172:	4413      	add	r3, r2
 800b174:	693a      	ldr	r2, [r7, #16]
 800b176:	7812      	ldrb	r2, [r2, #0]
 800b178:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b17a:	693b      	ldr	r3, [r7, #16]
 800b17c:	3301      	adds	r3, #1
 800b17e:	613b      	str	r3, [r7, #16]
    idx++;
 800b180:	7dfb      	ldrb	r3, [r7, #23]
 800b182:	3301      	adds	r3, #1
 800b184:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b186:	7dfb      	ldrb	r3, [r7, #23]
 800b188:	68ba      	ldr	r2, [r7, #8]
 800b18a:	4413      	add	r3, r2
 800b18c:	2200      	movs	r2, #0
 800b18e:	701a      	strb	r2, [r3, #0]
    idx++;
 800b190:	7dfb      	ldrb	r3, [r7, #23]
 800b192:	3301      	adds	r3, #1
 800b194:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b196:	693b      	ldr	r3, [r7, #16]
 800b198:	781b      	ldrb	r3, [r3, #0]
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d1e7      	bne.n	800b16e <USBD_GetString+0x6a>
 800b19e:	e000      	b.n	800b1a2 <USBD_GetString+0x9e>
    return;
 800b1a0:	bf00      	nop
  }
}
 800b1a2:	3718      	adds	r7, #24
 800b1a4:	46bd      	mov	sp, r7
 800b1a6:	bd80      	pop	{r7, pc}

0800b1a8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b1a8:	b480      	push	{r7}
 800b1aa:	b085      	sub	sp, #20
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b1b0:	2300      	movs	r3, #0
 800b1b2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b1b8:	e005      	b.n	800b1c6 <USBD_GetLen+0x1e>
  {
    len++;
 800b1ba:	7bfb      	ldrb	r3, [r7, #15]
 800b1bc:	3301      	adds	r3, #1
 800b1be:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b1c0:	68bb      	ldr	r3, [r7, #8]
 800b1c2:	3301      	adds	r3, #1
 800b1c4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b1c6:	68bb      	ldr	r3, [r7, #8]
 800b1c8:	781b      	ldrb	r3, [r3, #0]
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d1f5      	bne.n	800b1ba <USBD_GetLen+0x12>
  }

  return len;
 800b1ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1d0:	4618      	mov	r0, r3
 800b1d2:	3714      	adds	r7, #20
 800b1d4:	46bd      	mov	sp, r7
 800b1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1da:	4770      	bx	lr

0800b1dc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b084      	sub	sp, #16
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	60f8      	str	r0, [r7, #12]
 800b1e4:	60b9      	str	r1, [r7, #8]
 800b1e6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	2202      	movs	r2, #2
 800b1ec:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	687a      	ldr	r2, [r7, #4]
 800b1f4:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	68ba      	ldr	r2, [r7, #8]
 800b1fa:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	687a      	ldr	r2, [r7, #4]
 800b200:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	68ba      	ldr	r2, [r7, #8]
 800b206:	2100      	movs	r1, #0
 800b208:	68f8      	ldr	r0, [r7, #12]
 800b20a:	f000 fcca 	bl	800bba2 <USBD_LL_Transmit>

  return USBD_OK;
 800b20e:	2300      	movs	r3, #0
}
 800b210:	4618      	mov	r0, r3
 800b212:	3710      	adds	r7, #16
 800b214:	46bd      	mov	sp, r7
 800b216:	bd80      	pop	{r7, pc}

0800b218 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b218:	b580      	push	{r7, lr}
 800b21a:	b084      	sub	sp, #16
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	60f8      	str	r0, [r7, #12]
 800b220:	60b9      	str	r1, [r7, #8]
 800b222:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	68ba      	ldr	r2, [r7, #8]
 800b228:	2100      	movs	r1, #0
 800b22a:	68f8      	ldr	r0, [r7, #12]
 800b22c:	f000 fcb9 	bl	800bba2 <USBD_LL_Transmit>

  return USBD_OK;
 800b230:	2300      	movs	r3, #0
}
 800b232:	4618      	mov	r0, r3
 800b234:	3710      	adds	r7, #16
 800b236:	46bd      	mov	sp, r7
 800b238:	bd80      	pop	{r7, pc}

0800b23a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b23a:	b580      	push	{r7, lr}
 800b23c:	b084      	sub	sp, #16
 800b23e:	af00      	add	r7, sp, #0
 800b240:	60f8      	str	r0, [r7, #12]
 800b242:	60b9      	str	r1, [r7, #8]
 800b244:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	2203      	movs	r2, #3
 800b24a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	687a      	ldr	r2, [r7, #4]
 800b252:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	68ba      	ldr	r2, [r7, #8]
 800b25a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	687a      	ldr	r2, [r7, #4]
 800b262:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	68ba      	ldr	r2, [r7, #8]
 800b26a:	2100      	movs	r1, #0
 800b26c:	68f8      	ldr	r0, [r7, #12]
 800b26e:	f000 fcb9 	bl	800bbe4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b272:	2300      	movs	r3, #0
}
 800b274:	4618      	mov	r0, r3
 800b276:	3710      	adds	r7, #16
 800b278:	46bd      	mov	sp, r7
 800b27a:	bd80      	pop	{r7, pc}

0800b27c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b27c:	b580      	push	{r7, lr}
 800b27e:	b084      	sub	sp, #16
 800b280:	af00      	add	r7, sp, #0
 800b282:	60f8      	str	r0, [r7, #12]
 800b284:	60b9      	str	r1, [r7, #8]
 800b286:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	68ba      	ldr	r2, [r7, #8]
 800b28c:	2100      	movs	r1, #0
 800b28e:	68f8      	ldr	r0, [r7, #12]
 800b290:	f000 fca8 	bl	800bbe4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b294:	2300      	movs	r3, #0
}
 800b296:	4618      	mov	r0, r3
 800b298:	3710      	adds	r7, #16
 800b29a:	46bd      	mov	sp, r7
 800b29c:	bd80      	pop	{r7, pc}

0800b29e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b29e:	b580      	push	{r7, lr}
 800b2a0:	b082      	sub	sp, #8
 800b2a2:	af00      	add	r7, sp, #0
 800b2a4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	2204      	movs	r2, #4
 800b2aa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	2200      	movs	r2, #0
 800b2b2:	2100      	movs	r1, #0
 800b2b4:	6878      	ldr	r0, [r7, #4]
 800b2b6:	f000 fc74 	bl	800bba2 <USBD_LL_Transmit>

  return USBD_OK;
 800b2ba:	2300      	movs	r3, #0
}
 800b2bc:	4618      	mov	r0, r3
 800b2be:	3708      	adds	r7, #8
 800b2c0:	46bd      	mov	sp, r7
 800b2c2:	bd80      	pop	{r7, pc}

0800b2c4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b2c4:	b580      	push	{r7, lr}
 800b2c6:	b082      	sub	sp, #8
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	2205      	movs	r2, #5
 800b2d0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	2200      	movs	r2, #0
 800b2d8:	2100      	movs	r1, #0
 800b2da:	6878      	ldr	r0, [r7, #4]
 800b2dc:	f000 fc82 	bl	800bbe4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b2e0:	2300      	movs	r3, #0
}
 800b2e2:	4618      	mov	r0, r3
 800b2e4:	3708      	adds	r7, #8
 800b2e6:	46bd      	mov	sp, r7
 800b2e8:	bd80      	pop	{r7, pc}
	...

0800b2ec <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b2ec:	b580      	push	{r7, lr}
 800b2ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b2f0:	2200      	movs	r2, #0
 800b2f2:	4912      	ldr	r1, [pc, #72]	@ (800b33c <MX_USB_DEVICE_Init+0x50>)
 800b2f4:	4812      	ldr	r0, [pc, #72]	@ (800b340 <MX_USB_DEVICE_Init+0x54>)
 800b2f6:	f7fe fcd9 	bl	8009cac <USBD_Init>
 800b2fa:	4603      	mov	r3, r0
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d001      	beq.n	800b304 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b300:	f7f6 fbc2 	bl	8001a88 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b304:	490f      	ldr	r1, [pc, #60]	@ (800b344 <MX_USB_DEVICE_Init+0x58>)
 800b306:	480e      	ldr	r0, [pc, #56]	@ (800b340 <MX_USB_DEVICE_Init+0x54>)
 800b308:	f7fe fd00 	bl	8009d0c <USBD_RegisterClass>
 800b30c:	4603      	mov	r3, r0
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d001      	beq.n	800b316 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b312:	f7f6 fbb9 	bl	8001a88 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b316:	490c      	ldr	r1, [pc, #48]	@ (800b348 <MX_USB_DEVICE_Init+0x5c>)
 800b318:	4809      	ldr	r0, [pc, #36]	@ (800b340 <MX_USB_DEVICE_Init+0x54>)
 800b31a:	f7fe fc37 	bl	8009b8c <USBD_CDC_RegisterInterface>
 800b31e:	4603      	mov	r3, r0
 800b320:	2b00      	cmp	r3, #0
 800b322:	d001      	beq.n	800b328 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b324:	f7f6 fbb0 	bl	8001a88 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b328:	4805      	ldr	r0, [pc, #20]	@ (800b340 <MX_USB_DEVICE_Init+0x54>)
 800b32a:	f7fe fd25 	bl	8009d78 <USBD_Start>
 800b32e:	4603      	mov	r3, r0
 800b330:	2b00      	cmp	r3, #0
 800b332:	d001      	beq.n	800b338 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b334:	f7f6 fba8 	bl	8001a88 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b338:	bf00      	nop
 800b33a:	bd80      	pop	{r7, pc}
 800b33c:	200000d4 	.word	0x200000d4
 800b340:	2000054c 	.word	0x2000054c
 800b344:	20000040 	.word	0x20000040
 800b348:	200000c0 	.word	0x200000c0

0800b34c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b34c:	b580      	push	{r7, lr}
 800b34e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b350:	2200      	movs	r2, #0
 800b352:	4905      	ldr	r1, [pc, #20]	@ (800b368 <CDC_Init_FS+0x1c>)
 800b354:	4805      	ldr	r0, [pc, #20]	@ (800b36c <CDC_Init_FS+0x20>)
 800b356:	f7fe fc33 	bl	8009bc0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b35a:	4905      	ldr	r1, [pc, #20]	@ (800b370 <CDC_Init_FS+0x24>)
 800b35c:	4803      	ldr	r0, [pc, #12]	@ (800b36c <CDC_Init_FS+0x20>)
 800b35e:	f7fe fc51 	bl	8009c04 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b362:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b364:	4618      	mov	r0, r3
 800b366:	bd80      	pop	{r7, pc}
 800b368:	20001028 	.word	0x20001028
 800b36c:	2000054c 	.word	0x2000054c
 800b370:	20000828 	.word	0x20000828

0800b374 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b374:	b480      	push	{r7}
 800b376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b378:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b37a:	4618      	mov	r0, r3
 800b37c:	46bd      	mov	sp, r7
 800b37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b382:	4770      	bx	lr

0800b384 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b384:	b480      	push	{r7}
 800b386:	b083      	sub	sp, #12
 800b388:	af00      	add	r7, sp, #0
 800b38a:	4603      	mov	r3, r0
 800b38c:	6039      	str	r1, [r7, #0]
 800b38e:	71fb      	strb	r3, [r7, #7]
 800b390:	4613      	mov	r3, r2
 800b392:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b394:	79fb      	ldrb	r3, [r7, #7]
 800b396:	2b23      	cmp	r3, #35	@ 0x23
 800b398:	d84a      	bhi.n	800b430 <CDC_Control_FS+0xac>
 800b39a:	a201      	add	r2, pc, #4	@ (adr r2, 800b3a0 <CDC_Control_FS+0x1c>)
 800b39c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3a0:	0800b431 	.word	0x0800b431
 800b3a4:	0800b431 	.word	0x0800b431
 800b3a8:	0800b431 	.word	0x0800b431
 800b3ac:	0800b431 	.word	0x0800b431
 800b3b0:	0800b431 	.word	0x0800b431
 800b3b4:	0800b431 	.word	0x0800b431
 800b3b8:	0800b431 	.word	0x0800b431
 800b3bc:	0800b431 	.word	0x0800b431
 800b3c0:	0800b431 	.word	0x0800b431
 800b3c4:	0800b431 	.word	0x0800b431
 800b3c8:	0800b431 	.word	0x0800b431
 800b3cc:	0800b431 	.word	0x0800b431
 800b3d0:	0800b431 	.word	0x0800b431
 800b3d4:	0800b431 	.word	0x0800b431
 800b3d8:	0800b431 	.word	0x0800b431
 800b3dc:	0800b431 	.word	0x0800b431
 800b3e0:	0800b431 	.word	0x0800b431
 800b3e4:	0800b431 	.word	0x0800b431
 800b3e8:	0800b431 	.word	0x0800b431
 800b3ec:	0800b431 	.word	0x0800b431
 800b3f0:	0800b431 	.word	0x0800b431
 800b3f4:	0800b431 	.word	0x0800b431
 800b3f8:	0800b431 	.word	0x0800b431
 800b3fc:	0800b431 	.word	0x0800b431
 800b400:	0800b431 	.word	0x0800b431
 800b404:	0800b431 	.word	0x0800b431
 800b408:	0800b431 	.word	0x0800b431
 800b40c:	0800b431 	.word	0x0800b431
 800b410:	0800b431 	.word	0x0800b431
 800b414:	0800b431 	.word	0x0800b431
 800b418:	0800b431 	.word	0x0800b431
 800b41c:	0800b431 	.word	0x0800b431
 800b420:	0800b431 	.word	0x0800b431
 800b424:	0800b431 	.word	0x0800b431
 800b428:	0800b431 	.word	0x0800b431
 800b42c:	0800b431 	.word	0x0800b431
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b430:	bf00      	nop
  }

  return (USBD_OK);
 800b432:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b434:	4618      	mov	r0, r3
 800b436:	370c      	adds	r7, #12
 800b438:	46bd      	mov	sp, r7
 800b43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b43e:	4770      	bx	lr

0800b440 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b440:	b580      	push	{r7, lr}
 800b442:	b082      	sub	sp, #8
 800b444:	af00      	add	r7, sp, #0
 800b446:	6078      	str	r0, [r7, #4]
 800b448:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b44a:	6879      	ldr	r1, [r7, #4]
 800b44c:	4805      	ldr	r0, [pc, #20]	@ (800b464 <CDC_Receive_FS+0x24>)
 800b44e:	f7fe fbd9 	bl	8009c04 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b452:	4804      	ldr	r0, [pc, #16]	@ (800b464 <CDC_Receive_FS+0x24>)
 800b454:	f7fe fbf4 	bl	8009c40 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b458:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b45a:	4618      	mov	r0, r3
 800b45c:	3708      	adds	r7, #8
 800b45e:	46bd      	mov	sp, r7
 800b460:	bd80      	pop	{r7, pc}
 800b462:	bf00      	nop
 800b464:	2000054c 	.word	0x2000054c

0800b468 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800b468:	b480      	push	{r7}
 800b46a:	b087      	sub	sp, #28
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	60f8      	str	r0, [r7, #12]
 800b470:	60b9      	str	r1, [r7, #8]
 800b472:	4613      	mov	r3, r2
 800b474:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800b476:	2300      	movs	r3, #0
 800b478:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800b47a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b47e:	4618      	mov	r0, r3
 800b480:	371c      	adds	r7, #28
 800b482:	46bd      	mov	sp, r7
 800b484:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b488:	4770      	bx	lr
	...

0800b48c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b48c:	b480      	push	{r7}
 800b48e:	b083      	sub	sp, #12
 800b490:	af00      	add	r7, sp, #0
 800b492:	4603      	mov	r3, r0
 800b494:	6039      	str	r1, [r7, #0]
 800b496:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b498:	683b      	ldr	r3, [r7, #0]
 800b49a:	2212      	movs	r2, #18
 800b49c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b49e:	4b03      	ldr	r3, [pc, #12]	@ (800b4ac <USBD_FS_DeviceDescriptor+0x20>)
}
 800b4a0:	4618      	mov	r0, r3
 800b4a2:	370c      	adds	r7, #12
 800b4a4:	46bd      	mov	sp, r7
 800b4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4aa:	4770      	bx	lr
 800b4ac:	200000f0 	.word	0x200000f0

0800b4b0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b4b0:	b480      	push	{r7}
 800b4b2:	b083      	sub	sp, #12
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	4603      	mov	r3, r0
 800b4b8:	6039      	str	r1, [r7, #0]
 800b4ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b4bc:	683b      	ldr	r3, [r7, #0]
 800b4be:	2204      	movs	r2, #4
 800b4c0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b4c2:	4b03      	ldr	r3, [pc, #12]	@ (800b4d0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	370c      	adds	r7, #12
 800b4c8:	46bd      	mov	sp, r7
 800b4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ce:	4770      	bx	lr
 800b4d0:	20000104 	.word	0x20000104

0800b4d4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b4d4:	b580      	push	{r7, lr}
 800b4d6:	b082      	sub	sp, #8
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	4603      	mov	r3, r0
 800b4dc:	6039      	str	r1, [r7, #0]
 800b4de:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b4e0:	79fb      	ldrb	r3, [r7, #7]
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d105      	bne.n	800b4f2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b4e6:	683a      	ldr	r2, [r7, #0]
 800b4e8:	4907      	ldr	r1, [pc, #28]	@ (800b508 <USBD_FS_ProductStrDescriptor+0x34>)
 800b4ea:	4808      	ldr	r0, [pc, #32]	@ (800b50c <USBD_FS_ProductStrDescriptor+0x38>)
 800b4ec:	f7ff fe0a 	bl	800b104 <USBD_GetString>
 800b4f0:	e004      	b.n	800b4fc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b4f2:	683a      	ldr	r2, [r7, #0]
 800b4f4:	4904      	ldr	r1, [pc, #16]	@ (800b508 <USBD_FS_ProductStrDescriptor+0x34>)
 800b4f6:	4805      	ldr	r0, [pc, #20]	@ (800b50c <USBD_FS_ProductStrDescriptor+0x38>)
 800b4f8:	f7ff fe04 	bl	800b104 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b4fc:	4b02      	ldr	r3, [pc, #8]	@ (800b508 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b4fe:	4618      	mov	r0, r3
 800b500:	3708      	adds	r7, #8
 800b502:	46bd      	mov	sp, r7
 800b504:	bd80      	pop	{r7, pc}
 800b506:	bf00      	nop
 800b508:	20001828 	.word	0x20001828
 800b50c:	0800e930 	.word	0x0800e930

0800b510 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b510:	b580      	push	{r7, lr}
 800b512:	b082      	sub	sp, #8
 800b514:	af00      	add	r7, sp, #0
 800b516:	4603      	mov	r3, r0
 800b518:	6039      	str	r1, [r7, #0]
 800b51a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b51c:	683a      	ldr	r2, [r7, #0]
 800b51e:	4904      	ldr	r1, [pc, #16]	@ (800b530 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b520:	4804      	ldr	r0, [pc, #16]	@ (800b534 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b522:	f7ff fdef 	bl	800b104 <USBD_GetString>
  return USBD_StrDesc;
 800b526:	4b02      	ldr	r3, [pc, #8]	@ (800b530 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b528:	4618      	mov	r0, r3
 800b52a:	3708      	adds	r7, #8
 800b52c:	46bd      	mov	sp, r7
 800b52e:	bd80      	pop	{r7, pc}
 800b530:	20001828 	.word	0x20001828
 800b534:	0800e948 	.word	0x0800e948

0800b538 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b538:	b580      	push	{r7, lr}
 800b53a:	b082      	sub	sp, #8
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	4603      	mov	r3, r0
 800b540:	6039      	str	r1, [r7, #0]
 800b542:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b544:	683b      	ldr	r3, [r7, #0]
 800b546:	221a      	movs	r2, #26
 800b548:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b54a:	f000 f843 	bl	800b5d4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b54e:	4b02      	ldr	r3, [pc, #8]	@ (800b558 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b550:	4618      	mov	r0, r3
 800b552:	3708      	adds	r7, #8
 800b554:	46bd      	mov	sp, r7
 800b556:	bd80      	pop	{r7, pc}
 800b558:	20000108 	.word	0x20000108

0800b55c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b55c:	b580      	push	{r7, lr}
 800b55e:	b082      	sub	sp, #8
 800b560:	af00      	add	r7, sp, #0
 800b562:	4603      	mov	r3, r0
 800b564:	6039      	str	r1, [r7, #0]
 800b566:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b568:	79fb      	ldrb	r3, [r7, #7]
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d105      	bne.n	800b57a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b56e:	683a      	ldr	r2, [r7, #0]
 800b570:	4907      	ldr	r1, [pc, #28]	@ (800b590 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b572:	4808      	ldr	r0, [pc, #32]	@ (800b594 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b574:	f7ff fdc6 	bl	800b104 <USBD_GetString>
 800b578:	e004      	b.n	800b584 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b57a:	683a      	ldr	r2, [r7, #0]
 800b57c:	4904      	ldr	r1, [pc, #16]	@ (800b590 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b57e:	4805      	ldr	r0, [pc, #20]	@ (800b594 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b580:	f7ff fdc0 	bl	800b104 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b584:	4b02      	ldr	r3, [pc, #8]	@ (800b590 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b586:	4618      	mov	r0, r3
 800b588:	3708      	adds	r7, #8
 800b58a:	46bd      	mov	sp, r7
 800b58c:	bd80      	pop	{r7, pc}
 800b58e:	bf00      	nop
 800b590:	20001828 	.word	0x20001828
 800b594:	0800e95c 	.word	0x0800e95c

0800b598 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b598:	b580      	push	{r7, lr}
 800b59a:	b082      	sub	sp, #8
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	4603      	mov	r3, r0
 800b5a0:	6039      	str	r1, [r7, #0]
 800b5a2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b5a4:	79fb      	ldrb	r3, [r7, #7]
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d105      	bne.n	800b5b6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b5aa:	683a      	ldr	r2, [r7, #0]
 800b5ac:	4907      	ldr	r1, [pc, #28]	@ (800b5cc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b5ae:	4808      	ldr	r0, [pc, #32]	@ (800b5d0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b5b0:	f7ff fda8 	bl	800b104 <USBD_GetString>
 800b5b4:	e004      	b.n	800b5c0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b5b6:	683a      	ldr	r2, [r7, #0]
 800b5b8:	4904      	ldr	r1, [pc, #16]	@ (800b5cc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b5ba:	4805      	ldr	r0, [pc, #20]	@ (800b5d0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b5bc:	f7ff fda2 	bl	800b104 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b5c0:	4b02      	ldr	r3, [pc, #8]	@ (800b5cc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b5c2:	4618      	mov	r0, r3
 800b5c4:	3708      	adds	r7, #8
 800b5c6:	46bd      	mov	sp, r7
 800b5c8:	bd80      	pop	{r7, pc}
 800b5ca:	bf00      	nop
 800b5cc:	20001828 	.word	0x20001828
 800b5d0:	0800e968 	.word	0x0800e968

0800b5d4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b5d4:	b580      	push	{r7, lr}
 800b5d6:	b084      	sub	sp, #16
 800b5d8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b5da:	4b0f      	ldr	r3, [pc, #60]	@ (800b618 <Get_SerialNum+0x44>)
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b5e0:	4b0e      	ldr	r3, [pc, #56]	@ (800b61c <Get_SerialNum+0x48>)
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b5e6:	4b0e      	ldr	r3, [pc, #56]	@ (800b620 <Get_SerialNum+0x4c>)
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b5ec:	68fa      	ldr	r2, [r7, #12]
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	4413      	add	r3, r2
 800b5f2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d009      	beq.n	800b60e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b5fa:	2208      	movs	r2, #8
 800b5fc:	4909      	ldr	r1, [pc, #36]	@ (800b624 <Get_SerialNum+0x50>)
 800b5fe:	68f8      	ldr	r0, [r7, #12]
 800b600:	f000 f814 	bl	800b62c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b604:	2204      	movs	r2, #4
 800b606:	4908      	ldr	r1, [pc, #32]	@ (800b628 <Get_SerialNum+0x54>)
 800b608:	68b8      	ldr	r0, [r7, #8]
 800b60a:	f000 f80f 	bl	800b62c <IntToUnicode>
  }
}
 800b60e:	bf00      	nop
 800b610:	3710      	adds	r7, #16
 800b612:	46bd      	mov	sp, r7
 800b614:	bd80      	pop	{r7, pc}
 800b616:	bf00      	nop
 800b618:	1fff7a10 	.word	0x1fff7a10
 800b61c:	1fff7a14 	.word	0x1fff7a14
 800b620:	1fff7a18 	.word	0x1fff7a18
 800b624:	2000010a 	.word	0x2000010a
 800b628:	2000011a 	.word	0x2000011a

0800b62c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b62c:	b480      	push	{r7}
 800b62e:	b087      	sub	sp, #28
 800b630:	af00      	add	r7, sp, #0
 800b632:	60f8      	str	r0, [r7, #12]
 800b634:	60b9      	str	r1, [r7, #8]
 800b636:	4613      	mov	r3, r2
 800b638:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b63a:	2300      	movs	r3, #0
 800b63c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b63e:	2300      	movs	r3, #0
 800b640:	75fb      	strb	r3, [r7, #23]
 800b642:	e027      	b.n	800b694 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	0f1b      	lsrs	r3, r3, #28
 800b648:	2b09      	cmp	r3, #9
 800b64a:	d80b      	bhi.n	800b664 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	0f1b      	lsrs	r3, r3, #28
 800b650:	b2da      	uxtb	r2, r3
 800b652:	7dfb      	ldrb	r3, [r7, #23]
 800b654:	005b      	lsls	r3, r3, #1
 800b656:	4619      	mov	r1, r3
 800b658:	68bb      	ldr	r3, [r7, #8]
 800b65a:	440b      	add	r3, r1
 800b65c:	3230      	adds	r2, #48	@ 0x30
 800b65e:	b2d2      	uxtb	r2, r2
 800b660:	701a      	strb	r2, [r3, #0]
 800b662:	e00a      	b.n	800b67a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	0f1b      	lsrs	r3, r3, #28
 800b668:	b2da      	uxtb	r2, r3
 800b66a:	7dfb      	ldrb	r3, [r7, #23]
 800b66c:	005b      	lsls	r3, r3, #1
 800b66e:	4619      	mov	r1, r3
 800b670:	68bb      	ldr	r3, [r7, #8]
 800b672:	440b      	add	r3, r1
 800b674:	3237      	adds	r2, #55	@ 0x37
 800b676:	b2d2      	uxtb	r2, r2
 800b678:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	011b      	lsls	r3, r3, #4
 800b67e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b680:	7dfb      	ldrb	r3, [r7, #23]
 800b682:	005b      	lsls	r3, r3, #1
 800b684:	3301      	adds	r3, #1
 800b686:	68ba      	ldr	r2, [r7, #8]
 800b688:	4413      	add	r3, r2
 800b68a:	2200      	movs	r2, #0
 800b68c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b68e:	7dfb      	ldrb	r3, [r7, #23]
 800b690:	3301      	adds	r3, #1
 800b692:	75fb      	strb	r3, [r7, #23]
 800b694:	7dfa      	ldrb	r2, [r7, #23]
 800b696:	79fb      	ldrb	r3, [r7, #7]
 800b698:	429a      	cmp	r2, r3
 800b69a:	d3d3      	bcc.n	800b644 <IntToUnicode+0x18>
  }
}
 800b69c:	bf00      	nop
 800b69e:	bf00      	nop
 800b6a0:	371c      	adds	r7, #28
 800b6a2:	46bd      	mov	sp, r7
 800b6a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a8:	4770      	bx	lr
	...

0800b6ac <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	b08a      	sub	sp, #40	@ 0x28
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b6b4:	f107 0314 	add.w	r3, r7, #20
 800b6b8:	2200      	movs	r2, #0
 800b6ba:	601a      	str	r2, [r3, #0]
 800b6bc:	605a      	str	r2, [r3, #4]
 800b6be:	609a      	str	r2, [r3, #8]
 800b6c0:	60da      	str	r2, [r3, #12]
 800b6c2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b6cc:	d13a      	bne.n	800b744 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b6ce:	2300      	movs	r3, #0
 800b6d0:	613b      	str	r3, [r7, #16]
 800b6d2:	4b1e      	ldr	r3, [pc, #120]	@ (800b74c <HAL_PCD_MspInit+0xa0>)
 800b6d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6d6:	4a1d      	ldr	r2, [pc, #116]	@ (800b74c <HAL_PCD_MspInit+0xa0>)
 800b6d8:	f043 0301 	orr.w	r3, r3, #1
 800b6dc:	6313      	str	r3, [r2, #48]	@ 0x30
 800b6de:	4b1b      	ldr	r3, [pc, #108]	@ (800b74c <HAL_PCD_MspInit+0xa0>)
 800b6e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6e2:	f003 0301 	and.w	r3, r3, #1
 800b6e6:	613b      	str	r3, [r7, #16]
 800b6e8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800b6ea:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800b6ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b6f0:	2302      	movs	r3, #2
 800b6f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b6f4:	2300      	movs	r3, #0
 800b6f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b6f8:	2303      	movs	r3, #3
 800b6fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b6fc:	230a      	movs	r3, #10
 800b6fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b700:	f107 0314 	add.w	r3, r7, #20
 800b704:	4619      	mov	r1, r3
 800b706:	4812      	ldr	r0, [pc, #72]	@ (800b750 <HAL_PCD_MspInit+0xa4>)
 800b708:	f7f7 f88c 	bl	8002824 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b70c:	4b0f      	ldr	r3, [pc, #60]	@ (800b74c <HAL_PCD_MspInit+0xa0>)
 800b70e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b710:	4a0e      	ldr	r2, [pc, #56]	@ (800b74c <HAL_PCD_MspInit+0xa0>)
 800b712:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b716:	6353      	str	r3, [r2, #52]	@ 0x34
 800b718:	2300      	movs	r3, #0
 800b71a:	60fb      	str	r3, [r7, #12]
 800b71c:	4b0b      	ldr	r3, [pc, #44]	@ (800b74c <HAL_PCD_MspInit+0xa0>)
 800b71e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b720:	4a0a      	ldr	r2, [pc, #40]	@ (800b74c <HAL_PCD_MspInit+0xa0>)
 800b722:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b726:	6453      	str	r3, [r2, #68]	@ 0x44
 800b728:	4b08      	ldr	r3, [pc, #32]	@ (800b74c <HAL_PCD_MspInit+0xa0>)
 800b72a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b72c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b730:	60fb      	str	r3, [r7, #12]
 800b732:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800b734:	2200      	movs	r2, #0
 800b736:	2105      	movs	r1, #5
 800b738:	2043      	movs	r0, #67	@ 0x43
 800b73a:	f7f6 ffaa 	bl	8002692 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b73e:	2043      	movs	r0, #67	@ 0x43
 800b740:	f7f6 ffc3 	bl	80026ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b744:	bf00      	nop
 800b746:	3728      	adds	r7, #40	@ 0x28
 800b748:	46bd      	mov	sp, r7
 800b74a:	bd80      	pop	{r7, pc}
 800b74c:	40023800 	.word	0x40023800
 800b750:	40020000 	.word	0x40020000

0800b754 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b754:	b580      	push	{r7, lr}
 800b756:	b082      	sub	sp, #8
 800b758:	af00      	add	r7, sp, #0
 800b75a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b768:	4619      	mov	r1, r3
 800b76a:	4610      	mov	r0, r2
 800b76c:	f7fe fb51 	bl	8009e12 <USBD_LL_SetupStage>
}
 800b770:	bf00      	nop
 800b772:	3708      	adds	r7, #8
 800b774:	46bd      	mov	sp, r7
 800b776:	bd80      	pop	{r7, pc}

0800b778 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b778:	b580      	push	{r7, lr}
 800b77a:	b082      	sub	sp, #8
 800b77c:	af00      	add	r7, sp, #0
 800b77e:	6078      	str	r0, [r7, #4]
 800b780:	460b      	mov	r3, r1
 800b782:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b78a:	78fa      	ldrb	r2, [r7, #3]
 800b78c:	6879      	ldr	r1, [r7, #4]
 800b78e:	4613      	mov	r3, r2
 800b790:	00db      	lsls	r3, r3, #3
 800b792:	4413      	add	r3, r2
 800b794:	009b      	lsls	r3, r3, #2
 800b796:	440b      	add	r3, r1
 800b798:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b79c:	681a      	ldr	r2, [r3, #0]
 800b79e:	78fb      	ldrb	r3, [r7, #3]
 800b7a0:	4619      	mov	r1, r3
 800b7a2:	f7fe fb8b 	bl	8009ebc <USBD_LL_DataOutStage>
}
 800b7a6:	bf00      	nop
 800b7a8:	3708      	adds	r7, #8
 800b7aa:	46bd      	mov	sp, r7
 800b7ac:	bd80      	pop	{r7, pc}

0800b7ae <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b7ae:	b580      	push	{r7, lr}
 800b7b0:	b082      	sub	sp, #8
 800b7b2:	af00      	add	r7, sp, #0
 800b7b4:	6078      	str	r0, [r7, #4]
 800b7b6:	460b      	mov	r3, r1
 800b7b8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b7c0:	78fa      	ldrb	r2, [r7, #3]
 800b7c2:	6879      	ldr	r1, [r7, #4]
 800b7c4:	4613      	mov	r3, r2
 800b7c6:	00db      	lsls	r3, r3, #3
 800b7c8:	4413      	add	r3, r2
 800b7ca:	009b      	lsls	r3, r3, #2
 800b7cc:	440b      	add	r3, r1
 800b7ce:	3320      	adds	r3, #32
 800b7d0:	681a      	ldr	r2, [r3, #0]
 800b7d2:	78fb      	ldrb	r3, [r7, #3]
 800b7d4:	4619      	mov	r1, r3
 800b7d6:	f7fe fc2d 	bl	800a034 <USBD_LL_DataInStage>
}
 800b7da:	bf00      	nop
 800b7dc:	3708      	adds	r7, #8
 800b7de:	46bd      	mov	sp, r7
 800b7e0:	bd80      	pop	{r7, pc}

0800b7e2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b7e2:	b580      	push	{r7, lr}
 800b7e4:	b082      	sub	sp, #8
 800b7e6:	af00      	add	r7, sp, #0
 800b7e8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b7f0:	4618      	mov	r0, r3
 800b7f2:	f7fe fd71 	bl	800a2d8 <USBD_LL_SOF>
}
 800b7f6:	bf00      	nop
 800b7f8:	3708      	adds	r7, #8
 800b7fa:	46bd      	mov	sp, r7
 800b7fc:	bd80      	pop	{r7, pc}

0800b7fe <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b7fe:	b580      	push	{r7, lr}
 800b800:	b084      	sub	sp, #16
 800b802:	af00      	add	r7, sp, #0
 800b804:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b806:	2301      	movs	r3, #1
 800b808:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	79db      	ldrb	r3, [r3, #7]
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d102      	bne.n	800b818 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800b812:	2300      	movs	r3, #0
 800b814:	73fb      	strb	r3, [r7, #15]
 800b816:	e008      	b.n	800b82a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	79db      	ldrb	r3, [r3, #7]
 800b81c:	2b02      	cmp	r3, #2
 800b81e:	d102      	bne.n	800b826 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800b820:	2301      	movs	r3, #1
 800b822:	73fb      	strb	r3, [r7, #15]
 800b824:	e001      	b.n	800b82a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800b826:	f7f6 f92f 	bl	8001a88 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b830:	7bfa      	ldrb	r2, [r7, #15]
 800b832:	4611      	mov	r1, r2
 800b834:	4618      	mov	r0, r3
 800b836:	f7fe fd0b 	bl	800a250 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b840:	4618      	mov	r0, r3
 800b842:	f7fe fcb2 	bl	800a1aa <USBD_LL_Reset>
}
 800b846:	bf00      	nop
 800b848:	3710      	adds	r7, #16
 800b84a:	46bd      	mov	sp, r7
 800b84c:	bd80      	pop	{r7, pc}
	...

0800b850 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b850:	b580      	push	{r7, lr}
 800b852:	b082      	sub	sp, #8
 800b854:	af00      	add	r7, sp, #0
 800b856:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b85e:	4618      	mov	r0, r3
 800b860:	f7fe fd06 	bl	800a270 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	687a      	ldr	r2, [r7, #4]
 800b870:	6812      	ldr	r2, [r2, #0]
 800b872:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b876:	f043 0301 	orr.w	r3, r3, #1
 800b87a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	7adb      	ldrb	r3, [r3, #11]
 800b880:	2b00      	cmp	r3, #0
 800b882:	d005      	beq.n	800b890 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b884:	4b04      	ldr	r3, [pc, #16]	@ (800b898 <HAL_PCD_SuspendCallback+0x48>)
 800b886:	691b      	ldr	r3, [r3, #16]
 800b888:	4a03      	ldr	r2, [pc, #12]	@ (800b898 <HAL_PCD_SuspendCallback+0x48>)
 800b88a:	f043 0306 	orr.w	r3, r3, #6
 800b88e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b890:	bf00      	nop
 800b892:	3708      	adds	r7, #8
 800b894:	46bd      	mov	sp, r7
 800b896:	bd80      	pop	{r7, pc}
 800b898:	e000ed00 	.word	0xe000ed00

0800b89c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b89c:	b580      	push	{r7, lr}
 800b89e:	b082      	sub	sp, #8
 800b8a0:	af00      	add	r7, sp, #0
 800b8a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b8aa:	4618      	mov	r0, r3
 800b8ac:	f7fe fcfc 	bl	800a2a8 <USBD_LL_Resume>
}
 800b8b0:	bf00      	nop
 800b8b2:	3708      	adds	r7, #8
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	bd80      	pop	{r7, pc}

0800b8b8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b8b8:	b580      	push	{r7, lr}
 800b8ba:	b082      	sub	sp, #8
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	6078      	str	r0, [r7, #4]
 800b8c0:	460b      	mov	r3, r1
 800b8c2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b8ca:	78fa      	ldrb	r2, [r7, #3]
 800b8cc:	4611      	mov	r1, r2
 800b8ce:	4618      	mov	r0, r3
 800b8d0:	f7fe fd54 	bl	800a37c <USBD_LL_IsoOUTIncomplete>
}
 800b8d4:	bf00      	nop
 800b8d6:	3708      	adds	r7, #8
 800b8d8:	46bd      	mov	sp, r7
 800b8da:	bd80      	pop	{r7, pc}

0800b8dc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b8dc:	b580      	push	{r7, lr}
 800b8de:	b082      	sub	sp, #8
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
 800b8e4:	460b      	mov	r3, r1
 800b8e6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b8ee:	78fa      	ldrb	r2, [r7, #3]
 800b8f0:	4611      	mov	r1, r2
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	f7fe fd10 	bl	800a318 <USBD_LL_IsoINIncomplete>
}
 800b8f8:	bf00      	nop
 800b8fa:	3708      	adds	r7, #8
 800b8fc:	46bd      	mov	sp, r7
 800b8fe:	bd80      	pop	{r7, pc}

0800b900 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b900:	b580      	push	{r7, lr}
 800b902:	b082      	sub	sp, #8
 800b904:	af00      	add	r7, sp, #0
 800b906:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b90e:	4618      	mov	r0, r3
 800b910:	f7fe fd66 	bl	800a3e0 <USBD_LL_DevConnected>
}
 800b914:	bf00      	nop
 800b916:	3708      	adds	r7, #8
 800b918:	46bd      	mov	sp, r7
 800b91a:	bd80      	pop	{r7, pc}

0800b91c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b91c:	b580      	push	{r7, lr}
 800b91e:	b082      	sub	sp, #8
 800b920:	af00      	add	r7, sp, #0
 800b922:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b92a:	4618      	mov	r0, r3
 800b92c:	f7fe fd63 	bl	800a3f6 <USBD_LL_DevDisconnected>
}
 800b930:	bf00      	nop
 800b932:	3708      	adds	r7, #8
 800b934:	46bd      	mov	sp, r7
 800b936:	bd80      	pop	{r7, pc}

0800b938 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b938:	b580      	push	{r7, lr}
 800b93a:	b082      	sub	sp, #8
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	781b      	ldrb	r3, [r3, #0]
 800b944:	2b00      	cmp	r3, #0
 800b946:	d13c      	bne.n	800b9c2 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b948:	4a20      	ldr	r2, [pc, #128]	@ (800b9cc <USBD_LL_Init+0x94>)
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	4a1e      	ldr	r2, [pc, #120]	@ (800b9cc <USBD_LL_Init+0x94>)
 800b954:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b958:	4b1c      	ldr	r3, [pc, #112]	@ (800b9cc <USBD_LL_Init+0x94>)
 800b95a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b95e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b960:	4b1a      	ldr	r3, [pc, #104]	@ (800b9cc <USBD_LL_Init+0x94>)
 800b962:	2204      	movs	r2, #4
 800b964:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b966:	4b19      	ldr	r3, [pc, #100]	@ (800b9cc <USBD_LL_Init+0x94>)
 800b968:	2202      	movs	r2, #2
 800b96a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b96c:	4b17      	ldr	r3, [pc, #92]	@ (800b9cc <USBD_LL_Init+0x94>)
 800b96e:	2200      	movs	r2, #0
 800b970:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b972:	4b16      	ldr	r3, [pc, #88]	@ (800b9cc <USBD_LL_Init+0x94>)
 800b974:	2202      	movs	r2, #2
 800b976:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b978:	4b14      	ldr	r3, [pc, #80]	@ (800b9cc <USBD_LL_Init+0x94>)
 800b97a:	2200      	movs	r2, #0
 800b97c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b97e:	4b13      	ldr	r3, [pc, #76]	@ (800b9cc <USBD_LL_Init+0x94>)
 800b980:	2200      	movs	r2, #0
 800b982:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b984:	4b11      	ldr	r3, [pc, #68]	@ (800b9cc <USBD_LL_Init+0x94>)
 800b986:	2200      	movs	r2, #0
 800b988:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b98a:	4b10      	ldr	r3, [pc, #64]	@ (800b9cc <USBD_LL_Init+0x94>)
 800b98c:	2200      	movs	r2, #0
 800b98e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b990:	4b0e      	ldr	r3, [pc, #56]	@ (800b9cc <USBD_LL_Init+0x94>)
 800b992:	2200      	movs	r2, #0
 800b994:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b996:	480d      	ldr	r0, [pc, #52]	@ (800b9cc <USBD_LL_Init+0x94>)
 800b998:	f7f8 fa70 	bl	8003e7c <HAL_PCD_Init>
 800b99c:	4603      	mov	r3, r0
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d001      	beq.n	800b9a6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800b9a2:	f7f6 f871 	bl	8001a88 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b9a6:	2180      	movs	r1, #128	@ 0x80
 800b9a8:	4808      	ldr	r0, [pc, #32]	@ (800b9cc <USBD_LL_Init+0x94>)
 800b9aa:	f7f9 fc9c 	bl	80052e6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b9ae:	2240      	movs	r2, #64	@ 0x40
 800b9b0:	2100      	movs	r1, #0
 800b9b2:	4806      	ldr	r0, [pc, #24]	@ (800b9cc <USBD_LL_Init+0x94>)
 800b9b4:	f7f9 fc50 	bl	8005258 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b9b8:	2280      	movs	r2, #128	@ 0x80
 800b9ba:	2101      	movs	r1, #1
 800b9bc:	4803      	ldr	r0, [pc, #12]	@ (800b9cc <USBD_LL_Init+0x94>)
 800b9be:	f7f9 fc4b 	bl	8005258 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b9c2:	2300      	movs	r3, #0
}
 800b9c4:	4618      	mov	r0, r3
 800b9c6:	3708      	adds	r7, #8
 800b9c8:	46bd      	mov	sp, r7
 800b9ca:	bd80      	pop	{r7, pc}
 800b9cc:	20001a28 	.word	0x20001a28

0800b9d0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b9d0:	b580      	push	{r7, lr}
 800b9d2:	b084      	sub	sp, #16
 800b9d4:	af00      	add	r7, sp, #0
 800b9d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b9d8:	2300      	movs	r3, #0
 800b9da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b9dc:	2300      	movs	r3, #0
 800b9de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b9e6:	4618      	mov	r0, r3
 800b9e8:	f7f8 fb57 	bl	800409a <HAL_PCD_Start>
 800b9ec:	4603      	mov	r3, r0
 800b9ee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b9f0:	7bfb      	ldrb	r3, [r7, #15]
 800b9f2:	4618      	mov	r0, r3
 800b9f4:	f000 f942 	bl	800bc7c <USBD_Get_USB_Status>
 800b9f8:	4603      	mov	r3, r0
 800b9fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b9fc:	7bbb      	ldrb	r3, [r7, #14]
}
 800b9fe:	4618      	mov	r0, r3
 800ba00:	3710      	adds	r7, #16
 800ba02:	46bd      	mov	sp, r7
 800ba04:	bd80      	pop	{r7, pc}

0800ba06 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ba06:	b580      	push	{r7, lr}
 800ba08:	b084      	sub	sp, #16
 800ba0a:	af00      	add	r7, sp, #0
 800ba0c:	6078      	str	r0, [r7, #4]
 800ba0e:	4608      	mov	r0, r1
 800ba10:	4611      	mov	r1, r2
 800ba12:	461a      	mov	r2, r3
 800ba14:	4603      	mov	r3, r0
 800ba16:	70fb      	strb	r3, [r7, #3]
 800ba18:	460b      	mov	r3, r1
 800ba1a:	70bb      	strb	r3, [r7, #2]
 800ba1c:	4613      	mov	r3, r2
 800ba1e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ba20:	2300      	movs	r3, #0
 800ba22:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ba24:	2300      	movs	r3, #0
 800ba26:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ba2e:	78bb      	ldrb	r3, [r7, #2]
 800ba30:	883a      	ldrh	r2, [r7, #0]
 800ba32:	78f9      	ldrb	r1, [r7, #3]
 800ba34:	f7f9 f82b 	bl	8004a8e <HAL_PCD_EP_Open>
 800ba38:	4603      	mov	r3, r0
 800ba3a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ba3c:	7bfb      	ldrb	r3, [r7, #15]
 800ba3e:	4618      	mov	r0, r3
 800ba40:	f000 f91c 	bl	800bc7c <USBD_Get_USB_Status>
 800ba44:	4603      	mov	r3, r0
 800ba46:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ba48:	7bbb      	ldrb	r3, [r7, #14]
}
 800ba4a:	4618      	mov	r0, r3
 800ba4c:	3710      	adds	r7, #16
 800ba4e:	46bd      	mov	sp, r7
 800ba50:	bd80      	pop	{r7, pc}

0800ba52 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ba52:	b580      	push	{r7, lr}
 800ba54:	b084      	sub	sp, #16
 800ba56:	af00      	add	r7, sp, #0
 800ba58:	6078      	str	r0, [r7, #4]
 800ba5a:	460b      	mov	r3, r1
 800ba5c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ba5e:	2300      	movs	r3, #0
 800ba60:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ba62:	2300      	movs	r3, #0
 800ba64:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ba6c:	78fa      	ldrb	r2, [r7, #3]
 800ba6e:	4611      	mov	r1, r2
 800ba70:	4618      	mov	r0, r3
 800ba72:	f7f9 f876 	bl	8004b62 <HAL_PCD_EP_Close>
 800ba76:	4603      	mov	r3, r0
 800ba78:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ba7a:	7bfb      	ldrb	r3, [r7, #15]
 800ba7c:	4618      	mov	r0, r3
 800ba7e:	f000 f8fd 	bl	800bc7c <USBD_Get_USB_Status>
 800ba82:	4603      	mov	r3, r0
 800ba84:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ba86:	7bbb      	ldrb	r3, [r7, #14]
}
 800ba88:	4618      	mov	r0, r3
 800ba8a:	3710      	adds	r7, #16
 800ba8c:	46bd      	mov	sp, r7
 800ba8e:	bd80      	pop	{r7, pc}

0800ba90 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ba90:	b580      	push	{r7, lr}
 800ba92:	b084      	sub	sp, #16
 800ba94:	af00      	add	r7, sp, #0
 800ba96:	6078      	str	r0, [r7, #4]
 800ba98:	460b      	mov	r3, r1
 800ba9a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800baa0:	2300      	movs	r3, #0
 800baa2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800baaa:	78fa      	ldrb	r2, [r7, #3]
 800baac:	4611      	mov	r1, r2
 800baae:	4618      	mov	r0, r3
 800bab0:	f7f9 f92e 	bl	8004d10 <HAL_PCD_EP_SetStall>
 800bab4:	4603      	mov	r3, r0
 800bab6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bab8:	7bfb      	ldrb	r3, [r7, #15]
 800baba:	4618      	mov	r0, r3
 800babc:	f000 f8de 	bl	800bc7c <USBD_Get_USB_Status>
 800bac0:	4603      	mov	r3, r0
 800bac2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bac4:	7bbb      	ldrb	r3, [r7, #14]
}
 800bac6:	4618      	mov	r0, r3
 800bac8:	3710      	adds	r7, #16
 800baca:	46bd      	mov	sp, r7
 800bacc:	bd80      	pop	{r7, pc}

0800bace <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bace:	b580      	push	{r7, lr}
 800bad0:	b084      	sub	sp, #16
 800bad2:	af00      	add	r7, sp, #0
 800bad4:	6078      	str	r0, [r7, #4]
 800bad6:	460b      	mov	r3, r1
 800bad8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bada:	2300      	movs	r3, #0
 800badc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bade:	2300      	movs	r3, #0
 800bae0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bae8:	78fa      	ldrb	r2, [r7, #3]
 800baea:	4611      	mov	r1, r2
 800baec:	4618      	mov	r0, r3
 800baee:	f7f9 f972 	bl	8004dd6 <HAL_PCD_EP_ClrStall>
 800baf2:	4603      	mov	r3, r0
 800baf4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800baf6:	7bfb      	ldrb	r3, [r7, #15]
 800baf8:	4618      	mov	r0, r3
 800bafa:	f000 f8bf 	bl	800bc7c <USBD_Get_USB_Status>
 800bafe:	4603      	mov	r3, r0
 800bb00:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bb02:	7bbb      	ldrb	r3, [r7, #14]
}
 800bb04:	4618      	mov	r0, r3
 800bb06:	3710      	adds	r7, #16
 800bb08:	46bd      	mov	sp, r7
 800bb0a:	bd80      	pop	{r7, pc}

0800bb0c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bb0c:	b480      	push	{r7}
 800bb0e:	b085      	sub	sp, #20
 800bb10:	af00      	add	r7, sp, #0
 800bb12:	6078      	str	r0, [r7, #4]
 800bb14:	460b      	mov	r3, r1
 800bb16:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bb1e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800bb20:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	da0b      	bge.n	800bb40 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bb28:	78fb      	ldrb	r3, [r7, #3]
 800bb2a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bb2e:	68f9      	ldr	r1, [r7, #12]
 800bb30:	4613      	mov	r3, r2
 800bb32:	00db      	lsls	r3, r3, #3
 800bb34:	4413      	add	r3, r2
 800bb36:	009b      	lsls	r3, r3, #2
 800bb38:	440b      	add	r3, r1
 800bb3a:	3316      	adds	r3, #22
 800bb3c:	781b      	ldrb	r3, [r3, #0]
 800bb3e:	e00b      	b.n	800bb58 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bb40:	78fb      	ldrb	r3, [r7, #3]
 800bb42:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bb46:	68f9      	ldr	r1, [r7, #12]
 800bb48:	4613      	mov	r3, r2
 800bb4a:	00db      	lsls	r3, r3, #3
 800bb4c:	4413      	add	r3, r2
 800bb4e:	009b      	lsls	r3, r3, #2
 800bb50:	440b      	add	r3, r1
 800bb52:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800bb56:	781b      	ldrb	r3, [r3, #0]
  }
}
 800bb58:	4618      	mov	r0, r3
 800bb5a:	3714      	adds	r7, #20
 800bb5c:	46bd      	mov	sp, r7
 800bb5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb62:	4770      	bx	lr

0800bb64 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800bb64:	b580      	push	{r7, lr}
 800bb66:	b084      	sub	sp, #16
 800bb68:	af00      	add	r7, sp, #0
 800bb6a:	6078      	str	r0, [r7, #4]
 800bb6c:	460b      	mov	r3, r1
 800bb6e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bb70:	2300      	movs	r3, #0
 800bb72:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bb74:	2300      	movs	r3, #0
 800bb76:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bb7e:	78fa      	ldrb	r2, [r7, #3]
 800bb80:	4611      	mov	r1, r2
 800bb82:	4618      	mov	r0, r3
 800bb84:	f7f8 ff5f 	bl	8004a46 <HAL_PCD_SetAddress>
 800bb88:	4603      	mov	r3, r0
 800bb8a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bb8c:	7bfb      	ldrb	r3, [r7, #15]
 800bb8e:	4618      	mov	r0, r3
 800bb90:	f000 f874 	bl	800bc7c <USBD_Get_USB_Status>
 800bb94:	4603      	mov	r3, r0
 800bb96:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bb98:	7bbb      	ldrb	r3, [r7, #14]
}
 800bb9a:	4618      	mov	r0, r3
 800bb9c:	3710      	adds	r7, #16
 800bb9e:	46bd      	mov	sp, r7
 800bba0:	bd80      	pop	{r7, pc}

0800bba2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bba2:	b580      	push	{r7, lr}
 800bba4:	b086      	sub	sp, #24
 800bba6:	af00      	add	r7, sp, #0
 800bba8:	60f8      	str	r0, [r7, #12]
 800bbaa:	607a      	str	r2, [r7, #4]
 800bbac:	603b      	str	r3, [r7, #0]
 800bbae:	460b      	mov	r3, r1
 800bbb0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bbb6:	2300      	movs	r3, #0
 800bbb8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bbc0:	7af9      	ldrb	r1, [r7, #11]
 800bbc2:	683b      	ldr	r3, [r7, #0]
 800bbc4:	687a      	ldr	r2, [r7, #4]
 800bbc6:	f7f9 f869 	bl	8004c9c <HAL_PCD_EP_Transmit>
 800bbca:	4603      	mov	r3, r0
 800bbcc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bbce:	7dfb      	ldrb	r3, [r7, #23]
 800bbd0:	4618      	mov	r0, r3
 800bbd2:	f000 f853 	bl	800bc7c <USBD_Get_USB_Status>
 800bbd6:	4603      	mov	r3, r0
 800bbd8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bbda:	7dbb      	ldrb	r3, [r7, #22]
}
 800bbdc:	4618      	mov	r0, r3
 800bbde:	3718      	adds	r7, #24
 800bbe0:	46bd      	mov	sp, r7
 800bbe2:	bd80      	pop	{r7, pc}

0800bbe4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bbe4:	b580      	push	{r7, lr}
 800bbe6:	b086      	sub	sp, #24
 800bbe8:	af00      	add	r7, sp, #0
 800bbea:	60f8      	str	r0, [r7, #12]
 800bbec:	607a      	str	r2, [r7, #4]
 800bbee:	603b      	str	r3, [r7, #0]
 800bbf0:	460b      	mov	r3, r1
 800bbf2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bbf4:	2300      	movs	r3, #0
 800bbf6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bbf8:	2300      	movs	r3, #0
 800bbfa:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bc02:	7af9      	ldrb	r1, [r7, #11]
 800bc04:	683b      	ldr	r3, [r7, #0]
 800bc06:	687a      	ldr	r2, [r7, #4]
 800bc08:	f7f8 fff5 	bl	8004bf6 <HAL_PCD_EP_Receive>
 800bc0c:	4603      	mov	r3, r0
 800bc0e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc10:	7dfb      	ldrb	r3, [r7, #23]
 800bc12:	4618      	mov	r0, r3
 800bc14:	f000 f832 	bl	800bc7c <USBD_Get_USB_Status>
 800bc18:	4603      	mov	r3, r0
 800bc1a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bc1c:	7dbb      	ldrb	r3, [r7, #22]
}
 800bc1e:	4618      	mov	r0, r3
 800bc20:	3718      	adds	r7, #24
 800bc22:	46bd      	mov	sp, r7
 800bc24:	bd80      	pop	{r7, pc}

0800bc26 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bc26:	b580      	push	{r7, lr}
 800bc28:	b082      	sub	sp, #8
 800bc2a:	af00      	add	r7, sp, #0
 800bc2c:	6078      	str	r0, [r7, #4]
 800bc2e:	460b      	mov	r3, r1
 800bc30:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bc38:	78fa      	ldrb	r2, [r7, #3]
 800bc3a:	4611      	mov	r1, r2
 800bc3c:	4618      	mov	r0, r3
 800bc3e:	f7f9 f815 	bl	8004c6c <HAL_PCD_EP_GetRxCount>
 800bc42:	4603      	mov	r3, r0
}
 800bc44:	4618      	mov	r0, r3
 800bc46:	3708      	adds	r7, #8
 800bc48:	46bd      	mov	sp, r7
 800bc4a:	bd80      	pop	{r7, pc}

0800bc4c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800bc4c:	b480      	push	{r7}
 800bc4e:	b083      	sub	sp, #12
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800bc54:	4b03      	ldr	r3, [pc, #12]	@ (800bc64 <USBD_static_malloc+0x18>)
}
 800bc56:	4618      	mov	r0, r3
 800bc58:	370c      	adds	r7, #12
 800bc5a:	46bd      	mov	sp, r7
 800bc5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc60:	4770      	bx	lr
 800bc62:	bf00      	nop
 800bc64:	20001f0c 	.word	0x20001f0c

0800bc68 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800bc68:	b480      	push	{r7}
 800bc6a:	b083      	sub	sp, #12
 800bc6c:	af00      	add	r7, sp, #0
 800bc6e:	6078      	str	r0, [r7, #4]

}
 800bc70:	bf00      	nop
 800bc72:	370c      	adds	r7, #12
 800bc74:	46bd      	mov	sp, r7
 800bc76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc7a:	4770      	bx	lr

0800bc7c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800bc7c:	b480      	push	{r7}
 800bc7e:	b085      	sub	sp, #20
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	4603      	mov	r3, r0
 800bc84:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc86:	2300      	movs	r3, #0
 800bc88:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800bc8a:	79fb      	ldrb	r3, [r7, #7]
 800bc8c:	2b03      	cmp	r3, #3
 800bc8e:	d817      	bhi.n	800bcc0 <USBD_Get_USB_Status+0x44>
 800bc90:	a201      	add	r2, pc, #4	@ (adr r2, 800bc98 <USBD_Get_USB_Status+0x1c>)
 800bc92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc96:	bf00      	nop
 800bc98:	0800bca9 	.word	0x0800bca9
 800bc9c:	0800bcaf 	.word	0x0800bcaf
 800bca0:	0800bcb5 	.word	0x0800bcb5
 800bca4:	0800bcbb 	.word	0x0800bcbb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800bca8:	2300      	movs	r3, #0
 800bcaa:	73fb      	strb	r3, [r7, #15]
    break;
 800bcac:	e00b      	b.n	800bcc6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bcae:	2303      	movs	r3, #3
 800bcb0:	73fb      	strb	r3, [r7, #15]
    break;
 800bcb2:	e008      	b.n	800bcc6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bcb4:	2301      	movs	r3, #1
 800bcb6:	73fb      	strb	r3, [r7, #15]
    break;
 800bcb8:	e005      	b.n	800bcc6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bcba:	2303      	movs	r3, #3
 800bcbc:	73fb      	strb	r3, [r7, #15]
    break;
 800bcbe:	e002      	b.n	800bcc6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800bcc0:	2303      	movs	r3, #3
 800bcc2:	73fb      	strb	r3, [r7, #15]
    break;
 800bcc4:	bf00      	nop
  }
  return usb_status;
 800bcc6:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcc8:	4618      	mov	r0, r3
 800bcca:	3714      	adds	r7, #20
 800bccc:	46bd      	mov	sp, r7
 800bcce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd2:	4770      	bx	lr

0800bcd4 <__cvt>:
 800bcd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bcd8:	ec57 6b10 	vmov	r6, r7, d0
 800bcdc:	2f00      	cmp	r7, #0
 800bcde:	460c      	mov	r4, r1
 800bce0:	4619      	mov	r1, r3
 800bce2:	463b      	mov	r3, r7
 800bce4:	bfbb      	ittet	lt
 800bce6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800bcea:	461f      	movlt	r7, r3
 800bcec:	2300      	movge	r3, #0
 800bcee:	232d      	movlt	r3, #45	@ 0x2d
 800bcf0:	700b      	strb	r3, [r1, #0]
 800bcf2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bcf4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800bcf8:	4691      	mov	r9, r2
 800bcfa:	f023 0820 	bic.w	r8, r3, #32
 800bcfe:	bfbc      	itt	lt
 800bd00:	4632      	movlt	r2, r6
 800bd02:	4616      	movlt	r6, r2
 800bd04:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bd08:	d005      	beq.n	800bd16 <__cvt+0x42>
 800bd0a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800bd0e:	d100      	bne.n	800bd12 <__cvt+0x3e>
 800bd10:	3401      	adds	r4, #1
 800bd12:	2102      	movs	r1, #2
 800bd14:	e000      	b.n	800bd18 <__cvt+0x44>
 800bd16:	2103      	movs	r1, #3
 800bd18:	ab03      	add	r3, sp, #12
 800bd1a:	9301      	str	r3, [sp, #4]
 800bd1c:	ab02      	add	r3, sp, #8
 800bd1e:	9300      	str	r3, [sp, #0]
 800bd20:	ec47 6b10 	vmov	d0, r6, r7
 800bd24:	4653      	mov	r3, sl
 800bd26:	4622      	mov	r2, r4
 800bd28:	f000 fe3a 	bl	800c9a0 <_dtoa_r>
 800bd2c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800bd30:	4605      	mov	r5, r0
 800bd32:	d119      	bne.n	800bd68 <__cvt+0x94>
 800bd34:	f019 0f01 	tst.w	r9, #1
 800bd38:	d00e      	beq.n	800bd58 <__cvt+0x84>
 800bd3a:	eb00 0904 	add.w	r9, r0, r4
 800bd3e:	2200      	movs	r2, #0
 800bd40:	2300      	movs	r3, #0
 800bd42:	4630      	mov	r0, r6
 800bd44:	4639      	mov	r1, r7
 800bd46:	f7f4 febf 	bl	8000ac8 <__aeabi_dcmpeq>
 800bd4a:	b108      	cbz	r0, 800bd50 <__cvt+0x7c>
 800bd4c:	f8cd 900c 	str.w	r9, [sp, #12]
 800bd50:	2230      	movs	r2, #48	@ 0x30
 800bd52:	9b03      	ldr	r3, [sp, #12]
 800bd54:	454b      	cmp	r3, r9
 800bd56:	d31e      	bcc.n	800bd96 <__cvt+0xc2>
 800bd58:	9b03      	ldr	r3, [sp, #12]
 800bd5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bd5c:	1b5b      	subs	r3, r3, r5
 800bd5e:	4628      	mov	r0, r5
 800bd60:	6013      	str	r3, [r2, #0]
 800bd62:	b004      	add	sp, #16
 800bd64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd68:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bd6c:	eb00 0904 	add.w	r9, r0, r4
 800bd70:	d1e5      	bne.n	800bd3e <__cvt+0x6a>
 800bd72:	7803      	ldrb	r3, [r0, #0]
 800bd74:	2b30      	cmp	r3, #48	@ 0x30
 800bd76:	d10a      	bne.n	800bd8e <__cvt+0xba>
 800bd78:	2200      	movs	r2, #0
 800bd7a:	2300      	movs	r3, #0
 800bd7c:	4630      	mov	r0, r6
 800bd7e:	4639      	mov	r1, r7
 800bd80:	f7f4 fea2 	bl	8000ac8 <__aeabi_dcmpeq>
 800bd84:	b918      	cbnz	r0, 800bd8e <__cvt+0xba>
 800bd86:	f1c4 0401 	rsb	r4, r4, #1
 800bd8a:	f8ca 4000 	str.w	r4, [sl]
 800bd8e:	f8da 3000 	ldr.w	r3, [sl]
 800bd92:	4499      	add	r9, r3
 800bd94:	e7d3      	b.n	800bd3e <__cvt+0x6a>
 800bd96:	1c59      	adds	r1, r3, #1
 800bd98:	9103      	str	r1, [sp, #12]
 800bd9a:	701a      	strb	r2, [r3, #0]
 800bd9c:	e7d9      	b.n	800bd52 <__cvt+0x7e>

0800bd9e <__exponent>:
 800bd9e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bda0:	2900      	cmp	r1, #0
 800bda2:	bfba      	itte	lt
 800bda4:	4249      	neglt	r1, r1
 800bda6:	232d      	movlt	r3, #45	@ 0x2d
 800bda8:	232b      	movge	r3, #43	@ 0x2b
 800bdaa:	2909      	cmp	r1, #9
 800bdac:	7002      	strb	r2, [r0, #0]
 800bdae:	7043      	strb	r3, [r0, #1]
 800bdb0:	dd29      	ble.n	800be06 <__exponent+0x68>
 800bdb2:	f10d 0307 	add.w	r3, sp, #7
 800bdb6:	461d      	mov	r5, r3
 800bdb8:	270a      	movs	r7, #10
 800bdba:	461a      	mov	r2, r3
 800bdbc:	fbb1 f6f7 	udiv	r6, r1, r7
 800bdc0:	fb07 1416 	mls	r4, r7, r6, r1
 800bdc4:	3430      	adds	r4, #48	@ 0x30
 800bdc6:	f802 4c01 	strb.w	r4, [r2, #-1]
 800bdca:	460c      	mov	r4, r1
 800bdcc:	2c63      	cmp	r4, #99	@ 0x63
 800bdce:	f103 33ff 	add.w	r3, r3, #4294967295
 800bdd2:	4631      	mov	r1, r6
 800bdd4:	dcf1      	bgt.n	800bdba <__exponent+0x1c>
 800bdd6:	3130      	adds	r1, #48	@ 0x30
 800bdd8:	1e94      	subs	r4, r2, #2
 800bdda:	f803 1c01 	strb.w	r1, [r3, #-1]
 800bdde:	1c41      	adds	r1, r0, #1
 800bde0:	4623      	mov	r3, r4
 800bde2:	42ab      	cmp	r3, r5
 800bde4:	d30a      	bcc.n	800bdfc <__exponent+0x5e>
 800bde6:	f10d 0309 	add.w	r3, sp, #9
 800bdea:	1a9b      	subs	r3, r3, r2
 800bdec:	42ac      	cmp	r4, r5
 800bdee:	bf88      	it	hi
 800bdf0:	2300      	movhi	r3, #0
 800bdf2:	3302      	adds	r3, #2
 800bdf4:	4403      	add	r3, r0
 800bdf6:	1a18      	subs	r0, r3, r0
 800bdf8:	b003      	add	sp, #12
 800bdfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bdfc:	f813 6b01 	ldrb.w	r6, [r3], #1
 800be00:	f801 6f01 	strb.w	r6, [r1, #1]!
 800be04:	e7ed      	b.n	800bde2 <__exponent+0x44>
 800be06:	2330      	movs	r3, #48	@ 0x30
 800be08:	3130      	adds	r1, #48	@ 0x30
 800be0a:	7083      	strb	r3, [r0, #2]
 800be0c:	70c1      	strb	r1, [r0, #3]
 800be0e:	1d03      	adds	r3, r0, #4
 800be10:	e7f1      	b.n	800bdf6 <__exponent+0x58>
	...

0800be14 <_printf_float>:
 800be14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be18:	b08d      	sub	sp, #52	@ 0x34
 800be1a:	460c      	mov	r4, r1
 800be1c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800be20:	4616      	mov	r6, r2
 800be22:	461f      	mov	r7, r3
 800be24:	4605      	mov	r5, r0
 800be26:	f000 fcb9 	bl	800c79c <_localeconv_r>
 800be2a:	6803      	ldr	r3, [r0, #0]
 800be2c:	9304      	str	r3, [sp, #16]
 800be2e:	4618      	mov	r0, r3
 800be30:	f7f4 fa1e 	bl	8000270 <strlen>
 800be34:	2300      	movs	r3, #0
 800be36:	930a      	str	r3, [sp, #40]	@ 0x28
 800be38:	f8d8 3000 	ldr.w	r3, [r8]
 800be3c:	9005      	str	r0, [sp, #20]
 800be3e:	3307      	adds	r3, #7
 800be40:	f023 0307 	bic.w	r3, r3, #7
 800be44:	f103 0208 	add.w	r2, r3, #8
 800be48:	f894 a018 	ldrb.w	sl, [r4, #24]
 800be4c:	f8d4 b000 	ldr.w	fp, [r4]
 800be50:	f8c8 2000 	str.w	r2, [r8]
 800be54:	e9d3 8900 	ldrd	r8, r9, [r3]
 800be58:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800be5c:	9307      	str	r3, [sp, #28]
 800be5e:	f8cd 8018 	str.w	r8, [sp, #24]
 800be62:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800be66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800be6a:	4b9c      	ldr	r3, [pc, #624]	@ (800c0dc <_printf_float+0x2c8>)
 800be6c:	f04f 32ff 	mov.w	r2, #4294967295
 800be70:	f7f4 fe5c 	bl	8000b2c <__aeabi_dcmpun>
 800be74:	bb70      	cbnz	r0, 800bed4 <_printf_float+0xc0>
 800be76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800be7a:	4b98      	ldr	r3, [pc, #608]	@ (800c0dc <_printf_float+0x2c8>)
 800be7c:	f04f 32ff 	mov.w	r2, #4294967295
 800be80:	f7f4 fe36 	bl	8000af0 <__aeabi_dcmple>
 800be84:	bb30      	cbnz	r0, 800bed4 <_printf_float+0xc0>
 800be86:	2200      	movs	r2, #0
 800be88:	2300      	movs	r3, #0
 800be8a:	4640      	mov	r0, r8
 800be8c:	4649      	mov	r1, r9
 800be8e:	f7f4 fe25 	bl	8000adc <__aeabi_dcmplt>
 800be92:	b110      	cbz	r0, 800be9a <_printf_float+0x86>
 800be94:	232d      	movs	r3, #45	@ 0x2d
 800be96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800be9a:	4a91      	ldr	r2, [pc, #580]	@ (800c0e0 <_printf_float+0x2cc>)
 800be9c:	4b91      	ldr	r3, [pc, #580]	@ (800c0e4 <_printf_float+0x2d0>)
 800be9e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800bea2:	bf8c      	ite	hi
 800bea4:	4690      	movhi	r8, r2
 800bea6:	4698      	movls	r8, r3
 800bea8:	2303      	movs	r3, #3
 800beaa:	6123      	str	r3, [r4, #16]
 800beac:	f02b 0304 	bic.w	r3, fp, #4
 800beb0:	6023      	str	r3, [r4, #0]
 800beb2:	f04f 0900 	mov.w	r9, #0
 800beb6:	9700      	str	r7, [sp, #0]
 800beb8:	4633      	mov	r3, r6
 800beba:	aa0b      	add	r2, sp, #44	@ 0x2c
 800bebc:	4621      	mov	r1, r4
 800bebe:	4628      	mov	r0, r5
 800bec0:	f000 f9d2 	bl	800c268 <_printf_common>
 800bec4:	3001      	adds	r0, #1
 800bec6:	f040 808d 	bne.w	800bfe4 <_printf_float+0x1d0>
 800beca:	f04f 30ff 	mov.w	r0, #4294967295
 800bece:	b00d      	add	sp, #52	@ 0x34
 800bed0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bed4:	4642      	mov	r2, r8
 800bed6:	464b      	mov	r3, r9
 800bed8:	4640      	mov	r0, r8
 800beda:	4649      	mov	r1, r9
 800bedc:	f7f4 fe26 	bl	8000b2c <__aeabi_dcmpun>
 800bee0:	b140      	cbz	r0, 800bef4 <_printf_float+0xe0>
 800bee2:	464b      	mov	r3, r9
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	bfbc      	itt	lt
 800bee8:	232d      	movlt	r3, #45	@ 0x2d
 800beea:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800beee:	4a7e      	ldr	r2, [pc, #504]	@ (800c0e8 <_printf_float+0x2d4>)
 800bef0:	4b7e      	ldr	r3, [pc, #504]	@ (800c0ec <_printf_float+0x2d8>)
 800bef2:	e7d4      	b.n	800be9e <_printf_float+0x8a>
 800bef4:	6863      	ldr	r3, [r4, #4]
 800bef6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800befa:	9206      	str	r2, [sp, #24]
 800befc:	1c5a      	adds	r2, r3, #1
 800befe:	d13b      	bne.n	800bf78 <_printf_float+0x164>
 800bf00:	2306      	movs	r3, #6
 800bf02:	6063      	str	r3, [r4, #4]
 800bf04:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800bf08:	2300      	movs	r3, #0
 800bf0a:	6022      	str	r2, [r4, #0]
 800bf0c:	9303      	str	r3, [sp, #12]
 800bf0e:	ab0a      	add	r3, sp, #40	@ 0x28
 800bf10:	e9cd a301 	strd	sl, r3, [sp, #4]
 800bf14:	ab09      	add	r3, sp, #36	@ 0x24
 800bf16:	9300      	str	r3, [sp, #0]
 800bf18:	6861      	ldr	r1, [r4, #4]
 800bf1a:	ec49 8b10 	vmov	d0, r8, r9
 800bf1e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800bf22:	4628      	mov	r0, r5
 800bf24:	f7ff fed6 	bl	800bcd4 <__cvt>
 800bf28:	9b06      	ldr	r3, [sp, #24]
 800bf2a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bf2c:	2b47      	cmp	r3, #71	@ 0x47
 800bf2e:	4680      	mov	r8, r0
 800bf30:	d129      	bne.n	800bf86 <_printf_float+0x172>
 800bf32:	1cc8      	adds	r0, r1, #3
 800bf34:	db02      	blt.n	800bf3c <_printf_float+0x128>
 800bf36:	6863      	ldr	r3, [r4, #4]
 800bf38:	4299      	cmp	r1, r3
 800bf3a:	dd41      	ble.n	800bfc0 <_printf_float+0x1ac>
 800bf3c:	f1aa 0a02 	sub.w	sl, sl, #2
 800bf40:	fa5f fa8a 	uxtb.w	sl, sl
 800bf44:	3901      	subs	r1, #1
 800bf46:	4652      	mov	r2, sl
 800bf48:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800bf4c:	9109      	str	r1, [sp, #36]	@ 0x24
 800bf4e:	f7ff ff26 	bl	800bd9e <__exponent>
 800bf52:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bf54:	1813      	adds	r3, r2, r0
 800bf56:	2a01      	cmp	r2, #1
 800bf58:	4681      	mov	r9, r0
 800bf5a:	6123      	str	r3, [r4, #16]
 800bf5c:	dc02      	bgt.n	800bf64 <_printf_float+0x150>
 800bf5e:	6822      	ldr	r2, [r4, #0]
 800bf60:	07d2      	lsls	r2, r2, #31
 800bf62:	d501      	bpl.n	800bf68 <_printf_float+0x154>
 800bf64:	3301      	adds	r3, #1
 800bf66:	6123      	str	r3, [r4, #16]
 800bf68:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d0a2      	beq.n	800beb6 <_printf_float+0xa2>
 800bf70:	232d      	movs	r3, #45	@ 0x2d
 800bf72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bf76:	e79e      	b.n	800beb6 <_printf_float+0xa2>
 800bf78:	9a06      	ldr	r2, [sp, #24]
 800bf7a:	2a47      	cmp	r2, #71	@ 0x47
 800bf7c:	d1c2      	bne.n	800bf04 <_printf_float+0xf0>
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d1c0      	bne.n	800bf04 <_printf_float+0xf0>
 800bf82:	2301      	movs	r3, #1
 800bf84:	e7bd      	b.n	800bf02 <_printf_float+0xee>
 800bf86:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bf8a:	d9db      	bls.n	800bf44 <_printf_float+0x130>
 800bf8c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800bf90:	d118      	bne.n	800bfc4 <_printf_float+0x1b0>
 800bf92:	2900      	cmp	r1, #0
 800bf94:	6863      	ldr	r3, [r4, #4]
 800bf96:	dd0b      	ble.n	800bfb0 <_printf_float+0x19c>
 800bf98:	6121      	str	r1, [r4, #16]
 800bf9a:	b913      	cbnz	r3, 800bfa2 <_printf_float+0x18e>
 800bf9c:	6822      	ldr	r2, [r4, #0]
 800bf9e:	07d0      	lsls	r0, r2, #31
 800bfa0:	d502      	bpl.n	800bfa8 <_printf_float+0x194>
 800bfa2:	3301      	adds	r3, #1
 800bfa4:	440b      	add	r3, r1
 800bfa6:	6123      	str	r3, [r4, #16]
 800bfa8:	65a1      	str	r1, [r4, #88]	@ 0x58
 800bfaa:	f04f 0900 	mov.w	r9, #0
 800bfae:	e7db      	b.n	800bf68 <_printf_float+0x154>
 800bfb0:	b913      	cbnz	r3, 800bfb8 <_printf_float+0x1a4>
 800bfb2:	6822      	ldr	r2, [r4, #0]
 800bfb4:	07d2      	lsls	r2, r2, #31
 800bfb6:	d501      	bpl.n	800bfbc <_printf_float+0x1a8>
 800bfb8:	3302      	adds	r3, #2
 800bfba:	e7f4      	b.n	800bfa6 <_printf_float+0x192>
 800bfbc:	2301      	movs	r3, #1
 800bfbe:	e7f2      	b.n	800bfa6 <_printf_float+0x192>
 800bfc0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800bfc4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bfc6:	4299      	cmp	r1, r3
 800bfc8:	db05      	blt.n	800bfd6 <_printf_float+0x1c2>
 800bfca:	6823      	ldr	r3, [r4, #0]
 800bfcc:	6121      	str	r1, [r4, #16]
 800bfce:	07d8      	lsls	r0, r3, #31
 800bfd0:	d5ea      	bpl.n	800bfa8 <_printf_float+0x194>
 800bfd2:	1c4b      	adds	r3, r1, #1
 800bfd4:	e7e7      	b.n	800bfa6 <_printf_float+0x192>
 800bfd6:	2900      	cmp	r1, #0
 800bfd8:	bfd4      	ite	le
 800bfda:	f1c1 0202 	rsble	r2, r1, #2
 800bfde:	2201      	movgt	r2, #1
 800bfe0:	4413      	add	r3, r2
 800bfe2:	e7e0      	b.n	800bfa6 <_printf_float+0x192>
 800bfe4:	6823      	ldr	r3, [r4, #0]
 800bfe6:	055a      	lsls	r2, r3, #21
 800bfe8:	d407      	bmi.n	800bffa <_printf_float+0x1e6>
 800bfea:	6923      	ldr	r3, [r4, #16]
 800bfec:	4642      	mov	r2, r8
 800bfee:	4631      	mov	r1, r6
 800bff0:	4628      	mov	r0, r5
 800bff2:	47b8      	blx	r7
 800bff4:	3001      	adds	r0, #1
 800bff6:	d12b      	bne.n	800c050 <_printf_float+0x23c>
 800bff8:	e767      	b.n	800beca <_printf_float+0xb6>
 800bffa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bffe:	f240 80dd 	bls.w	800c1bc <_printf_float+0x3a8>
 800c002:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c006:	2200      	movs	r2, #0
 800c008:	2300      	movs	r3, #0
 800c00a:	f7f4 fd5d 	bl	8000ac8 <__aeabi_dcmpeq>
 800c00e:	2800      	cmp	r0, #0
 800c010:	d033      	beq.n	800c07a <_printf_float+0x266>
 800c012:	4a37      	ldr	r2, [pc, #220]	@ (800c0f0 <_printf_float+0x2dc>)
 800c014:	2301      	movs	r3, #1
 800c016:	4631      	mov	r1, r6
 800c018:	4628      	mov	r0, r5
 800c01a:	47b8      	blx	r7
 800c01c:	3001      	adds	r0, #1
 800c01e:	f43f af54 	beq.w	800beca <_printf_float+0xb6>
 800c022:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c026:	4543      	cmp	r3, r8
 800c028:	db02      	blt.n	800c030 <_printf_float+0x21c>
 800c02a:	6823      	ldr	r3, [r4, #0]
 800c02c:	07d8      	lsls	r0, r3, #31
 800c02e:	d50f      	bpl.n	800c050 <_printf_float+0x23c>
 800c030:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c034:	4631      	mov	r1, r6
 800c036:	4628      	mov	r0, r5
 800c038:	47b8      	blx	r7
 800c03a:	3001      	adds	r0, #1
 800c03c:	f43f af45 	beq.w	800beca <_printf_float+0xb6>
 800c040:	f04f 0900 	mov.w	r9, #0
 800c044:	f108 38ff 	add.w	r8, r8, #4294967295
 800c048:	f104 0a1a 	add.w	sl, r4, #26
 800c04c:	45c8      	cmp	r8, r9
 800c04e:	dc09      	bgt.n	800c064 <_printf_float+0x250>
 800c050:	6823      	ldr	r3, [r4, #0]
 800c052:	079b      	lsls	r3, r3, #30
 800c054:	f100 8103 	bmi.w	800c25e <_printf_float+0x44a>
 800c058:	68e0      	ldr	r0, [r4, #12]
 800c05a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c05c:	4298      	cmp	r0, r3
 800c05e:	bfb8      	it	lt
 800c060:	4618      	movlt	r0, r3
 800c062:	e734      	b.n	800bece <_printf_float+0xba>
 800c064:	2301      	movs	r3, #1
 800c066:	4652      	mov	r2, sl
 800c068:	4631      	mov	r1, r6
 800c06a:	4628      	mov	r0, r5
 800c06c:	47b8      	blx	r7
 800c06e:	3001      	adds	r0, #1
 800c070:	f43f af2b 	beq.w	800beca <_printf_float+0xb6>
 800c074:	f109 0901 	add.w	r9, r9, #1
 800c078:	e7e8      	b.n	800c04c <_printf_float+0x238>
 800c07a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	dc39      	bgt.n	800c0f4 <_printf_float+0x2e0>
 800c080:	4a1b      	ldr	r2, [pc, #108]	@ (800c0f0 <_printf_float+0x2dc>)
 800c082:	2301      	movs	r3, #1
 800c084:	4631      	mov	r1, r6
 800c086:	4628      	mov	r0, r5
 800c088:	47b8      	blx	r7
 800c08a:	3001      	adds	r0, #1
 800c08c:	f43f af1d 	beq.w	800beca <_printf_float+0xb6>
 800c090:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c094:	ea59 0303 	orrs.w	r3, r9, r3
 800c098:	d102      	bne.n	800c0a0 <_printf_float+0x28c>
 800c09a:	6823      	ldr	r3, [r4, #0]
 800c09c:	07d9      	lsls	r1, r3, #31
 800c09e:	d5d7      	bpl.n	800c050 <_printf_float+0x23c>
 800c0a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c0a4:	4631      	mov	r1, r6
 800c0a6:	4628      	mov	r0, r5
 800c0a8:	47b8      	blx	r7
 800c0aa:	3001      	adds	r0, #1
 800c0ac:	f43f af0d 	beq.w	800beca <_printf_float+0xb6>
 800c0b0:	f04f 0a00 	mov.w	sl, #0
 800c0b4:	f104 0b1a 	add.w	fp, r4, #26
 800c0b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0ba:	425b      	negs	r3, r3
 800c0bc:	4553      	cmp	r3, sl
 800c0be:	dc01      	bgt.n	800c0c4 <_printf_float+0x2b0>
 800c0c0:	464b      	mov	r3, r9
 800c0c2:	e793      	b.n	800bfec <_printf_float+0x1d8>
 800c0c4:	2301      	movs	r3, #1
 800c0c6:	465a      	mov	r2, fp
 800c0c8:	4631      	mov	r1, r6
 800c0ca:	4628      	mov	r0, r5
 800c0cc:	47b8      	blx	r7
 800c0ce:	3001      	adds	r0, #1
 800c0d0:	f43f aefb 	beq.w	800beca <_printf_float+0xb6>
 800c0d4:	f10a 0a01 	add.w	sl, sl, #1
 800c0d8:	e7ee      	b.n	800c0b8 <_printf_float+0x2a4>
 800c0da:	bf00      	nop
 800c0dc:	7fefffff 	.word	0x7fefffff
 800c0e0:	0800e994 	.word	0x0800e994
 800c0e4:	0800e990 	.word	0x0800e990
 800c0e8:	0800e99c 	.word	0x0800e99c
 800c0ec:	0800e998 	.word	0x0800e998
 800c0f0:	0800e9a0 	.word	0x0800e9a0
 800c0f4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c0f6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c0fa:	4553      	cmp	r3, sl
 800c0fc:	bfa8      	it	ge
 800c0fe:	4653      	movge	r3, sl
 800c100:	2b00      	cmp	r3, #0
 800c102:	4699      	mov	r9, r3
 800c104:	dc36      	bgt.n	800c174 <_printf_float+0x360>
 800c106:	f04f 0b00 	mov.w	fp, #0
 800c10a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c10e:	f104 021a 	add.w	r2, r4, #26
 800c112:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c114:	9306      	str	r3, [sp, #24]
 800c116:	eba3 0309 	sub.w	r3, r3, r9
 800c11a:	455b      	cmp	r3, fp
 800c11c:	dc31      	bgt.n	800c182 <_printf_float+0x36e>
 800c11e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c120:	459a      	cmp	sl, r3
 800c122:	dc3a      	bgt.n	800c19a <_printf_float+0x386>
 800c124:	6823      	ldr	r3, [r4, #0]
 800c126:	07da      	lsls	r2, r3, #31
 800c128:	d437      	bmi.n	800c19a <_printf_float+0x386>
 800c12a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c12c:	ebaa 0903 	sub.w	r9, sl, r3
 800c130:	9b06      	ldr	r3, [sp, #24]
 800c132:	ebaa 0303 	sub.w	r3, sl, r3
 800c136:	4599      	cmp	r9, r3
 800c138:	bfa8      	it	ge
 800c13a:	4699      	movge	r9, r3
 800c13c:	f1b9 0f00 	cmp.w	r9, #0
 800c140:	dc33      	bgt.n	800c1aa <_printf_float+0x396>
 800c142:	f04f 0800 	mov.w	r8, #0
 800c146:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c14a:	f104 0b1a 	add.w	fp, r4, #26
 800c14e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c150:	ebaa 0303 	sub.w	r3, sl, r3
 800c154:	eba3 0309 	sub.w	r3, r3, r9
 800c158:	4543      	cmp	r3, r8
 800c15a:	f77f af79 	ble.w	800c050 <_printf_float+0x23c>
 800c15e:	2301      	movs	r3, #1
 800c160:	465a      	mov	r2, fp
 800c162:	4631      	mov	r1, r6
 800c164:	4628      	mov	r0, r5
 800c166:	47b8      	blx	r7
 800c168:	3001      	adds	r0, #1
 800c16a:	f43f aeae 	beq.w	800beca <_printf_float+0xb6>
 800c16e:	f108 0801 	add.w	r8, r8, #1
 800c172:	e7ec      	b.n	800c14e <_printf_float+0x33a>
 800c174:	4642      	mov	r2, r8
 800c176:	4631      	mov	r1, r6
 800c178:	4628      	mov	r0, r5
 800c17a:	47b8      	blx	r7
 800c17c:	3001      	adds	r0, #1
 800c17e:	d1c2      	bne.n	800c106 <_printf_float+0x2f2>
 800c180:	e6a3      	b.n	800beca <_printf_float+0xb6>
 800c182:	2301      	movs	r3, #1
 800c184:	4631      	mov	r1, r6
 800c186:	4628      	mov	r0, r5
 800c188:	9206      	str	r2, [sp, #24]
 800c18a:	47b8      	blx	r7
 800c18c:	3001      	adds	r0, #1
 800c18e:	f43f ae9c 	beq.w	800beca <_printf_float+0xb6>
 800c192:	9a06      	ldr	r2, [sp, #24]
 800c194:	f10b 0b01 	add.w	fp, fp, #1
 800c198:	e7bb      	b.n	800c112 <_printf_float+0x2fe>
 800c19a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c19e:	4631      	mov	r1, r6
 800c1a0:	4628      	mov	r0, r5
 800c1a2:	47b8      	blx	r7
 800c1a4:	3001      	adds	r0, #1
 800c1a6:	d1c0      	bne.n	800c12a <_printf_float+0x316>
 800c1a8:	e68f      	b.n	800beca <_printf_float+0xb6>
 800c1aa:	9a06      	ldr	r2, [sp, #24]
 800c1ac:	464b      	mov	r3, r9
 800c1ae:	4442      	add	r2, r8
 800c1b0:	4631      	mov	r1, r6
 800c1b2:	4628      	mov	r0, r5
 800c1b4:	47b8      	blx	r7
 800c1b6:	3001      	adds	r0, #1
 800c1b8:	d1c3      	bne.n	800c142 <_printf_float+0x32e>
 800c1ba:	e686      	b.n	800beca <_printf_float+0xb6>
 800c1bc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c1c0:	f1ba 0f01 	cmp.w	sl, #1
 800c1c4:	dc01      	bgt.n	800c1ca <_printf_float+0x3b6>
 800c1c6:	07db      	lsls	r3, r3, #31
 800c1c8:	d536      	bpl.n	800c238 <_printf_float+0x424>
 800c1ca:	2301      	movs	r3, #1
 800c1cc:	4642      	mov	r2, r8
 800c1ce:	4631      	mov	r1, r6
 800c1d0:	4628      	mov	r0, r5
 800c1d2:	47b8      	blx	r7
 800c1d4:	3001      	adds	r0, #1
 800c1d6:	f43f ae78 	beq.w	800beca <_printf_float+0xb6>
 800c1da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c1de:	4631      	mov	r1, r6
 800c1e0:	4628      	mov	r0, r5
 800c1e2:	47b8      	blx	r7
 800c1e4:	3001      	adds	r0, #1
 800c1e6:	f43f ae70 	beq.w	800beca <_printf_float+0xb6>
 800c1ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c1ee:	2200      	movs	r2, #0
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c1f6:	f7f4 fc67 	bl	8000ac8 <__aeabi_dcmpeq>
 800c1fa:	b9c0      	cbnz	r0, 800c22e <_printf_float+0x41a>
 800c1fc:	4653      	mov	r3, sl
 800c1fe:	f108 0201 	add.w	r2, r8, #1
 800c202:	4631      	mov	r1, r6
 800c204:	4628      	mov	r0, r5
 800c206:	47b8      	blx	r7
 800c208:	3001      	adds	r0, #1
 800c20a:	d10c      	bne.n	800c226 <_printf_float+0x412>
 800c20c:	e65d      	b.n	800beca <_printf_float+0xb6>
 800c20e:	2301      	movs	r3, #1
 800c210:	465a      	mov	r2, fp
 800c212:	4631      	mov	r1, r6
 800c214:	4628      	mov	r0, r5
 800c216:	47b8      	blx	r7
 800c218:	3001      	adds	r0, #1
 800c21a:	f43f ae56 	beq.w	800beca <_printf_float+0xb6>
 800c21e:	f108 0801 	add.w	r8, r8, #1
 800c222:	45d0      	cmp	r8, sl
 800c224:	dbf3      	blt.n	800c20e <_printf_float+0x3fa>
 800c226:	464b      	mov	r3, r9
 800c228:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c22c:	e6df      	b.n	800bfee <_printf_float+0x1da>
 800c22e:	f04f 0800 	mov.w	r8, #0
 800c232:	f104 0b1a 	add.w	fp, r4, #26
 800c236:	e7f4      	b.n	800c222 <_printf_float+0x40e>
 800c238:	2301      	movs	r3, #1
 800c23a:	4642      	mov	r2, r8
 800c23c:	e7e1      	b.n	800c202 <_printf_float+0x3ee>
 800c23e:	2301      	movs	r3, #1
 800c240:	464a      	mov	r2, r9
 800c242:	4631      	mov	r1, r6
 800c244:	4628      	mov	r0, r5
 800c246:	47b8      	blx	r7
 800c248:	3001      	adds	r0, #1
 800c24a:	f43f ae3e 	beq.w	800beca <_printf_float+0xb6>
 800c24e:	f108 0801 	add.w	r8, r8, #1
 800c252:	68e3      	ldr	r3, [r4, #12]
 800c254:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c256:	1a5b      	subs	r3, r3, r1
 800c258:	4543      	cmp	r3, r8
 800c25a:	dcf0      	bgt.n	800c23e <_printf_float+0x42a>
 800c25c:	e6fc      	b.n	800c058 <_printf_float+0x244>
 800c25e:	f04f 0800 	mov.w	r8, #0
 800c262:	f104 0919 	add.w	r9, r4, #25
 800c266:	e7f4      	b.n	800c252 <_printf_float+0x43e>

0800c268 <_printf_common>:
 800c268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c26c:	4616      	mov	r6, r2
 800c26e:	4698      	mov	r8, r3
 800c270:	688a      	ldr	r2, [r1, #8]
 800c272:	690b      	ldr	r3, [r1, #16]
 800c274:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c278:	4293      	cmp	r3, r2
 800c27a:	bfb8      	it	lt
 800c27c:	4613      	movlt	r3, r2
 800c27e:	6033      	str	r3, [r6, #0]
 800c280:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c284:	4607      	mov	r7, r0
 800c286:	460c      	mov	r4, r1
 800c288:	b10a      	cbz	r2, 800c28e <_printf_common+0x26>
 800c28a:	3301      	adds	r3, #1
 800c28c:	6033      	str	r3, [r6, #0]
 800c28e:	6823      	ldr	r3, [r4, #0]
 800c290:	0699      	lsls	r1, r3, #26
 800c292:	bf42      	ittt	mi
 800c294:	6833      	ldrmi	r3, [r6, #0]
 800c296:	3302      	addmi	r3, #2
 800c298:	6033      	strmi	r3, [r6, #0]
 800c29a:	6825      	ldr	r5, [r4, #0]
 800c29c:	f015 0506 	ands.w	r5, r5, #6
 800c2a0:	d106      	bne.n	800c2b0 <_printf_common+0x48>
 800c2a2:	f104 0a19 	add.w	sl, r4, #25
 800c2a6:	68e3      	ldr	r3, [r4, #12]
 800c2a8:	6832      	ldr	r2, [r6, #0]
 800c2aa:	1a9b      	subs	r3, r3, r2
 800c2ac:	42ab      	cmp	r3, r5
 800c2ae:	dc26      	bgt.n	800c2fe <_printf_common+0x96>
 800c2b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c2b4:	6822      	ldr	r2, [r4, #0]
 800c2b6:	3b00      	subs	r3, #0
 800c2b8:	bf18      	it	ne
 800c2ba:	2301      	movne	r3, #1
 800c2bc:	0692      	lsls	r2, r2, #26
 800c2be:	d42b      	bmi.n	800c318 <_printf_common+0xb0>
 800c2c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c2c4:	4641      	mov	r1, r8
 800c2c6:	4638      	mov	r0, r7
 800c2c8:	47c8      	blx	r9
 800c2ca:	3001      	adds	r0, #1
 800c2cc:	d01e      	beq.n	800c30c <_printf_common+0xa4>
 800c2ce:	6823      	ldr	r3, [r4, #0]
 800c2d0:	6922      	ldr	r2, [r4, #16]
 800c2d2:	f003 0306 	and.w	r3, r3, #6
 800c2d6:	2b04      	cmp	r3, #4
 800c2d8:	bf02      	ittt	eq
 800c2da:	68e5      	ldreq	r5, [r4, #12]
 800c2dc:	6833      	ldreq	r3, [r6, #0]
 800c2de:	1aed      	subeq	r5, r5, r3
 800c2e0:	68a3      	ldr	r3, [r4, #8]
 800c2e2:	bf0c      	ite	eq
 800c2e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c2e8:	2500      	movne	r5, #0
 800c2ea:	4293      	cmp	r3, r2
 800c2ec:	bfc4      	itt	gt
 800c2ee:	1a9b      	subgt	r3, r3, r2
 800c2f0:	18ed      	addgt	r5, r5, r3
 800c2f2:	2600      	movs	r6, #0
 800c2f4:	341a      	adds	r4, #26
 800c2f6:	42b5      	cmp	r5, r6
 800c2f8:	d11a      	bne.n	800c330 <_printf_common+0xc8>
 800c2fa:	2000      	movs	r0, #0
 800c2fc:	e008      	b.n	800c310 <_printf_common+0xa8>
 800c2fe:	2301      	movs	r3, #1
 800c300:	4652      	mov	r2, sl
 800c302:	4641      	mov	r1, r8
 800c304:	4638      	mov	r0, r7
 800c306:	47c8      	blx	r9
 800c308:	3001      	adds	r0, #1
 800c30a:	d103      	bne.n	800c314 <_printf_common+0xac>
 800c30c:	f04f 30ff 	mov.w	r0, #4294967295
 800c310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c314:	3501      	adds	r5, #1
 800c316:	e7c6      	b.n	800c2a6 <_printf_common+0x3e>
 800c318:	18e1      	adds	r1, r4, r3
 800c31a:	1c5a      	adds	r2, r3, #1
 800c31c:	2030      	movs	r0, #48	@ 0x30
 800c31e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c322:	4422      	add	r2, r4
 800c324:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c328:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c32c:	3302      	adds	r3, #2
 800c32e:	e7c7      	b.n	800c2c0 <_printf_common+0x58>
 800c330:	2301      	movs	r3, #1
 800c332:	4622      	mov	r2, r4
 800c334:	4641      	mov	r1, r8
 800c336:	4638      	mov	r0, r7
 800c338:	47c8      	blx	r9
 800c33a:	3001      	adds	r0, #1
 800c33c:	d0e6      	beq.n	800c30c <_printf_common+0xa4>
 800c33e:	3601      	adds	r6, #1
 800c340:	e7d9      	b.n	800c2f6 <_printf_common+0x8e>
	...

0800c344 <_printf_i>:
 800c344:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c348:	7e0f      	ldrb	r7, [r1, #24]
 800c34a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c34c:	2f78      	cmp	r7, #120	@ 0x78
 800c34e:	4691      	mov	r9, r2
 800c350:	4680      	mov	r8, r0
 800c352:	460c      	mov	r4, r1
 800c354:	469a      	mov	sl, r3
 800c356:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c35a:	d807      	bhi.n	800c36c <_printf_i+0x28>
 800c35c:	2f62      	cmp	r7, #98	@ 0x62
 800c35e:	d80a      	bhi.n	800c376 <_printf_i+0x32>
 800c360:	2f00      	cmp	r7, #0
 800c362:	f000 80d1 	beq.w	800c508 <_printf_i+0x1c4>
 800c366:	2f58      	cmp	r7, #88	@ 0x58
 800c368:	f000 80b8 	beq.w	800c4dc <_printf_i+0x198>
 800c36c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c370:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c374:	e03a      	b.n	800c3ec <_printf_i+0xa8>
 800c376:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c37a:	2b15      	cmp	r3, #21
 800c37c:	d8f6      	bhi.n	800c36c <_printf_i+0x28>
 800c37e:	a101      	add	r1, pc, #4	@ (adr r1, 800c384 <_printf_i+0x40>)
 800c380:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c384:	0800c3dd 	.word	0x0800c3dd
 800c388:	0800c3f1 	.word	0x0800c3f1
 800c38c:	0800c36d 	.word	0x0800c36d
 800c390:	0800c36d 	.word	0x0800c36d
 800c394:	0800c36d 	.word	0x0800c36d
 800c398:	0800c36d 	.word	0x0800c36d
 800c39c:	0800c3f1 	.word	0x0800c3f1
 800c3a0:	0800c36d 	.word	0x0800c36d
 800c3a4:	0800c36d 	.word	0x0800c36d
 800c3a8:	0800c36d 	.word	0x0800c36d
 800c3ac:	0800c36d 	.word	0x0800c36d
 800c3b0:	0800c4ef 	.word	0x0800c4ef
 800c3b4:	0800c41b 	.word	0x0800c41b
 800c3b8:	0800c4a9 	.word	0x0800c4a9
 800c3bc:	0800c36d 	.word	0x0800c36d
 800c3c0:	0800c36d 	.word	0x0800c36d
 800c3c4:	0800c511 	.word	0x0800c511
 800c3c8:	0800c36d 	.word	0x0800c36d
 800c3cc:	0800c41b 	.word	0x0800c41b
 800c3d0:	0800c36d 	.word	0x0800c36d
 800c3d4:	0800c36d 	.word	0x0800c36d
 800c3d8:	0800c4b1 	.word	0x0800c4b1
 800c3dc:	6833      	ldr	r3, [r6, #0]
 800c3de:	1d1a      	adds	r2, r3, #4
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	6032      	str	r2, [r6, #0]
 800c3e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c3e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c3ec:	2301      	movs	r3, #1
 800c3ee:	e09c      	b.n	800c52a <_printf_i+0x1e6>
 800c3f0:	6833      	ldr	r3, [r6, #0]
 800c3f2:	6820      	ldr	r0, [r4, #0]
 800c3f4:	1d19      	adds	r1, r3, #4
 800c3f6:	6031      	str	r1, [r6, #0]
 800c3f8:	0606      	lsls	r6, r0, #24
 800c3fa:	d501      	bpl.n	800c400 <_printf_i+0xbc>
 800c3fc:	681d      	ldr	r5, [r3, #0]
 800c3fe:	e003      	b.n	800c408 <_printf_i+0xc4>
 800c400:	0645      	lsls	r5, r0, #25
 800c402:	d5fb      	bpl.n	800c3fc <_printf_i+0xb8>
 800c404:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c408:	2d00      	cmp	r5, #0
 800c40a:	da03      	bge.n	800c414 <_printf_i+0xd0>
 800c40c:	232d      	movs	r3, #45	@ 0x2d
 800c40e:	426d      	negs	r5, r5
 800c410:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c414:	4858      	ldr	r0, [pc, #352]	@ (800c578 <_printf_i+0x234>)
 800c416:	230a      	movs	r3, #10
 800c418:	e011      	b.n	800c43e <_printf_i+0xfa>
 800c41a:	6821      	ldr	r1, [r4, #0]
 800c41c:	6833      	ldr	r3, [r6, #0]
 800c41e:	0608      	lsls	r0, r1, #24
 800c420:	f853 5b04 	ldr.w	r5, [r3], #4
 800c424:	d402      	bmi.n	800c42c <_printf_i+0xe8>
 800c426:	0649      	lsls	r1, r1, #25
 800c428:	bf48      	it	mi
 800c42a:	b2ad      	uxthmi	r5, r5
 800c42c:	2f6f      	cmp	r7, #111	@ 0x6f
 800c42e:	4852      	ldr	r0, [pc, #328]	@ (800c578 <_printf_i+0x234>)
 800c430:	6033      	str	r3, [r6, #0]
 800c432:	bf14      	ite	ne
 800c434:	230a      	movne	r3, #10
 800c436:	2308      	moveq	r3, #8
 800c438:	2100      	movs	r1, #0
 800c43a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c43e:	6866      	ldr	r6, [r4, #4]
 800c440:	60a6      	str	r6, [r4, #8]
 800c442:	2e00      	cmp	r6, #0
 800c444:	db05      	blt.n	800c452 <_printf_i+0x10e>
 800c446:	6821      	ldr	r1, [r4, #0]
 800c448:	432e      	orrs	r6, r5
 800c44a:	f021 0104 	bic.w	r1, r1, #4
 800c44e:	6021      	str	r1, [r4, #0]
 800c450:	d04b      	beq.n	800c4ea <_printf_i+0x1a6>
 800c452:	4616      	mov	r6, r2
 800c454:	fbb5 f1f3 	udiv	r1, r5, r3
 800c458:	fb03 5711 	mls	r7, r3, r1, r5
 800c45c:	5dc7      	ldrb	r7, [r0, r7]
 800c45e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c462:	462f      	mov	r7, r5
 800c464:	42bb      	cmp	r3, r7
 800c466:	460d      	mov	r5, r1
 800c468:	d9f4      	bls.n	800c454 <_printf_i+0x110>
 800c46a:	2b08      	cmp	r3, #8
 800c46c:	d10b      	bne.n	800c486 <_printf_i+0x142>
 800c46e:	6823      	ldr	r3, [r4, #0]
 800c470:	07df      	lsls	r7, r3, #31
 800c472:	d508      	bpl.n	800c486 <_printf_i+0x142>
 800c474:	6923      	ldr	r3, [r4, #16]
 800c476:	6861      	ldr	r1, [r4, #4]
 800c478:	4299      	cmp	r1, r3
 800c47a:	bfde      	ittt	le
 800c47c:	2330      	movle	r3, #48	@ 0x30
 800c47e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c482:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c486:	1b92      	subs	r2, r2, r6
 800c488:	6122      	str	r2, [r4, #16]
 800c48a:	f8cd a000 	str.w	sl, [sp]
 800c48e:	464b      	mov	r3, r9
 800c490:	aa03      	add	r2, sp, #12
 800c492:	4621      	mov	r1, r4
 800c494:	4640      	mov	r0, r8
 800c496:	f7ff fee7 	bl	800c268 <_printf_common>
 800c49a:	3001      	adds	r0, #1
 800c49c:	d14a      	bne.n	800c534 <_printf_i+0x1f0>
 800c49e:	f04f 30ff 	mov.w	r0, #4294967295
 800c4a2:	b004      	add	sp, #16
 800c4a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4a8:	6823      	ldr	r3, [r4, #0]
 800c4aa:	f043 0320 	orr.w	r3, r3, #32
 800c4ae:	6023      	str	r3, [r4, #0]
 800c4b0:	4832      	ldr	r0, [pc, #200]	@ (800c57c <_printf_i+0x238>)
 800c4b2:	2778      	movs	r7, #120	@ 0x78
 800c4b4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c4b8:	6823      	ldr	r3, [r4, #0]
 800c4ba:	6831      	ldr	r1, [r6, #0]
 800c4bc:	061f      	lsls	r7, r3, #24
 800c4be:	f851 5b04 	ldr.w	r5, [r1], #4
 800c4c2:	d402      	bmi.n	800c4ca <_printf_i+0x186>
 800c4c4:	065f      	lsls	r7, r3, #25
 800c4c6:	bf48      	it	mi
 800c4c8:	b2ad      	uxthmi	r5, r5
 800c4ca:	6031      	str	r1, [r6, #0]
 800c4cc:	07d9      	lsls	r1, r3, #31
 800c4ce:	bf44      	itt	mi
 800c4d0:	f043 0320 	orrmi.w	r3, r3, #32
 800c4d4:	6023      	strmi	r3, [r4, #0]
 800c4d6:	b11d      	cbz	r5, 800c4e0 <_printf_i+0x19c>
 800c4d8:	2310      	movs	r3, #16
 800c4da:	e7ad      	b.n	800c438 <_printf_i+0xf4>
 800c4dc:	4826      	ldr	r0, [pc, #152]	@ (800c578 <_printf_i+0x234>)
 800c4de:	e7e9      	b.n	800c4b4 <_printf_i+0x170>
 800c4e0:	6823      	ldr	r3, [r4, #0]
 800c4e2:	f023 0320 	bic.w	r3, r3, #32
 800c4e6:	6023      	str	r3, [r4, #0]
 800c4e8:	e7f6      	b.n	800c4d8 <_printf_i+0x194>
 800c4ea:	4616      	mov	r6, r2
 800c4ec:	e7bd      	b.n	800c46a <_printf_i+0x126>
 800c4ee:	6833      	ldr	r3, [r6, #0]
 800c4f0:	6825      	ldr	r5, [r4, #0]
 800c4f2:	6961      	ldr	r1, [r4, #20]
 800c4f4:	1d18      	adds	r0, r3, #4
 800c4f6:	6030      	str	r0, [r6, #0]
 800c4f8:	062e      	lsls	r6, r5, #24
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	d501      	bpl.n	800c502 <_printf_i+0x1be>
 800c4fe:	6019      	str	r1, [r3, #0]
 800c500:	e002      	b.n	800c508 <_printf_i+0x1c4>
 800c502:	0668      	lsls	r0, r5, #25
 800c504:	d5fb      	bpl.n	800c4fe <_printf_i+0x1ba>
 800c506:	8019      	strh	r1, [r3, #0]
 800c508:	2300      	movs	r3, #0
 800c50a:	6123      	str	r3, [r4, #16]
 800c50c:	4616      	mov	r6, r2
 800c50e:	e7bc      	b.n	800c48a <_printf_i+0x146>
 800c510:	6833      	ldr	r3, [r6, #0]
 800c512:	1d1a      	adds	r2, r3, #4
 800c514:	6032      	str	r2, [r6, #0]
 800c516:	681e      	ldr	r6, [r3, #0]
 800c518:	6862      	ldr	r2, [r4, #4]
 800c51a:	2100      	movs	r1, #0
 800c51c:	4630      	mov	r0, r6
 800c51e:	f7f3 fe57 	bl	80001d0 <memchr>
 800c522:	b108      	cbz	r0, 800c528 <_printf_i+0x1e4>
 800c524:	1b80      	subs	r0, r0, r6
 800c526:	6060      	str	r0, [r4, #4]
 800c528:	6863      	ldr	r3, [r4, #4]
 800c52a:	6123      	str	r3, [r4, #16]
 800c52c:	2300      	movs	r3, #0
 800c52e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c532:	e7aa      	b.n	800c48a <_printf_i+0x146>
 800c534:	6923      	ldr	r3, [r4, #16]
 800c536:	4632      	mov	r2, r6
 800c538:	4649      	mov	r1, r9
 800c53a:	4640      	mov	r0, r8
 800c53c:	47d0      	blx	sl
 800c53e:	3001      	adds	r0, #1
 800c540:	d0ad      	beq.n	800c49e <_printf_i+0x15a>
 800c542:	6823      	ldr	r3, [r4, #0]
 800c544:	079b      	lsls	r3, r3, #30
 800c546:	d413      	bmi.n	800c570 <_printf_i+0x22c>
 800c548:	68e0      	ldr	r0, [r4, #12]
 800c54a:	9b03      	ldr	r3, [sp, #12]
 800c54c:	4298      	cmp	r0, r3
 800c54e:	bfb8      	it	lt
 800c550:	4618      	movlt	r0, r3
 800c552:	e7a6      	b.n	800c4a2 <_printf_i+0x15e>
 800c554:	2301      	movs	r3, #1
 800c556:	4632      	mov	r2, r6
 800c558:	4649      	mov	r1, r9
 800c55a:	4640      	mov	r0, r8
 800c55c:	47d0      	blx	sl
 800c55e:	3001      	adds	r0, #1
 800c560:	d09d      	beq.n	800c49e <_printf_i+0x15a>
 800c562:	3501      	adds	r5, #1
 800c564:	68e3      	ldr	r3, [r4, #12]
 800c566:	9903      	ldr	r1, [sp, #12]
 800c568:	1a5b      	subs	r3, r3, r1
 800c56a:	42ab      	cmp	r3, r5
 800c56c:	dcf2      	bgt.n	800c554 <_printf_i+0x210>
 800c56e:	e7eb      	b.n	800c548 <_printf_i+0x204>
 800c570:	2500      	movs	r5, #0
 800c572:	f104 0619 	add.w	r6, r4, #25
 800c576:	e7f5      	b.n	800c564 <_printf_i+0x220>
 800c578:	0800e9a2 	.word	0x0800e9a2
 800c57c:	0800e9b3 	.word	0x0800e9b3

0800c580 <std>:
 800c580:	2300      	movs	r3, #0
 800c582:	b510      	push	{r4, lr}
 800c584:	4604      	mov	r4, r0
 800c586:	e9c0 3300 	strd	r3, r3, [r0]
 800c58a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c58e:	6083      	str	r3, [r0, #8]
 800c590:	8181      	strh	r1, [r0, #12]
 800c592:	6643      	str	r3, [r0, #100]	@ 0x64
 800c594:	81c2      	strh	r2, [r0, #14]
 800c596:	6183      	str	r3, [r0, #24]
 800c598:	4619      	mov	r1, r3
 800c59a:	2208      	movs	r2, #8
 800c59c:	305c      	adds	r0, #92	@ 0x5c
 800c59e:	f000 f8f4 	bl	800c78a <memset>
 800c5a2:	4b0d      	ldr	r3, [pc, #52]	@ (800c5d8 <std+0x58>)
 800c5a4:	6263      	str	r3, [r4, #36]	@ 0x24
 800c5a6:	4b0d      	ldr	r3, [pc, #52]	@ (800c5dc <std+0x5c>)
 800c5a8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c5aa:	4b0d      	ldr	r3, [pc, #52]	@ (800c5e0 <std+0x60>)
 800c5ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c5ae:	4b0d      	ldr	r3, [pc, #52]	@ (800c5e4 <std+0x64>)
 800c5b0:	6323      	str	r3, [r4, #48]	@ 0x30
 800c5b2:	4b0d      	ldr	r3, [pc, #52]	@ (800c5e8 <std+0x68>)
 800c5b4:	6224      	str	r4, [r4, #32]
 800c5b6:	429c      	cmp	r4, r3
 800c5b8:	d006      	beq.n	800c5c8 <std+0x48>
 800c5ba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c5be:	4294      	cmp	r4, r2
 800c5c0:	d002      	beq.n	800c5c8 <std+0x48>
 800c5c2:	33d0      	adds	r3, #208	@ 0xd0
 800c5c4:	429c      	cmp	r4, r3
 800c5c6:	d105      	bne.n	800c5d4 <std+0x54>
 800c5c8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c5cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c5d0:	f000 b958 	b.w	800c884 <__retarget_lock_init_recursive>
 800c5d4:	bd10      	pop	{r4, pc}
 800c5d6:	bf00      	nop
 800c5d8:	0800c705 	.word	0x0800c705
 800c5dc:	0800c727 	.word	0x0800c727
 800c5e0:	0800c75f 	.word	0x0800c75f
 800c5e4:	0800c783 	.word	0x0800c783
 800c5e8:	2000212c 	.word	0x2000212c

0800c5ec <stdio_exit_handler>:
 800c5ec:	4a02      	ldr	r2, [pc, #8]	@ (800c5f8 <stdio_exit_handler+0xc>)
 800c5ee:	4903      	ldr	r1, [pc, #12]	@ (800c5fc <stdio_exit_handler+0x10>)
 800c5f0:	4803      	ldr	r0, [pc, #12]	@ (800c600 <stdio_exit_handler+0x14>)
 800c5f2:	f000 b869 	b.w	800c6c8 <_fwalk_sglue>
 800c5f6:	bf00      	nop
 800c5f8:	20000124 	.word	0x20000124
 800c5fc:	0800df3d 	.word	0x0800df3d
 800c600:	20000134 	.word	0x20000134

0800c604 <cleanup_stdio>:
 800c604:	6841      	ldr	r1, [r0, #4]
 800c606:	4b0c      	ldr	r3, [pc, #48]	@ (800c638 <cleanup_stdio+0x34>)
 800c608:	4299      	cmp	r1, r3
 800c60a:	b510      	push	{r4, lr}
 800c60c:	4604      	mov	r4, r0
 800c60e:	d001      	beq.n	800c614 <cleanup_stdio+0x10>
 800c610:	f001 fc94 	bl	800df3c <_fflush_r>
 800c614:	68a1      	ldr	r1, [r4, #8]
 800c616:	4b09      	ldr	r3, [pc, #36]	@ (800c63c <cleanup_stdio+0x38>)
 800c618:	4299      	cmp	r1, r3
 800c61a:	d002      	beq.n	800c622 <cleanup_stdio+0x1e>
 800c61c:	4620      	mov	r0, r4
 800c61e:	f001 fc8d 	bl	800df3c <_fflush_r>
 800c622:	68e1      	ldr	r1, [r4, #12]
 800c624:	4b06      	ldr	r3, [pc, #24]	@ (800c640 <cleanup_stdio+0x3c>)
 800c626:	4299      	cmp	r1, r3
 800c628:	d004      	beq.n	800c634 <cleanup_stdio+0x30>
 800c62a:	4620      	mov	r0, r4
 800c62c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c630:	f001 bc84 	b.w	800df3c <_fflush_r>
 800c634:	bd10      	pop	{r4, pc}
 800c636:	bf00      	nop
 800c638:	2000212c 	.word	0x2000212c
 800c63c:	20002194 	.word	0x20002194
 800c640:	200021fc 	.word	0x200021fc

0800c644 <global_stdio_init.part.0>:
 800c644:	b510      	push	{r4, lr}
 800c646:	4b0b      	ldr	r3, [pc, #44]	@ (800c674 <global_stdio_init.part.0+0x30>)
 800c648:	4c0b      	ldr	r4, [pc, #44]	@ (800c678 <global_stdio_init.part.0+0x34>)
 800c64a:	4a0c      	ldr	r2, [pc, #48]	@ (800c67c <global_stdio_init.part.0+0x38>)
 800c64c:	601a      	str	r2, [r3, #0]
 800c64e:	4620      	mov	r0, r4
 800c650:	2200      	movs	r2, #0
 800c652:	2104      	movs	r1, #4
 800c654:	f7ff ff94 	bl	800c580 <std>
 800c658:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c65c:	2201      	movs	r2, #1
 800c65e:	2109      	movs	r1, #9
 800c660:	f7ff ff8e 	bl	800c580 <std>
 800c664:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c668:	2202      	movs	r2, #2
 800c66a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c66e:	2112      	movs	r1, #18
 800c670:	f7ff bf86 	b.w	800c580 <std>
 800c674:	20002264 	.word	0x20002264
 800c678:	2000212c 	.word	0x2000212c
 800c67c:	0800c5ed 	.word	0x0800c5ed

0800c680 <__sfp_lock_acquire>:
 800c680:	4801      	ldr	r0, [pc, #4]	@ (800c688 <__sfp_lock_acquire+0x8>)
 800c682:	f000 b900 	b.w	800c886 <__retarget_lock_acquire_recursive>
 800c686:	bf00      	nop
 800c688:	2000226d 	.word	0x2000226d

0800c68c <__sfp_lock_release>:
 800c68c:	4801      	ldr	r0, [pc, #4]	@ (800c694 <__sfp_lock_release+0x8>)
 800c68e:	f000 b8fb 	b.w	800c888 <__retarget_lock_release_recursive>
 800c692:	bf00      	nop
 800c694:	2000226d 	.word	0x2000226d

0800c698 <__sinit>:
 800c698:	b510      	push	{r4, lr}
 800c69a:	4604      	mov	r4, r0
 800c69c:	f7ff fff0 	bl	800c680 <__sfp_lock_acquire>
 800c6a0:	6a23      	ldr	r3, [r4, #32]
 800c6a2:	b11b      	cbz	r3, 800c6ac <__sinit+0x14>
 800c6a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c6a8:	f7ff bff0 	b.w	800c68c <__sfp_lock_release>
 800c6ac:	4b04      	ldr	r3, [pc, #16]	@ (800c6c0 <__sinit+0x28>)
 800c6ae:	6223      	str	r3, [r4, #32]
 800c6b0:	4b04      	ldr	r3, [pc, #16]	@ (800c6c4 <__sinit+0x2c>)
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d1f5      	bne.n	800c6a4 <__sinit+0xc>
 800c6b8:	f7ff ffc4 	bl	800c644 <global_stdio_init.part.0>
 800c6bc:	e7f2      	b.n	800c6a4 <__sinit+0xc>
 800c6be:	bf00      	nop
 800c6c0:	0800c605 	.word	0x0800c605
 800c6c4:	20002264 	.word	0x20002264

0800c6c8 <_fwalk_sglue>:
 800c6c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c6cc:	4607      	mov	r7, r0
 800c6ce:	4688      	mov	r8, r1
 800c6d0:	4614      	mov	r4, r2
 800c6d2:	2600      	movs	r6, #0
 800c6d4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c6d8:	f1b9 0901 	subs.w	r9, r9, #1
 800c6dc:	d505      	bpl.n	800c6ea <_fwalk_sglue+0x22>
 800c6de:	6824      	ldr	r4, [r4, #0]
 800c6e0:	2c00      	cmp	r4, #0
 800c6e2:	d1f7      	bne.n	800c6d4 <_fwalk_sglue+0xc>
 800c6e4:	4630      	mov	r0, r6
 800c6e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c6ea:	89ab      	ldrh	r3, [r5, #12]
 800c6ec:	2b01      	cmp	r3, #1
 800c6ee:	d907      	bls.n	800c700 <_fwalk_sglue+0x38>
 800c6f0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c6f4:	3301      	adds	r3, #1
 800c6f6:	d003      	beq.n	800c700 <_fwalk_sglue+0x38>
 800c6f8:	4629      	mov	r1, r5
 800c6fa:	4638      	mov	r0, r7
 800c6fc:	47c0      	blx	r8
 800c6fe:	4306      	orrs	r6, r0
 800c700:	3568      	adds	r5, #104	@ 0x68
 800c702:	e7e9      	b.n	800c6d8 <_fwalk_sglue+0x10>

0800c704 <__sread>:
 800c704:	b510      	push	{r4, lr}
 800c706:	460c      	mov	r4, r1
 800c708:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c70c:	f000 f86c 	bl	800c7e8 <_read_r>
 800c710:	2800      	cmp	r0, #0
 800c712:	bfab      	itete	ge
 800c714:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c716:	89a3      	ldrhlt	r3, [r4, #12]
 800c718:	181b      	addge	r3, r3, r0
 800c71a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c71e:	bfac      	ite	ge
 800c720:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c722:	81a3      	strhlt	r3, [r4, #12]
 800c724:	bd10      	pop	{r4, pc}

0800c726 <__swrite>:
 800c726:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c72a:	461f      	mov	r7, r3
 800c72c:	898b      	ldrh	r3, [r1, #12]
 800c72e:	05db      	lsls	r3, r3, #23
 800c730:	4605      	mov	r5, r0
 800c732:	460c      	mov	r4, r1
 800c734:	4616      	mov	r6, r2
 800c736:	d505      	bpl.n	800c744 <__swrite+0x1e>
 800c738:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c73c:	2302      	movs	r3, #2
 800c73e:	2200      	movs	r2, #0
 800c740:	f000 f840 	bl	800c7c4 <_lseek_r>
 800c744:	89a3      	ldrh	r3, [r4, #12]
 800c746:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c74a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c74e:	81a3      	strh	r3, [r4, #12]
 800c750:	4632      	mov	r2, r6
 800c752:	463b      	mov	r3, r7
 800c754:	4628      	mov	r0, r5
 800c756:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c75a:	f000 b857 	b.w	800c80c <_write_r>

0800c75e <__sseek>:
 800c75e:	b510      	push	{r4, lr}
 800c760:	460c      	mov	r4, r1
 800c762:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c766:	f000 f82d 	bl	800c7c4 <_lseek_r>
 800c76a:	1c43      	adds	r3, r0, #1
 800c76c:	89a3      	ldrh	r3, [r4, #12]
 800c76e:	bf15      	itete	ne
 800c770:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c772:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c776:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c77a:	81a3      	strheq	r3, [r4, #12]
 800c77c:	bf18      	it	ne
 800c77e:	81a3      	strhne	r3, [r4, #12]
 800c780:	bd10      	pop	{r4, pc}

0800c782 <__sclose>:
 800c782:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c786:	f000 b80d 	b.w	800c7a4 <_close_r>

0800c78a <memset>:
 800c78a:	4402      	add	r2, r0
 800c78c:	4603      	mov	r3, r0
 800c78e:	4293      	cmp	r3, r2
 800c790:	d100      	bne.n	800c794 <memset+0xa>
 800c792:	4770      	bx	lr
 800c794:	f803 1b01 	strb.w	r1, [r3], #1
 800c798:	e7f9      	b.n	800c78e <memset+0x4>
	...

0800c79c <_localeconv_r>:
 800c79c:	4800      	ldr	r0, [pc, #0]	@ (800c7a0 <_localeconv_r+0x4>)
 800c79e:	4770      	bx	lr
 800c7a0:	20000270 	.word	0x20000270

0800c7a4 <_close_r>:
 800c7a4:	b538      	push	{r3, r4, r5, lr}
 800c7a6:	4d06      	ldr	r5, [pc, #24]	@ (800c7c0 <_close_r+0x1c>)
 800c7a8:	2300      	movs	r3, #0
 800c7aa:	4604      	mov	r4, r0
 800c7ac:	4608      	mov	r0, r1
 800c7ae:	602b      	str	r3, [r5, #0]
 800c7b0:	f7f5 fd58 	bl	8002264 <_close>
 800c7b4:	1c43      	adds	r3, r0, #1
 800c7b6:	d102      	bne.n	800c7be <_close_r+0x1a>
 800c7b8:	682b      	ldr	r3, [r5, #0]
 800c7ba:	b103      	cbz	r3, 800c7be <_close_r+0x1a>
 800c7bc:	6023      	str	r3, [r4, #0]
 800c7be:	bd38      	pop	{r3, r4, r5, pc}
 800c7c0:	20002268 	.word	0x20002268

0800c7c4 <_lseek_r>:
 800c7c4:	b538      	push	{r3, r4, r5, lr}
 800c7c6:	4d07      	ldr	r5, [pc, #28]	@ (800c7e4 <_lseek_r+0x20>)
 800c7c8:	4604      	mov	r4, r0
 800c7ca:	4608      	mov	r0, r1
 800c7cc:	4611      	mov	r1, r2
 800c7ce:	2200      	movs	r2, #0
 800c7d0:	602a      	str	r2, [r5, #0]
 800c7d2:	461a      	mov	r2, r3
 800c7d4:	f7f5 fd6d 	bl	80022b2 <_lseek>
 800c7d8:	1c43      	adds	r3, r0, #1
 800c7da:	d102      	bne.n	800c7e2 <_lseek_r+0x1e>
 800c7dc:	682b      	ldr	r3, [r5, #0]
 800c7de:	b103      	cbz	r3, 800c7e2 <_lseek_r+0x1e>
 800c7e0:	6023      	str	r3, [r4, #0]
 800c7e2:	bd38      	pop	{r3, r4, r5, pc}
 800c7e4:	20002268 	.word	0x20002268

0800c7e8 <_read_r>:
 800c7e8:	b538      	push	{r3, r4, r5, lr}
 800c7ea:	4d07      	ldr	r5, [pc, #28]	@ (800c808 <_read_r+0x20>)
 800c7ec:	4604      	mov	r4, r0
 800c7ee:	4608      	mov	r0, r1
 800c7f0:	4611      	mov	r1, r2
 800c7f2:	2200      	movs	r2, #0
 800c7f4:	602a      	str	r2, [r5, #0]
 800c7f6:	461a      	mov	r2, r3
 800c7f8:	f7f5 fcfb 	bl	80021f2 <_read>
 800c7fc:	1c43      	adds	r3, r0, #1
 800c7fe:	d102      	bne.n	800c806 <_read_r+0x1e>
 800c800:	682b      	ldr	r3, [r5, #0]
 800c802:	b103      	cbz	r3, 800c806 <_read_r+0x1e>
 800c804:	6023      	str	r3, [r4, #0]
 800c806:	bd38      	pop	{r3, r4, r5, pc}
 800c808:	20002268 	.word	0x20002268

0800c80c <_write_r>:
 800c80c:	b538      	push	{r3, r4, r5, lr}
 800c80e:	4d07      	ldr	r5, [pc, #28]	@ (800c82c <_write_r+0x20>)
 800c810:	4604      	mov	r4, r0
 800c812:	4608      	mov	r0, r1
 800c814:	4611      	mov	r1, r2
 800c816:	2200      	movs	r2, #0
 800c818:	602a      	str	r2, [r5, #0]
 800c81a:	461a      	mov	r2, r3
 800c81c:	f7f5 fd06 	bl	800222c <_write>
 800c820:	1c43      	adds	r3, r0, #1
 800c822:	d102      	bne.n	800c82a <_write_r+0x1e>
 800c824:	682b      	ldr	r3, [r5, #0]
 800c826:	b103      	cbz	r3, 800c82a <_write_r+0x1e>
 800c828:	6023      	str	r3, [r4, #0]
 800c82a:	bd38      	pop	{r3, r4, r5, pc}
 800c82c:	20002268 	.word	0x20002268

0800c830 <__errno>:
 800c830:	4b01      	ldr	r3, [pc, #4]	@ (800c838 <__errno+0x8>)
 800c832:	6818      	ldr	r0, [r3, #0]
 800c834:	4770      	bx	lr
 800c836:	bf00      	nop
 800c838:	20000130 	.word	0x20000130

0800c83c <__libc_init_array>:
 800c83c:	b570      	push	{r4, r5, r6, lr}
 800c83e:	4d0d      	ldr	r5, [pc, #52]	@ (800c874 <__libc_init_array+0x38>)
 800c840:	4c0d      	ldr	r4, [pc, #52]	@ (800c878 <__libc_init_array+0x3c>)
 800c842:	1b64      	subs	r4, r4, r5
 800c844:	10a4      	asrs	r4, r4, #2
 800c846:	2600      	movs	r6, #0
 800c848:	42a6      	cmp	r6, r4
 800c84a:	d109      	bne.n	800c860 <__libc_init_array+0x24>
 800c84c:	4d0b      	ldr	r5, [pc, #44]	@ (800c87c <__libc_init_array+0x40>)
 800c84e:	4c0c      	ldr	r4, [pc, #48]	@ (800c880 <__libc_init_array+0x44>)
 800c850:	f002 f862 	bl	800e918 <_init>
 800c854:	1b64      	subs	r4, r4, r5
 800c856:	10a4      	asrs	r4, r4, #2
 800c858:	2600      	movs	r6, #0
 800c85a:	42a6      	cmp	r6, r4
 800c85c:	d105      	bne.n	800c86a <__libc_init_array+0x2e>
 800c85e:	bd70      	pop	{r4, r5, r6, pc}
 800c860:	f855 3b04 	ldr.w	r3, [r5], #4
 800c864:	4798      	blx	r3
 800c866:	3601      	adds	r6, #1
 800c868:	e7ee      	b.n	800c848 <__libc_init_array+0xc>
 800c86a:	f855 3b04 	ldr.w	r3, [r5], #4
 800c86e:	4798      	blx	r3
 800c870:	3601      	adds	r6, #1
 800c872:	e7f2      	b.n	800c85a <__libc_init_array+0x1e>
 800c874:	0800ed44 	.word	0x0800ed44
 800c878:	0800ed44 	.word	0x0800ed44
 800c87c:	0800ed44 	.word	0x0800ed44
 800c880:	0800ed48 	.word	0x0800ed48

0800c884 <__retarget_lock_init_recursive>:
 800c884:	4770      	bx	lr

0800c886 <__retarget_lock_acquire_recursive>:
 800c886:	4770      	bx	lr

0800c888 <__retarget_lock_release_recursive>:
 800c888:	4770      	bx	lr

0800c88a <quorem>:
 800c88a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c88e:	6903      	ldr	r3, [r0, #16]
 800c890:	690c      	ldr	r4, [r1, #16]
 800c892:	42a3      	cmp	r3, r4
 800c894:	4607      	mov	r7, r0
 800c896:	db7e      	blt.n	800c996 <quorem+0x10c>
 800c898:	3c01      	subs	r4, #1
 800c89a:	f101 0814 	add.w	r8, r1, #20
 800c89e:	00a3      	lsls	r3, r4, #2
 800c8a0:	f100 0514 	add.w	r5, r0, #20
 800c8a4:	9300      	str	r3, [sp, #0]
 800c8a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c8aa:	9301      	str	r3, [sp, #4]
 800c8ac:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c8b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c8b4:	3301      	adds	r3, #1
 800c8b6:	429a      	cmp	r2, r3
 800c8b8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c8bc:	fbb2 f6f3 	udiv	r6, r2, r3
 800c8c0:	d32e      	bcc.n	800c920 <quorem+0x96>
 800c8c2:	f04f 0a00 	mov.w	sl, #0
 800c8c6:	46c4      	mov	ip, r8
 800c8c8:	46ae      	mov	lr, r5
 800c8ca:	46d3      	mov	fp, sl
 800c8cc:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c8d0:	b298      	uxth	r0, r3
 800c8d2:	fb06 a000 	mla	r0, r6, r0, sl
 800c8d6:	0c02      	lsrs	r2, r0, #16
 800c8d8:	0c1b      	lsrs	r3, r3, #16
 800c8da:	fb06 2303 	mla	r3, r6, r3, r2
 800c8de:	f8de 2000 	ldr.w	r2, [lr]
 800c8e2:	b280      	uxth	r0, r0
 800c8e4:	b292      	uxth	r2, r2
 800c8e6:	1a12      	subs	r2, r2, r0
 800c8e8:	445a      	add	r2, fp
 800c8ea:	f8de 0000 	ldr.w	r0, [lr]
 800c8ee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c8f2:	b29b      	uxth	r3, r3
 800c8f4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c8f8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c8fc:	b292      	uxth	r2, r2
 800c8fe:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c902:	45e1      	cmp	r9, ip
 800c904:	f84e 2b04 	str.w	r2, [lr], #4
 800c908:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c90c:	d2de      	bcs.n	800c8cc <quorem+0x42>
 800c90e:	9b00      	ldr	r3, [sp, #0]
 800c910:	58eb      	ldr	r3, [r5, r3]
 800c912:	b92b      	cbnz	r3, 800c920 <quorem+0x96>
 800c914:	9b01      	ldr	r3, [sp, #4]
 800c916:	3b04      	subs	r3, #4
 800c918:	429d      	cmp	r5, r3
 800c91a:	461a      	mov	r2, r3
 800c91c:	d32f      	bcc.n	800c97e <quorem+0xf4>
 800c91e:	613c      	str	r4, [r7, #16]
 800c920:	4638      	mov	r0, r7
 800c922:	f001 f97f 	bl	800dc24 <__mcmp>
 800c926:	2800      	cmp	r0, #0
 800c928:	db25      	blt.n	800c976 <quorem+0xec>
 800c92a:	4629      	mov	r1, r5
 800c92c:	2000      	movs	r0, #0
 800c92e:	f858 2b04 	ldr.w	r2, [r8], #4
 800c932:	f8d1 c000 	ldr.w	ip, [r1]
 800c936:	fa1f fe82 	uxth.w	lr, r2
 800c93a:	fa1f f38c 	uxth.w	r3, ip
 800c93e:	eba3 030e 	sub.w	r3, r3, lr
 800c942:	4403      	add	r3, r0
 800c944:	0c12      	lsrs	r2, r2, #16
 800c946:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c94a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c94e:	b29b      	uxth	r3, r3
 800c950:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c954:	45c1      	cmp	r9, r8
 800c956:	f841 3b04 	str.w	r3, [r1], #4
 800c95a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c95e:	d2e6      	bcs.n	800c92e <quorem+0xa4>
 800c960:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c964:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c968:	b922      	cbnz	r2, 800c974 <quorem+0xea>
 800c96a:	3b04      	subs	r3, #4
 800c96c:	429d      	cmp	r5, r3
 800c96e:	461a      	mov	r2, r3
 800c970:	d30b      	bcc.n	800c98a <quorem+0x100>
 800c972:	613c      	str	r4, [r7, #16]
 800c974:	3601      	adds	r6, #1
 800c976:	4630      	mov	r0, r6
 800c978:	b003      	add	sp, #12
 800c97a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c97e:	6812      	ldr	r2, [r2, #0]
 800c980:	3b04      	subs	r3, #4
 800c982:	2a00      	cmp	r2, #0
 800c984:	d1cb      	bne.n	800c91e <quorem+0x94>
 800c986:	3c01      	subs	r4, #1
 800c988:	e7c6      	b.n	800c918 <quorem+0x8e>
 800c98a:	6812      	ldr	r2, [r2, #0]
 800c98c:	3b04      	subs	r3, #4
 800c98e:	2a00      	cmp	r2, #0
 800c990:	d1ef      	bne.n	800c972 <quorem+0xe8>
 800c992:	3c01      	subs	r4, #1
 800c994:	e7ea      	b.n	800c96c <quorem+0xe2>
 800c996:	2000      	movs	r0, #0
 800c998:	e7ee      	b.n	800c978 <quorem+0xee>
 800c99a:	0000      	movs	r0, r0
 800c99c:	0000      	movs	r0, r0
	...

0800c9a0 <_dtoa_r>:
 800c9a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9a4:	69c7      	ldr	r7, [r0, #28]
 800c9a6:	b097      	sub	sp, #92	@ 0x5c
 800c9a8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c9ac:	ec55 4b10 	vmov	r4, r5, d0
 800c9b0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c9b2:	9107      	str	r1, [sp, #28]
 800c9b4:	4681      	mov	r9, r0
 800c9b6:	920c      	str	r2, [sp, #48]	@ 0x30
 800c9b8:	9311      	str	r3, [sp, #68]	@ 0x44
 800c9ba:	b97f      	cbnz	r7, 800c9dc <_dtoa_r+0x3c>
 800c9bc:	2010      	movs	r0, #16
 800c9be:	f000 fe09 	bl	800d5d4 <malloc>
 800c9c2:	4602      	mov	r2, r0
 800c9c4:	f8c9 001c 	str.w	r0, [r9, #28]
 800c9c8:	b920      	cbnz	r0, 800c9d4 <_dtoa_r+0x34>
 800c9ca:	4ba9      	ldr	r3, [pc, #676]	@ (800cc70 <_dtoa_r+0x2d0>)
 800c9cc:	21ef      	movs	r1, #239	@ 0xef
 800c9ce:	48a9      	ldr	r0, [pc, #676]	@ (800cc74 <_dtoa_r+0x2d4>)
 800c9d0:	f001 fafa 	bl	800dfc8 <__assert_func>
 800c9d4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c9d8:	6007      	str	r7, [r0, #0]
 800c9da:	60c7      	str	r7, [r0, #12]
 800c9dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c9e0:	6819      	ldr	r1, [r3, #0]
 800c9e2:	b159      	cbz	r1, 800c9fc <_dtoa_r+0x5c>
 800c9e4:	685a      	ldr	r2, [r3, #4]
 800c9e6:	604a      	str	r2, [r1, #4]
 800c9e8:	2301      	movs	r3, #1
 800c9ea:	4093      	lsls	r3, r2
 800c9ec:	608b      	str	r3, [r1, #8]
 800c9ee:	4648      	mov	r0, r9
 800c9f0:	f000 fee6 	bl	800d7c0 <_Bfree>
 800c9f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c9f8:	2200      	movs	r2, #0
 800c9fa:	601a      	str	r2, [r3, #0]
 800c9fc:	1e2b      	subs	r3, r5, #0
 800c9fe:	bfb9      	ittee	lt
 800ca00:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ca04:	9305      	strlt	r3, [sp, #20]
 800ca06:	2300      	movge	r3, #0
 800ca08:	6033      	strge	r3, [r6, #0]
 800ca0a:	9f05      	ldr	r7, [sp, #20]
 800ca0c:	4b9a      	ldr	r3, [pc, #616]	@ (800cc78 <_dtoa_r+0x2d8>)
 800ca0e:	bfbc      	itt	lt
 800ca10:	2201      	movlt	r2, #1
 800ca12:	6032      	strlt	r2, [r6, #0]
 800ca14:	43bb      	bics	r3, r7
 800ca16:	d112      	bne.n	800ca3e <_dtoa_r+0x9e>
 800ca18:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ca1a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ca1e:	6013      	str	r3, [r2, #0]
 800ca20:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ca24:	4323      	orrs	r3, r4
 800ca26:	f000 855a 	beq.w	800d4de <_dtoa_r+0xb3e>
 800ca2a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ca2c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800cc8c <_dtoa_r+0x2ec>
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	f000 855c 	beq.w	800d4ee <_dtoa_r+0xb4e>
 800ca36:	f10a 0303 	add.w	r3, sl, #3
 800ca3a:	f000 bd56 	b.w	800d4ea <_dtoa_r+0xb4a>
 800ca3e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ca42:	2200      	movs	r2, #0
 800ca44:	ec51 0b17 	vmov	r0, r1, d7
 800ca48:	2300      	movs	r3, #0
 800ca4a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ca4e:	f7f4 f83b 	bl	8000ac8 <__aeabi_dcmpeq>
 800ca52:	4680      	mov	r8, r0
 800ca54:	b158      	cbz	r0, 800ca6e <_dtoa_r+0xce>
 800ca56:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ca58:	2301      	movs	r3, #1
 800ca5a:	6013      	str	r3, [r2, #0]
 800ca5c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ca5e:	b113      	cbz	r3, 800ca66 <_dtoa_r+0xc6>
 800ca60:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ca62:	4b86      	ldr	r3, [pc, #536]	@ (800cc7c <_dtoa_r+0x2dc>)
 800ca64:	6013      	str	r3, [r2, #0]
 800ca66:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800cc90 <_dtoa_r+0x2f0>
 800ca6a:	f000 bd40 	b.w	800d4ee <_dtoa_r+0xb4e>
 800ca6e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800ca72:	aa14      	add	r2, sp, #80	@ 0x50
 800ca74:	a915      	add	r1, sp, #84	@ 0x54
 800ca76:	4648      	mov	r0, r9
 800ca78:	f001 f984 	bl	800dd84 <__d2b>
 800ca7c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800ca80:	9002      	str	r0, [sp, #8]
 800ca82:	2e00      	cmp	r6, #0
 800ca84:	d078      	beq.n	800cb78 <_dtoa_r+0x1d8>
 800ca86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ca88:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800ca8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ca90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ca94:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ca98:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ca9c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800caa0:	4619      	mov	r1, r3
 800caa2:	2200      	movs	r2, #0
 800caa4:	4b76      	ldr	r3, [pc, #472]	@ (800cc80 <_dtoa_r+0x2e0>)
 800caa6:	f7f3 fbef 	bl	8000288 <__aeabi_dsub>
 800caaa:	a36b      	add	r3, pc, #428	@ (adr r3, 800cc58 <_dtoa_r+0x2b8>)
 800caac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cab0:	f7f3 fda2 	bl	80005f8 <__aeabi_dmul>
 800cab4:	a36a      	add	r3, pc, #424	@ (adr r3, 800cc60 <_dtoa_r+0x2c0>)
 800cab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caba:	f7f3 fbe7 	bl	800028c <__adddf3>
 800cabe:	4604      	mov	r4, r0
 800cac0:	4630      	mov	r0, r6
 800cac2:	460d      	mov	r5, r1
 800cac4:	f7f3 fd2e 	bl	8000524 <__aeabi_i2d>
 800cac8:	a367      	add	r3, pc, #412	@ (adr r3, 800cc68 <_dtoa_r+0x2c8>)
 800caca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cace:	f7f3 fd93 	bl	80005f8 <__aeabi_dmul>
 800cad2:	4602      	mov	r2, r0
 800cad4:	460b      	mov	r3, r1
 800cad6:	4620      	mov	r0, r4
 800cad8:	4629      	mov	r1, r5
 800cada:	f7f3 fbd7 	bl	800028c <__adddf3>
 800cade:	4604      	mov	r4, r0
 800cae0:	460d      	mov	r5, r1
 800cae2:	f7f4 f839 	bl	8000b58 <__aeabi_d2iz>
 800cae6:	2200      	movs	r2, #0
 800cae8:	4607      	mov	r7, r0
 800caea:	2300      	movs	r3, #0
 800caec:	4620      	mov	r0, r4
 800caee:	4629      	mov	r1, r5
 800caf0:	f7f3 fff4 	bl	8000adc <__aeabi_dcmplt>
 800caf4:	b140      	cbz	r0, 800cb08 <_dtoa_r+0x168>
 800caf6:	4638      	mov	r0, r7
 800caf8:	f7f3 fd14 	bl	8000524 <__aeabi_i2d>
 800cafc:	4622      	mov	r2, r4
 800cafe:	462b      	mov	r3, r5
 800cb00:	f7f3 ffe2 	bl	8000ac8 <__aeabi_dcmpeq>
 800cb04:	b900      	cbnz	r0, 800cb08 <_dtoa_r+0x168>
 800cb06:	3f01      	subs	r7, #1
 800cb08:	2f16      	cmp	r7, #22
 800cb0a:	d852      	bhi.n	800cbb2 <_dtoa_r+0x212>
 800cb0c:	4b5d      	ldr	r3, [pc, #372]	@ (800cc84 <_dtoa_r+0x2e4>)
 800cb0e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cb12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb16:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cb1a:	f7f3 ffdf 	bl	8000adc <__aeabi_dcmplt>
 800cb1e:	2800      	cmp	r0, #0
 800cb20:	d049      	beq.n	800cbb6 <_dtoa_r+0x216>
 800cb22:	3f01      	subs	r7, #1
 800cb24:	2300      	movs	r3, #0
 800cb26:	9310      	str	r3, [sp, #64]	@ 0x40
 800cb28:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cb2a:	1b9b      	subs	r3, r3, r6
 800cb2c:	1e5a      	subs	r2, r3, #1
 800cb2e:	bf45      	ittet	mi
 800cb30:	f1c3 0301 	rsbmi	r3, r3, #1
 800cb34:	9300      	strmi	r3, [sp, #0]
 800cb36:	2300      	movpl	r3, #0
 800cb38:	2300      	movmi	r3, #0
 800cb3a:	9206      	str	r2, [sp, #24]
 800cb3c:	bf54      	ite	pl
 800cb3e:	9300      	strpl	r3, [sp, #0]
 800cb40:	9306      	strmi	r3, [sp, #24]
 800cb42:	2f00      	cmp	r7, #0
 800cb44:	db39      	blt.n	800cbba <_dtoa_r+0x21a>
 800cb46:	9b06      	ldr	r3, [sp, #24]
 800cb48:	970d      	str	r7, [sp, #52]	@ 0x34
 800cb4a:	443b      	add	r3, r7
 800cb4c:	9306      	str	r3, [sp, #24]
 800cb4e:	2300      	movs	r3, #0
 800cb50:	9308      	str	r3, [sp, #32]
 800cb52:	9b07      	ldr	r3, [sp, #28]
 800cb54:	2b09      	cmp	r3, #9
 800cb56:	d863      	bhi.n	800cc20 <_dtoa_r+0x280>
 800cb58:	2b05      	cmp	r3, #5
 800cb5a:	bfc4      	itt	gt
 800cb5c:	3b04      	subgt	r3, #4
 800cb5e:	9307      	strgt	r3, [sp, #28]
 800cb60:	9b07      	ldr	r3, [sp, #28]
 800cb62:	f1a3 0302 	sub.w	r3, r3, #2
 800cb66:	bfcc      	ite	gt
 800cb68:	2400      	movgt	r4, #0
 800cb6a:	2401      	movle	r4, #1
 800cb6c:	2b03      	cmp	r3, #3
 800cb6e:	d863      	bhi.n	800cc38 <_dtoa_r+0x298>
 800cb70:	e8df f003 	tbb	[pc, r3]
 800cb74:	2b375452 	.word	0x2b375452
 800cb78:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800cb7c:	441e      	add	r6, r3
 800cb7e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800cb82:	2b20      	cmp	r3, #32
 800cb84:	bfc1      	itttt	gt
 800cb86:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800cb8a:	409f      	lslgt	r7, r3
 800cb8c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800cb90:	fa24 f303 	lsrgt.w	r3, r4, r3
 800cb94:	bfd6      	itet	le
 800cb96:	f1c3 0320 	rsble	r3, r3, #32
 800cb9a:	ea47 0003 	orrgt.w	r0, r7, r3
 800cb9e:	fa04 f003 	lslle.w	r0, r4, r3
 800cba2:	f7f3 fcaf 	bl	8000504 <__aeabi_ui2d>
 800cba6:	2201      	movs	r2, #1
 800cba8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800cbac:	3e01      	subs	r6, #1
 800cbae:	9212      	str	r2, [sp, #72]	@ 0x48
 800cbb0:	e776      	b.n	800caa0 <_dtoa_r+0x100>
 800cbb2:	2301      	movs	r3, #1
 800cbb4:	e7b7      	b.n	800cb26 <_dtoa_r+0x186>
 800cbb6:	9010      	str	r0, [sp, #64]	@ 0x40
 800cbb8:	e7b6      	b.n	800cb28 <_dtoa_r+0x188>
 800cbba:	9b00      	ldr	r3, [sp, #0]
 800cbbc:	1bdb      	subs	r3, r3, r7
 800cbbe:	9300      	str	r3, [sp, #0]
 800cbc0:	427b      	negs	r3, r7
 800cbc2:	9308      	str	r3, [sp, #32]
 800cbc4:	2300      	movs	r3, #0
 800cbc6:	930d      	str	r3, [sp, #52]	@ 0x34
 800cbc8:	e7c3      	b.n	800cb52 <_dtoa_r+0x1b2>
 800cbca:	2301      	movs	r3, #1
 800cbcc:	9309      	str	r3, [sp, #36]	@ 0x24
 800cbce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cbd0:	eb07 0b03 	add.w	fp, r7, r3
 800cbd4:	f10b 0301 	add.w	r3, fp, #1
 800cbd8:	2b01      	cmp	r3, #1
 800cbda:	9303      	str	r3, [sp, #12]
 800cbdc:	bfb8      	it	lt
 800cbde:	2301      	movlt	r3, #1
 800cbe0:	e006      	b.n	800cbf0 <_dtoa_r+0x250>
 800cbe2:	2301      	movs	r3, #1
 800cbe4:	9309      	str	r3, [sp, #36]	@ 0x24
 800cbe6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	dd28      	ble.n	800cc3e <_dtoa_r+0x29e>
 800cbec:	469b      	mov	fp, r3
 800cbee:	9303      	str	r3, [sp, #12]
 800cbf0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800cbf4:	2100      	movs	r1, #0
 800cbf6:	2204      	movs	r2, #4
 800cbf8:	f102 0514 	add.w	r5, r2, #20
 800cbfc:	429d      	cmp	r5, r3
 800cbfe:	d926      	bls.n	800cc4e <_dtoa_r+0x2ae>
 800cc00:	6041      	str	r1, [r0, #4]
 800cc02:	4648      	mov	r0, r9
 800cc04:	f000 fd9c 	bl	800d740 <_Balloc>
 800cc08:	4682      	mov	sl, r0
 800cc0a:	2800      	cmp	r0, #0
 800cc0c:	d142      	bne.n	800cc94 <_dtoa_r+0x2f4>
 800cc0e:	4b1e      	ldr	r3, [pc, #120]	@ (800cc88 <_dtoa_r+0x2e8>)
 800cc10:	4602      	mov	r2, r0
 800cc12:	f240 11af 	movw	r1, #431	@ 0x1af
 800cc16:	e6da      	b.n	800c9ce <_dtoa_r+0x2e>
 800cc18:	2300      	movs	r3, #0
 800cc1a:	e7e3      	b.n	800cbe4 <_dtoa_r+0x244>
 800cc1c:	2300      	movs	r3, #0
 800cc1e:	e7d5      	b.n	800cbcc <_dtoa_r+0x22c>
 800cc20:	2401      	movs	r4, #1
 800cc22:	2300      	movs	r3, #0
 800cc24:	9307      	str	r3, [sp, #28]
 800cc26:	9409      	str	r4, [sp, #36]	@ 0x24
 800cc28:	f04f 3bff 	mov.w	fp, #4294967295
 800cc2c:	2200      	movs	r2, #0
 800cc2e:	f8cd b00c 	str.w	fp, [sp, #12]
 800cc32:	2312      	movs	r3, #18
 800cc34:	920c      	str	r2, [sp, #48]	@ 0x30
 800cc36:	e7db      	b.n	800cbf0 <_dtoa_r+0x250>
 800cc38:	2301      	movs	r3, #1
 800cc3a:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc3c:	e7f4      	b.n	800cc28 <_dtoa_r+0x288>
 800cc3e:	f04f 0b01 	mov.w	fp, #1
 800cc42:	f8cd b00c 	str.w	fp, [sp, #12]
 800cc46:	465b      	mov	r3, fp
 800cc48:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800cc4c:	e7d0      	b.n	800cbf0 <_dtoa_r+0x250>
 800cc4e:	3101      	adds	r1, #1
 800cc50:	0052      	lsls	r2, r2, #1
 800cc52:	e7d1      	b.n	800cbf8 <_dtoa_r+0x258>
 800cc54:	f3af 8000 	nop.w
 800cc58:	636f4361 	.word	0x636f4361
 800cc5c:	3fd287a7 	.word	0x3fd287a7
 800cc60:	8b60c8b3 	.word	0x8b60c8b3
 800cc64:	3fc68a28 	.word	0x3fc68a28
 800cc68:	509f79fb 	.word	0x509f79fb
 800cc6c:	3fd34413 	.word	0x3fd34413
 800cc70:	0800e9d1 	.word	0x0800e9d1
 800cc74:	0800e9e8 	.word	0x0800e9e8
 800cc78:	7ff00000 	.word	0x7ff00000
 800cc7c:	0800e9a1 	.word	0x0800e9a1
 800cc80:	3ff80000 	.word	0x3ff80000
 800cc84:	0800eb38 	.word	0x0800eb38
 800cc88:	0800ea40 	.word	0x0800ea40
 800cc8c:	0800e9cd 	.word	0x0800e9cd
 800cc90:	0800e9a0 	.word	0x0800e9a0
 800cc94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cc98:	6018      	str	r0, [r3, #0]
 800cc9a:	9b03      	ldr	r3, [sp, #12]
 800cc9c:	2b0e      	cmp	r3, #14
 800cc9e:	f200 80a1 	bhi.w	800cde4 <_dtoa_r+0x444>
 800cca2:	2c00      	cmp	r4, #0
 800cca4:	f000 809e 	beq.w	800cde4 <_dtoa_r+0x444>
 800cca8:	2f00      	cmp	r7, #0
 800ccaa:	dd33      	ble.n	800cd14 <_dtoa_r+0x374>
 800ccac:	4b9c      	ldr	r3, [pc, #624]	@ (800cf20 <_dtoa_r+0x580>)
 800ccae:	f007 020f 	and.w	r2, r7, #15
 800ccb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ccb6:	ed93 7b00 	vldr	d7, [r3]
 800ccba:	05f8      	lsls	r0, r7, #23
 800ccbc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800ccc0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ccc4:	d516      	bpl.n	800ccf4 <_dtoa_r+0x354>
 800ccc6:	4b97      	ldr	r3, [pc, #604]	@ (800cf24 <_dtoa_r+0x584>)
 800ccc8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cccc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ccd0:	f7f3 fdbc 	bl	800084c <__aeabi_ddiv>
 800ccd4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ccd8:	f004 040f 	and.w	r4, r4, #15
 800ccdc:	2603      	movs	r6, #3
 800ccde:	4d91      	ldr	r5, [pc, #580]	@ (800cf24 <_dtoa_r+0x584>)
 800cce0:	b954      	cbnz	r4, 800ccf8 <_dtoa_r+0x358>
 800cce2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cce6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ccea:	f7f3 fdaf 	bl	800084c <__aeabi_ddiv>
 800ccee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ccf2:	e028      	b.n	800cd46 <_dtoa_r+0x3a6>
 800ccf4:	2602      	movs	r6, #2
 800ccf6:	e7f2      	b.n	800ccde <_dtoa_r+0x33e>
 800ccf8:	07e1      	lsls	r1, r4, #31
 800ccfa:	d508      	bpl.n	800cd0e <_dtoa_r+0x36e>
 800ccfc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cd00:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cd04:	f7f3 fc78 	bl	80005f8 <__aeabi_dmul>
 800cd08:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cd0c:	3601      	adds	r6, #1
 800cd0e:	1064      	asrs	r4, r4, #1
 800cd10:	3508      	adds	r5, #8
 800cd12:	e7e5      	b.n	800cce0 <_dtoa_r+0x340>
 800cd14:	f000 80af 	beq.w	800ce76 <_dtoa_r+0x4d6>
 800cd18:	427c      	negs	r4, r7
 800cd1a:	4b81      	ldr	r3, [pc, #516]	@ (800cf20 <_dtoa_r+0x580>)
 800cd1c:	4d81      	ldr	r5, [pc, #516]	@ (800cf24 <_dtoa_r+0x584>)
 800cd1e:	f004 020f 	and.w	r2, r4, #15
 800cd22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cd26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd2a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cd2e:	f7f3 fc63 	bl	80005f8 <__aeabi_dmul>
 800cd32:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cd36:	1124      	asrs	r4, r4, #4
 800cd38:	2300      	movs	r3, #0
 800cd3a:	2602      	movs	r6, #2
 800cd3c:	2c00      	cmp	r4, #0
 800cd3e:	f040 808f 	bne.w	800ce60 <_dtoa_r+0x4c0>
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d1d3      	bne.n	800ccee <_dtoa_r+0x34e>
 800cd46:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cd48:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	f000 8094 	beq.w	800ce7a <_dtoa_r+0x4da>
 800cd52:	4b75      	ldr	r3, [pc, #468]	@ (800cf28 <_dtoa_r+0x588>)
 800cd54:	2200      	movs	r2, #0
 800cd56:	4620      	mov	r0, r4
 800cd58:	4629      	mov	r1, r5
 800cd5a:	f7f3 febf 	bl	8000adc <__aeabi_dcmplt>
 800cd5e:	2800      	cmp	r0, #0
 800cd60:	f000 808b 	beq.w	800ce7a <_dtoa_r+0x4da>
 800cd64:	9b03      	ldr	r3, [sp, #12]
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	f000 8087 	beq.w	800ce7a <_dtoa_r+0x4da>
 800cd6c:	f1bb 0f00 	cmp.w	fp, #0
 800cd70:	dd34      	ble.n	800cddc <_dtoa_r+0x43c>
 800cd72:	4620      	mov	r0, r4
 800cd74:	4b6d      	ldr	r3, [pc, #436]	@ (800cf2c <_dtoa_r+0x58c>)
 800cd76:	2200      	movs	r2, #0
 800cd78:	4629      	mov	r1, r5
 800cd7a:	f7f3 fc3d 	bl	80005f8 <__aeabi_dmul>
 800cd7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cd82:	f107 38ff 	add.w	r8, r7, #4294967295
 800cd86:	3601      	adds	r6, #1
 800cd88:	465c      	mov	r4, fp
 800cd8a:	4630      	mov	r0, r6
 800cd8c:	f7f3 fbca 	bl	8000524 <__aeabi_i2d>
 800cd90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cd94:	f7f3 fc30 	bl	80005f8 <__aeabi_dmul>
 800cd98:	4b65      	ldr	r3, [pc, #404]	@ (800cf30 <_dtoa_r+0x590>)
 800cd9a:	2200      	movs	r2, #0
 800cd9c:	f7f3 fa76 	bl	800028c <__adddf3>
 800cda0:	4605      	mov	r5, r0
 800cda2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800cda6:	2c00      	cmp	r4, #0
 800cda8:	d16a      	bne.n	800ce80 <_dtoa_r+0x4e0>
 800cdaa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cdae:	4b61      	ldr	r3, [pc, #388]	@ (800cf34 <_dtoa_r+0x594>)
 800cdb0:	2200      	movs	r2, #0
 800cdb2:	f7f3 fa69 	bl	8000288 <__aeabi_dsub>
 800cdb6:	4602      	mov	r2, r0
 800cdb8:	460b      	mov	r3, r1
 800cdba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cdbe:	462a      	mov	r2, r5
 800cdc0:	4633      	mov	r3, r6
 800cdc2:	f7f3 fea9 	bl	8000b18 <__aeabi_dcmpgt>
 800cdc6:	2800      	cmp	r0, #0
 800cdc8:	f040 8298 	bne.w	800d2fc <_dtoa_r+0x95c>
 800cdcc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cdd0:	462a      	mov	r2, r5
 800cdd2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800cdd6:	f7f3 fe81 	bl	8000adc <__aeabi_dcmplt>
 800cdda:	bb38      	cbnz	r0, 800ce2c <_dtoa_r+0x48c>
 800cddc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800cde0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800cde4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	f2c0 8157 	blt.w	800d09a <_dtoa_r+0x6fa>
 800cdec:	2f0e      	cmp	r7, #14
 800cdee:	f300 8154 	bgt.w	800d09a <_dtoa_r+0x6fa>
 800cdf2:	4b4b      	ldr	r3, [pc, #300]	@ (800cf20 <_dtoa_r+0x580>)
 800cdf4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cdf8:	ed93 7b00 	vldr	d7, [r3]
 800cdfc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	ed8d 7b00 	vstr	d7, [sp]
 800ce04:	f280 80e5 	bge.w	800cfd2 <_dtoa_r+0x632>
 800ce08:	9b03      	ldr	r3, [sp, #12]
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	f300 80e1 	bgt.w	800cfd2 <_dtoa_r+0x632>
 800ce10:	d10c      	bne.n	800ce2c <_dtoa_r+0x48c>
 800ce12:	4b48      	ldr	r3, [pc, #288]	@ (800cf34 <_dtoa_r+0x594>)
 800ce14:	2200      	movs	r2, #0
 800ce16:	ec51 0b17 	vmov	r0, r1, d7
 800ce1a:	f7f3 fbed 	bl	80005f8 <__aeabi_dmul>
 800ce1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ce22:	f7f3 fe6f 	bl	8000b04 <__aeabi_dcmpge>
 800ce26:	2800      	cmp	r0, #0
 800ce28:	f000 8266 	beq.w	800d2f8 <_dtoa_r+0x958>
 800ce2c:	2400      	movs	r4, #0
 800ce2e:	4625      	mov	r5, r4
 800ce30:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ce32:	4656      	mov	r6, sl
 800ce34:	ea6f 0803 	mvn.w	r8, r3
 800ce38:	2700      	movs	r7, #0
 800ce3a:	4621      	mov	r1, r4
 800ce3c:	4648      	mov	r0, r9
 800ce3e:	f000 fcbf 	bl	800d7c0 <_Bfree>
 800ce42:	2d00      	cmp	r5, #0
 800ce44:	f000 80bd 	beq.w	800cfc2 <_dtoa_r+0x622>
 800ce48:	b12f      	cbz	r7, 800ce56 <_dtoa_r+0x4b6>
 800ce4a:	42af      	cmp	r7, r5
 800ce4c:	d003      	beq.n	800ce56 <_dtoa_r+0x4b6>
 800ce4e:	4639      	mov	r1, r7
 800ce50:	4648      	mov	r0, r9
 800ce52:	f000 fcb5 	bl	800d7c0 <_Bfree>
 800ce56:	4629      	mov	r1, r5
 800ce58:	4648      	mov	r0, r9
 800ce5a:	f000 fcb1 	bl	800d7c0 <_Bfree>
 800ce5e:	e0b0      	b.n	800cfc2 <_dtoa_r+0x622>
 800ce60:	07e2      	lsls	r2, r4, #31
 800ce62:	d505      	bpl.n	800ce70 <_dtoa_r+0x4d0>
 800ce64:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ce68:	f7f3 fbc6 	bl	80005f8 <__aeabi_dmul>
 800ce6c:	3601      	adds	r6, #1
 800ce6e:	2301      	movs	r3, #1
 800ce70:	1064      	asrs	r4, r4, #1
 800ce72:	3508      	adds	r5, #8
 800ce74:	e762      	b.n	800cd3c <_dtoa_r+0x39c>
 800ce76:	2602      	movs	r6, #2
 800ce78:	e765      	b.n	800cd46 <_dtoa_r+0x3a6>
 800ce7a:	9c03      	ldr	r4, [sp, #12]
 800ce7c:	46b8      	mov	r8, r7
 800ce7e:	e784      	b.n	800cd8a <_dtoa_r+0x3ea>
 800ce80:	4b27      	ldr	r3, [pc, #156]	@ (800cf20 <_dtoa_r+0x580>)
 800ce82:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ce84:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ce88:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ce8c:	4454      	add	r4, sl
 800ce8e:	2900      	cmp	r1, #0
 800ce90:	d054      	beq.n	800cf3c <_dtoa_r+0x59c>
 800ce92:	4929      	ldr	r1, [pc, #164]	@ (800cf38 <_dtoa_r+0x598>)
 800ce94:	2000      	movs	r0, #0
 800ce96:	f7f3 fcd9 	bl	800084c <__aeabi_ddiv>
 800ce9a:	4633      	mov	r3, r6
 800ce9c:	462a      	mov	r2, r5
 800ce9e:	f7f3 f9f3 	bl	8000288 <__aeabi_dsub>
 800cea2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cea6:	4656      	mov	r6, sl
 800cea8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ceac:	f7f3 fe54 	bl	8000b58 <__aeabi_d2iz>
 800ceb0:	4605      	mov	r5, r0
 800ceb2:	f7f3 fb37 	bl	8000524 <__aeabi_i2d>
 800ceb6:	4602      	mov	r2, r0
 800ceb8:	460b      	mov	r3, r1
 800ceba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cebe:	f7f3 f9e3 	bl	8000288 <__aeabi_dsub>
 800cec2:	3530      	adds	r5, #48	@ 0x30
 800cec4:	4602      	mov	r2, r0
 800cec6:	460b      	mov	r3, r1
 800cec8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cecc:	f806 5b01 	strb.w	r5, [r6], #1
 800ced0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ced4:	f7f3 fe02 	bl	8000adc <__aeabi_dcmplt>
 800ced8:	2800      	cmp	r0, #0
 800ceda:	d172      	bne.n	800cfc2 <_dtoa_r+0x622>
 800cedc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cee0:	4911      	ldr	r1, [pc, #68]	@ (800cf28 <_dtoa_r+0x588>)
 800cee2:	2000      	movs	r0, #0
 800cee4:	f7f3 f9d0 	bl	8000288 <__aeabi_dsub>
 800cee8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ceec:	f7f3 fdf6 	bl	8000adc <__aeabi_dcmplt>
 800cef0:	2800      	cmp	r0, #0
 800cef2:	f040 80b4 	bne.w	800d05e <_dtoa_r+0x6be>
 800cef6:	42a6      	cmp	r6, r4
 800cef8:	f43f af70 	beq.w	800cddc <_dtoa_r+0x43c>
 800cefc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cf00:	4b0a      	ldr	r3, [pc, #40]	@ (800cf2c <_dtoa_r+0x58c>)
 800cf02:	2200      	movs	r2, #0
 800cf04:	f7f3 fb78 	bl	80005f8 <__aeabi_dmul>
 800cf08:	4b08      	ldr	r3, [pc, #32]	@ (800cf2c <_dtoa_r+0x58c>)
 800cf0a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cf0e:	2200      	movs	r2, #0
 800cf10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cf14:	f7f3 fb70 	bl	80005f8 <__aeabi_dmul>
 800cf18:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cf1c:	e7c4      	b.n	800cea8 <_dtoa_r+0x508>
 800cf1e:	bf00      	nop
 800cf20:	0800eb38 	.word	0x0800eb38
 800cf24:	0800eb10 	.word	0x0800eb10
 800cf28:	3ff00000 	.word	0x3ff00000
 800cf2c:	40240000 	.word	0x40240000
 800cf30:	401c0000 	.word	0x401c0000
 800cf34:	40140000 	.word	0x40140000
 800cf38:	3fe00000 	.word	0x3fe00000
 800cf3c:	4631      	mov	r1, r6
 800cf3e:	4628      	mov	r0, r5
 800cf40:	f7f3 fb5a 	bl	80005f8 <__aeabi_dmul>
 800cf44:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cf48:	9413      	str	r4, [sp, #76]	@ 0x4c
 800cf4a:	4656      	mov	r6, sl
 800cf4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cf50:	f7f3 fe02 	bl	8000b58 <__aeabi_d2iz>
 800cf54:	4605      	mov	r5, r0
 800cf56:	f7f3 fae5 	bl	8000524 <__aeabi_i2d>
 800cf5a:	4602      	mov	r2, r0
 800cf5c:	460b      	mov	r3, r1
 800cf5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cf62:	f7f3 f991 	bl	8000288 <__aeabi_dsub>
 800cf66:	3530      	adds	r5, #48	@ 0x30
 800cf68:	f806 5b01 	strb.w	r5, [r6], #1
 800cf6c:	4602      	mov	r2, r0
 800cf6e:	460b      	mov	r3, r1
 800cf70:	42a6      	cmp	r6, r4
 800cf72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cf76:	f04f 0200 	mov.w	r2, #0
 800cf7a:	d124      	bne.n	800cfc6 <_dtoa_r+0x626>
 800cf7c:	4baf      	ldr	r3, [pc, #700]	@ (800d23c <_dtoa_r+0x89c>)
 800cf7e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cf82:	f7f3 f983 	bl	800028c <__adddf3>
 800cf86:	4602      	mov	r2, r0
 800cf88:	460b      	mov	r3, r1
 800cf8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cf8e:	f7f3 fdc3 	bl	8000b18 <__aeabi_dcmpgt>
 800cf92:	2800      	cmp	r0, #0
 800cf94:	d163      	bne.n	800d05e <_dtoa_r+0x6be>
 800cf96:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cf9a:	49a8      	ldr	r1, [pc, #672]	@ (800d23c <_dtoa_r+0x89c>)
 800cf9c:	2000      	movs	r0, #0
 800cf9e:	f7f3 f973 	bl	8000288 <__aeabi_dsub>
 800cfa2:	4602      	mov	r2, r0
 800cfa4:	460b      	mov	r3, r1
 800cfa6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cfaa:	f7f3 fd97 	bl	8000adc <__aeabi_dcmplt>
 800cfae:	2800      	cmp	r0, #0
 800cfb0:	f43f af14 	beq.w	800cddc <_dtoa_r+0x43c>
 800cfb4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800cfb6:	1e73      	subs	r3, r6, #1
 800cfb8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cfba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cfbe:	2b30      	cmp	r3, #48	@ 0x30
 800cfc0:	d0f8      	beq.n	800cfb4 <_dtoa_r+0x614>
 800cfc2:	4647      	mov	r7, r8
 800cfc4:	e03b      	b.n	800d03e <_dtoa_r+0x69e>
 800cfc6:	4b9e      	ldr	r3, [pc, #632]	@ (800d240 <_dtoa_r+0x8a0>)
 800cfc8:	f7f3 fb16 	bl	80005f8 <__aeabi_dmul>
 800cfcc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cfd0:	e7bc      	b.n	800cf4c <_dtoa_r+0x5ac>
 800cfd2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800cfd6:	4656      	mov	r6, sl
 800cfd8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cfdc:	4620      	mov	r0, r4
 800cfde:	4629      	mov	r1, r5
 800cfe0:	f7f3 fc34 	bl	800084c <__aeabi_ddiv>
 800cfe4:	f7f3 fdb8 	bl	8000b58 <__aeabi_d2iz>
 800cfe8:	4680      	mov	r8, r0
 800cfea:	f7f3 fa9b 	bl	8000524 <__aeabi_i2d>
 800cfee:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cff2:	f7f3 fb01 	bl	80005f8 <__aeabi_dmul>
 800cff6:	4602      	mov	r2, r0
 800cff8:	460b      	mov	r3, r1
 800cffa:	4620      	mov	r0, r4
 800cffc:	4629      	mov	r1, r5
 800cffe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d002:	f7f3 f941 	bl	8000288 <__aeabi_dsub>
 800d006:	f806 4b01 	strb.w	r4, [r6], #1
 800d00a:	9d03      	ldr	r5, [sp, #12]
 800d00c:	eba6 040a 	sub.w	r4, r6, sl
 800d010:	42a5      	cmp	r5, r4
 800d012:	4602      	mov	r2, r0
 800d014:	460b      	mov	r3, r1
 800d016:	d133      	bne.n	800d080 <_dtoa_r+0x6e0>
 800d018:	f7f3 f938 	bl	800028c <__adddf3>
 800d01c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d020:	4604      	mov	r4, r0
 800d022:	460d      	mov	r5, r1
 800d024:	f7f3 fd78 	bl	8000b18 <__aeabi_dcmpgt>
 800d028:	b9c0      	cbnz	r0, 800d05c <_dtoa_r+0x6bc>
 800d02a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d02e:	4620      	mov	r0, r4
 800d030:	4629      	mov	r1, r5
 800d032:	f7f3 fd49 	bl	8000ac8 <__aeabi_dcmpeq>
 800d036:	b110      	cbz	r0, 800d03e <_dtoa_r+0x69e>
 800d038:	f018 0f01 	tst.w	r8, #1
 800d03c:	d10e      	bne.n	800d05c <_dtoa_r+0x6bc>
 800d03e:	9902      	ldr	r1, [sp, #8]
 800d040:	4648      	mov	r0, r9
 800d042:	f000 fbbd 	bl	800d7c0 <_Bfree>
 800d046:	2300      	movs	r3, #0
 800d048:	7033      	strb	r3, [r6, #0]
 800d04a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d04c:	3701      	adds	r7, #1
 800d04e:	601f      	str	r7, [r3, #0]
 800d050:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d052:	2b00      	cmp	r3, #0
 800d054:	f000 824b 	beq.w	800d4ee <_dtoa_r+0xb4e>
 800d058:	601e      	str	r6, [r3, #0]
 800d05a:	e248      	b.n	800d4ee <_dtoa_r+0xb4e>
 800d05c:	46b8      	mov	r8, r7
 800d05e:	4633      	mov	r3, r6
 800d060:	461e      	mov	r6, r3
 800d062:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d066:	2a39      	cmp	r2, #57	@ 0x39
 800d068:	d106      	bne.n	800d078 <_dtoa_r+0x6d8>
 800d06a:	459a      	cmp	sl, r3
 800d06c:	d1f8      	bne.n	800d060 <_dtoa_r+0x6c0>
 800d06e:	2230      	movs	r2, #48	@ 0x30
 800d070:	f108 0801 	add.w	r8, r8, #1
 800d074:	f88a 2000 	strb.w	r2, [sl]
 800d078:	781a      	ldrb	r2, [r3, #0]
 800d07a:	3201      	adds	r2, #1
 800d07c:	701a      	strb	r2, [r3, #0]
 800d07e:	e7a0      	b.n	800cfc2 <_dtoa_r+0x622>
 800d080:	4b6f      	ldr	r3, [pc, #444]	@ (800d240 <_dtoa_r+0x8a0>)
 800d082:	2200      	movs	r2, #0
 800d084:	f7f3 fab8 	bl	80005f8 <__aeabi_dmul>
 800d088:	2200      	movs	r2, #0
 800d08a:	2300      	movs	r3, #0
 800d08c:	4604      	mov	r4, r0
 800d08e:	460d      	mov	r5, r1
 800d090:	f7f3 fd1a 	bl	8000ac8 <__aeabi_dcmpeq>
 800d094:	2800      	cmp	r0, #0
 800d096:	d09f      	beq.n	800cfd8 <_dtoa_r+0x638>
 800d098:	e7d1      	b.n	800d03e <_dtoa_r+0x69e>
 800d09a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d09c:	2a00      	cmp	r2, #0
 800d09e:	f000 80ea 	beq.w	800d276 <_dtoa_r+0x8d6>
 800d0a2:	9a07      	ldr	r2, [sp, #28]
 800d0a4:	2a01      	cmp	r2, #1
 800d0a6:	f300 80cd 	bgt.w	800d244 <_dtoa_r+0x8a4>
 800d0aa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d0ac:	2a00      	cmp	r2, #0
 800d0ae:	f000 80c1 	beq.w	800d234 <_dtoa_r+0x894>
 800d0b2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d0b6:	9c08      	ldr	r4, [sp, #32]
 800d0b8:	9e00      	ldr	r6, [sp, #0]
 800d0ba:	9a00      	ldr	r2, [sp, #0]
 800d0bc:	441a      	add	r2, r3
 800d0be:	9200      	str	r2, [sp, #0]
 800d0c0:	9a06      	ldr	r2, [sp, #24]
 800d0c2:	2101      	movs	r1, #1
 800d0c4:	441a      	add	r2, r3
 800d0c6:	4648      	mov	r0, r9
 800d0c8:	9206      	str	r2, [sp, #24]
 800d0ca:	f000 fc2d 	bl	800d928 <__i2b>
 800d0ce:	4605      	mov	r5, r0
 800d0d0:	b166      	cbz	r6, 800d0ec <_dtoa_r+0x74c>
 800d0d2:	9b06      	ldr	r3, [sp, #24]
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	dd09      	ble.n	800d0ec <_dtoa_r+0x74c>
 800d0d8:	42b3      	cmp	r3, r6
 800d0da:	9a00      	ldr	r2, [sp, #0]
 800d0dc:	bfa8      	it	ge
 800d0de:	4633      	movge	r3, r6
 800d0e0:	1ad2      	subs	r2, r2, r3
 800d0e2:	9200      	str	r2, [sp, #0]
 800d0e4:	9a06      	ldr	r2, [sp, #24]
 800d0e6:	1af6      	subs	r6, r6, r3
 800d0e8:	1ad3      	subs	r3, r2, r3
 800d0ea:	9306      	str	r3, [sp, #24]
 800d0ec:	9b08      	ldr	r3, [sp, #32]
 800d0ee:	b30b      	cbz	r3, 800d134 <_dtoa_r+0x794>
 800d0f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	f000 80c6 	beq.w	800d284 <_dtoa_r+0x8e4>
 800d0f8:	2c00      	cmp	r4, #0
 800d0fa:	f000 80c0 	beq.w	800d27e <_dtoa_r+0x8de>
 800d0fe:	4629      	mov	r1, r5
 800d100:	4622      	mov	r2, r4
 800d102:	4648      	mov	r0, r9
 800d104:	f000 fcc8 	bl	800da98 <__pow5mult>
 800d108:	9a02      	ldr	r2, [sp, #8]
 800d10a:	4601      	mov	r1, r0
 800d10c:	4605      	mov	r5, r0
 800d10e:	4648      	mov	r0, r9
 800d110:	f000 fc20 	bl	800d954 <__multiply>
 800d114:	9902      	ldr	r1, [sp, #8]
 800d116:	4680      	mov	r8, r0
 800d118:	4648      	mov	r0, r9
 800d11a:	f000 fb51 	bl	800d7c0 <_Bfree>
 800d11e:	9b08      	ldr	r3, [sp, #32]
 800d120:	1b1b      	subs	r3, r3, r4
 800d122:	9308      	str	r3, [sp, #32]
 800d124:	f000 80b1 	beq.w	800d28a <_dtoa_r+0x8ea>
 800d128:	9a08      	ldr	r2, [sp, #32]
 800d12a:	4641      	mov	r1, r8
 800d12c:	4648      	mov	r0, r9
 800d12e:	f000 fcb3 	bl	800da98 <__pow5mult>
 800d132:	9002      	str	r0, [sp, #8]
 800d134:	2101      	movs	r1, #1
 800d136:	4648      	mov	r0, r9
 800d138:	f000 fbf6 	bl	800d928 <__i2b>
 800d13c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d13e:	4604      	mov	r4, r0
 800d140:	2b00      	cmp	r3, #0
 800d142:	f000 81d8 	beq.w	800d4f6 <_dtoa_r+0xb56>
 800d146:	461a      	mov	r2, r3
 800d148:	4601      	mov	r1, r0
 800d14a:	4648      	mov	r0, r9
 800d14c:	f000 fca4 	bl	800da98 <__pow5mult>
 800d150:	9b07      	ldr	r3, [sp, #28]
 800d152:	2b01      	cmp	r3, #1
 800d154:	4604      	mov	r4, r0
 800d156:	f300 809f 	bgt.w	800d298 <_dtoa_r+0x8f8>
 800d15a:	9b04      	ldr	r3, [sp, #16]
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	f040 8097 	bne.w	800d290 <_dtoa_r+0x8f0>
 800d162:	9b05      	ldr	r3, [sp, #20]
 800d164:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d168:	2b00      	cmp	r3, #0
 800d16a:	f040 8093 	bne.w	800d294 <_dtoa_r+0x8f4>
 800d16e:	9b05      	ldr	r3, [sp, #20]
 800d170:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d174:	0d1b      	lsrs	r3, r3, #20
 800d176:	051b      	lsls	r3, r3, #20
 800d178:	b133      	cbz	r3, 800d188 <_dtoa_r+0x7e8>
 800d17a:	9b00      	ldr	r3, [sp, #0]
 800d17c:	3301      	adds	r3, #1
 800d17e:	9300      	str	r3, [sp, #0]
 800d180:	9b06      	ldr	r3, [sp, #24]
 800d182:	3301      	adds	r3, #1
 800d184:	9306      	str	r3, [sp, #24]
 800d186:	2301      	movs	r3, #1
 800d188:	9308      	str	r3, [sp, #32]
 800d18a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	f000 81b8 	beq.w	800d502 <_dtoa_r+0xb62>
 800d192:	6923      	ldr	r3, [r4, #16]
 800d194:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d198:	6918      	ldr	r0, [r3, #16]
 800d19a:	f000 fb79 	bl	800d890 <__hi0bits>
 800d19e:	f1c0 0020 	rsb	r0, r0, #32
 800d1a2:	9b06      	ldr	r3, [sp, #24]
 800d1a4:	4418      	add	r0, r3
 800d1a6:	f010 001f 	ands.w	r0, r0, #31
 800d1aa:	f000 8082 	beq.w	800d2b2 <_dtoa_r+0x912>
 800d1ae:	f1c0 0320 	rsb	r3, r0, #32
 800d1b2:	2b04      	cmp	r3, #4
 800d1b4:	dd73      	ble.n	800d29e <_dtoa_r+0x8fe>
 800d1b6:	9b00      	ldr	r3, [sp, #0]
 800d1b8:	f1c0 001c 	rsb	r0, r0, #28
 800d1bc:	4403      	add	r3, r0
 800d1be:	9300      	str	r3, [sp, #0]
 800d1c0:	9b06      	ldr	r3, [sp, #24]
 800d1c2:	4403      	add	r3, r0
 800d1c4:	4406      	add	r6, r0
 800d1c6:	9306      	str	r3, [sp, #24]
 800d1c8:	9b00      	ldr	r3, [sp, #0]
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	dd05      	ble.n	800d1da <_dtoa_r+0x83a>
 800d1ce:	9902      	ldr	r1, [sp, #8]
 800d1d0:	461a      	mov	r2, r3
 800d1d2:	4648      	mov	r0, r9
 800d1d4:	f000 fcba 	bl	800db4c <__lshift>
 800d1d8:	9002      	str	r0, [sp, #8]
 800d1da:	9b06      	ldr	r3, [sp, #24]
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	dd05      	ble.n	800d1ec <_dtoa_r+0x84c>
 800d1e0:	4621      	mov	r1, r4
 800d1e2:	461a      	mov	r2, r3
 800d1e4:	4648      	mov	r0, r9
 800d1e6:	f000 fcb1 	bl	800db4c <__lshift>
 800d1ea:	4604      	mov	r4, r0
 800d1ec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d061      	beq.n	800d2b6 <_dtoa_r+0x916>
 800d1f2:	9802      	ldr	r0, [sp, #8]
 800d1f4:	4621      	mov	r1, r4
 800d1f6:	f000 fd15 	bl	800dc24 <__mcmp>
 800d1fa:	2800      	cmp	r0, #0
 800d1fc:	da5b      	bge.n	800d2b6 <_dtoa_r+0x916>
 800d1fe:	2300      	movs	r3, #0
 800d200:	9902      	ldr	r1, [sp, #8]
 800d202:	220a      	movs	r2, #10
 800d204:	4648      	mov	r0, r9
 800d206:	f000 fafd 	bl	800d804 <__multadd>
 800d20a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d20c:	9002      	str	r0, [sp, #8]
 800d20e:	f107 38ff 	add.w	r8, r7, #4294967295
 800d212:	2b00      	cmp	r3, #0
 800d214:	f000 8177 	beq.w	800d506 <_dtoa_r+0xb66>
 800d218:	4629      	mov	r1, r5
 800d21a:	2300      	movs	r3, #0
 800d21c:	220a      	movs	r2, #10
 800d21e:	4648      	mov	r0, r9
 800d220:	f000 faf0 	bl	800d804 <__multadd>
 800d224:	f1bb 0f00 	cmp.w	fp, #0
 800d228:	4605      	mov	r5, r0
 800d22a:	dc6f      	bgt.n	800d30c <_dtoa_r+0x96c>
 800d22c:	9b07      	ldr	r3, [sp, #28]
 800d22e:	2b02      	cmp	r3, #2
 800d230:	dc49      	bgt.n	800d2c6 <_dtoa_r+0x926>
 800d232:	e06b      	b.n	800d30c <_dtoa_r+0x96c>
 800d234:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d236:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d23a:	e73c      	b.n	800d0b6 <_dtoa_r+0x716>
 800d23c:	3fe00000 	.word	0x3fe00000
 800d240:	40240000 	.word	0x40240000
 800d244:	9b03      	ldr	r3, [sp, #12]
 800d246:	1e5c      	subs	r4, r3, #1
 800d248:	9b08      	ldr	r3, [sp, #32]
 800d24a:	42a3      	cmp	r3, r4
 800d24c:	db09      	blt.n	800d262 <_dtoa_r+0x8c2>
 800d24e:	1b1c      	subs	r4, r3, r4
 800d250:	9b03      	ldr	r3, [sp, #12]
 800d252:	2b00      	cmp	r3, #0
 800d254:	f6bf af30 	bge.w	800d0b8 <_dtoa_r+0x718>
 800d258:	9b00      	ldr	r3, [sp, #0]
 800d25a:	9a03      	ldr	r2, [sp, #12]
 800d25c:	1a9e      	subs	r6, r3, r2
 800d25e:	2300      	movs	r3, #0
 800d260:	e72b      	b.n	800d0ba <_dtoa_r+0x71a>
 800d262:	9b08      	ldr	r3, [sp, #32]
 800d264:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d266:	9408      	str	r4, [sp, #32]
 800d268:	1ae3      	subs	r3, r4, r3
 800d26a:	441a      	add	r2, r3
 800d26c:	9e00      	ldr	r6, [sp, #0]
 800d26e:	9b03      	ldr	r3, [sp, #12]
 800d270:	920d      	str	r2, [sp, #52]	@ 0x34
 800d272:	2400      	movs	r4, #0
 800d274:	e721      	b.n	800d0ba <_dtoa_r+0x71a>
 800d276:	9c08      	ldr	r4, [sp, #32]
 800d278:	9e00      	ldr	r6, [sp, #0]
 800d27a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800d27c:	e728      	b.n	800d0d0 <_dtoa_r+0x730>
 800d27e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800d282:	e751      	b.n	800d128 <_dtoa_r+0x788>
 800d284:	9a08      	ldr	r2, [sp, #32]
 800d286:	9902      	ldr	r1, [sp, #8]
 800d288:	e750      	b.n	800d12c <_dtoa_r+0x78c>
 800d28a:	f8cd 8008 	str.w	r8, [sp, #8]
 800d28e:	e751      	b.n	800d134 <_dtoa_r+0x794>
 800d290:	2300      	movs	r3, #0
 800d292:	e779      	b.n	800d188 <_dtoa_r+0x7e8>
 800d294:	9b04      	ldr	r3, [sp, #16]
 800d296:	e777      	b.n	800d188 <_dtoa_r+0x7e8>
 800d298:	2300      	movs	r3, #0
 800d29a:	9308      	str	r3, [sp, #32]
 800d29c:	e779      	b.n	800d192 <_dtoa_r+0x7f2>
 800d29e:	d093      	beq.n	800d1c8 <_dtoa_r+0x828>
 800d2a0:	9a00      	ldr	r2, [sp, #0]
 800d2a2:	331c      	adds	r3, #28
 800d2a4:	441a      	add	r2, r3
 800d2a6:	9200      	str	r2, [sp, #0]
 800d2a8:	9a06      	ldr	r2, [sp, #24]
 800d2aa:	441a      	add	r2, r3
 800d2ac:	441e      	add	r6, r3
 800d2ae:	9206      	str	r2, [sp, #24]
 800d2b0:	e78a      	b.n	800d1c8 <_dtoa_r+0x828>
 800d2b2:	4603      	mov	r3, r0
 800d2b4:	e7f4      	b.n	800d2a0 <_dtoa_r+0x900>
 800d2b6:	9b03      	ldr	r3, [sp, #12]
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	46b8      	mov	r8, r7
 800d2bc:	dc20      	bgt.n	800d300 <_dtoa_r+0x960>
 800d2be:	469b      	mov	fp, r3
 800d2c0:	9b07      	ldr	r3, [sp, #28]
 800d2c2:	2b02      	cmp	r3, #2
 800d2c4:	dd1e      	ble.n	800d304 <_dtoa_r+0x964>
 800d2c6:	f1bb 0f00 	cmp.w	fp, #0
 800d2ca:	f47f adb1 	bne.w	800ce30 <_dtoa_r+0x490>
 800d2ce:	4621      	mov	r1, r4
 800d2d0:	465b      	mov	r3, fp
 800d2d2:	2205      	movs	r2, #5
 800d2d4:	4648      	mov	r0, r9
 800d2d6:	f000 fa95 	bl	800d804 <__multadd>
 800d2da:	4601      	mov	r1, r0
 800d2dc:	4604      	mov	r4, r0
 800d2de:	9802      	ldr	r0, [sp, #8]
 800d2e0:	f000 fca0 	bl	800dc24 <__mcmp>
 800d2e4:	2800      	cmp	r0, #0
 800d2e6:	f77f ada3 	ble.w	800ce30 <_dtoa_r+0x490>
 800d2ea:	4656      	mov	r6, sl
 800d2ec:	2331      	movs	r3, #49	@ 0x31
 800d2ee:	f806 3b01 	strb.w	r3, [r6], #1
 800d2f2:	f108 0801 	add.w	r8, r8, #1
 800d2f6:	e59f      	b.n	800ce38 <_dtoa_r+0x498>
 800d2f8:	9c03      	ldr	r4, [sp, #12]
 800d2fa:	46b8      	mov	r8, r7
 800d2fc:	4625      	mov	r5, r4
 800d2fe:	e7f4      	b.n	800d2ea <_dtoa_r+0x94a>
 800d300:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800d304:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d306:	2b00      	cmp	r3, #0
 800d308:	f000 8101 	beq.w	800d50e <_dtoa_r+0xb6e>
 800d30c:	2e00      	cmp	r6, #0
 800d30e:	dd05      	ble.n	800d31c <_dtoa_r+0x97c>
 800d310:	4629      	mov	r1, r5
 800d312:	4632      	mov	r2, r6
 800d314:	4648      	mov	r0, r9
 800d316:	f000 fc19 	bl	800db4c <__lshift>
 800d31a:	4605      	mov	r5, r0
 800d31c:	9b08      	ldr	r3, [sp, #32]
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d05c      	beq.n	800d3dc <_dtoa_r+0xa3c>
 800d322:	6869      	ldr	r1, [r5, #4]
 800d324:	4648      	mov	r0, r9
 800d326:	f000 fa0b 	bl	800d740 <_Balloc>
 800d32a:	4606      	mov	r6, r0
 800d32c:	b928      	cbnz	r0, 800d33a <_dtoa_r+0x99a>
 800d32e:	4b82      	ldr	r3, [pc, #520]	@ (800d538 <_dtoa_r+0xb98>)
 800d330:	4602      	mov	r2, r0
 800d332:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d336:	f7ff bb4a 	b.w	800c9ce <_dtoa_r+0x2e>
 800d33a:	692a      	ldr	r2, [r5, #16]
 800d33c:	3202      	adds	r2, #2
 800d33e:	0092      	lsls	r2, r2, #2
 800d340:	f105 010c 	add.w	r1, r5, #12
 800d344:	300c      	adds	r0, #12
 800d346:	f000 fe31 	bl	800dfac <memcpy>
 800d34a:	2201      	movs	r2, #1
 800d34c:	4631      	mov	r1, r6
 800d34e:	4648      	mov	r0, r9
 800d350:	f000 fbfc 	bl	800db4c <__lshift>
 800d354:	f10a 0301 	add.w	r3, sl, #1
 800d358:	9300      	str	r3, [sp, #0]
 800d35a:	eb0a 030b 	add.w	r3, sl, fp
 800d35e:	9308      	str	r3, [sp, #32]
 800d360:	9b04      	ldr	r3, [sp, #16]
 800d362:	f003 0301 	and.w	r3, r3, #1
 800d366:	462f      	mov	r7, r5
 800d368:	9306      	str	r3, [sp, #24]
 800d36a:	4605      	mov	r5, r0
 800d36c:	9b00      	ldr	r3, [sp, #0]
 800d36e:	9802      	ldr	r0, [sp, #8]
 800d370:	4621      	mov	r1, r4
 800d372:	f103 3bff 	add.w	fp, r3, #4294967295
 800d376:	f7ff fa88 	bl	800c88a <quorem>
 800d37a:	4603      	mov	r3, r0
 800d37c:	3330      	adds	r3, #48	@ 0x30
 800d37e:	9003      	str	r0, [sp, #12]
 800d380:	4639      	mov	r1, r7
 800d382:	9802      	ldr	r0, [sp, #8]
 800d384:	9309      	str	r3, [sp, #36]	@ 0x24
 800d386:	f000 fc4d 	bl	800dc24 <__mcmp>
 800d38a:	462a      	mov	r2, r5
 800d38c:	9004      	str	r0, [sp, #16]
 800d38e:	4621      	mov	r1, r4
 800d390:	4648      	mov	r0, r9
 800d392:	f000 fc63 	bl	800dc5c <__mdiff>
 800d396:	68c2      	ldr	r2, [r0, #12]
 800d398:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d39a:	4606      	mov	r6, r0
 800d39c:	bb02      	cbnz	r2, 800d3e0 <_dtoa_r+0xa40>
 800d39e:	4601      	mov	r1, r0
 800d3a0:	9802      	ldr	r0, [sp, #8]
 800d3a2:	f000 fc3f 	bl	800dc24 <__mcmp>
 800d3a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3a8:	4602      	mov	r2, r0
 800d3aa:	4631      	mov	r1, r6
 800d3ac:	4648      	mov	r0, r9
 800d3ae:	920c      	str	r2, [sp, #48]	@ 0x30
 800d3b0:	9309      	str	r3, [sp, #36]	@ 0x24
 800d3b2:	f000 fa05 	bl	800d7c0 <_Bfree>
 800d3b6:	9b07      	ldr	r3, [sp, #28]
 800d3b8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d3ba:	9e00      	ldr	r6, [sp, #0]
 800d3bc:	ea42 0103 	orr.w	r1, r2, r3
 800d3c0:	9b06      	ldr	r3, [sp, #24]
 800d3c2:	4319      	orrs	r1, r3
 800d3c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3c6:	d10d      	bne.n	800d3e4 <_dtoa_r+0xa44>
 800d3c8:	2b39      	cmp	r3, #57	@ 0x39
 800d3ca:	d027      	beq.n	800d41c <_dtoa_r+0xa7c>
 800d3cc:	9a04      	ldr	r2, [sp, #16]
 800d3ce:	2a00      	cmp	r2, #0
 800d3d0:	dd01      	ble.n	800d3d6 <_dtoa_r+0xa36>
 800d3d2:	9b03      	ldr	r3, [sp, #12]
 800d3d4:	3331      	adds	r3, #49	@ 0x31
 800d3d6:	f88b 3000 	strb.w	r3, [fp]
 800d3da:	e52e      	b.n	800ce3a <_dtoa_r+0x49a>
 800d3dc:	4628      	mov	r0, r5
 800d3de:	e7b9      	b.n	800d354 <_dtoa_r+0x9b4>
 800d3e0:	2201      	movs	r2, #1
 800d3e2:	e7e2      	b.n	800d3aa <_dtoa_r+0xa0a>
 800d3e4:	9904      	ldr	r1, [sp, #16]
 800d3e6:	2900      	cmp	r1, #0
 800d3e8:	db04      	blt.n	800d3f4 <_dtoa_r+0xa54>
 800d3ea:	9807      	ldr	r0, [sp, #28]
 800d3ec:	4301      	orrs	r1, r0
 800d3ee:	9806      	ldr	r0, [sp, #24]
 800d3f0:	4301      	orrs	r1, r0
 800d3f2:	d120      	bne.n	800d436 <_dtoa_r+0xa96>
 800d3f4:	2a00      	cmp	r2, #0
 800d3f6:	ddee      	ble.n	800d3d6 <_dtoa_r+0xa36>
 800d3f8:	9902      	ldr	r1, [sp, #8]
 800d3fa:	9300      	str	r3, [sp, #0]
 800d3fc:	2201      	movs	r2, #1
 800d3fe:	4648      	mov	r0, r9
 800d400:	f000 fba4 	bl	800db4c <__lshift>
 800d404:	4621      	mov	r1, r4
 800d406:	9002      	str	r0, [sp, #8]
 800d408:	f000 fc0c 	bl	800dc24 <__mcmp>
 800d40c:	2800      	cmp	r0, #0
 800d40e:	9b00      	ldr	r3, [sp, #0]
 800d410:	dc02      	bgt.n	800d418 <_dtoa_r+0xa78>
 800d412:	d1e0      	bne.n	800d3d6 <_dtoa_r+0xa36>
 800d414:	07da      	lsls	r2, r3, #31
 800d416:	d5de      	bpl.n	800d3d6 <_dtoa_r+0xa36>
 800d418:	2b39      	cmp	r3, #57	@ 0x39
 800d41a:	d1da      	bne.n	800d3d2 <_dtoa_r+0xa32>
 800d41c:	2339      	movs	r3, #57	@ 0x39
 800d41e:	f88b 3000 	strb.w	r3, [fp]
 800d422:	4633      	mov	r3, r6
 800d424:	461e      	mov	r6, r3
 800d426:	3b01      	subs	r3, #1
 800d428:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d42c:	2a39      	cmp	r2, #57	@ 0x39
 800d42e:	d04e      	beq.n	800d4ce <_dtoa_r+0xb2e>
 800d430:	3201      	adds	r2, #1
 800d432:	701a      	strb	r2, [r3, #0]
 800d434:	e501      	b.n	800ce3a <_dtoa_r+0x49a>
 800d436:	2a00      	cmp	r2, #0
 800d438:	dd03      	ble.n	800d442 <_dtoa_r+0xaa2>
 800d43a:	2b39      	cmp	r3, #57	@ 0x39
 800d43c:	d0ee      	beq.n	800d41c <_dtoa_r+0xa7c>
 800d43e:	3301      	adds	r3, #1
 800d440:	e7c9      	b.n	800d3d6 <_dtoa_r+0xa36>
 800d442:	9a00      	ldr	r2, [sp, #0]
 800d444:	9908      	ldr	r1, [sp, #32]
 800d446:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d44a:	428a      	cmp	r2, r1
 800d44c:	d028      	beq.n	800d4a0 <_dtoa_r+0xb00>
 800d44e:	9902      	ldr	r1, [sp, #8]
 800d450:	2300      	movs	r3, #0
 800d452:	220a      	movs	r2, #10
 800d454:	4648      	mov	r0, r9
 800d456:	f000 f9d5 	bl	800d804 <__multadd>
 800d45a:	42af      	cmp	r7, r5
 800d45c:	9002      	str	r0, [sp, #8]
 800d45e:	f04f 0300 	mov.w	r3, #0
 800d462:	f04f 020a 	mov.w	r2, #10
 800d466:	4639      	mov	r1, r7
 800d468:	4648      	mov	r0, r9
 800d46a:	d107      	bne.n	800d47c <_dtoa_r+0xadc>
 800d46c:	f000 f9ca 	bl	800d804 <__multadd>
 800d470:	4607      	mov	r7, r0
 800d472:	4605      	mov	r5, r0
 800d474:	9b00      	ldr	r3, [sp, #0]
 800d476:	3301      	adds	r3, #1
 800d478:	9300      	str	r3, [sp, #0]
 800d47a:	e777      	b.n	800d36c <_dtoa_r+0x9cc>
 800d47c:	f000 f9c2 	bl	800d804 <__multadd>
 800d480:	4629      	mov	r1, r5
 800d482:	4607      	mov	r7, r0
 800d484:	2300      	movs	r3, #0
 800d486:	220a      	movs	r2, #10
 800d488:	4648      	mov	r0, r9
 800d48a:	f000 f9bb 	bl	800d804 <__multadd>
 800d48e:	4605      	mov	r5, r0
 800d490:	e7f0      	b.n	800d474 <_dtoa_r+0xad4>
 800d492:	f1bb 0f00 	cmp.w	fp, #0
 800d496:	bfcc      	ite	gt
 800d498:	465e      	movgt	r6, fp
 800d49a:	2601      	movle	r6, #1
 800d49c:	4456      	add	r6, sl
 800d49e:	2700      	movs	r7, #0
 800d4a0:	9902      	ldr	r1, [sp, #8]
 800d4a2:	9300      	str	r3, [sp, #0]
 800d4a4:	2201      	movs	r2, #1
 800d4a6:	4648      	mov	r0, r9
 800d4a8:	f000 fb50 	bl	800db4c <__lshift>
 800d4ac:	4621      	mov	r1, r4
 800d4ae:	9002      	str	r0, [sp, #8]
 800d4b0:	f000 fbb8 	bl	800dc24 <__mcmp>
 800d4b4:	2800      	cmp	r0, #0
 800d4b6:	dcb4      	bgt.n	800d422 <_dtoa_r+0xa82>
 800d4b8:	d102      	bne.n	800d4c0 <_dtoa_r+0xb20>
 800d4ba:	9b00      	ldr	r3, [sp, #0]
 800d4bc:	07db      	lsls	r3, r3, #31
 800d4be:	d4b0      	bmi.n	800d422 <_dtoa_r+0xa82>
 800d4c0:	4633      	mov	r3, r6
 800d4c2:	461e      	mov	r6, r3
 800d4c4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d4c8:	2a30      	cmp	r2, #48	@ 0x30
 800d4ca:	d0fa      	beq.n	800d4c2 <_dtoa_r+0xb22>
 800d4cc:	e4b5      	b.n	800ce3a <_dtoa_r+0x49a>
 800d4ce:	459a      	cmp	sl, r3
 800d4d0:	d1a8      	bne.n	800d424 <_dtoa_r+0xa84>
 800d4d2:	2331      	movs	r3, #49	@ 0x31
 800d4d4:	f108 0801 	add.w	r8, r8, #1
 800d4d8:	f88a 3000 	strb.w	r3, [sl]
 800d4dc:	e4ad      	b.n	800ce3a <_dtoa_r+0x49a>
 800d4de:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d4e0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d53c <_dtoa_r+0xb9c>
 800d4e4:	b11b      	cbz	r3, 800d4ee <_dtoa_r+0xb4e>
 800d4e6:	f10a 0308 	add.w	r3, sl, #8
 800d4ea:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d4ec:	6013      	str	r3, [r2, #0]
 800d4ee:	4650      	mov	r0, sl
 800d4f0:	b017      	add	sp, #92	@ 0x5c
 800d4f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4f6:	9b07      	ldr	r3, [sp, #28]
 800d4f8:	2b01      	cmp	r3, #1
 800d4fa:	f77f ae2e 	ble.w	800d15a <_dtoa_r+0x7ba>
 800d4fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d500:	9308      	str	r3, [sp, #32]
 800d502:	2001      	movs	r0, #1
 800d504:	e64d      	b.n	800d1a2 <_dtoa_r+0x802>
 800d506:	f1bb 0f00 	cmp.w	fp, #0
 800d50a:	f77f aed9 	ble.w	800d2c0 <_dtoa_r+0x920>
 800d50e:	4656      	mov	r6, sl
 800d510:	9802      	ldr	r0, [sp, #8]
 800d512:	4621      	mov	r1, r4
 800d514:	f7ff f9b9 	bl	800c88a <quorem>
 800d518:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d51c:	f806 3b01 	strb.w	r3, [r6], #1
 800d520:	eba6 020a 	sub.w	r2, r6, sl
 800d524:	4593      	cmp	fp, r2
 800d526:	ddb4      	ble.n	800d492 <_dtoa_r+0xaf2>
 800d528:	9902      	ldr	r1, [sp, #8]
 800d52a:	2300      	movs	r3, #0
 800d52c:	220a      	movs	r2, #10
 800d52e:	4648      	mov	r0, r9
 800d530:	f000 f968 	bl	800d804 <__multadd>
 800d534:	9002      	str	r0, [sp, #8]
 800d536:	e7eb      	b.n	800d510 <_dtoa_r+0xb70>
 800d538:	0800ea40 	.word	0x0800ea40
 800d53c:	0800e9c4 	.word	0x0800e9c4

0800d540 <_free_r>:
 800d540:	b538      	push	{r3, r4, r5, lr}
 800d542:	4605      	mov	r5, r0
 800d544:	2900      	cmp	r1, #0
 800d546:	d041      	beq.n	800d5cc <_free_r+0x8c>
 800d548:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d54c:	1f0c      	subs	r4, r1, #4
 800d54e:	2b00      	cmp	r3, #0
 800d550:	bfb8      	it	lt
 800d552:	18e4      	addlt	r4, r4, r3
 800d554:	f000 f8e8 	bl	800d728 <__malloc_lock>
 800d558:	4a1d      	ldr	r2, [pc, #116]	@ (800d5d0 <_free_r+0x90>)
 800d55a:	6813      	ldr	r3, [r2, #0]
 800d55c:	b933      	cbnz	r3, 800d56c <_free_r+0x2c>
 800d55e:	6063      	str	r3, [r4, #4]
 800d560:	6014      	str	r4, [r2, #0]
 800d562:	4628      	mov	r0, r5
 800d564:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d568:	f000 b8e4 	b.w	800d734 <__malloc_unlock>
 800d56c:	42a3      	cmp	r3, r4
 800d56e:	d908      	bls.n	800d582 <_free_r+0x42>
 800d570:	6820      	ldr	r0, [r4, #0]
 800d572:	1821      	adds	r1, r4, r0
 800d574:	428b      	cmp	r3, r1
 800d576:	bf01      	itttt	eq
 800d578:	6819      	ldreq	r1, [r3, #0]
 800d57a:	685b      	ldreq	r3, [r3, #4]
 800d57c:	1809      	addeq	r1, r1, r0
 800d57e:	6021      	streq	r1, [r4, #0]
 800d580:	e7ed      	b.n	800d55e <_free_r+0x1e>
 800d582:	461a      	mov	r2, r3
 800d584:	685b      	ldr	r3, [r3, #4]
 800d586:	b10b      	cbz	r3, 800d58c <_free_r+0x4c>
 800d588:	42a3      	cmp	r3, r4
 800d58a:	d9fa      	bls.n	800d582 <_free_r+0x42>
 800d58c:	6811      	ldr	r1, [r2, #0]
 800d58e:	1850      	adds	r0, r2, r1
 800d590:	42a0      	cmp	r0, r4
 800d592:	d10b      	bne.n	800d5ac <_free_r+0x6c>
 800d594:	6820      	ldr	r0, [r4, #0]
 800d596:	4401      	add	r1, r0
 800d598:	1850      	adds	r0, r2, r1
 800d59a:	4283      	cmp	r3, r0
 800d59c:	6011      	str	r1, [r2, #0]
 800d59e:	d1e0      	bne.n	800d562 <_free_r+0x22>
 800d5a0:	6818      	ldr	r0, [r3, #0]
 800d5a2:	685b      	ldr	r3, [r3, #4]
 800d5a4:	6053      	str	r3, [r2, #4]
 800d5a6:	4408      	add	r0, r1
 800d5a8:	6010      	str	r0, [r2, #0]
 800d5aa:	e7da      	b.n	800d562 <_free_r+0x22>
 800d5ac:	d902      	bls.n	800d5b4 <_free_r+0x74>
 800d5ae:	230c      	movs	r3, #12
 800d5b0:	602b      	str	r3, [r5, #0]
 800d5b2:	e7d6      	b.n	800d562 <_free_r+0x22>
 800d5b4:	6820      	ldr	r0, [r4, #0]
 800d5b6:	1821      	adds	r1, r4, r0
 800d5b8:	428b      	cmp	r3, r1
 800d5ba:	bf04      	itt	eq
 800d5bc:	6819      	ldreq	r1, [r3, #0]
 800d5be:	685b      	ldreq	r3, [r3, #4]
 800d5c0:	6063      	str	r3, [r4, #4]
 800d5c2:	bf04      	itt	eq
 800d5c4:	1809      	addeq	r1, r1, r0
 800d5c6:	6021      	streq	r1, [r4, #0]
 800d5c8:	6054      	str	r4, [r2, #4]
 800d5ca:	e7ca      	b.n	800d562 <_free_r+0x22>
 800d5cc:	bd38      	pop	{r3, r4, r5, pc}
 800d5ce:	bf00      	nop
 800d5d0:	20002274 	.word	0x20002274

0800d5d4 <malloc>:
 800d5d4:	4b02      	ldr	r3, [pc, #8]	@ (800d5e0 <malloc+0xc>)
 800d5d6:	4601      	mov	r1, r0
 800d5d8:	6818      	ldr	r0, [r3, #0]
 800d5da:	f000 b825 	b.w	800d628 <_malloc_r>
 800d5de:	bf00      	nop
 800d5e0:	20000130 	.word	0x20000130

0800d5e4 <sbrk_aligned>:
 800d5e4:	b570      	push	{r4, r5, r6, lr}
 800d5e6:	4e0f      	ldr	r6, [pc, #60]	@ (800d624 <sbrk_aligned+0x40>)
 800d5e8:	460c      	mov	r4, r1
 800d5ea:	6831      	ldr	r1, [r6, #0]
 800d5ec:	4605      	mov	r5, r0
 800d5ee:	b911      	cbnz	r1, 800d5f6 <sbrk_aligned+0x12>
 800d5f0:	f000 fccc 	bl	800df8c <_sbrk_r>
 800d5f4:	6030      	str	r0, [r6, #0]
 800d5f6:	4621      	mov	r1, r4
 800d5f8:	4628      	mov	r0, r5
 800d5fa:	f000 fcc7 	bl	800df8c <_sbrk_r>
 800d5fe:	1c43      	adds	r3, r0, #1
 800d600:	d103      	bne.n	800d60a <sbrk_aligned+0x26>
 800d602:	f04f 34ff 	mov.w	r4, #4294967295
 800d606:	4620      	mov	r0, r4
 800d608:	bd70      	pop	{r4, r5, r6, pc}
 800d60a:	1cc4      	adds	r4, r0, #3
 800d60c:	f024 0403 	bic.w	r4, r4, #3
 800d610:	42a0      	cmp	r0, r4
 800d612:	d0f8      	beq.n	800d606 <sbrk_aligned+0x22>
 800d614:	1a21      	subs	r1, r4, r0
 800d616:	4628      	mov	r0, r5
 800d618:	f000 fcb8 	bl	800df8c <_sbrk_r>
 800d61c:	3001      	adds	r0, #1
 800d61e:	d1f2      	bne.n	800d606 <sbrk_aligned+0x22>
 800d620:	e7ef      	b.n	800d602 <sbrk_aligned+0x1e>
 800d622:	bf00      	nop
 800d624:	20002270 	.word	0x20002270

0800d628 <_malloc_r>:
 800d628:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d62c:	1ccd      	adds	r5, r1, #3
 800d62e:	f025 0503 	bic.w	r5, r5, #3
 800d632:	3508      	adds	r5, #8
 800d634:	2d0c      	cmp	r5, #12
 800d636:	bf38      	it	cc
 800d638:	250c      	movcc	r5, #12
 800d63a:	2d00      	cmp	r5, #0
 800d63c:	4606      	mov	r6, r0
 800d63e:	db01      	blt.n	800d644 <_malloc_r+0x1c>
 800d640:	42a9      	cmp	r1, r5
 800d642:	d904      	bls.n	800d64e <_malloc_r+0x26>
 800d644:	230c      	movs	r3, #12
 800d646:	6033      	str	r3, [r6, #0]
 800d648:	2000      	movs	r0, #0
 800d64a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d64e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d724 <_malloc_r+0xfc>
 800d652:	f000 f869 	bl	800d728 <__malloc_lock>
 800d656:	f8d8 3000 	ldr.w	r3, [r8]
 800d65a:	461c      	mov	r4, r3
 800d65c:	bb44      	cbnz	r4, 800d6b0 <_malloc_r+0x88>
 800d65e:	4629      	mov	r1, r5
 800d660:	4630      	mov	r0, r6
 800d662:	f7ff ffbf 	bl	800d5e4 <sbrk_aligned>
 800d666:	1c43      	adds	r3, r0, #1
 800d668:	4604      	mov	r4, r0
 800d66a:	d158      	bne.n	800d71e <_malloc_r+0xf6>
 800d66c:	f8d8 4000 	ldr.w	r4, [r8]
 800d670:	4627      	mov	r7, r4
 800d672:	2f00      	cmp	r7, #0
 800d674:	d143      	bne.n	800d6fe <_malloc_r+0xd6>
 800d676:	2c00      	cmp	r4, #0
 800d678:	d04b      	beq.n	800d712 <_malloc_r+0xea>
 800d67a:	6823      	ldr	r3, [r4, #0]
 800d67c:	4639      	mov	r1, r7
 800d67e:	4630      	mov	r0, r6
 800d680:	eb04 0903 	add.w	r9, r4, r3
 800d684:	f000 fc82 	bl	800df8c <_sbrk_r>
 800d688:	4581      	cmp	r9, r0
 800d68a:	d142      	bne.n	800d712 <_malloc_r+0xea>
 800d68c:	6821      	ldr	r1, [r4, #0]
 800d68e:	1a6d      	subs	r5, r5, r1
 800d690:	4629      	mov	r1, r5
 800d692:	4630      	mov	r0, r6
 800d694:	f7ff ffa6 	bl	800d5e4 <sbrk_aligned>
 800d698:	3001      	adds	r0, #1
 800d69a:	d03a      	beq.n	800d712 <_malloc_r+0xea>
 800d69c:	6823      	ldr	r3, [r4, #0]
 800d69e:	442b      	add	r3, r5
 800d6a0:	6023      	str	r3, [r4, #0]
 800d6a2:	f8d8 3000 	ldr.w	r3, [r8]
 800d6a6:	685a      	ldr	r2, [r3, #4]
 800d6a8:	bb62      	cbnz	r2, 800d704 <_malloc_r+0xdc>
 800d6aa:	f8c8 7000 	str.w	r7, [r8]
 800d6ae:	e00f      	b.n	800d6d0 <_malloc_r+0xa8>
 800d6b0:	6822      	ldr	r2, [r4, #0]
 800d6b2:	1b52      	subs	r2, r2, r5
 800d6b4:	d420      	bmi.n	800d6f8 <_malloc_r+0xd0>
 800d6b6:	2a0b      	cmp	r2, #11
 800d6b8:	d917      	bls.n	800d6ea <_malloc_r+0xc2>
 800d6ba:	1961      	adds	r1, r4, r5
 800d6bc:	42a3      	cmp	r3, r4
 800d6be:	6025      	str	r5, [r4, #0]
 800d6c0:	bf18      	it	ne
 800d6c2:	6059      	strne	r1, [r3, #4]
 800d6c4:	6863      	ldr	r3, [r4, #4]
 800d6c6:	bf08      	it	eq
 800d6c8:	f8c8 1000 	streq.w	r1, [r8]
 800d6cc:	5162      	str	r2, [r4, r5]
 800d6ce:	604b      	str	r3, [r1, #4]
 800d6d0:	4630      	mov	r0, r6
 800d6d2:	f000 f82f 	bl	800d734 <__malloc_unlock>
 800d6d6:	f104 000b 	add.w	r0, r4, #11
 800d6da:	1d23      	adds	r3, r4, #4
 800d6dc:	f020 0007 	bic.w	r0, r0, #7
 800d6e0:	1ac2      	subs	r2, r0, r3
 800d6e2:	bf1c      	itt	ne
 800d6e4:	1a1b      	subne	r3, r3, r0
 800d6e6:	50a3      	strne	r3, [r4, r2]
 800d6e8:	e7af      	b.n	800d64a <_malloc_r+0x22>
 800d6ea:	6862      	ldr	r2, [r4, #4]
 800d6ec:	42a3      	cmp	r3, r4
 800d6ee:	bf0c      	ite	eq
 800d6f0:	f8c8 2000 	streq.w	r2, [r8]
 800d6f4:	605a      	strne	r2, [r3, #4]
 800d6f6:	e7eb      	b.n	800d6d0 <_malloc_r+0xa8>
 800d6f8:	4623      	mov	r3, r4
 800d6fa:	6864      	ldr	r4, [r4, #4]
 800d6fc:	e7ae      	b.n	800d65c <_malloc_r+0x34>
 800d6fe:	463c      	mov	r4, r7
 800d700:	687f      	ldr	r7, [r7, #4]
 800d702:	e7b6      	b.n	800d672 <_malloc_r+0x4a>
 800d704:	461a      	mov	r2, r3
 800d706:	685b      	ldr	r3, [r3, #4]
 800d708:	42a3      	cmp	r3, r4
 800d70a:	d1fb      	bne.n	800d704 <_malloc_r+0xdc>
 800d70c:	2300      	movs	r3, #0
 800d70e:	6053      	str	r3, [r2, #4]
 800d710:	e7de      	b.n	800d6d0 <_malloc_r+0xa8>
 800d712:	230c      	movs	r3, #12
 800d714:	6033      	str	r3, [r6, #0]
 800d716:	4630      	mov	r0, r6
 800d718:	f000 f80c 	bl	800d734 <__malloc_unlock>
 800d71c:	e794      	b.n	800d648 <_malloc_r+0x20>
 800d71e:	6005      	str	r5, [r0, #0]
 800d720:	e7d6      	b.n	800d6d0 <_malloc_r+0xa8>
 800d722:	bf00      	nop
 800d724:	20002274 	.word	0x20002274

0800d728 <__malloc_lock>:
 800d728:	4801      	ldr	r0, [pc, #4]	@ (800d730 <__malloc_lock+0x8>)
 800d72a:	f7ff b8ac 	b.w	800c886 <__retarget_lock_acquire_recursive>
 800d72e:	bf00      	nop
 800d730:	2000226c 	.word	0x2000226c

0800d734 <__malloc_unlock>:
 800d734:	4801      	ldr	r0, [pc, #4]	@ (800d73c <__malloc_unlock+0x8>)
 800d736:	f7ff b8a7 	b.w	800c888 <__retarget_lock_release_recursive>
 800d73a:	bf00      	nop
 800d73c:	2000226c 	.word	0x2000226c

0800d740 <_Balloc>:
 800d740:	b570      	push	{r4, r5, r6, lr}
 800d742:	69c6      	ldr	r6, [r0, #28]
 800d744:	4604      	mov	r4, r0
 800d746:	460d      	mov	r5, r1
 800d748:	b976      	cbnz	r6, 800d768 <_Balloc+0x28>
 800d74a:	2010      	movs	r0, #16
 800d74c:	f7ff ff42 	bl	800d5d4 <malloc>
 800d750:	4602      	mov	r2, r0
 800d752:	61e0      	str	r0, [r4, #28]
 800d754:	b920      	cbnz	r0, 800d760 <_Balloc+0x20>
 800d756:	4b18      	ldr	r3, [pc, #96]	@ (800d7b8 <_Balloc+0x78>)
 800d758:	4818      	ldr	r0, [pc, #96]	@ (800d7bc <_Balloc+0x7c>)
 800d75a:	216b      	movs	r1, #107	@ 0x6b
 800d75c:	f000 fc34 	bl	800dfc8 <__assert_func>
 800d760:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d764:	6006      	str	r6, [r0, #0]
 800d766:	60c6      	str	r6, [r0, #12]
 800d768:	69e6      	ldr	r6, [r4, #28]
 800d76a:	68f3      	ldr	r3, [r6, #12]
 800d76c:	b183      	cbz	r3, 800d790 <_Balloc+0x50>
 800d76e:	69e3      	ldr	r3, [r4, #28]
 800d770:	68db      	ldr	r3, [r3, #12]
 800d772:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d776:	b9b8      	cbnz	r0, 800d7a8 <_Balloc+0x68>
 800d778:	2101      	movs	r1, #1
 800d77a:	fa01 f605 	lsl.w	r6, r1, r5
 800d77e:	1d72      	adds	r2, r6, #5
 800d780:	0092      	lsls	r2, r2, #2
 800d782:	4620      	mov	r0, r4
 800d784:	f000 fc3e 	bl	800e004 <_calloc_r>
 800d788:	b160      	cbz	r0, 800d7a4 <_Balloc+0x64>
 800d78a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d78e:	e00e      	b.n	800d7ae <_Balloc+0x6e>
 800d790:	2221      	movs	r2, #33	@ 0x21
 800d792:	2104      	movs	r1, #4
 800d794:	4620      	mov	r0, r4
 800d796:	f000 fc35 	bl	800e004 <_calloc_r>
 800d79a:	69e3      	ldr	r3, [r4, #28]
 800d79c:	60f0      	str	r0, [r6, #12]
 800d79e:	68db      	ldr	r3, [r3, #12]
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	d1e4      	bne.n	800d76e <_Balloc+0x2e>
 800d7a4:	2000      	movs	r0, #0
 800d7a6:	bd70      	pop	{r4, r5, r6, pc}
 800d7a8:	6802      	ldr	r2, [r0, #0]
 800d7aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d7ae:	2300      	movs	r3, #0
 800d7b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d7b4:	e7f7      	b.n	800d7a6 <_Balloc+0x66>
 800d7b6:	bf00      	nop
 800d7b8:	0800e9d1 	.word	0x0800e9d1
 800d7bc:	0800ea51 	.word	0x0800ea51

0800d7c0 <_Bfree>:
 800d7c0:	b570      	push	{r4, r5, r6, lr}
 800d7c2:	69c6      	ldr	r6, [r0, #28]
 800d7c4:	4605      	mov	r5, r0
 800d7c6:	460c      	mov	r4, r1
 800d7c8:	b976      	cbnz	r6, 800d7e8 <_Bfree+0x28>
 800d7ca:	2010      	movs	r0, #16
 800d7cc:	f7ff ff02 	bl	800d5d4 <malloc>
 800d7d0:	4602      	mov	r2, r0
 800d7d2:	61e8      	str	r0, [r5, #28]
 800d7d4:	b920      	cbnz	r0, 800d7e0 <_Bfree+0x20>
 800d7d6:	4b09      	ldr	r3, [pc, #36]	@ (800d7fc <_Bfree+0x3c>)
 800d7d8:	4809      	ldr	r0, [pc, #36]	@ (800d800 <_Bfree+0x40>)
 800d7da:	218f      	movs	r1, #143	@ 0x8f
 800d7dc:	f000 fbf4 	bl	800dfc8 <__assert_func>
 800d7e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d7e4:	6006      	str	r6, [r0, #0]
 800d7e6:	60c6      	str	r6, [r0, #12]
 800d7e8:	b13c      	cbz	r4, 800d7fa <_Bfree+0x3a>
 800d7ea:	69eb      	ldr	r3, [r5, #28]
 800d7ec:	6862      	ldr	r2, [r4, #4]
 800d7ee:	68db      	ldr	r3, [r3, #12]
 800d7f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d7f4:	6021      	str	r1, [r4, #0]
 800d7f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d7fa:	bd70      	pop	{r4, r5, r6, pc}
 800d7fc:	0800e9d1 	.word	0x0800e9d1
 800d800:	0800ea51 	.word	0x0800ea51

0800d804 <__multadd>:
 800d804:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d808:	690d      	ldr	r5, [r1, #16]
 800d80a:	4607      	mov	r7, r0
 800d80c:	460c      	mov	r4, r1
 800d80e:	461e      	mov	r6, r3
 800d810:	f101 0c14 	add.w	ip, r1, #20
 800d814:	2000      	movs	r0, #0
 800d816:	f8dc 3000 	ldr.w	r3, [ip]
 800d81a:	b299      	uxth	r1, r3
 800d81c:	fb02 6101 	mla	r1, r2, r1, r6
 800d820:	0c1e      	lsrs	r6, r3, #16
 800d822:	0c0b      	lsrs	r3, r1, #16
 800d824:	fb02 3306 	mla	r3, r2, r6, r3
 800d828:	b289      	uxth	r1, r1
 800d82a:	3001      	adds	r0, #1
 800d82c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d830:	4285      	cmp	r5, r0
 800d832:	f84c 1b04 	str.w	r1, [ip], #4
 800d836:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d83a:	dcec      	bgt.n	800d816 <__multadd+0x12>
 800d83c:	b30e      	cbz	r6, 800d882 <__multadd+0x7e>
 800d83e:	68a3      	ldr	r3, [r4, #8]
 800d840:	42ab      	cmp	r3, r5
 800d842:	dc19      	bgt.n	800d878 <__multadd+0x74>
 800d844:	6861      	ldr	r1, [r4, #4]
 800d846:	4638      	mov	r0, r7
 800d848:	3101      	adds	r1, #1
 800d84a:	f7ff ff79 	bl	800d740 <_Balloc>
 800d84e:	4680      	mov	r8, r0
 800d850:	b928      	cbnz	r0, 800d85e <__multadd+0x5a>
 800d852:	4602      	mov	r2, r0
 800d854:	4b0c      	ldr	r3, [pc, #48]	@ (800d888 <__multadd+0x84>)
 800d856:	480d      	ldr	r0, [pc, #52]	@ (800d88c <__multadd+0x88>)
 800d858:	21ba      	movs	r1, #186	@ 0xba
 800d85a:	f000 fbb5 	bl	800dfc8 <__assert_func>
 800d85e:	6922      	ldr	r2, [r4, #16]
 800d860:	3202      	adds	r2, #2
 800d862:	f104 010c 	add.w	r1, r4, #12
 800d866:	0092      	lsls	r2, r2, #2
 800d868:	300c      	adds	r0, #12
 800d86a:	f000 fb9f 	bl	800dfac <memcpy>
 800d86e:	4621      	mov	r1, r4
 800d870:	4638      	mov	r0, r7
 800d872:	f7ff ffa5 	bl	800d7c0 <_Bfree>
 800d876:	4644      	mov	r4, r8
 800d878:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d87c:	3501      	adds	r5, #1
 800d87e:	615e      	str	r6, [r3, #20]
 800d880:	6125      	str	r5, [r4, #16]
 800d882:	4620      	mov	r0, r4
 800d884:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d888:	0800ea40 	.word	0x0800ea40
 800d88c:	0800ea51 	.word	0x0800ea51

0800d890 <__hi0bits>:
 800d890:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d894:	4603      	mov	r3, r0
 800d896:	bf36      	itet	cc
 800d898:	0403      	lslcc	r3, r0, #16
 800d89a:	2000      	movcs	r0, #0
 800d89c:	2010      	movcc	r0, #16
 800d89e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d8a2:	bf3c      	itt	cc
 800d8a4:	021b      	lslcc	r3, r3, #8
 800d8a6:	3008      	addcc	r0, #8
 800d8a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d8ac:	bf3c      	itt	cc
 800d8ae:	011b      	lslcc	r3, r3, #4
 800d8b0:	3004      	addcc	r0, #4
 800d8b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d8b6:	bf3c      	itt	cc
 800d8b8:	009b      	lslcc	r3, r3, #2
 800d8ba:	3002      	addcc	r0, #2
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	db05      	blt.n	800d8cc <__hi0bits+0x3c>
 800d8c0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d8c4:	f100 0001 	add.w	r0, r0, #1
 800d8c8:	bf08      	it	eq
 800d8ca:	2020      	moveq	r0, #32
 800d8cc:	4770      	bx	lr

0800d8ce <__lo0bits>:
 800d8ce:	6803      	ldr	r3, [r0, #0]
 800d8d0:	4602      	mov	r2, r0
 800d8d2:	f013 0007 	ands.w	r0, r3, #7
 800d8d6:	d00b      	beq.n	800d8f0 <__lo0bits+0x22>
 800d8d8:	07d9      	lsls	r1, r3, #31
 800d8da:	d421      	bmi.n	800d920 <__lo0bits+0x52>
 800d8dc:	0798      	lsls	r0, r3, #30
 800d8de:	bf49      	itett	mi
 800d8e0:	085b      	lsrmi	r3, r3, #1
 800d8e2:	089b      	lsrpl	r3, r3, #2
 800d8e4:	2001      	movmi	r0, #1
 800d8e6:	6013      	strmi	r3, [r2, #0]
 800d8e8:	bf5c      	itt	pl
 800d8ea:	6013      	strpl	r3, [r2, #0]
 800d8ec:	2002      	movpl	r0, #2
 800d8ee:	4770      	bx	lr
 800d8f0:	b299      	uxth	r1, r3
 800d8f2:	b909      	cbnz	r1, 800d8f8 <__lo0bits+0x2a>
 800d8f4:	0c1b      	lsrs	r3, r3, #16
 800d8f6:	2010      	movs	r0, #16
 800d8f8:	b2d9      	uxtb	r1, r3
 800d8fa:	b909      	cbnz	r1, 800d900 <__lo0bits+0x32>
 800d8fc:	3008      	adds	r0, #8
 800d8fe:	0a1b      	lsrs	r3, r3, #8
 800d900:	0719      	lsls	r1, r3, #28
 800d902:	bf04      	itt	eq
 800d904:	091b      	lsreq	r3, r3, #4
 800d906:	3004      	addeq	r0, #4
 800d908:	0799      	lsls	r1, r3, #30
 800d90a:	bf04      	itt	eq
 800d90c:	089b      	lsreq	r3, r3, #2
 800d90e:	3002      	addeq	r0, #2
 800d910:	07d9      	lsls	r1, r3, #31
 800d912:	d403      	bmi.n	800d91c <__lo0bits+0x4e>
 800d914:	085b      	lsrs	r3, r3, #1
 800d916:	f100 0001 	add.w	r0, r0, #1
 800d91a:	d003      	beq.n	800d924 <__lo0bits+0x56>
 800d91c:	6013      	str	r3, [r2, #0]
 800d91e:	4770      	bx	lr
 800d920:	2000      	movs	r0, #0
 800d922:	4770      	bx	lr
 800d924:	2020      	movs	r0, #32
 800d926:	4770      	bx	lr

0800d928 <__i2b>:
 800d928:	b510      	push	{r4, lr}
 800d92a:	460c      	mov	r4, r1
 800d92c:	2101      	movs	r1, #1
 800d92e:	f7ff ff07 	bl	800d740 <_Balloc>
 800d932:	4602      	mov	r2, r0
 800d934:	b928      	cbnz	r0, 800d942 <__i2b+0x1a>
 800d936:	4b05      	ldr	r3, [pc, #20]	@ (800d94c <__i2b+0x24>)
 800d938:	4805      	ldr	r0, [pc, #20]	@ (800d950 <__i2b+0x28>)
 800d93a:	f240 1145 	movw	r1, #325	@ 0x145
 800d93e:	f000 fb43 	bl	800dfc8 <__assert_func>
 800d942:	2301      	movs	r3, #1
 800d944:	6144      	str	r4, [r0, #20]
 800d946:	6103      	str	r3, [r0, #16]
 800d948:	bd10      	pop	{r4, pc}
 800d94a:	bf00      	nop
 800d94c:	0800ea40 	.word	0x0800ea40
 800d950:	0800ea51 	.word	0x0800ea51

0800d954 <__multiply>:
 800d954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d958:	4617      	mov	r7, r2
 800d95a:	690a      	ldr	r2, [r1, #16]
 800d95c:	693b      	ldr	r3, [r7, #16]
 800d95e:	429a      	cmp	r2, r3
 800d960:	bfa8      	it	ge
 800d962:	463b      	movge	r3, r7
 800d964:	4689      	mov	r9, r1
 800d966:	bfa4      	itt	ge
 800d968:	460f      	movge	r7, r1
 800d96a:	4699      	movge	r9, r3
 800d96c:	693d      	ldr	r5, [r7, #16]
 800d96e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d972:	68bb      	ldr	r3, [r7, #8]
 800d974:	6879      	ldr	r1, [r7, #4]
 800d976:	eb05 060a 	add.w	r6, r5, sl
 800d97a:	42b3      	cmp	r3, r6
 800d97c:	b085      	sub	sp, #20
 800d97e:	bfb8      	it	lt
 800d980:	3101      	addlt	r1, #1
 800d982:	f7ff fedd 	bl	800d740 <_Balloc>
 800d986:	b930      	cbnz	r0, 800d996 <__multiply+0x42>
 800d988:	4602      	mov	r2, r0
 800d98a:	4b41      	ldr	r3, [pc, #260]	@ (800da90 <__multiply+0x13c>)
 800d98c:	4841      	ldr	r0, [pc, #260]	@ (800da94 <__multiply+0x140>)
 800d98e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d992:	f000 fb19 	bl	800dfc8 <__assert_func>
 800d996:	f100 0414 	add.w	r4, r0, #20
 800d99a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d99e:	4623      	mov	r3, r4
 800d9a0:	2200      	movs	r2, #0
 800d9a2:	4573      	cmp	r3, lr
 800d9a4:	d320      	bcc.n	800d9e8 <__multiply+0x94>
 800d9a6:	f107 0814 	add.w	r8, r7, #20
 800d9aa:	f109 0114 	add.w	r1, r9, #20
 800d9ae:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d9b2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d9b6:	9302      	str	r3, [sp, #8]
 800d9b8:	1beb      	subs	r3, r5, r7
 800d9ba:	3b15      	subs	r3, #21
 800d9bc:	f023 0303 	bic.w	r3, r3, #3
 800d9c0:	3304      	adds	r3, #4
 800d9c2:	3715      	adds	r7, #21
 800d9c4:	42bd      	cmp	r5, r7
 800d9c6:	bf38      	it	cc
 800d9c8:	2304      	movcc	r3, #4
 800d9ca:	9301      	str	r3, [sp, #4]
 800d9cc:	9b02      	ldr	r3, [sp, #8]
 800d9ce:	9103      	str	r1, [sp, #12]
 800d9d0:	428b      	cmp	r3, r1
 800d9d2:	d80c      	bhi.n	800d9ee <__multiply+0x9a>
 800d9d4:	2e00      	cmp	r6, #0
 800d9d6:	dd03      	ble.n	800d9e0 <__multiply+0x8c>
 800d9d8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d055      	beq.n	800da8c <__multiply+0x138>
 800d9e0:	6106      	str	r6, [r0, #16]
 800d9e2:	b005      	add	sp, #20
 800d9e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9e8:	f843 2b04 	str.w	r2, [r3], #4
 800d9ec:	e7d9      	b.n	800d9a2 <__multiply+0x4e>
 800d9ee:	f8b1 a000 	ldrh.w	sl, [r1]
 800d9f2:	f1ba 0f00 	cmp.w	sl, #0
 800d9f6:	d01f      	beq.n	800da38 <__multiply+0xe4>
 800d9f8:	46c4      	mov	ip, r8
 800d9fa:	46a1      	mov	r9, r4
 800d9fc:	2700      	movs	r7, #0
 800d9fe:	f85c 2b04 	ldr.w	r2, [ip], #4
 800da02:	f8d9 3000 	ldr.w	r3, [r9]
 800da06:	fa1f fb82 	uxth.w	fp, r2
 800da0a:	b29b      	uxth	r3, r3
 800da0c:	fb0a 330b 	mla	r3, sl, fp, r3
 800da10:	443b      	add	r3, r7
 800da12:	f8d9 7000 	ldr.w	r7, [r9]
 800da16:	0c12      	lsrs	r2, r2, #16
 800da18:	0c3f      	lsrs	r7, r7, #16
 800da1a:	fb0a 7202 	mla	r2, sl, r2, r7
 800da1e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800da22:	b29b      	uxth	r3, r3
 800da24:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800da28:	4565      	cmp	r5, ip
 800da2a:	f849 3b04 	str.w	r3, [r9], #4
 800da2e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800da32:	d8e4      	bhi.n	800d9fe <__multiply+0xaa>
 800da34:	9b01      	ldr	r3, [sp, #4]
 800da36:	50e7      	str	r7, [r4, r3]
 800da38:	9b03      	ldr	r3, [sp, #12]
 800da3a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800da3e:	3104      	adds	r1, #4
 800da40:	f1b9 0f00 	cmp.w	r9, #0
 800da44:	d020      	beq.n	800da88 <__multiply+0x134>
 800da46:	6823      	ldr	r3, [r4, #0]
 800da48:	4647      	mov	r7, r8
 800da4a:	46a4      	mov	ip, r4
 800da4c:	f04f 0a00 	mov.w	sl, #0
 800da50:	f8b7 b000 	ldrh.w	fp, [r7]
 800da54:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800da58:	fb09 220b 	mla	r2, r9, fp, r2
 800da5c:	4452      	add	r2, sl
 800da5e:	b29b      	uxth	r3, r3
 800da60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800da64:	f84c 3b04 	str.w	r3, [ip], #4
 800da68:	f857 3b04 	ldr.w	r3, [r7], #4
 800da6c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800da70:	f8bc 3000 	ldrh.w	r3, [ip]
 800da74:	fb09 330a 	mla	r3, r9, sl, r3
 800da78:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800da7c:	42bd      	cmp	r5, r7
 800da7e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800da82:	d8e5      	bhi.n	800da50 <__multiply+0xfc>
 800da84:	9a01      	ldr	r2, [sp, #4]
 800da86:	50a3      	str	r3, [r4, r2]
 800da88:	3404      	adds	r4, #4
 800da8a:	e79f      	b.n	800d9cc <__multiply+0x78>
 800da8c:	3e01      	subs	r6, #1
 800da8e:	e7a1      	b.n	800d9d4 <__multiply+0x80>
 800da90:	0800ea40 	.word	0x0800ea40
 800da94:	0800ea51 	.word	0x0800ea51

0800da98 <__pow5mult>:
 800da98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800da9c:	4615      	mov	r5, r2
 800da9e:	f012 0203 	ands.w	r2, r2, #3
 800daa2:	4607      	mov	r7, r0
 800daa4:	460e      	mov	r6, r1
 800daa6:	d007      	beq.n	800dab8 <__pow5mult+0x20>
 800daa8:	4c25      	ldr	r4, [pc, #148]	@ (800db40 <__pow5mult+0xa8>)
 800daaa:	3a01      	subs	r2, #1
 800daac:	2300      	movs	r3, #0
 800daae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dab2:	f7ff fea7 	bl	800d804 <__multadd>
 800dab6:	4606      	mov	r6, r0
 800dab8:	10ad      	asrs	r5, r5, #2
 800daba:	d03d      	beq.n	800db38 <__pow5mult+0xa0>
 800dabc:	69fc      	ldr	r4, [r7, #28]
 800dabe:	b97c      	cbnz	r4, 800dae0 <__pow5mult+0x48>
 800dac0:	2010      	movs	r0, #16
 800dac2:	f7ff fd87 	bl	800d5d4 <malloc>
 800dac6:	4602      	mov	r2, r0
 800dac8:	61f8      	str	r0, [r7, #28]
 800daca:	b928      	cbnz	r0, 800dad8 <__pow5mult+0x40>
 800dacc:	4b1d      	ldr	r3, [pc, #116]	@ (800db44 <__pow5mult+0xac>)
 800dace:	481e      	ldr	r0, [pc, #120]	@ (800db48 <__pow5mult+0xb0>)
 800dad0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800dad4:	f000 fa78 	bl	800dfc8 <__assert_func>
 800dad8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dadc:	6004      	str	r4, [r0, #0]
 800dade:	60c4      	str	r4, [r0, #12]
 800dae0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800dae4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dae8:	b94c      	cbnz	r4, 800dafe <__pow5mult+0x66>
 800daea:	f240 2171 	movw	r1, #625	@ 0x271
 800daee:	4638      	mov	r0, r7
 800daf0:	f7ff ff1a 	bl	800d928 <__i2b>
 800daf4:	2300      	movs	r3, #0
 800daf6:	f8c8 0008 	str.w	r0, [r8, #8]
 800dafa:	4604      	mov	r4, r0
 800dafc:	6003      	str	r3, [r0, #0]
 800dafe:	f04f 0900 	mov.w	r9, #0
 800db02:	07eb      	lsls	r3, r5, #31
 800db04:	d50a      	bpl.n	800db1c <__pow5mult+0x84>
 800db06:	4631      	mov	r1, r6
 800db08:	4622      	mov	r2, r4
 800db0a:	4638      	mov	r0, r7
 800db0c:	f7ff ff22 	bl	800d954 <__multiply>
 800db10:	4631      	mov	r1, r6
 800db12:	4680      	mov	r8, r0
 800db14:	4638      	mov	r0, r7
 800db16:	f7ff fe53 	bl	800d7c0 <_Bfree>
 800db1a:	4646      	mov	r6, r8
 800db1c:	106d      	asrs	r5, r5, #1
 800db1e:	d00b      	beq.n	800db38 <__pow5mult+0xa0>
 800db20:	6820      	ldr	r0, [r4, #0]
 800db22:	b938      	cbnz	r0, 800db34 <__pow5mult+0x9c>
 800db24:	4622      	mov	r2, r4
 800db26:	4621      	mov	r1, r4
 800db28:	4638      	mov	r0, r7
 800db2a:	f7ff ff13 	bl	800d954 <__multiply>
 800db2e:	6020      	str	r0, [r4, #0]
 800db30:	f8c0 9000 	str.w	r9, [r0]
 800db34:	4604      	mov	r4, r0
 800db36:	e7e4      	b.n	800db02 <__pow5mult+0x6a>
 800db38:	4630      	mov	r0, r6
 800db3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800db3e:	bf00      	nop
 800db40:	0800eb04 	.word	0x0800eb04
 800db44:	0800e9d1 	.word	0x0800e9d1
 800db48:	0800ea51 	.word	0x0800ea51

0800db4c <__lshift>:
 800db4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800db50:	460c      	mov	r4, r1
 800db52:	6849      	ldr	r1, [r1, #4]
 800db54:	6923      	ldr	r3, [r4, #16]
 800db56:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800db5a:	68a3      	ldr	r3, [r4, #8]
 800db5c:	4607      	mov	r7, r0
 800db5e:	4691      	mov	r9, r2
 800db60:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800db64:	f108 0601 	add.w	r6, r8, #1
 800db68:	42b3      	cmp	r3, r6
 800db6a:	db0b      	blt.n	800db84 <__lshift+0x38>
 800db6c:	4638      	mov	r0, r7
 800db6e:	f7ff fde7 	bl	800d740 <_Balloc>
 800db72:	4605      	mov	r5, r0
 800db74:	b948      	cbnz	r0, 800db8a <__lshift+0x3e>
 800db76:	4602      	mov	r2, r0
 800db78:	4b28      	ldr	r3, [pc, #160]	@ (800dc1c <__lshift+0xd0>)
 800db7a:	4829      	ldr	r0, [pc, #164]	@ (800dc20 <__lshift+0xd4>)
 800db7c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800db80:	f000 fa22 	bl	800dfc8 <__assert_func>
 800db84:	3101      	adds	r1, #1
 800db86:	005b      	lsls	r3, r3, #1
 800db88:	e7ee      	b.n	800db68 <__lshift+0x1c>
 800db8a:	2300      	movs	r3, #0
 800db8c:	f100 0114 	add.w	r1, r0, #20
 800db90:	f100 0210 	add.w	r2, r0, #16
 800db94:	4618      	mov	r0, r3
 800db96:	4553      	cmp	r3, sl
 800db98:	db33      	blt.n	800dc02 <__lshift+0xb6>
 800db9a:	6920      	ldr	r0, [r4, #16]
 800db9c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dba0:	f104 0314 	add.w	r3, r4, #20
 800dba4:	f019 091f 	ands.w	r9, r9, #31
 800dba8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dbac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800dbb0:	d02b      	beq.n	800dc0a <__lshift+0xbe>
 800dbb2:	f1c9 0e20 	rsb	lr, r9, #32
 800dbb6:	468a      	mov	sl, r1
 800dbb8:	2200      	movs	r2, #0
 800dbba:	6818      	ldr	r0, [r3, #0]
 800dbbc:	fa00 f009 	lsl.w	r0, r0, r9
 800dbc0:	4310      	orrs	r0, r2
 800dbc2:	f84a 0b04 	str.w	r0, [sl], #4
 800dbc6:	f853 2b04 	ldr.w	r2, [r3], #4
 800dbca:	459c      	cmp	ip, r3
 800dbcc:	fa22 f20e 	lsr.w	r2, r2, lr
 800dbd0:	d8f3      	bhi.n	800dbba <__lshift+0x6e>
 800dbd2:	ebac 0304 	sub.w	r3, ip, r4
 800dbd6:	3b15      	subs	r3, #21
 800dbd8:	f023 0303 	bic.w	r3, r3, #3
 800dbdc:	3304      	adds	r3, #4
 800dbde:	f104 0015 	add.w	r0, r4, #21
 800dbe2:	4560      	cmp	r0, ip
 800dbe4:	bf88      	it	hi
 800dbe6:	2304      	movhi	r3, #4
 800dbe8:	50ca      	str	r2, [r1, r3]
 800dbea:	b10a      	cbz	r2, 800dbf0 <__lshift+0xa4>
 800dbec:	f108 0602 	add.w	r6, r8, #2
 800dbf0:	3e01      	subs	r6, #1
 800dbf2:	4638      	mov	r0, r7
 800dbf4:	612e      	str	r6, [r5, #16]
 800dbf6:	4621      	mov	r1, r4
 800dbf8:	f7ff fde2 	bl	800d7c0 <_Bfree>
 800dbfc:	4628      	mov	r0, r5
 800dbfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc02:	f842 0f04 	str.w	r0, [r2, #4]!
 800dc06:	3301      	adds	r3, #1
 800dc08:	e7c5      	b.n	800db96 <__lshift+0x4a>
 800dc0a:	3904      	subs	r1, #4
 800dc0c:	f853 2b04 	ldr.w	r2, [r3], #4
 800dc10:	f841 2f04 	str.w	r2, [r1, #4]!
 800dc14:	459c      	cmp	ip, r3
 800dc16:	d8f9      	bhi.n	800dc0c <__lshift+0xc0>
 800dc18:	e7ea      	b.n	800dbf0 <__lshift+0xa4>
 800dc1a:	bf00      	nop
 800dc1c:	0800ea40 	.word	0x0800ea40
 800dc20:	0800ea51 	.word	0x0800ea51

0800dc24 <__mcmp>:
 800dc24:	690a      	ldr	r2, [r1, #16]
 800dc26:	4603      	mov	r3, r0
 800dc28:	6900      	ldr	r0, [r0, #16]
 800dc2a:	1a80      	subs	r0, r0, r2
 800dc2c:	b530      	push	{r4, r5, lr}
 800dc2e:	d10e      	bne.n	800dc4e <__mcmp+0x2a>
 800dc30:	3314      	adds	r3, #20
 800dc32:	3114      	adds	r1, #20
 800dc34:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800dc38:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800dc3c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800dc40:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800dc44:	4295      	cmp	r5, r2
 800dc46:	d003      	beq.n	800dc50 <__mcmp+0x2c>
 800dc48:	d205      	bcs.n	800dc56 <__mcmp+0x32>
 800dc4a:	f04f 30ff 	mov.w	r0, #4294967295
 800dc4e:	bd30      	pop	{r4, r5, pc}
 800dc50:	42a3      	cmp	r3, r4
 800dc52:	d3f3      	bcc.n	800dc3c <__mcmp+0x18>
 800dc54:	e7fb      	b.n	800dc4e <__mcmp+0x2a>
 800dc56:	2001      	movs	r0, #1
 800dc58:	e7f9      	b.n	800dc4e <__mcmp+0x2a>
	...

0800dc5c <__mdiff>:
 800dc5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc60:	4689      	mov	r9, r1
 800dc62:	4606      	mov	r6, r0
 800dc64:	4611      	mov	r1, r2
 800dc66:	4648      	mov	r0, r9
 800dc68:	4614      	mov	r4, r2
 800dc6a:	f7ff ffdb 	bl	800dc24 <__mcmp>
 800dc6e:	1e05      	subs	r5, r0, #0
 800dc70:	d112      	bne.n	800dc98 <__mdiff+0x3c>
 800dc72:	4629      	mov	r1, r5
 800dc74:	4630      	mov	r0, r6
 800dc76:	f7ff fd63 	bl	800d740 <_Balloc>
 800dc7a:	4602      	mov	r2, r0
 800dc7c:	b928      	cbnz	r0, 800dc8a <__mdiff+0x2e>
 800dc7e:	4b3f      	ldr	r3, [pc, #252]	@ (800dd7c <__mdiff+0x120>)
 800dc80:	f240 2137 	movw	r1, #567	@ 0x237
 800dc84:	483e      	ldr	r0, [pc, #248]	@ (800dd80 <__mdiff+0x124>)
 800dc86:	f000 f99f 	bl	800dfc8 <__assert_func>
 800dc8a:	2301      	movs	r3, #1
 800dc8c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800dc90:	4610      	mov	r0, r2
 800dc92:	b003      	add	sp, #12
 800dc94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc98:	bfbc      	itt	lt
 800dc9a:	464b      	movlt	r3, r9
 800dc9c:	46a1      	movlt	r9, r4
 800dc9e:	4630      	mov	r0, r6
 800dca0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800dca4:	bfba      	itte	lt
 800dca6:	461c      	movlt	r4, r3
 800dca8:	2501      	movlt	r5, #1
 800dcaa:	2500      	movge	r5, #0
 800dcac:	f7ff fd48 	bl	800d740 <_Balloc>
 800dcb0:	4602      	mov	r2, r0
 800dcb2:	b918      	cbnz	r0, 800dcbc <__mdiff+0x60>
 800dcb4:	4b31      	ldr	r3, [pc, #196]	@ (800dd7c <__mdiff+0x120>)
 800dcb6:	f240 2145 	movw	r1, #581	@ 0x245
 800dcba:	e7e3      	b.n	800dc84 <__mdiff+0x28>
 800dcbc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800dcc0:	6926      	ldr	r6, [r4, #16]
 800dcc2:	60c5      	str	r5, [r0, #12]
 800dcc4:	f109 0310 	add.w	r3, r9, #16
 800dcc8:	f109 0514 	add.w	r5, r9, #20
 800dccc:	f104 0e14 	add.w	lr, r4, #20
 800dcd0:	f100 0b14 	add.w	fp, r0, #20
 800dcd4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800dcd8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800dcdc:	9301      	str	r3, [sp, #4]
 800dcde:	46d9      	mov	r9, fp
 800dce0:	f04f 0c00 	mov.w	ip, #0
 800dce4:	9b01      	ldr	r3, [sp, #4]
 800dce6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800dcea:	f853 af04 	ldr.w	sl, [r3, #4]!
 800dcee:	9301      	str	r3, [sp, #4]
 800dcf0:	fa1f f38a 	uxth.w	r3, sl
 800dcf4:	4619      	mov	r1, r3
 800dcf6:	b283      	uxth	r3, r0
 800dcf8:	1acb      	subs	r3, r1, r3
 800dcfa:	0c00      	lsrs	r0, r0, #16
 800dcfc:	4463      	add	r3, ip
 800dcfe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800dd02:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800dd06:	b29b      	uxth	r3, r3
 800dd08:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800dd0c:	4576      	cmp	r6, lr
 800dd0e:	f849 3b04 	str.w	r3, [r9], #4
 800dd12:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dd16:	d8e5      	bhi.n	800dce4 <__mdiff+0x88>
 800dd18:	1b33      	subs	r3, r6, r4
 800dd1a:	3b15      	subs	r3, #21
 800dd1c:	f023 0303 	bic.w	r3, r3, #3
 800dd20:	3415      	adds	r4, #21
 800dd22:	3304      	adds	r3, #4
 800dd24:	42a6      	cmp	r6, r4
 800dd26:	bf38      	it	cc
 800dd28:	2304      	movcc	r3, #4
 800dd2a:	441d      	add	r5, r3
 800dd2c:	445b      	add	r3, fp
 800dd2e:	461e      	mov	r6, r3
 800dd30:	462c      	mov	r4, r5
 800dd32:	4544      	cmp	r4, r8
 800dd34:	d30e      	bcc.n	800dd54 <__mdiff+0xf8>
 800dd36:	f108 0103 	add.w	r1, r8, #3
 800dd3a:	1b49      	subs	r1, r1, r5
 800dd3c:	f021 0103 	bic.w	r1, r1, #3
 800dd40:	3d03      	subs	r5, #3
 800dd42:	45a8      	cmp	r8, r5
 800dd44:	bf38      	it	cc
 800dd46:	2100      	movcc	r1, #0
 800dd48:	440b      	add	r3, r1
 800dd4a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dd4e:	b191      	cbz	r1, 800dd76 <__mdiff+0x11a>
 800dd50:	6117      	str	r7, [r2, #16]
 800dd52:	e79d      	b.n	800dc90 <__mdiff+0x34>
 800dd54:	f854 1b04 	ldr.w	r1, [r4], #4
 800dd58:	46e6      	mov	lr, ip
 800dd5a:	0c08      	lsrs	r0, r1, #16
 800dd5c:	fa1c fc81 	uxtah	ip, ip, r1
 800dd60:	4471      	add	r1, lr
 800dd62:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800dd66:	b289      	uxth	r1, r1
 800dd68:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800dd6c:	f846 1b04 	str.w	r1, [r6], #4
 800dd70:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dd74:	e7dd      	b.n	800dd32 <__mdiff+0xd6>
 800dd76:	3f01      	subs	r7, #1
 800dd78:	e7e7      	b.n	800dd4a <__mdiff+0xee>
 800dd7a:	bf00      	nop
 800dd7c:	0800ea40 	.word	0x0800ea40
 800dd80:	0800ea51 	.word	0x0800ea51

0800dd84 <__d2b>:
 800dd84:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dd88:	460f      	mov	r7, r1
 800dd8a:	2101      	movs	r1, #1
 800dd8c:	ec59 8b10 	vmov	r8, r9, d0
 800dd90:	4616      	mov	r6, r2
 800dd92:	f7ff fcd5 	bl	800d740 <_Balloc>
 800dd96:	4604      	mov	r4, r0
 800dd98:	b930      	cbnz	r0, 800dda8 <__d2b+0x24>
 800dd9a:	4602      	mov	r2, r0
 800dd9c:	4b23      	ldr	r3, [pc, #140]	@ (800de2c <__d2b+0xa8>)
 800dd9e:	4824      	ldr	r0, [pc, #144]	@ (800de30 <__d2b+0xac>)
 800dda0:	f240 310f 	movw	r1, #783	@ 0x30f
 800dda4:	f000 f910 	bl	800dfc8 <__assert_func>
 800dda8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ddac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ddb0:	b10d      	cbz	r5, 800ddb6 <__d2b+0x32>
 800ddb2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ddb6:	9301      	str	r3, [sp, #4]
 800ddb8:	f1b8 0300 	subs.w	r3, r8, #0
 800ddbc:	d023      	beq.n	800de06 <__d2b+0x82>
 800ddbe:	4668      	mov	r0, sp
 800ddc0:	9300      	str	r3, [sp, #0]
 800ddc2:	f7ff fd84 	bl	800d8ce <__lo0bits>
 800ddc6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ddca:	b1d0      	cbz	r0, 800de02 <__d2b+0x7e>
 800ddcc:	f1c0 0320 	rsb	r3, r0, #32
 800ddd0:	fa02 f303 	lsl.w	r3, r2, r3
 800ddd4:	430b      	orrs	r3, r1
 800ddd6:	40c2      	lsrs	r2, r0
 800ddd8:	6163      	str	r3, [r4, #20]
 800ddda:	9201      	str	r2, [sp, #4]
 800dddc:	9b01      	ldr	r3, [sp, #4]
 800ddde:	61a3      	str	r3, [r4, #24]
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	bf0c      	ite	eq
 800dde4:	2201      	moveq	r2, #1
 800dde6:	2202      	movne	r2, #2
 800dde8:	6122      	str	r2, [r4, #16]
 800ddea:	b1a5      	cbz	r5, 800de16 <__d2b+0x92>
 800ddec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ddf0:	4405      	add	r5, r0
 800ddf2:	603d      	str	r5, [r7, #0]
 800ddf4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ddf8:	6030      	str	r0, [r6, #0]
 800ddfa:	4620      	mov	r0, r4
 800ddfc:	b003      	add	sp, #12
 800ddfe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800de02:	6161      	str	r1, [r4, #20]
 800de04:	e7ea      	b.n	800dddc <__d2b+0x58>
 800de06:	a801      	add	r0, sp, #4
 800de08:	f7ff fd61 	bl	800d8ce <__lo0bits>
 800de0c:	9b01      	ldr	r3, [sp, #4]
 800de0e:	6163      	str	r3, [r4, #20]
 800de10:	3020      	adds	r0, #32
 800de12:	2201      	movs	r2, #1
 800de14:	e7e8      	b.n	800dde8 <__d2b+0x64>
 800de16:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800de1a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800de1e:	6038      	str	r0, [r7, #0]
 800de20:	6918      	ldr	r0, [r3, #16]
 800de22:	f7ff fd35 	bl	800d890 <__hi0bits>
 800de26:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800de2a:	e7e5      	b.n	800ddf8 <__d2b+0x74>
 800de2c:	0800ea40 	.word	0x0800ea40
 800de30:	0800ea51 	.word	0x0800ea51

0800de34 <__sflush_r>:
 800de34:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800de38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de3c:	0716      	lsls	r6, r2, #28
 800de3e:	4605      	mov	r5, r0
 800de40:	460c      	mov	r4, r1
 800de42:	d454      	bmi.n	800deee <__sflush_r+0xba>
 800de44:	684b      	ldr	r3, [r1, #4]
 800de46:	2b00      	cmp	r3, #0
 800de48:	dc02      	bgt.n	800de50 <__sflush_r+0x1c>
 800de4a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	dd48      	ble.n	800dee2 <__sflush_r+0xae>
 800de50:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800de52:	2e00      	cmp	r6, #0
 800de54:	d045      	beq.n	800dee2 <__sflush_r+0xae>
 800de56:	2300      	movs	r3, #0
 800de58:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800de5c:	682f      	ldr	r7, [r5, #0]
 800de5e:	6a21      	ldr	r1, [r4, #32]
 800de60:	602b      	str	r3, [r5, #0]
 800de62:	d030      	beq.n	800dec6 <__sflush_r+0x92>
 800de64:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800de66:	89a3      	ldrh	r3, [r4, #12]
 800de68:	0759      	lsls	r1, r3, #29
 800de6a:	d505      	bpl.n	800de78 <__sflush_r+0x44>
 800de6c:	6863      	ldr	r3, [r4, #4]
 800de6e:	1ad2      	subs	r2, r2, r3
 800de70:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800de72:	b10b      	cbz	r3, 800de78 <__sflush_r+0x44>
 800de74:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800de76:	1ad2      	subs	r2, r2, r3
 800de78:	2300      	movs	r3, #0
 800de7a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800de7c:	6a21      	ldr	r1, [r4, #32]
 800de7e:	4628      	mov	r0, r5
 800de80:	47b0      	blx	r6
 800de82:	1c43      	adds	r3, r0, #1
 800de84:	89a3      	ldrh	r3, [r4, #12]
 800de86:	d106      	bne.n	800de96 <__sflush_r+0x62>
 800de88:	6829      	ldr	r1, [r5, #0]
 800de8a:	291d      	cmp	r1, #29
 800de8c:	d82b      	bhi.n	800dee6 <__sflush_r+0xb2>
 800de8e:	4a2a      	ldr	r2, [pc, #168]	@ (800df38 <__sflush_r+0x104>)
 800de90:	40ca      	lsrs	r2, r1
 800de92:	07d6      	lsls	r6, r2, #31
 800de94:	d527      	bpl.n	800dee6 <__sflush_r+0xb2>
 800de96:	2200      	movs	r2, #0
 800de98:	6062      	str	r2, [r4, #4]
 800de9a:	04d9      	lsls	r1, r3, #19
 800de9c:	6922      	ldr	r2, [r4, #16]
 800de9e:	6022      	str	r2, [r4, #0]
 800dea0:	d504      	bpl.n	800deac <__sflush_r+0x78>
 800dea2:	1c42      	adds	r2, r0, #1
 800dea4:	d101      	bne.n	800deaa <__sflush_r+0x76>
 800dea6:	682b      	ldr	r3, [r5, #0]
 800dea8:	b903      	cbnz	r3, 800deac <__sflush_r+0x78>
 800deaa:	6560      	str	r0, [r4, #84]	@ 0x54
 800deac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800deae:	602f      	str	r7, [r5, #0]
 800deb0:	b1b9      	cbz	r1, 800dee2 <__sflush_r+0xae>
 800deb2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800deb6:	4299      	cmp	r1, r3
 800deb8:	d002      	beq.n	800dec0 <__sflush_r+0x8c>
 800deba:	4628      	mov	r0, r5
 800debc:	f7ff fb40 	bl	800d540 <_free_r>
 800dec0:	2300      	movs	r3, #0
 800dec2:	6363      	str	r3, [r4, #52]	@ 0x34
 800dec4:	e00d      	b.n	800dee2 <__sflush_r+0xae>
 800dec6:	2301      	movs	r3, #1
 800dec8:	4628      	mov	r0, r5
 800deca:	47b0      	blx	r6
 800decc:	4602      	mov	r2, r0
 800dece:	1c50      	adds	r0, r2, #1
 800ded0:	d1c9      	bne.n	800de66 <__sflush_r+0x32>
 800ded2:	682b      	ldr	r3, [r5, #0]
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	d0c6      	beq.n	800de66 <__sflush_r+0x32>
 800ded8:	2b1d      	cmp	r3, #29
 800deda:	d001      	beq.n	800dee0 <__sflush_r+0xac>
 800dedc:	2b16      	cmp	r3, #22
 800dede:	d11e      	bne.n	800df1e <__sflush_r+0xea>
 800dee0:	602f      	str	r7, [r5, #0]
 800dee2:	2000      	movs	r0, #0
 800dee4:	e022      	b.n	800df2c <__sflush_r+0xf8>
 800dee6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800deea:	b21b      	sxth	r3, r3
 800deec:	e01b      	b.n	800df26 <__sflush_r+0xf2>
 800deee:	690f      	ldr	r7, [r1, #16]
 800def0:	2f00      	cmp	r7, #0
 800def2:	d0f6      	beq.n	800dee2 <__sflush_r+0xae>
 800def4:	0793      	lsls	r3, r2, #30
 800def6:	680e      	ldr	r6, [r1, #0]
 800def8:	bf08      	it	eq
 800defa:	694b      	ldreq	r3, [r1, #20]
 800defc:	600f      	str	r7, [r1, #0]
 800defe:	bf18      	it	ne
 800df00:	2300      	movne	r3, #0
 800df02:	eba6 0807 	sub.w	r8, r6, r7
 800df06:	608b      	str	r3, [r1, #8]
 800df08:	f1b8 0f00 	cmp.w	r8, #0
 800df0c:	dde9      	ble.n	800dee2 <__sflush_r+0xae>
 800df0e:	6a21      	ldr	r1, [r4, #32]
 800df10:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800df12:	4643      	mov	r3, r8
 800df14:	463a      	mov	r2, r7
 800df16:	4628      	mov	r0, r5
 800df18:	47b0      	blx	r6
 800df1a:	2800      	cmp	r0, #0
 800df1c:	dc08      	bgt.n	800df30 <__sflush_r+0xfc>
 800df1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800df26:	81a3      	strh	r3, [r4, #12]
 800df28:	f04f 30ff 	mov.w	r0, #4294967295
 800df2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df30:	4407      	add	r7, r0
 800df32:	eba8 0800 	sub.w	r8, r8, r0
 800df36:	e7e7      	b.n	800df08 <__sflush_r+0xd4>
 800df38:	20400001 	.word	0x20400001

0800df3c <_fflush_r>:
 800df3c:	b538      	push	{r3, r4, r5, lr}
 800df3e:	690b      	ldr	r3, [r1, #16]
 800df40:	4605      	mov	r5, r0
 800df42:	460c      	mov	r4, r1
 800df44:	b913      	cbnz	r3, 800df4c <_fflush_r+0x10>
 800df46:	2500      	movs	r5, #0
 800df48:	4628      	mov	r0, r5
 800df4a:	bd38      	pop	{r3, r4, r5, pc}
 800df4c:	b118      	cbz	r0, 800df56 <_fflush_r+0x1a>
 800df4e:	6a03      	ldr	r3, [r0, #32]
 800df50:	b90b      	cbnz	r3, 800df56 <_fflush_r+0x1a>
 800df52:	f7fe fba1 	bl	800c698 <__sinit>
 800df56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d0f3      	beq.n	800df46 <_fflush_r+0xa>
 800df5e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800df60:	07d0      	lsls	r0, r2, #31
 800df62:	d404      	bmi.n	800df6e <_fflush_r+0x32>
 800df64:	0599      	lsls	r1, r3, #22
 800df66:	d402      	bmi.n	800df6e <_fflush_r+0x32>
 800df68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800df6a:	f7fe fc8c 	bl	800c886 <__retarget_lock_acquire_recursive>
 800df6e:	4628      	mov	r0, r5
 800df70:	4621      	mov	r1, r4
 800df72:	f7ff ff5f 	bl	800de34 <__sflush_r>
 800df76:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800df78:	07da      	lsls	r2, r3, #31
 800df7a:	4605      	mov	r5, r0
 800df7c:	d4e4      	bmi.n	800df48 <_fflush_r+0xc>
 800df7e:	89a3      	ldrh	r3, [r4, #12]
 800df80:	059b      	lsls	r3, r3, #22
 800df82:	d4e1      	bmi.n	800df48 <_fflush_r+0xc>
 800df84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800df86:	f7fe fc7f 	bl	800c888 <__retarget_lock_release_recursive>
 800df8a:	e7dd      	b.n	800df48 <_fflush_r+0xc>

0800df8c <_sbrk_r>:
 800df8c:	b538      	push	{r3, r4, r5, lr}
 800df8e:	4d06      	ldr	r5, [pc, #24]	@ (800dfa8 <_sbrk_r+0x1c>)
 800df90:	2300      	movs	r3, #0
 800df92:	4604      	mov	r4, r0
 800df94:	4608      	mov	r0, r1
 800df96:	602b      	str	r3, [r5, #0]
 800df98:	f7f4 f998 	bl	80022cc <_sbrk>
 800df9c:	1c43      	adds	r3, r0, #1
 800df9e:	d102      	bne.n	800dfa6 <_sbrk_r+0x1a>
 800dfa0:	682b      	ldr	r3, [r5, #0]
 800dfa2:	b103      	cbz	r3, 800dfa6 <_sbrk_r+0x1a>
 800dfa4:	6023      	str	r3, [r4, #0]
 800dfa6:	bd38      	pop	{r3, r4, r5, pc}
 800dfa8:	20002268 	.word	0x20002268

0800dfac <memcpy>:
 800dfac:	440a      	add	r2, r1
 800dfae:	4291      	cmp	r1, r2
 800dfb0:	f100 33ff 	add.w	r3, r0, #4294967295
 800dfb4:	d100      	bne.n	800dfb8 <memcpy+0xc>
 800dfb6:	4770      	bx	lr
 800dfb8:	b510      	push	{r4, lr}
 800dfba:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dfbe:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dfc2:	4291      	cmp	r1, r2
 800dfc4:	d1f9      	bne.n	800dfba <memcpy+0xe>
 800dfc6:	bd10      	pop	{r4, pc}

0800dfc8 <__assert_func>:
 800dfc8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dfca:	4614      	mov	r4, r2
 800dfcc:	461a      	mov	r2, r3
 800dfce:	4b09      	ldr	r3, [pc, #36]	@ (800dff4 <__assert_func+0x2c>)
 800dfd0:	681b      	ldr	r3, [r3, #0]
 800dfd2:	4605      	mov	r5, r0
 800dfd4:	68d8      	ldr	r0, [r3, #12]
 800dfd6:	b14c      	cbz	r4, 800dfec <__assert_func+0x24>
 800dfd8:	4b07      	ldr	r3, [pc, #28]	@ (800dff8 <__assert_func+0x30>)
 800dfda:	9100      	str	r1, [sp, #0]
 800dfdc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dfe0:	4906      	ldr	r1, [pc, #24]	@ (800dffc <__assert_func+0x34>)
 800dfe2:	462b      	mov	r3, r5
 800dfe4:	f000 f842 	bl	800e06c <fiprintf>
 800dfe8:	f000 f852 	bl	800e090 <abort>
 800dfec:	4b04      	ldr	r3, [pc, #16]	@ (800e000 <__assert_func+0x38>)
 800dfee:	461c      	mov	r4, r3
 800dff0:	e7f3      	b.n	800dfda <__assert_func+0x12>
 800dff2:	bf00      	nop
 800dff4:	20000130 	.word	0x20000130
 800dff8:	0800eab4 	.word	0x0800eab4
 800dffc:	0800eac1 	.word	0x0800eac1
 800e000:	0800eaef 	.word	0x0800eaef

0800e004 <_calloc_r>:
 800e004:	b570      	push	{r4, r5, r6, lr}
 800e006:	fba1 5402 	umull	r5, r4, r1, r2
 800e00a:	b934      	cbnz	r4, 800e01a <_calloc_r+0x16>
 800e00c:	4629      	mov	r1, r5
 800e00e:	f7ff fb0b 	bl	800d628 <_malloc_r>
 800e012:	4606      	mov	r6, r0
 800e014:	b928      	cbnz	r0, 800e022 <_calloc_r+0x1e>
 800e016:	4630      	mov	r0, r6
 800e018:	bd70      	pop	{r4, r5, r6, pc}
 800e01a:	220c      	movs	r2, #12
 800e01c:	6002      	str	r2, [r0, #0]
 800e01e:	2600      	movs	r6, #0
 800e020:	e7f9      	b.n	800e016 <_calloc_r+0x12>
 800e022:	462a      	mov	r2, r5
 800e024:	4621      	mov	r1, r4
 800e026:	f7fe fbb0 	bl	800c78a <memset>
 800e02a:	e7f4      	b.n	800e016 <_calloc_r+0x12>

0800e02c <__ascii_mbtowc>:
 800e02c:	b082      	sub	sp, #8
 800e02e:	b901      	cbnz	r1, 800e032 <__ascii_mbtowc+0x6>
 800e030:	a901      	add	r1, sp, #4
 800e032:	b142      	cbz	r2, 800e046 <__ascii_mbtowc+0x1a>
 800e034:	b14b      	cbz	r3, 800e04a <__ascii_mbtowc+0x1e>
 800e036:	7813      	ldrb	r3, [r2, #0]
 800e038:	600b      	str	r3, [r1, #0]
 800e03a:	7812      	ldrb	r2, [r2, #0]
 800e03c:	1e10      	subs	r0, r2, #0
 800e03e:	bf18      	it	ne
 800e040:	2001      	movne	r0, #1
 800e042:	b002      	add	sp, #8
 800e044:	4770      	bx	lr
 800e046:	4610      	mov	r0, r2
 800e048:	e7fb      	b.n	800e042 <__ascii_mbtowc+0x16>
 800e04a:	f06f 0001 	mvn.w	r0, #1
 800e04e:	e7f8      	b.n	800e042 <__ascii_mbtowc+0x16>

0800e050 <__ascii_wctomb>:
 800e050:	4603      	mov	r3, r0
 800e052:	4608      	mov	r0, r1
 800e054:	b141      	cbz	r1, 800e068 <__ascii_wctomb+0x18>
 800e056:	2aff      	cmp	r2, #255	@ 0xff
 800e058:	d904      	bls.n	800e064 <__ascii_wctomb+0x14>
 800e05a:	228a      	movs	r2, #138	@ 0x8a
 800e05c:	601a      	str	r2, [r3, #0]
 800e05e:	f04f 30ff 	mov.w	r0, #4294967295
 800e062:	4770      	bx	lr
 800e064:	700a      	strb	r2, [r1, #0]
 800e066:	2001      	movs	r0, #1
 800e068:	4770      	bx	lr
	...

0800e06c <fiprintf>:
 800e06c:	b40e      	push	{r1, r2, r3}
 800e06e:	b503      	push	{r0, r1, lr}
 800e070:	4601      	mov	r1, r0
 800e072:	ab03      	add	r3, sp, #12
 800e074:	4805      	ldr	r0, [pc, #20]	@ (800e08c <fiprintf+0x20>)
 800e076:	f853 2b04 	ldr.w	r2, [r3], #4
 800e07a:	6800      	ldr	r0, [r0, #0]
 800e07c:	9301      	str	r3, [sp, #4]
 800e07e:	f000 f837 	bl	800e0f0 <_vfiprintf_r>
 800e082:	b002      	add	sp, #8
 800e084:	f85d eb04 	ldr.w	lr, [sp], #4
 800e088:	b003      	add	sp, #12
 800e08a:	4770      	bx	lr
 800e08c:	20000130 	.word	0x20000130

0800e090 <abort>:
 800e090:	b508      	push	{r3, lr}
 800e092:	2006      	movs	r0, #6
 800e094:	f000 fa00 	bl	800e498 <raise>
 800e098:	2001      	movs	r0, #1
 800e09a:	f7f4 f89f 	bl	80021dc <_exit>

0800e09e <__sfputc_r>:
 800e09e:	6893      	ldr	r3, [r2, #8]
 800e0a0:	3b01      	subs	r3, #1
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	b410      	push	{r4}
 800e0a6:	6093      	str	r3, [r2, #8]
 800e0a8:	da08      	bge.n	800e0bc <__sfputc_r+0x1e>
 800e0aa:	6994      	ldr	r4, [r2, #24]
 800e0ac:	42a3      	cmp	r3, r4
 800e0ae:	db01      	blt.n	800e0b4 <__sfputc_r+0x16>
 800e0b0:	290a      	cmp	r1, #10
 800e0b2:	d103      	bne.n	800e0bc <__sfputc_r+0x1e>
 800e0b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e0b8:	f000 b932 	b.w	800e320 <__swbuf_r>
 800e0bc:	6813      	ldr	r3, [r2, #0]
 800e0be:	1c58      	adds	r0, r3, #1
 800e0c0:	6010      	str	r0, [r2, #0]
 800e0c2:	7019      	strb	r1, [r3, #0]
 800e0c4:	4608      	mov	r0, r1
 800e0c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e0ca:	4770      	bx	lr

0800e0cc <__sfputs_r>:
 800e0cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0ce:	4606      	mov	r6, r0
 800e0d0:	460f      	mov	r7, r1
 800e0d2:	4614      	mov	r4, r2
 800e0d4:	18d5      	adds	r5, r2, r3
 800e0d6:	42ac      	cmp	r4, r5
 800e0d8:	d101      	bne.n	800e0de <__sfputs_r+0x12>
 800e0da:	2000      	movs	r0, #0
 800e0dc:	e007      	b.n	800e0ee <__sfputs_r+0x22>
 800e0de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e0e2:	463a      	mov	r2, r7
 800e0e4:	4630      	mov	r0, r6
 800e0e6:	f7ff ffda 	bl	800e09e <__sfputc_r>
 800e0ea:	1c43      	adds	r3, r0, #1
 800e0ec:	d1f3      	bne.n	800e0d6 <__sfputs_r+0xa>
 800e0ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e0f0 <_vfiprintf_r>:
 800e0f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0f4:	460d      	mov	r5, r1
 800e0f6:	b09d      	sub	sp, #116	@ 0x74
 800e0f8:	4614      	mov	r4, r2
 800e0fa:	4698      	mov	r8, r3
 800e0fc:	4606      	mov	r6, r0
 800e0fe:	b118      	cbz	r0, 800e108 <_vfiprintf_r+0x18>
 800e100:	6a03      	ldr	r3, [r0, #32]
 800e102:	b90b      	cbnz	r3, 800e108 <_vfiprintf_r+0x18>
 800e104:	f7fe fac8 	bl	800c698 <__sinit>
 800e108:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e10a:	07d9      	lsls	r1, r3, #31
 800e10c:	d405      	bmi.n	800e11a <_vfiprintf_r+0x2a>
 800e10e:	89ab      	ldrh	r3, [r5, #12]
 800e110:	059a      	lsls	r2, r3, #22
 800e112:	d402      	bmi.n	800e11a <_vfiprintf_r+0x2a>
 800e114:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e116:	f7fe fbb6 	bl	800c886 <__retarget_lock_acquire_recursive>
 800e11a:	89ab      	ldrh	r3, [r5, #12]
 800e11c:	071b      	lsls	r3, r3, #28
 800e11e:	d501      	bpl.n	800e124 <_vfiprintf_r+0x34>
 800e120:	692b      	ldr	r3, [r5, #16]
 800e122:	b99b      	cbnz	r3, 800e14c <_vfiprintf_r+0x5c>
 800e124:	4629      	mov	r1, r5
 800e126:	4630      	mov	r0, r6
 800e128:	f000 f938 	bl	800e39c <__swsetup_r>
 800e12c:	b170      	cbz	r0, 800e14c <_vfiprintf_r+0x5c>
 800e12e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e130:	07dc      	lsls	r4, r3, #31
 800e132:	d504      	bpl.n	800e13e <_vfiprintf_r+0x4e>
 800e134:	f04f 30ff 	mov.w	r0, #4294967295
 800e138:	b01d      	add	sp, #116	@ 0x74
 800e13a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e13e:	89ab      	ldrh	r3, [r5, #12]
 800e140:	0598      	lsls	r0, r3, #22
 800e142:	d4f7      	bmi.n	800e134 <_vfiprintf_r+0x44>
 800e144:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e146:	f7fe fb9f 	bl	800c888 <__retarget_lock_release_recursive>
 800e14a:	e7f3      	b.n	800e134 <_vfiprintf_r+0x44>
 800e14c:	2300      	movs	r3, #0
 800e14e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e150:	2320      	movs	r3, #32
 800e152:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e156:	f8cd 800c 	str.w	r8, [sp, #12]
 800e15a:	2330      	movs	r3, #48	@ 0x30
 800e15c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e30c <_vfiprintf_r+0x21c>
 800e160:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e164:	f04f 0901 	mov.w	r9, #1
 800e168:	4623      	mov	r3, r4
 800e16a:	469a      	mov	sl, r3
 800e16c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e170:	b10a      	cbz	r2, 800e176 <_vfiprintf_r+0x86>
 800e172:	2a25      	cmp	r2, #37	@ 0x25
 800e174:	d1f9      	bne.n	800e16a <_vfiprintf_r+0x7a>
 800e176:	ebba 0b04 	subs.w	fp, sl, r4
 800e17a:	d00b      	beq.n	800e194 <_vfiprintf_r+0xa4>
 800e17c:	465b      	mov	r3, fp
 800e17e:	4622      	mov	r2, r4
 800e180:	4629      	mov	r1, r5
 800e182:	4630      	mov	r0, r6
 800e184:	f7ff ffa2 	bl	800e0cc <__sfputs_r>
 800e188:	3001      	adds	r0, #1
 800e18a:	f000 80a7 	beq.w	800e2dc <_vfiprintf_r+0x1ec>
 800e18e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e190:	445a      	add	r2, fp
 800e192:	9209      	str	r2, [sp, #36]	@ 0x24
 800e194:	f89a 3000 	ldrb.w	r3, [sl]
 800e198:	2b00      	cmp	r3, #0
 800e19a:	f000 809f 	beq.w	800e2dc <_vfiprintf_r+0x1ec>
 800e19e:	2300      	movs	r3, #0
 800e1a0:	f04f 32ff 	mov.w	r2, #4294967295
 800e1a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e1a8:	f10a 0a01 	add.w	sl, sl, #1
 800e1ac:	9304      	str	r3, [sp, #16]
 800e1ae:	9307      	str	r3, [sp, #28]
 800e1b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e1b4:	931a      	str	r3, [sp, #104]	@ 0x68
 800e1b6:	4654      	mov	r4, sl
 800e1b8:	2205      	movs	r2, #5
 800e1ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e1be:	4853      	ldr	r0, [pc, #332]	@ (800e30c <_vfiprintf_r+0x21c>)
 800e1c0:	f7f2 f806 	bl	80001d0 <memchr>
 800e1c4:	9a04      	ldr	r2, [sp, #16]
 800e1c6:	b9d8      	cbnz	r0, 800e200 <_vfiprintf_r+0x110>
 800e1c8:	06d1      	lsls	r1, r2, #27
 800e1ca:	bf44      	itt	mi
 800e1cc:	2320      	movmi	r3, #32
 800e1ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e1d2:	0713      	lsls	r3, r2, #28
 800e1d4:	bf44      	itt	mi
 800e1d6:	232b      	movmi	r3, #43	@ 0x2b
 800e1d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e1dc:	f89a 3000 	ldrb.w	r3, [sl]
 800e1e0:	2b2a      	cmp	r3, #42	@ 0x2a
 800e1e2:	d015      	beq.n	800e210 <_vfiprintf_r+0x120>
 800e1e4:	9a07      	ldr	r2, [sp, #28]
 800e1e6:	4654      	mov	r4, sl
 800e1e8:	2000      	movs	r0, #0
 800e1ea:	f04f 0c0a 	mov.w	ip, #10
 800e1ee:	4621      	mov	r1, r4
 800e1f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e1f4:	3b30      	subs	r3, #48	@ 0x30
 800e1f6:	2b09      	cmp	r3, #9
 800e1f8:	d94b      	bls.n	800e292 <_vfiprintf_r+0x1a2>
 800e1fa:	b1b0      	cbz	r0, 800e22a <_vfiprintf_r+0x13a>
 800e1fc:	9207      	str	r2, [sp, #28]
 800e1fe:	e014      	b.n	800e22a <_vfiprintf_r+0x13a>
 800e200:	eba0 0308 	sub.w	r3, r0, r8
 800e204:	fa09 f303 	lsl.w	r3, r9, r3
 800e208:	4313      	orrs	r3, r2
 800e20a:	9304      	str	r3, [sp, #16]
 800e20c:	46a2      	mov	sl, r4
 800e20e:	e7d2      	b.n	800e1b6 <_vfiprintf_r+0xc6>
 800e210:	9b03      	ldr	r3, [sp, #12]
 800e212:	1d19      	adds	r1, r3, #4
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	9103      	str	r1, [sp, #12]
 800e218:	2b00      	cmp	r3, #0
 800e21a:	bfbb      	ittet	lt
 800e21c:	425b      	neglt	r3, r3
 800e21e:	f042 0202 	orrlt.w	r2, r2, #2
 800e222:	9307      	strge	r3, [sp, #28]
 800e224:	9307      	strlt	r3, [sp, #28]
 800e226:	bfb8      	it	lt
 800e228:	9204      	strlt	r2, [sp, #16]
 800e22a:	7823      	ldrb	r3, [r4, #0]
 800e22c:	2b2e      	cmp	r3, #46	@ 0x2e
 800e22e:	d10a      	bne.n	800e246 <_vfiprintf_r+0x156>
 800e230:	7863      	ldrb	r3, [r4, #1]
 800e232:	2b2a      	cmp	r3, #42	@ 0x2a
 800e234:	d132      	bne.n	800e29c <_vfiprintf_r+0x1ac>
 800e236:	9b03      	ldr	r3, [sp, #12]
 800e238:	1d1a      	adds	r2, r3, #4
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	9203      	str	r2, [sp, #12]
 800e23e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e242:	3402      	adds	r4, #2
 800e244:	9305      	str	r3, [sp, #20]
 800e246:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e31c <_vfiprintf_r+0x22c>
 800e24a:	7821      	ldrb	r1, [r4, #0]
 800e24c:	2203      	movs	r2, #3
 800e24e:	4650      	mov	r0, sl
 800e250:	f7f1 ffbe 	bl	80001d0 <memchr>
 800e254:	b138      	cbz	r0, 800e266 <_vfiprintf_r+0x176>
 800e256:	9b04      	ldr	r3, [sp, #16]
 800e258:	eba0 000a 	sub.w	r0, r0, sl
 800e25c:	2240      	movs	r2, #64	@ 0x40
 800e25e:	4082      	lsls	r2, r0
 800e260:	4313      	orrs	r3, r2
 800e262:	3401      	adds	r4, #1
 800e264:	9304      	str	r3, [sp, #16]
 800e266:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e26a:	4829      	ldr	r0, [pc, #164]	@ (800e310 <_vfiprintf_r+0x220>)
 800e26c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e270:	2206      	movs	r2, #6
 800e272:	f7f1 ffad 	bl	80001d0 <memchr>
 800e276:	2800      	cmp	r0, #0
 800e278:	d03f      	beq.n	800e2fa <_vfiprintf_r+0x20a>
 800e27a:	4b26      	ldr	r3, [pc, #152]	@ (800e314 <_vfiprintf_r+0x224>)
 800e27c:	bb1b      	cbnz	r3, 800e2c6 <_vfiprintf_r+0x1d6>
 800e27e:	9b03      	ldr	r3, [sp, #12]
 800e280:	3307      	adds	r3, #7
 800e282:	f023 0307 	bic.w	r3, r3, #7
 800e286:	3308      	adds	r3, #8
 800e288:	9303      	str	r3, [sp, #12]
 800e28a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e28c:	443b      	add	r3, r7
 800e28e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e290:	e76a      	b.n	800e168 <_vfiprintf_r+0x78>
 800e292:	fb0c 3202 	mla	r2, ip, r2, r3
 800e296:	460c      	mov	r4, r1
 800e298:	2001      	movs	r0, #1
 800e29a:	e7a8      	b.n	800e1ee <_vfiprintf_r+0xfe>
 800e29c:	2300      	movs	r3, #0
 800e29e:	3401      	adds	r4, #1
 800e2a0:	9305      	str	r3, [sp, #20]
 800e2a2:	4619      	mov	r1, r3
 800e2a4:	f04f 0c0a 	mov.w	ip, #10
 800e2a8:	4620      	mov	r0, r4
 800e2aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e2ae:	3a30      	subs	r2, #48	@ 0x30
 800e2b0:	2a09      	cmp	r2, #9
 800e2b2:	d903      	bls.n	800e2bc <_vfiprintf_r+0x1cc>
 800e2b4:	2b00      	cmp	r3, #0
 800e2b6:	d0c6      	beq.n	800e246 <_vfiprintf_r+0x156>
 800e2b8:	9105      	str	r1, [sp, #20]
 800e2ba:	e7c4      	b.n	800e246 <_vfiprintf_r+0x156>
 800e2bc:	fb0c 2101 	mla	r1, ip, r1, r2
 800e2c0:	4604      	mov	r4, r0
 800e2c2:	2301      	movs	r3, #1
 800e2c4:	e7f0      	b.n	800e2a8 <_vfiprintf_r+0x1b8>
 800e2c6:	ab03      	add	r3, sp, #12
 800e2c8:	9300      	str	r3, [sp, #0]
 800e2ca:	462a      	mov	r2, r5
 800e2cc:	4b12      	ldr	r3, [pc, #72]	@ (800e318 <_vfiprintf_r+0x228>)
 800e2ce:	a904      	add	r1, sp, #16
 800e2d0:	4630      	mov	r0, r6
 800e2d2:	f7fd fd9f 	bl	800be14 <_printf_float>
 800e2d6:	4607      	mov	r7, r0
 800e2d8:	1c78      	adds	r0, r7, #1
 800e2da:	d1d6      	bne.n	800e28a <_vfiprintf_r+0x19a>
 800e2dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e2de:	07d9      	lsls	r1, r3, #31
 800e2e0:	d405      	bmi.n	800e2ee <_vfiprintf_r+0x1fe>
 800e2e2:	89ab      	ldrh	r3, [r5, #12]
 800e2e4:	059a      	lsls	r2, r3, #22
 800e2e6:	d402      	bmi.n	800e2ee <_vfiprintf_r+0x1fe>
 800e2e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e2ea:	f7fe facd 	bl	800c888 <__retarget_lock_release_recursive>
 800e2ee:	89ab      	ldrh	r3, [r5, #12]
 800e2f0:	065b      	lsls	r3, r3, #25
 800e2f2:	f53f af1f 	bmi.w	800e134 <_vfiprintf_r+0x44>
 800e2f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e2f8:	e71e      	b.n	800e138 <_vfiprintf_r+0x48>
 800e2fa:	ab03      	add	r3, sp, #12
 800e2fc:	9300      	str	r3, [sp, #0]
 800e2fe:	462a      	mov	r2, r5
 800e300:	4b05      	ldr	r3, [pc, #20]	@ (800e318 <_vfiprintf_r+0x228>)
 800e302:	a904      	add	r1, sp, #16
 800e304:	4630      	mov	r0, r6
 800e306:	f7fe f81d 	bl	800c344 <_printf_i>
 800e30a:	e7e4      	b.n	800e2d6 <_vfiprintf_r+0x1e6>
 800e30c:	0800eaf0 	.word	0x0800eaf0
 800e310:	0800eafa 	.word	0x0800eafa
 800e314:	0800be15 	.word	0x0800be15
 800e318:	0800e0cd 	.word	0x0800e0cd
 800e31c:	0800eaf6 	.word	0x0800eaf6

0800e320 <__swbuf_r>:
 800e320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e322:	460e      	mov	r6, r1
 800e324:	4614      	mov	r4, r2
 800e326:	4605      	mov	r5, r0
 800e328:	b118      	cbz	r0, 800e332 <__swbuf_r+0x12>
 800e32a:	6a03      	ldr	r3, [r0, #32]
 800e32c:	b90b      	cbnz	r3, 800e332 <__swbuf_r+0x12>
 800e32e:	f7fe f9b3 	bl	800c698 <__sinit>
 800e332:	69a3      	ldr	r3, [r4, #24]
 800e334:	60a3      	str	r3, [r4, #8]
 800e336:	89a3      	ldrh	r3, [r4, #12]
 800e338:	071a      	lsls	r2, r3, #28
 800e33a:	d501      	bpl.n	800e340 <__swbuf_r+0x20>
 800e33c:	6923      	ldr	r3, [r4, #16]
 800e33e:	b943      	cbnz	r3, 800e352 <__swbuf_r+0x32>
 800e340:	4621      	mov	r1, r4
 800e342:	4628      	mov	r0, r5
 800e344:	f000 f82a 	bl	800e39c <__swsetup_r>
 800e348:	b118      	cbz	r0, 800e352 <__swbuf_r+0x32>
 800e34a:	f04f 37ff 	mov.w	r7, #4294967295
 800e34e:	4638      	mov	r0, r7
 800e350:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e352:	6823      	ldr	r3, [r4, #0]
 800e354:	6922      	ldr	r2, [r4, #16]
 800e356:	1a98      	subs	r0, r3, r2
 800e358:	6963      	ldr	r3, [r4, #20]
 800e35a:	b2f6      	uxtb	r6, r6
 800e35c:	4283      	cmp	r3, r0
 800e35e:	4637      	mov	r7, r6
 800e360:	dc05      	bgt.n	800e36e <__swbuf_r+0x4e>
 800e362:	4621      	mov	r1, r4
 800e364:	4628      	mov	r0, r5
 800e366:	f7ff fde9 	bl	800df3c <_fflush_r>
 800e36a:	2800      	cmp	r0, #0
 800e36c:	d1ed      	bne.n	800e34a <__swbuf_r+0x2a>
 800e36e:	68a3      	ldr	r3, [r4, #8]
 800e370:	3b01      	subs	r3, #1
 800e372:	60a3      	str	r3, [r4, #8]
 800e374:	6823      	ldr	r3, [r4, #0]
 800e376:	1c5a      	adds	r2, r3, #1
 800e378:	6022      	str	r2, [r4, #0]
 800e37a:	701e      	strb	r6, [r3, #0]
 800e37c:	6962      	ldr	r2, [r4, #20]
 800e37e:	1c43      	adds	r3, r0, #1
 800e380:	429a      	cmp	r2, r3
 800e382:	d004      	beq.n	800e38e <__swbuf_r+0x6e>
 800e384:	89a3      	ldrh	r3, [r4, #12]
 800e386:	07db      	lsls	r3, r3, #31
 800e388:	d5e1      	bpl.n	800e34e <__swbuf_r+0x2e>
 800e38a:	2e0a      	cmp	r6, #10
 800e38c:	d1df      	bne.n	800e34e <__swbuf_r+0x2e>
 800e38e:	4621      	mov	r1, r4
 800e390:	4628      	mov	r0, r5
 800e392:	f7ff fdd3 	bl	800df3c <_fflush_r>
 800e396:	2800      	cmp	r0, #0
 800e398:	d0d9      	beq.n	800e34e <__swbuf_r+0x2e>
 800e39a:	e7d6      	b.n	800e34a <__swbuf_r+0x2a>

0800e39c <__swsetup_r>:
 800e39c:	b538      	push	{r3, r4, r5, lr}
 800e39e:	4b29      	ldr	r3, [pc, #164]	@ (800e444 <__swsetup_r+0xa8>)
 800e3a0:	4605      	mov	r5, r0
 800e3a2:	6818      	ldr	r0, [r3, #0]
 800e3a4:	460c      	mov	r4, r1
 800e3a6:	b118      	cbz	r0, 800e3b0 <__swsetup_r+0x14>
 800e3a8:	6a03      	ldr	r3, [r0, #32]
 800e3aa:	b90b      	cbnz	r3, 800e3b0 <__swsetup_r+0x14>
 800e3ac:	f7fe f974 	bl	800c698 <__sinit>
 800e3b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e3b4:	0719      	lsls	r1, r3, #28
 800e3b6:	d422      	bmi.n	800e3fe <__swsetup_r+0x62>
 800e3b8:	06da      	lsls	r2, r3, #27
 800e3ba:	d407      	bmi.n	800e3cc <__swsetup_r+0x30>
 800e3bc:	2209      	movs	r2, #9
 800e3be:	602a      	str	r2, [r5, #0]
 800e3c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e3c4:	81a3      	strh	r3, [r4, #12]
 800e3c6:	f04f 30ff 	mov.w	r0, #4294967295
 800e3ca:	e033      	b.n	800e434 <__swsetup_r+0x98>
 800e3cc:	0758      	lsls	r0, r3, #29
 800e3ce:	d512      	bpl.n	800e3f6 <__swsetup_r+0x5a>
 800e3d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e3d2:	b141      	cbz	r1, 800e3e6 <__swsetup_r+0x4a>
 800e3d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e3d8:	4299      	cmp	r1, r3
 800e3da:	d002      	beq.n	800e3e2 <__swsetup_r+0x46>
 800e3dc:	4628      	mov	r0, r5
 800e3de:	f7ff f8af 	bl	800d540 <_free_r>
 800e3e2:	2300      	movs	r3, #0
 800e3e4:	6363      	str	r3, [r4, #52]	@ 0x34
 800e3e6:	89a3      	ldrh	r3, [r4, #12]
 800e3e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e3ec:	81a3      	strh	r3, [r4, #12]
 800e3ee:	2300      	movs	r3, #0
 800e3f0:	6063      	str	r3, [r4, #4]
 800e3f2:	6923      	ldr	r3, [r4, #16]
 800e3f4:	6023      	str	r3, [r4, #0]
 800e3f6:	89a3      	ldrh	r3, [r4, #12]
 800e3f8:	f043 0308 	orr.w	r3, r3, #8
 800e3fc:	81a3      	strh	r3, [r4, #12]
 800e3fe:	6923      	ldr	r3, [r4, #16]
 800e400:	b94b      	cbnz	r3, 800e416 <__swsetup_r+0x7a>
 800e402:	89a3      	ldrh	r3, [r4, #12]
 800e404:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e408:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e40c:	d003      	beq.n	800e416 <__swsetup_r+0x7a>
 800e40e:	4621      	mov	r1, r4
 800e410:	4628      	mov	r0, r5
 800e412:	f000 f883 	bl	800e51c <__smakebuf_r>
 800e416:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e41a:	f013 0201 	ands.w	r2, r3, #1
 800e41e:	d00a      	beq.n	800e436 <__swsetup_r+0x9a>
 800e420:	2200      	movs	r2, #0
 800e422:	60a2      	str	r2, [r4, #8]
 800e424:	6962      	ldr	r2, [r4, #20]
 800e426:	4252      	negs	r2, r2
 800e428:	61a2      	str	r2, [r4, #24]
 800e42a:	6922      	ldr	r2, [r4, #16]
 800e42c:	b942      	cbnz	r2, 800e440 <__swsetup_r+0xa4>
 800e42e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e432:	d1c5      	bne.n	800e3c0 <__swsetup_r+0x24>
 800e434:	bd38      	pop	{r3, r4, r5, pc}
 800e436:	0799      	lsls	r1, r3, #30
 800e438:	bf58      	it	pl
 800e43a:	6962      	ldrpl	r2, [r4, #20]
 800e43c:	60a2      	str	r2, [r4, #8]
 800e43e:	e7f4      	b.n	800e42a <__swsetup_r+0x8e>
 800e440:	2000      	movs	r0, #0
 800e442:	e7f7      	b.n	800e434 <__swsetup_r+0x98>
 800e444:	20000130 	.word	0x20000130

0800e448 <_raise_r>:
 800e448:	291f      	cmp	r1, #31
 800e44a:	b538      	push	{r3, r4, r5, lr}
 800e44c:	4605      	mov	r5, r0
 800e44e:	460c      	mov	r4, r1
 800e450:	d904      	bls.n	800e45c <_raise_r+0x14>
 800e452:	2316      	movs	r3, #22
 800e454:	6003      	str	r3, [r0, #0]
 800e456:	f04f 30ff 	mov.w	r0, #4294967295
 800e45a:	bd38      	pop	{r3, r4, r5, pc}
 800e45c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e45e:	b112      	cbz	r2, 800e466 <_raise_r+0x1e>
 800e460:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e464:	b94b      	cbnz	r3, 800e47a <_raise_r+0x32>
 800e466:	4628      	mov	r0, r5
 800e468:	f000 f830 	bl	800e4cc <_getpid_r>
 800e46c:	4622      	mov	r2, r4
 800e46e:	4601      	mov	r1, r0
 800e470:	4628      	mov	r0, r5
 800e472:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e476:	f000 b817 	b.w	800e4a8 <_kill_r>
 800e47a:	2b01      	cmp	r3, #1
 800e47c:	d00a      	beq.n	800e494 <_raise_r+0x4c>
 800e47e:	1c59      	adds	r1, r3, #1
 800e480:	d103      	bne.n	800e48a <_raise_r+0x42>
 800e482:	2316      	movs	r3, #22
 800e484:	6003      	str	r3, [r0, #0]
 800e486:	2001      	movs	r0, #1
 800e488:	e7e7      	b.n	800e45a <_raise_r+0x12>
 800e48a:	2100      	movs	r1, #0
 800e48c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e490:	4620      	mov	r0, r4
 800e492:	4798      	blx	r3
 800e494:	2000      	movs	r0, #0
 800e496:	e7e0      	b.n	800e45a <_raise_r+0x12>

0800e498 <raise>:
 800e498:	4b02      	ldr	r3, [pc, #8]	@ (800e4a4 <raise+0xc>)
 800e49a:	4601      	mov	r1, r0
 800e49c:	6818      	ldr	r0, [r3, #0]
 800e49e:	f7ff bfd3 	b.w	800e448 <_raise_r>
 800e4a2:	bf00      	nop
 800e4a4:	20000130 	.word	0x20000130

0800e4a8 <_kill_r>:
 800e4a8:	b538      	push	{r3, r4, r5, lr}
 800e4aa:	4d07      	ldr	r5, [pc, #28]	@ (800e4c8 <_kill_r+0x20>)
 800e4ac:	2300      	movs	r3, #0
 800e4ae:	4604      	mov	r4, r0
 800e4b0:	4608      	mov	r0, r1
 800e4b2:	4611      	mov	r1, r2
 800e4b4:	602b      	str	r3, [r5, #0]
 800e4b6:	f7f3 fe81 	bl	80021bc <_kill>
 800e4ba:	1c43      	adds	r3, r0, #1
 800e4bc:	d102      	bne.n	800e4c4 <_kill_r+0x1c>
 800e4be:	682b      	ldr	r3, [r5, #0]
 800e4c0:	b103      	cbz	r3, 800e4c4 <_kill_r+0x1c>
 800e4c2:	6023      	str	r3, [r4, #0]
 800e4c4:	bd38      	pop	{r3, r4, r5, pc}
 800e4c6:	bf00      	nop
 800e4c8:	20002268 	.word	0x20002268

0800e4cc <_getpid_r>:
 800e4cc:	f7f3 be6e 	b.w	80021ac <_getpid>

0800e4d0 <__swhatbuf_r>:
 800e4d0:	b570      	push	{r4, r5, r6, lr}
 800e4d2:	460c      	mov	r4, r1
 800e4d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e4d8:	2900      	cmp	r1, #0
 800e4da:	b096      	sub	sp, #88	@ 0x58
 800e4dc:	4615      	mov	r5, r2
 800e4de:	461e      	mov	r6, r3
 800e4e0:	da0d      	bge.n	800e4fe <__swhatbuf_r+0x2e>
 800e4e2:	89a3      	ldrh	r3, [r4, #12]
 800e4e4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e4e8:	f04f 0100 	mov.w	r1, #0
 800e4ec:	bf14      	ite	ne
 800e4ee:	2340      	movne	r3, #64	@ 0x40
 800e4f0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e4f4:	2000      	movs	r0, #0
 800e4f6:	6031      	str	r1, [r6, #0]
 800e4f8:	602b      	str	r3, [r5, #0]
 800e4fa:	b016      	add	sp, #88	@ 0x58
 800e4fc:	bd70      	pop	{r4, r5, r6, pc}
 800e4fe:	466a      	mov	r2, sp
 800e500:	f000 f848 	bl	800e594 <_fstat_r>
 800e504:	2800      	cmp	r0, #0
 800e506:	dbec      	blt.n	800e4e2 <__swhatbuf_r+0x12>
 800e508:	9901      	ldr	r1, [sp, #4]
 800e50a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e50e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e512:	4259      	negs	r1, r3
 800e514:	4159      	adcs	r1, r3
 800e516:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e51a:	e7eb      	b.n	800e4f4 <__swhatbuf_r+0x24>

0800e51c <__smakebuf_r>:
 800e51c:	898b      	ldrh	r3, [r1, #12]
 800e51e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e520:	079d      	lsls	r5, r3, #30
 800e522:	4606      	mov	r6, r0
 800e524:	460c      	mov	r4, r1
 800e526:	d507      	bpl.n	800e538 <__smakebuf_r+0x1c>
 800e528:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e52c:	6023      	str	r3, [r4, #0]
 800e52e:	6123      	str	r3, [r4, #16]
 800e530:	2301      	movs	r3, #1
 800e532:	6163      	str	r3, [r4, #20]
 800e534:	b003      	add	sp, #12
 800e536:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e538:	ab01      	add	r3, sp, #4
 800e53a:	466a      	mov	r2, sp
 800e53c:	f7ff ffc8 	bl	800e4d0 <__swhatbuf_r>
 800e540:	9f00      	ldr	r7, [sp, #0]
 800e542:	4605      	mov	r5, r0
 800e544:	4639      	mov	r1, r7
 800e546:	4630      	mov	r0, r6
 800e548:	f7ff f86e 	bl	800d628 <_malloc_r>
 800e54c:	b948      	cbnz	r0, 800e562 <__smakebuf_r+0x46>
 800e54e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e552:	059a      	lsls	r2, r3, #22
 800e554:	d4ee      	bmi.n	800e534 <__smakebuf_r+0x18>
 800e556:	f023 0303 	bic.w	r3, r3, #3
 800e55a:	f043 0302 	orr.w	r3, r3, #2
 800e55e:	81a3      	strh	r3, [r4, #12]
 800e560:	e7e2      	b.n	800e528 <__smakebuf_r+0xc>
 800e562:	89a3      	ldrh	r3, [r4, #12]
 800e564:	6020      	str	r0, [r4, #0]
 800e566:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e56a:	81a3      	strh	r3, [r4, #12]
 800e56c:	9b01      	ldr	r3, [sp, #4]
 800e56e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e572:	b15b      	cbz	r3, 800e58c <__smakebuf_r+0x70>
 800e574:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e578:	4630      	mov	r0, r6
 800e57a:	f000 f81d 	bl	800e5b8 <_isatty_r>
 800e57e:	b128      	cbz	r0, 800e58c <__smakebuf_r+0x70>
 800e580:	89a3      	ldrh	r3, [r4, #12]
 800e582:	f023 0303 	bic.w	r3, r3, #3
 800e586:	f043 0301 	orr.w	r3, r3, #1
 800e58a:	81a3      	strh	r3, [r4, #12]
 800e58c:	89a3      	ldrh	r3, [r4, #12]
 800e58e:	431d      	orrs	r5, r3
 800e590:	81a5      	strh	r5, [r4, #12]
 800e592:	e7cf      	b.n	800e534 <__smakebuf_r+0x18>

0800e594 <_fstat_r>:
 800e594:	b538      	push	{r3, r4, r5, lr}
 800e596:	4d07      	ldr	r5, [pc, #28]	@ (800e5b4 <_fstat_r+0x20>)
 800e598:	2300      	movs	r3, #0
 800e59a:	4604      	mov	r4, r0
 800e59c:	4608      	mov	r0, r1
 800e59e:	4611      	mov	r1, r2
 800e5a0:	602b      	str	r3, [r5, #0]
 800e5a2:	f7f3 fe6b 	bl	800227c <_fstat>
 800e5a6:	1c43      	adds	r3, r0, #1
 800e5a8:	d102      	bne.n	800e5b0 <_fstat_r+0x1c>
 800e5aa:	682b      	ldr	r3, [r5, #0]
 800e5ac:	b103      	cbz	r3, 800e5b0 <_fstat_r+0x1c>
 800e5ae:	6023      	str	r3, [r4, #0]
 800e5b0:	bd38      	pop	{r3, r4, r5, pc}
 800e5b2:	bf00      	nop
 800e5b4:	20002268 	.word	0x20002268

0800e5b8 <_isatty_r>:
 800e5b8:	b538      	push	{r3, r4, r5, lr}
 800e5ba:	4d06      	ldr	r5, [pc, #24]	@ (800e5d4 <_isatty_r+0x1c>)
 800e5bc:	2300      	movs	r3, #0
 800e5be:	4604      	mov	r4, r0
 800e5c0:	4608      	mov	r0, r1
 800e5c2:	602b      	str	r3, [r5, #0]
 800e5c4:	f7f3 fe6a 	bl	800229c <_isatty>
 800e5c8:	1c43      	adds	r3, r0, #1
 800e5ca:	d102      	bne.n	800e5d2 <_isatty_r+0x1a>
 800e5cc:	682b      	ldr	r3, [r5, #0]
 800e5ce:	b103      	cbz	r3, 800e5d2 <_isatty_r+0x1a>
 800e5d0:	6023      	str	r3, [r4, #0]
 800e5d2:	bd38      	pop	{r3, r4, r5, pc}
 800e5d4:	20002268 	.word	0x20002268

0800e5d8 <atan2f>:
 800e5d8:	f000 b822 	b.w	800e620 <__ieee754_atan2f>

0800e5dc <sqrtf>:
 800e5dc:	b508      	push	{r3, lr}
 800e5de:	ed2d 8b02 	vpush	{d8}
 800e5e2:	eeb0 8a40 	vmov.f32	s16, s0
 800e5e6:	f000 f817 	bl	800e618 <__ieee754_sqrtf>
 800e5ea:	eeb4 8a48 	vcmp.f32	s16, s16
 800e5ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5f2:	d60c      	bvs.n	800e60e <sqrtf+0x32>
 800e5f4:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800e614 <sqrtf+0x38>
 800e5f8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800e5fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e600:	d505      	bpl.n	800e60e <sqrtf+0x32>
 800e602:	f7fe f915 	bl	800c830 <__errno>
 800e606:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800e60a:	2321      	movs	r3, #33	@ 0x21
 800e60c:	6003      	str	r3, [r0, #0]
 800e60e:	ecbd 8b02 	vpop	{d8}
 800e612:	bd08      	pop	{r3, pc}
 800e614:	00000000 	.word	0x00000000

0800e618 <__ieee754_sqrtf>:
 800e618:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800e61c:	4770      	bx	lr
	...

0800e620 <__ieee754_atan2f>:
 800e620:	ee10 2a90 	vmov	r2, s1
 800e624:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800e628:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800e62c:	b510      	push	{r4, lr}
 800e62e:	eef0 7a40 	vmov.f32	s15, s0
 800e632:	d806      	bhi.n	800e642 <__ieee754_atan2f+0x22>
 800e634:	ee10 0a10 	vmov	r0, s0
 800e638:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800e63c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e640:	d904      	bls.n	800e64c <__ieee754_atan2f+0x2c>
 800e642:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800e646:	eeb0 0a67 	vmov.f32	s0, s15
 800e64a:	bd10      	pop	{r4, pc}
 800e64c:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800e650:	d103      	bne.n	800e65a <__ieee754_atan2f+0x3a>
 800e652:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e656:	f000 b883 	b.w	800e760 <atanf>
 800e65a:	1794      	asrs	r4, r2, #30
 800e65c:	f004 0402 	and.w	r4, r4, #2
 800e660:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800e664:	b943      	cbnz	r3, 800e678 <__ieee754_atan2f+0x58>
 800e666:	2c02      	cmp	r4, #2
 800e668:	d05e      	beq.n	800e728 <__ieee754_atan2f+0x108>
 800e66a:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800e73c <__ieee754_atan2f+0x11c>
 800e66e:	2c03      	cmp	r4, #3
 800e670:	bf08      	it	eq
 800e672:	eef0 7a47 	vmoveq.f32	s15, s14
 800e676:	e7e6      	b.n	800e646 <__ieee754_atan2f+0x26>
 800e678:	b941      	cbnz	r1, 800e68c <__ieee754_atan2f+0x6c>
 800e67a:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800e740 <__ieee754_atan2f+0x120>
 800e67e:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800e744 <__ieee754_atan2f+0x124>
 800e682:	2800      	cmp	r0, #0
 800e684:	bfa8      	it	ge
 800e686:	eef0 7a47 	vmovge.f32	s15, s14
 800e68a:	e7dc      	b.n	800e646 <__ieee754_atan2f+0x26>
 800e68c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800e690:	d110      	bne.n	800e6b4 <__ieee754_atan2f+0x94>
 800e692:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e696:	f104 34ff 	add.w	r4, r4, #4294967295
 800e69a:	d107      	bne.n	800e6ac <__ieee754_atan2f+0x8c>
 800e69c:	2c02      	cmp	r4, #2
 800e69e:	d846      	bhi.n	800e72e <__ieee754_atan2f+0x10e>
 800e6a0:	4b29      	ldr	r3, [pc, #164]	@ (800e748 <__ieee754_atan2f+0x128>)
 800e6a2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800e6a6:	edd3 7a00 	vldr	s15, [r3]
 800e6aa:	e7cc      	b.n	800e646 <__ieee754_atan2f+0x26>
 800e6ac:	2c02      	cmp	r4, #2
 800e6ae:	d841      	bhi.n	800e734 <__ieee754_atan2f+0x114>
 800e6b0:	4b26      	ldr	r3, [pc, #152]	@ (800e74c <__ieee754_atan2f+0x12c>)
 800e6b2:	e7f6      	b.n	800e6a2 <__ieee754_atan2f+0x82>
 800e6b4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e6b8:	d0df      	beq.n	800e67a <__ieee754_atan2f+0x5a>
 800e6ba:	1a5b      	subs	r3, r3, r1
 800e6bc:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800e6c0:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800e6c4:	da1a      	bge.n	800e6fc <__ieee754_atan2f+0xdc>
 800e6c6:	2a00      	cmp	r2, #0
 800e6c8:	da01      	bge.n	800e6ce <__ieee754_atan2f+0xae>
 800e6ca:	313c      	adds	r1, #60	@ 0x3c
 800e6cc:	db19      	blt.n	800e702 <__ieee754_atan2f+0xe2>
 800e6ce:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800e6d2:	f000 f919 	bl	800e908 <fabsf>
 800e6d6:	f000 f843 	bl	800e760 <atanf>
 800e6da:	eef0 7a40 	vmov.f32	s15, s0
 800e6de:	2c01      	cmp	r4, #1
 800e6e0:	d012      	beq.n	800e708 <__ieee754_atan2f+0xe8>
 800e6e2:	2c02      	cmp	r4, #2
 800e6e4:	d017      	beq.n	800e716 <__ieee754_atan2f+0xf6>
 800e6e6:	2c00      	cmp	r4, #0
 800e6e8:	d0ad      	beq.n	800e646 <__ieee754_atan2f+0x26>
 800e6ea:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800e750 <__ieee754_atan2f+0x130>
 800e6ee:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e6f2:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800e754 <__ieee754_atan2f+0x134>
 800e6f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e6fa:	e7a4      	b.n	800e646 <__ieee754_atan2f+0x26>
 800e6fc:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800e744 <__ieee754_atan2f+0x124>
 800e700:	e7ed      	b.n	800e6de <__ieee754_atan2f+0xbe>
 800e702:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800e758 <__ieee754_atan2f+0x138>
 800e706:	e7ea      	b.n	800e6de <__ieee754_atan2f+0xbe>
 800e708:	ee17 3a90 	vmov	r3, s15
 800e70c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800e710:	ee07 3a90 	vmov	s15, r3
 800e714:	e797      	b.n	800e646 <__ieee754_atan2f+0x26>
 800e716:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800e750 <__ieee754_atan2f+0x130>
 800e71a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e71e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800e754 <__ieee754_atan2f+0x134>
 800e722:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e726:	e78e      	b.n	800e646 <__ieee754_atan2f+0x26>
 800e728:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800e754 <__ieee754_atan2f+0x134>
 800e72c:	e78b      	b.n	800e646 <__ieee754_atan2f+0x26>
 800e72e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800e75c <__ieee754_atan2f+0x13c>
 800e732:	e788      	b.n	800e646 <__ieee754_atan2f+0x26>
 800e734:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800e758 <__ieee754_atan2f+0x138>
 800e738:	e785      	b.n	800e646 <__ieee754_atan2f+0x26>
 800e73a:	bf00      	nop
 800e73c:	c0490fdb 	.word	0xc0490fdb
 800e740:	bfc90fdb 	.word	0xbfc90fdb
 800e744:	3fc90fdb 	.word	0x3fc90fdb
 800e748:	0800ed10 	.word	0x0800ed10
 800e74c:	0800ed04 	.word	0x0800ed04
 800e750:	33bbbd2e 	.word	0x33bbbd2e
 800e754:	40490fdb 	.word	0x40490fdb
 800e758:	00000000 	.word	0x00000000
 800e75c:	3f490fdb 	.word	0x3f490fdb

0800e760 <atanf>:
 800e760:	b538      	push	{r3, r4, r5, lr}
 800e762:	ee10 5a10 	vmov	r5, s0
 800e766:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800e76a:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800e76e:	eef0 7a40 	vmov.f32	s15, s0
 800e772:	d310      	bcc.n	800e796 <atanf+0x36>
 800e774:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800e778:	d904      	bls.n	800e784 <atanf+0x24>
 800e77a:	ee70 7a00 	vadd.f32	s15, s0, s0
 800e77e:	eeb0 0a67 	vmov.f32	s0, s15
 800e782:	bd38      	pop	{r3, r4, r5, pc}
 800e784:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800e8bc <atanf+0x15c>
 800e788:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800e8c0 <atanf+0x160>
 800e78c:	2d00      	cmp	r5, #0
 800e78e:	bfc8      	it	gt
 800e790:	eef0 7a47 	vmovgt.f32	s15, s14
 800e794:	e7f3      	b.n	800e77e <atanf+0x1e>
 800e796:	4b4b      	ldr	r3, [pc, #300]	@ (800e8c4 <atanf+0x164>)
 800e798:	429c      	cmp	r4, r3
 800e79a:	d810      	bhi.n	800e7be <atanf+0x5e>
 800e79c:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800e7a0:	d20a      	bcs.n	800e7b8 <atanf+0x58>
 800e7a2:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800e8c8 <atanf+0x168>
 800e7a6:	ee30 7a07 	vadd.f32	s14, s0, s14
 800e7aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e7ae:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800e7b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e7b6:	dce2      	bgt.n	800e77e <atanf+0x1e>
 800e7b8:	f04f 33ff 	mov.w	r3, #4294967295
 800e7bc:	e013      	b.n	800e7e6 <atanf+0x86>
 800e7be:	f000 f8a3 	bl	800e908 <fabsf>
 800e7c2:	4b42      	ldr	r3, [pc, #264]	@ (800e8cc <atanf+0x16c>)
 800e7c4:	429c      	cmp	r4, r3
 800e7c6:	d84f      	bhi.n	800e868 <atanf+0x108>
 800e7c8:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800e7cc:	429c      	cmp	r4, r3
 800e7ce:	d841      	bhi.n	800e854 <atanf+0xf4>
 800e7d0:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800e7d4:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800e7d8:	eea0 7a27 	vfma.f32	s14, s0, s15
 800e7dc:	2300      	movs	r3, #0
 800e7de:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e7e2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800e7e6:	1c5a      	adds	r2, r3, #1
 800e7e8:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800e7ec:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800e8d0 <atanf+0x170>
 800e7f0:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800e8d4 <atanf+0x174>
 800e7f4:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800e8d8 <atanf+0x178>
 800e7f8:	ee66 6a06 	vmul.f32	s13, s12, s12
 800e7fc:	eee6 5a87 	vfma.f32	s11, s13, s14
 800e800:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800e8dc <atanf+0x17c>
 800e804:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800e808:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800e8e0 <atanf+0x180>
 800e80c:	eee7 5a26 	vfma.f32	s11, s14, s13
 800e810:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800e8e4 <atanf+0x184>
 800e814:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800e818:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800e8e8 <atanf+0x188>
 800e81c:	eee7 5a26 	vfma.f32	s11, s14, s13
 800e820:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800e8ec <atanf+0x18c>
 800e824:	eea6 5a87 	vfma.f32	s10, s13, s14
 800e828:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800e8f0 <atanf+0x190>
 800e82c:	eea5 7a26 	vfma.f32	s14, s10, s13
 800e830:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800e8f4 <atanf+0x194>
 800e834:	eea7 5a26 	vfma.f32	s10, s14, s13
 800e838:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800e8f8 <atanf+0x198>
 800e83c:	eea5 7a26 	vfma.f32	s14, s10, s13
 800e840:	ee27 7a26 	vmul.f32	s14, s14, s13
 800e844:	eea5 7a86 	vfma.f32	s14, s11, s12
 800e848:	ee27 7a87 	vmul.f32	s14, s15, s14
 800e84c:	d121      	bne.n	800e892 <atanf+0x132>
 800e84e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e852:	e794      	b.n	800e77e <atanf+0x1e>
 800e854:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e858:	ee30 7a67 	vsub.f32	s14, s0, s15
 800e85c:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e860:	2301      	movs	r3, #1
 800e862:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800e866:	e7be      	b.n	800e7e6 <atanf+0x86>
 800e868:	4b24      	ldr	r3, [pc, #144]	@ (800e8fc <atanf+0x19c>)
 800e86a:	429c      	cmp	r4, r3
 800e86c:	d80b      	bhi.n	800e886 <atanf+0x126>
 800e86e:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800e872:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e876:	eea0 7a27 	vfma.f32	s14, s0, s15
 800e87a:	2302      	movs	r3, #2
 800e87c:	ee70 6a67 	vsub.f32	s13, s0, s15
 800e880:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e884:	e7af      	b.n	800e7e6 <atanf+0x86>
 800e886:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800e88a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800e88e:	2303      	movs	r3, #3
 800e890:	e7a9      	b.n	800e7e6 <atanf+0x86>
 800e892:	4a1b      	ldr	r2, [pc, #108]	@ (800e900 <atanf+0x1a0>)
 800e894:	491b      	ldr	r1, [pc, #108]	@ (800e904 <atanf+0x1a4>)
 800e896:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800e89a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800e89e:	edd3 6a00 	vldr	s13, [r3]
 800e8a2:	ee37 7a66 	vsub.f32	s14, s14, s13
 800e8a6:	2d00      	cmp	r5, #0
 800e8a8:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e8ac:	edd2 7a00 	vldr	s15, [r2]
 800e8b0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e8b4:	bfb8      	it	lt
 800e8b6:	eef1 7a67 	vneglt.f32	s15, s15
 800e8ba:	e760      	b.n	800e77e <atanf+0x1e>
 800e8bc:	bfc90fdb 	.word	0xbfc90fdb
 800e8c0:	3fc90fdb 	.word	0x3fc90fdb
 800e8c4:	3edfffff 	.word	0x3edfffff
 800e8c8:	7149f2ca 	.word	0x7149f2ca
 800e8cc:	3f97ffff 	.word	0x3f97ffff
 800e8d0:	3c8569d7 	.word	0x3c8569d7
 800e8d4:	3d4bda59 	.word	0x3d4bda59
 800e8d8:	bd6ef16b 	.word	0xbd6ef16b
 800e8dc:	3d886b35 	.word	0x3d886b35
 800e8e0:	3dba2e6e 	.word	0x3dba2e6e
 800e8e4:	3e124925 	.word	0x3e124925
 800e8e8:	3eaaaaab 	.word	0x3eaaaaab
 800e8ec:	bd15a221 	.word	0xbd15a221
 800e8f0:	bd9d8795 	.word	0xbd9d8795
 800e8f4:	bde38e38 	.word	0xbde38e38
 800e8f8:	be4ccccd 	.word	0xbe4ccccd
 800e8fc:	401bffff 	.word	0x401bffff
 800e900:	0800ed2c 	.word	0x0800ed2c
 800e904:	0800ed1c 	.word	0x0800ed1c

0800e908 <fabsf>:
 800e908:	ee10 3a10 	vmov	r3, s0
 800e90c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e910:	ee00 3a10 	vmov	s0, r3
 800e914:	4770      	bx	lr
	...

0800e918 <_init>:
 800e918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e91a:	bf00      	nop
 800e91c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e91e:	bc08      	pop	{r3}
 800e920:	469e      	mov	lr, r3
 800e922:	4770      	bx	lr

0800e924 <_fini>:
 800e924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e926:	bf00      	nop
 800e928:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e92a:	bc08      	pop	{r3}
 800e92c:	469e      	mov	lr, r3
 800e92e:	4770      	bx	lr
