{"Source Block": ["hdl/library/util_adcfifo/util_adcfifo.v@152:174@HdlStmProcess", "\n  assign dma_xfer_status = 4'd0;\n  assign dma_waddr_rel_t_s = dma_waddr_rel_t_m[2] ^ dma_waddr_rel_t_m[1];\n  assign dma_waddr_rel_s =  {dma_waddr_rel,{ADDRESS_PADDING_WIDTH{1'b0}}};\n\n  always @(posedge dma_clk) begin\n    if (dma_xfer_req == 1'b0) begin\n      dma_rst <= 1'b1;\n      dma_waddr_rel_t_m <= 'd0;\n      dma_waddr_rel <= 'd0;\n    end else begin\n      dma_rst <= 1'b0;\n      dma_waddr_rel_t_m <= {dma_waddr_rel_t_m[1:0], adc_waddr_rel_t};\n      if (dma_waddr_rel_t_s == 1'b1) begin\n        dma_waddr_rel <= adc_waddr_rel;\n      end\n    end\n  end\n\n  assign dma_wready_s = (DMA_READY_ENABLE == 0) ? 1'b1 : dma_wready;\n  assign dma_rd_s = (dma_raddr < dma_waddr_rel_s) ? dma_wready_s : 1'b0;\n\n  always @(posedge dma_clk) begin\n"], "Clone Blocks": [["hdl/library/xilinx/axi_adcfifo/axi_adcfifo_dma.v@142:164", "\n  assign dma_waddr_rel_t_s = dma_waddr_rel_t_m[2] ^ dma_waddr_rel_t_m[1];\n  assign dma_waddr_rel_s = (DMA_MEM_RATIO == 2) ? {dma_waddr_rel, 1'd0} :\n    ((DMA_MEM_RATIO == 4) ? {dma_waddr_rel, 2'd0} : {dma_waddr_rel, 3'd0});\n\n  always @(posedge dma_clk) begin\n    if (dma_xfer_req == 1'b0) begin\n      dma_rst <= 1'b1;\n      dma_waddr_rel_t_m <= 'd0;\n      dma_waddr_rel <= 'd0;\n    end else begin\n      dma_rst <= 1'b0;\n      dma_waddr_rel_t_m <= {dma_waddr_rel_t_m[1:0], axi_waddr_rel_t};\n      if (dma_waddr_rel_t_s == 1'b1) begin\n        dma_waddr_rel <= axi_waddr_rel;\n      end\n    end\n  end\n  \n  assign dma_wready_s = (DMA_READY_ENABLE == 0) ? 1'b1 : dma_wready;\n  assign dma_rd_s = (dma_raddr == dma_waddr_rel_s) ? 1'b0 : dma_wready_s;\n\n  always @(posedge dma_clk) begin\n"]], "Diff Content": {"Delete": [[160, "      dma_waddr_rel_t_m <= 'd0;\n"], [164, "      dma_waddr_rel_t_m <= {dma_waddr_rel_t_m[1:0], adc_waddr_rel_t};\n"]], "Add": []}}