Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2013.4/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L work -L blk_mem_gen_v8_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_v_behav --prj /home/andrew/vivadoprojects/lab6/lab6.sim/sim_1/behav/testbench_v.prj work.testbench_v work.glbl 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/ip/phonemes_1/blk_mem_gen_v8_1/simulation/blk_mem_gen_v8_1.v" into library blk_mem_gen_v8_1
INFO: [VRFC 10-165] Analyzing Verilog file "/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/ip/phonemes_1/sim/phonemes.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/narrator.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/chatter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/dac.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/home/andrew/vivadoprojects/lab6/lab6.srcs/sim_1/imports/files/testbench.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_1.BLK_MEM_GEN_v8_1_output_stage(C_...
Compiling module blk_mem_gen_v8_1.BLK_MEM_GEN_v8_1_output_stage(C_...
Compiling module blk_mem_gen_v8_1.BLK_MEM_GEN_v8_1_softecc_output_...
Compiling module blk_mem_gen_v8_1.BLK_MEM_GEN_v8_1_mem_module(C_CO...
Compiling module blk_mem_gen_v8_1.blk_mem_gen_v8_1(C_FAMILY="artix...
Compiling module work.phonemes
Compiling module work.dac
Compiling module work.fsm
Compiling module work.chatter
Compiling module work.narrator
Compiling module work.testbench_v
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot testbench_v_behav
