** Name: SimpleTwoStageOpAmp_SimpleOpAmp6_5

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp6_5 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 outVoltageBiasXXnXX0 outVoltageBiasXXnXX0 sourceNmos sourceNmos nmos4 L=3e-6 W=17e-6
mDiodeTransistorNmos2 FirstStageYinnerOutputLoad1 FirstStageYinnerOutputLoad1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 nmos4 L=7e-6 W=136e-6
mDiodeTransistorNmos3 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 sourceNmos sourceNmos nmos4 L=7e-6 W=136e-6
mDiodeTransistorPmos4 ibias ibias sourcePmos sourcePmos pmos4 L=9e-6 W=58e-6
mDiodeTransistorPmos5 outInputVoltageBiasXXpXX1 outInputVoltageBiasXXpXX1 VoltageBiasXXpXX1Yinner VoltageBiasXXpXX1Yinner pmos4 L=2e-6 W=14e-6
mDiodeTransistorPmos6 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=2e-6 W=481e-6
mNormalTransistorNmos7 out outFirstStage sourceNmos sourceNmos nmos4 L=1e-6 W=212e-6
mNormalTransistorNmos8 outFirstStage FirstStageYinnerOutputLoad1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 nmos4 L=7e-6 W=136e-6
mNormalTransistorNmos9 outInputVoltageBiasXXpXX1 outVoltageBiasXXnXX0 sourceNmos sourceNmos nmos4 L=3e-6 W=79e-6
mNormalTransistorNmos10 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack2Load1 sourceNmos sourceNmos nmos4 L=7e-6 W=136e-6
mNormalTransistorPmos11 out outInputVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 pmos4 L=2e-6 W=481e-6
mNormalTransistorPmos12 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=4e-6 W=395e-6
mNormalTransistorPmos13 outVoltageBiasXXnXX0 ibias sourcePmos sourcePmos pmos4 L=9e-6 W=64e-6
mNormalTransistorPmos14 FirstStageYinnerOutputLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=4e-6 W=395e-6
mNormalTransistorPmos15 FirstStageYsourceTransconductance ibias sourcePmos sourcePmos pmos4 L=9e-6 W=470e-6
mNormalTransistorPmos16 VoltageBiasXXpXX1Yinner outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=2e-6 W=14e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp6_5

** Expected Performance Values: 
** Gain: 101 dB
** Power consumption: 9.69901 mW
** Area: 14776 (mu_m)^2
** Transit frequency: 35.2211 MHz
** Transit frequency with error factor: 35.2015 MHz
** Slew rate: 33.8528 V/mu_s
** Phase margin: 69.9009Â°
** CMRR: 106 dB
** negPSRR: 102 dB
** posPSRR: 106 dB
** VoutMax: 3.15001 V
** VoutMin: 0.320001 V
** VcmMax: 3.99001 V
** VcmMin: 0.560001 V


** Expected Currents: 
** NormalTransistorNmos: 51.6651 muA
** NormalTransistorPmos: -11.2459 muA
** DiodeTransistorNmos: 41.2941 muA
** NormalTransistorNmos: 41.2931 muA
** NormalTransistorNmos: 41.2941 muA
** DiodeTransistorNmos: 41.2931 muA
** NormalTransistorPmos: -82.5899 muA
** NormalTransistorPmos: -41.2949 muA
** NormalTransistorPmos: -41.2949 muA
** NormalTransistorNmos: 1774.26 muA
** NormalTransistorPmos: -1774.25 muA
** DiodeTransistorPmos: -1774.25 muA
** DiodeTransistorNmos: 11.2451 muA
** DiodeTransistorPmos: -51.6659 muA
** NormalTransistorPmos: -51.6669 muA
** DiodeTransistorPmos: -9.99899 muA


** Expected Voltages: 
** ibias: 4.14001  V
** in1: 2.5  V
** in2: 2.5  V
** out: 2.5  V
** outFirstStage: 0.721001  V
** outInputVoltageBiasXXpXX1: 2.58201  V
** outSourceVoltageBiasXXpXX1: 3.79101  V
** outVoltageBiasXXnXX0: 0.558001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerOutputLoad1: 1.12601  V
** innerTransistorStack1Load1: 0.562001  V
** innerTransistorStack2Load1: 0.563001  V
** sourceTransconductance: 3.21701  V
** inner: 3.78601  V


.END