

================================================================
== Vitis HLS Report for 'krnl_bp_Pipeline_VITIS_LOOP_671_11'
================================================================
* Date:           Mon Aug 18 15:42:14 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       11|        ?|  36.663 ns|         ?|   11|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_671_11  |        9|        ?|        10|          1|          1|  1 ~ ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       78|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|      130|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|     1286|      544|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1286|      788|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_33_4_32_1_1_U360  |sparsemux_33_4_32_1_1  |        0|   0|  0|  65|    0|
    |sparsemux_33_4_32_1_1_U361  |sparsemux_33_4_32_1_1  |        0|   0|  0|  65|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   0|  0| 130|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln671_fu_642_p2   |         +|   0|  0|  38|          31|           1|
    |icmp_ln671_fu_636_p2  |      icmp|   0|  0|  38|          31|          31|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  78|          63|          34|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|   31|         62|
    |i_fu_134                 |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   64|        128|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add4_reg_1048                     |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |i_fu_134                          |  31|   0|   31|          0|
    |tmp_4_reg_1043                    |  32|   0|   32|          0|
    |tmp_s_reg_1038                    |  32|   0|   32|          0|
    |trunc_ln671_reg_856               |   4|   0|    4|          0|
    |u_10_addr_reg_1002                |   3|   0|    3|          0|
    |u_11_addr_reg_1008                |   3|   0|    3|          0|
    |u_12_addr_reg_1014                |   3|   0|    3|          0|
    |u_13_addr_reg_1020                |   3|   0|    3|          0|
    |u_14_addr_reg_1026                |   3|   0|    3|          0|
    |u_15_addr_reg_1032                |   3|   0|    3|          0|
    |u_1_addr_reg_948                  |   3|   0|    3|          0|
    |u_2_addr_reg_954                  |   3|   0|    3|          0|
    |u_3_addr_reg_960                  |   3|   0|    3|          0|
    |u_4_addr_reg_966                  |   3|   0|    3|          0|
    |u_5_addr_reg_972                  |   3|   0|    3|          0|
    |u_6_addr_reg_978                  |   3|   0|    3|          0|
    |u_7_addr_reg_984                  |   3|   0|    3|          0|
    |u_8_addr_reg_990                  |   3|   0|    3|          0|
    |u_9_addr_reg_996                  |   3|   0|    3|          0|
    |u_addr_reg_942                    |   3|   0|    3|          0|
    |trunc_ln671_reg_856               |  64|  32|    4|          0|
    |u_10_addr_reg_1002                |  64|  32|    3|          0|
    |u_11_addr_reg_1008                |  64|  32|    3|          0|
    |u_12_addr_reg_1014                |  64|  32|    3|          0|
    |u_13_addr_reg_1020                |  64|  32|    3|          0|
    |u_14_addr_reg_1026                |  64|  32|    3|          0|
    |u_15_addr_reg_1032                |  64|  32|    3|          0|
    |u_1_addr_reg_948                  |  64|  32|    3|          0|
    |u_2_addr_reg_954                  |  64|  32|    3|          0|
    |u_3_addr_reg_960                  |  64|  32|    3|          0|
    |u_4_addr_reg_966                  |  64|  32|    3|          0|
    |u_5_addr_reg_972                  |  64|  32|    3|          0|
    |u_6_addr_reg_978                  |  64|  32|    3|          0|
    |u_7_addr_reg_984                  |  64|  32|    3|          0|
    |u_8_addr_reg_990                  |  64|  32|    3|          0|
    |u_9_addr_reg_996                  |  64|  32|    3|          0|
    |u_addr_reg_942                    |  64|  32|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1286| 544|  250|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_671_11|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_671_11|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_671_11|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_671_11|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_671_11|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_671_11|  return value|
|grp_fu_1657_p_din0    |  out|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_671_11|  return value|
|grp_fu_1657_p_din1    |  out|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_671_11|  return value|
|grp_fu_1657_p_opcode  |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_671_11|  return value|
|grp_fu_1657_p_dout0   |   in|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_671_11|  return value|
|grp_fu_1657_p_ce      |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_671_11|  return value|
|chunk                 |   in|   31|     ap_none|                               chunk|        scalar|
|u_15_address0         |  out|    3|   ap_memory|                                u_15|         array|
|u_15_ce0              |  out|    1|   ap_memory|                                u_15|         array|
|u_15_we0              |  out|    1|   ap_memory|                                u_15|         array|
|u_15_d0               |  out|   32|   ap_memory|                                u_15|         array|
|u_15_address1         |  out|    3|   ap_memory|                                u_15|         array|
|u_15_ce1              |  out|    1|   ap_memory|                                u_15|         array|
|u_15_q1               |   in|   32|   ap_memory|                                u_15|         array|
|u_14_address0         |  out|    3|   ap_memory|                                u_14|         array|
|u_14_ce0              |  out|    1|   ap_memory|                                u_14|         array|
|u_14_we0              |  out|    1|   ap_memory|                                u_14|         array|
|u_14_d0               |  out|   32|   ap_memory|                                u_14|         array|
|u_14_address1         |  out|    3|   ap_memory|                                u_14|         array|
|u_14_ce1              |  out|    1|   ap_memory|                                u_14|         array|
|u_14_q1               |   in|   32|   ap_memory|                                u_14|         array|
|u_13_address0         |  out|    3|   ap_memory|                                u_13|         array|
|u_13_ce0              |  out|    1|   ap_memory|                                u_13|         array|
|u_13_we0              |  out|    1|   ap_memory|                                u_13|         array|
|u_13_d0               |  out|   32|   ap_memory|                                u_13|         array|
|u_13_address1         |  out|    3|   ap_memory|                                u_13|         array|
|u_13_ce1              |  out|    1|   ap_memory|                                u_13|         array|
|u_13_q1               |   in|   32|   ap_memory|                                u_13|         array|
|u_12_address0         |  out|    3|   ap_memory|                                u_12|         array|
|u_12_ce0              |  out|    1|   ap_memory|                                u_12|         array|
|u_12_we0              |  out|    1|   ap_memory|                                u_12|         array|
|u_12_d0               |  out|   32|   ap_memory|                                u_12|         array|
|u_12_address1         |  out|    3|   ap_memory|                                u_12|         array|
|u_12_ce1              |  out|    1|   ap_memory|                                u_12|         array|
|u_12_q1               |   in|   32|   ap_memory|                                u_12|         array|
|u_11_address0         |  out|    3|   ap_memory|                                u_11|         array|
|u_11_ce0              |  out|    1|   ap_memory|                                u_11|         array|
|u_11_we0              |  out|    1|   ap_memory|                                u_11|         array|
|u_11_d0               |  out|   32|   ap_memory|                                u_11|         array|
|u_11_address1         |  out|    3|   ap_memory|                                u_11|         array|
|u_11_ce1              |  out|    1|   ap_memory|                                u_11|         array|
|u_11_q1               |   in|   32|   ap_memory|                                u_11|         array|
|u_10_address0         |  out|    3|   ap_memory|                                u_10|         array|
|u_10_ce0              |  out|    1|   ap_memory|                                u_10|         array|
|u_10_we0              |  out|    1|   ap_memory|                                u_10|         array|
|u_10_d0               |  out|   32|   ap_memory|                                u_10|         array|
|u_10_address1         |  out|    3|   ap_memory|                                u_10|         array|
|u_10_ce1              |  out|    1|   ap_memory|                                u_10|         array|
|u_10_q1               |   in|   32|   ap_memory|                                u_10|         array|
|u_9_address0          |  out|    3|   ap_memory|                                 u_9|         array|
|u_9_ce0               |  out|    1|   ap_memory|                                 u_9|         array|
|u_9_we0               |  out|    1|   ap_memory|                                 u_9|         array|
|u_9_d0                |  out|   32|   ap_memory|                                 u_9|         array|
|u_9_address1          |  out|    3|   ap_memory|                                 u_9|         array|
|u_9_ce1               |  out|    1|   ap_memory|                                 u_9|         array|
|u_9_q1                |   in|   32|   ap_memory|                                 u_9|         array|
|u_8_address0          |  out|    3|   ap_memory|                                 u_8|         array|
|u_8_ce0               |  out|    1|   ap_memory|                                 u_8|         array|
|u_8_we0               |  out|    1|   ap_memory|                                 u_8|         array|
|u_8_d0                |  out|   32|   ap_memory|                                 u_8|         array|
|u_8_address1          |  out|    3|   ap_memory|                                 u_8|         array|
|u_8_ce1               |  out|    1|   ap_memory|                                 u_8|         array|
|u_8_q1                |   in|   32|   ap_memory|                                 u_8|         array|
|u_7_address0          |  out|    3|   ap_memory|                                 u_7|         array|
|u_7_ce0               |  out|    1|   ap_memory|                                 u_7|         array|
|u_7_we0               |  out|    1|   ap_memory|                                 u_7|         array|
|u_7_d0                |  out|   32|   ap_memory|                                 u_7|         array|
|u_7_address1          |  out|    3|   ap_memory|                                 u_7|         array|
|u_7_ce1               |  out|    1|   ap_memory|                                 u_7|         array|
|u_7_q1                |   in|   32|   ap_memory|                                 u_7|         array|
|u_6_address0          |  out|    3|   ap_memory|                                 u_6|         array|
|u_6_ce0               |  out|    1|   ap_memory|                                 u_6|         array|
|u_6_we0               |  out|    1|   ap_memory|                                 u_6|         array|
|u_6_d0                |  out|   32|   ap_memory|                                 u_6|         array|
|u_6_address1          |  out|    3|   ap_memory|                                 u_6|         array|
|u_6_ce1               |  out|    1|   ap_memory|                                 u_6|         array|
|u_6_q1                |   in|   32|   ap_memory|                                 u_6|         array|
|u_5_address0          |  out|    3|   ap_memory|                                 u_5|         array|
|u_5_ce0               |  out|    1|   ap_memory|                                 u_5|         array|
|u_5_we0               |  out|    1|   ap_memory|                                 u_5|         array|
|u_5_d0                |  out|   32|   ap_memory|                                 u_5|         array|
|u_5_address1          |  out|    3|   ap_memory|                                 u_5|         array|
|u_5_ce1               |  out|    1|   ap_memory|                                 u_5|         array|
|u_5_q1                |   in|   32|   ap_memory|                                 u_5|         array|
|u_4_address0          |  out|    3|   ap_memory|                                 u_4|         array|
|u_4_ce0               |  out|    1|   ap_memory|                                 u_4|         array|
|u_4_we0               |  out|    1|   ap_memory|                                 u_4|         array|
|u_4_d0                |  out|   32|   ap_memory|                                 u_4|         array|
|u_4_address1          |  out|    3|   ap_memory|                                 u_4|         array|
|u_4_ce1               |  out|    1|   ap_memory|                                 u_4|         array|
|u_4_q1                |   in|   32|   ap_memory|                                 u_4|         array|
|u_3_address0          |  out|    3|   ap_memory|                                 u_3|         array|
|u_3_ce0               |  out|    1|   ap_memory|                                 u_3|         array|
|u_3_we0               |  out|    1|   ap_memory|                                 u_3|         array|
|u_3_d0                |  out|   32|   ap_memory|                                 u_3|         array|
|u_3_address1          |  out|    3|   ap_memory|                                 u_3|         array|
|u_3_ce1               |  out|    1|   ap_memory|                                 u_3|         array|
|u_3_q1                |   in|   32|   ap_memory|                                 u_3|         array|
|u_2_address0          |  out|    3|   ap_memory|                                 u_2|         array|
|u_2_ce0               |  out|    1|   ap_memory|                                 u_2|         array|
|u_2_we0               |  out|    1|   ap_memory|                                 u_2|         array|
|u_2_d0                |  out|   32|   ap_memory|                                 u_2|         array|
|u_2_address1          |  out|    3|   ap_memory|                                 u_2|         array|
|u_2_ce1               |  out|    1|   ap_memory|                                 u_2|         array|
|u_2_q1                |   in|   32|   ap_memory|                                 u_2|         array|
|u_1_address0          |  out|    3|   ap_memory|                                 u_1|         array|
|u_1_ce0               |  out|    1|   ap_memory|                                 u_1|         array|
|u_1_we0               |  out|    1|   ap_memory|                                 u_1|         array|
|u_1_d0                |  out|   32|   ap_memory|                                 u_1|         array|
|u_1_address1          |  out|    3|   ap_memory|                                 u_1|         array|
|u_1_ce1               |  out|    1|   ap_memory|                                 u_1|         array|
|u_1_q1                |   in|   32|   ap_memory|                                 u_1|         array|
|u_address0            |  out|    3|   ap_memory|                                   u|         array|
|u_ce0                 |  out|    1|   ap_memory|                                   u|         array|
|u_we0                 |  out|    1|   ap_memory|                                   u|         array|
|u_d0                  |  out|   32|   ap_memory|                                   u|         array|
|u_address1            |  out|    3|   ap_memory|                                   u|         array|
|u_ce1                 |  out|    1|   ap_memory|                                   u|         array|
|u_q1                  |   in|   32|   ap_memory|                                   u|         array|
|x_hat_z_address0      |  out|    3|   ap_memory|                             x_hat_z|         array|
|x_hat_z_ce0           |  out|    1|   ap_memory|                             x_hat_z|         array|
|x_hat_z_q0            |   in|   32|   ap_memory|                             x_hat_z|         array|
|x_hat_z_1_address0    |  out|    3|   ap_memory|                           x_hat_z_1|         array|
|x_hat_z_1_ce0         |  out|    1|   ap_memory|                           x_hat_z_1|         array|
|x_hat_z_1_q0          |   in|   32|   ap_memory|                           x_hat_z_1|         array|
|x_hat_z_2_address0    |  out|    3|   ap_memory|                           x_hat_z_2|         array|
|x_hat_z_2_ce0         |  out|    1|   ap_memory|                           x_hat_z_2|         array|
|x_hat_z_2_q0          |   in|   32|   ap_memory|                           x_hat_z_2|         array|
|x_hat_z_3_address0    |  out|    3|   ap_memory|                           x_hat_z_3|         array|
|x_hat_z_3_ce0         |  out|    1|   ap_memory|                           x_hat_z_3|         array|
|x_hat_z_3_q0          |   in|   32|   ap_memory|                           x_hat_z_3|         array|
|x_hat_z_4_address0    |  out|    3|   ap_memory|                           x_hat_z_4|         array|
|x_hat_z_4_ce0         |  out|    1|   ap_memory|                           x_hat_z_4|         array|
|x_hat_z_4_q0          |   in|   32|   ap_memory|                           x_hat_z_4|         array|
|x_hat_z_5_address0    |  out|    3|   ap_memory|                           x_hat_z_5|         array|
|x_hat_z_5_ce0         |  out|    1|   ap_memory|                           x_hat_z_5|         array|
|x_hat_z_5_q0          |   in|   32|   ap_memory|                           x_hat_z_5|         array|
|x_hat_z_6_address0    |  out|    3|   ap_memory|                           x_hat_z_6|         array|
|x_hat_z_6_ce0         |  out|    1|   ap_memory|                           x_hat_z_6|         array|
|x_hat_z_6_q0          |   in|   32|   ap_memory|                           x_hat_z_6|         array|
|x_hat_z_7_address0    |  out|    3|   ap_memory|                           x_hat_z_7|         array|
|x_hat_z_7_ce0         |  out|    1|   ap_memory|                           x_hat_z_7|         array|
|x_hat_z_7_q0          |   in|   32|   ap_memory|                           x_hat_z_7|         array|
|x_hat_z_8_address0    |  out|    3|   ap_memory|                           x_hat_z_8|         array|
|x_hat_z_8_ce0         |  out|    1|   ap_memory|                           x_hat_z_8|         array|
|x_hat_z_8_q0          |   in|   32|   ap_memory|                           x_hat_z_8|         array|
|x_hat_z_9_address0    |  out|    3|   ap_memory|                           x_hat_z_9|         array|
|x_hat_z_9_ce0         |  out|    1|   ap_memory|                           x_hat_z_9|         array|
|x_hat_z_9_q0          |   in|   32|   ap_memory|                           x_hat_z_9|         array|
|x_hat_z_10_address0   |  out|    3|   ap_memory|                          x_hat_z_10|         array|
|x_hat_z_10_ce0        |  out|    1|   ap_memory|                          x_hat_z_10|         array|
|x_hat_z_10_q0         |   in|   32|   ap_memory|                          x_hat_z_10|         array|
|x_hat_z_11_address0   |  out|    3|   ap_memory|                          x_hat_z_11|         array|
|x_hat_z_11_ce0        |  out|    1|   ap_memory|                          x_hat_z_11|         array|
|x_hat_z_11_q0         |   in|   32|   ap_memory|                          x_hat_z_11|         array|
|x_hat_z_12_address0   |  out|    3|   ap_memory|                          x_hat_z_12|         array|
|x_hat_z_12_ce0        |  out|    1|   ap_memory|                          x_hat_z_12|         array|
|x_hat_z_12_q0         |   in|   32|   ap_memory|                          x_hat_z_12|         array|
|x_hat_z_13_address0   |  out|    3|   ap_memory|                          x_hat_z_13|         array|
|x_hat_z_13_ce0        |  out|    1|   ap_memory|                          x_hat_z_13|         array|
|x_hat_z_13_q0         |   in|   32|   ap_memory|                          x_hat_z_13|         array|
|x_hat_z_14_address0   |  out|    3|   ap_memory|                          x_hat_z_14|         array|
|x_hat_z_14_ce0        |  out|    1|   ap_memory|                          x_hat_z_14|         array|
|x_hat_z_14_q0         |   in|   32|   ap_memory|                          x_hat_z_14|         array|
|x_hat_z_15_address0   |  out|    3|   ap_memory|                          x_hat_z_15|         array|
|x_hat_z_15_ce0        |  out|    1|   ap_memory|                          x_hat_z_15|         array|
|x_hat_z_15_q0         |   in|   32|   ap_memory|                          x_hat_z_15|         array|
+----------------------+-----+-----+------------+------------------------------------+--------------+

