# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.srcs/sources_1/bd/vitis_design/ip/vitis_design_psr_78mhz_0/vitis_design_psr_78mhz_0.xci
# IP: The module: 'vitis_design_psr_78mhz_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_78mhz_0/vitis_design_psr_78mhz_0_board.xdc
# XDC: The top module name and the constraint reference have the same name: 'vitis_design_psr_78mhz_0'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet

# XDC: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_78mhz_0/vitis_design_psr_78mhz_0.xdc
# XDC: The top module name and the constraint reference have the same name: 'vitis_design_psr_78mhz_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet

# XDC: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_78mhz_0/vitis_design_psr_78mhz_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'vitis_design_psr_78mhz_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet

# IP: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.srcs/sources_1/bd/vitis_design/ip/vitis_design_psr_78mhz_0/vitis_design_psr_78mhz_0.xci
# IP: The module: 'vitis_design_psr_78mhz_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_78mhz_0/vitis_design_psr_78mhz_0_board.xdc
# XDC: The top module name and the constraint reference have the same name: 'vitis_design_psr_78mhz_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet

# XDC: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_78mhz_0/vitis_design_psr_78mhz_0.xdc
# XDC: The top module name and the constraint reference have the same name: 'vitis_design_psr_78mhz_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet

# XDC: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_78mhz_0/vitis_design_psr_78mhz_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'vitis_design_psr_78mhz_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet
