/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [23:0] _00_;
  reg [23:0] _01_;
  reg [22:0] _02_;
  wire [2:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_16z;
  wire [22:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [11:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 24'h000000;
    else _01_ <= { in_data[79:59], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_7z };
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 23'h000000;
    else _02_ <= { celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_10z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 24'h000000;
    else _00_ <= { celloutsig_1_7z[3:1], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_12z = { _01_[19:17], celloutsig_0_7z } & { _01_[10], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_18z = { _02_[19:17], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_11z } & { _01_[8:3], celloutsig_0_16z, celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[149:135] & in_data[118:104];
  assign celloutsig_1_6z = celloutsig_1_4z[5:0] & in_data[150:145];
  assign celloutsig_1_12z = celloutsig_1_1z[12:1] & in_data[127:116];
  assign celloutsig_1_14z = { celloutsig_1_8z[2], celloutsig_1_8z, celloutsig_1_3z } >= _00_[17:5];
  assign celloutsig_0_11z = { in_data[45:36], celloutsig_0_5z, celloutsig_0_8z } >= { in_data[35:28], celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_1z = in_data[5:2] >= in_data[8:5];
  assign celloutsig_0_4z = { in_data[46:45], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z } || celloutsig_0_2z[5:1];
  assign celloutsig_0_6z = { celloutsig_0_0z[0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z } || { celloutsig_0_2z[0], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z } || in_data[88:86];
  assign celloutsig_1_0z = in_data[184:171] || in_data[134:121];
  assign celloutsig_1_5z = { in_data[158:155], celloutsig_1_3z, celloutsig_1_2z } || { celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_9z = celloutsig_1_1z[12:0] || { celloutsig_1_8z[6:0], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_5z = in_data[93:81] != in_data[12:0];
  assign celloutsig_1_11z = celloutsig_1_8z[8:4] != { celloutsig_1_6z[3:0], celloutsig_1_10z };
  assign celloutsig_0_10z = { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_7z } | { in_data[79:78], celloutsig_0_4z };
  assign celloutsig_0_17z = { _02_[21:2], celloutsig_0_0z } | { _01_[20:5], celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_1_2z = celloutsig_1_1z[6:4] | in_data[169:167];
  assign celloutsig_0_3z = ^ { celloutsig_0_2z[5], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_15z = ^ { celloutsig_1_3z[0], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_12z };
  assign celloutsig_1_17z = ^ celloutsig_1_6z;
  assign celloutsig_1_19z = ^ { _00_[16:6], celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_15z };
  assign celloutsig_0_8z = ^ { in_data[61], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_10z = ^ { celloutsig_1_8z[7:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_0z = in_data[20:18] >> in_data[36:34];
  assign celloutsig_1_4z = { celloutsig_1_1z[8:6], celloutsig_1_0z, celloutsig_1_2z } >> celloutsig_1_1z[10:4];
  assign celloutsig_1_7z = { celloutsig_1_1z[4], celloutsig_1_3z } >> { in_data[175], celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_11z } >>> { celloutsig_1_4z[4:3], celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_0_14z = { celloutsig_0_12z[2], celloutsig_0_1z, celloutsig_0_8z } >>> { _01_[7:6], celloutsig_0_4z };
  assign celloutsig_0_16z = { in_data[51], celloutsig_0_11z, celloutsig_0_4z } >>> in_data[17:15];
  assign celloutsig_1_3z = celloutsig_1_2z >>> { celloutsig_1_1z[4:3], celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[21:19], celloutsig_0_0z } >>> { in_data[13:9], celloutsig_0_1z };
  assign celloutsig_1_8z = { celloutsig_1_6z[5:1], celloutsig_1_7z } >>> { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z };
  assign { out_data[136:128], out_data[96], out_data[54:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
