module wideexpr_00762(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s7;
  assign y1 = (s2)<<(2'sb01);
  assign y2 = (($signed((ctrl[0]?(2'sb10)|(2'sb11):(2'sb11)^~(s1))))|(+({$signed(4'b1001)})))|((ctrl[3]?s1:{4{((s4)-(s1))<<<((6'b100100)&(1'sb1))}}));
  assign y3 = ((ctrl[3]?(ctrl[6]?(s5)>>($signed((ctrl[1]?2'sb10:$signed(s1)))):(s5)|($signed((~&(s2))-(~&(u3))))):s0))<=(s2);
  assign y4 = $signed(($signed(((1'sb0)-(3'sb000))+(s2)))<<<(s5));
  assign y5 = {3{-((5'sb00011)^(((s5)<<(s1))^~($signed(s1))))}};
  assign y6 = s4;
  assign y7 = {3'sb110,{{$signed((s3)==(-(5'b10010)))},{3{3'sb101}}},(+((((3'sb010)<<(s3))^~($signed(s0)))+(-(2'sb00))))-((s6)^((s3)^((ctrl[1]?(s4)+(s5):(5'sb11100)+(6'sb100000)))))};
endmodule
