<profile>

<section name = "Vitis HLS Report for 'hdc_maxi'" level="0">
<item name = "Date">Thu Jan  5 05:21:25 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">AAHLS_Final_Project_deploy</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.180 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">88094, 181627, 0.881 ms, 1.816 ms, 88095, 181628, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139">hdc_maxi_Pipeline_VITIS_LOOP_15_1, 1002, 1002, 10.020 us, 10.020 us, 1002, 1002, no</column>
<column name="grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159">hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3, 5004, 5004, 50.040 us, 50.040 us, 5004, 5004, no</column>
<column name="grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178">hdc_maxi_Pipeline_VITIS_LOOP_40_5, 322, 322, 3.220 us, 3.220 us, 322, 322, no</column>
<column name="grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203">hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10, 1907, 1907, 19.070 us, 19.070 us, 1907, 1907, no</column>
<column name="grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210">hdc_maxi_Pipeline_VITIS_LOOP_51_8, 37, 37, 0.370 us, 0.370 us, 37, 37, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- hdc_maxi_label0">82081, 175613, 82081 ~ 87781, -, -, 1 ~ 2, no</column>
<column name=" + VITIS_LOOP_46_6_VITIS_LOOP_48_7">79800, 85500, 42 ~ 45, -, -, 1900, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1019, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 2, 35117, 38608, -</column>
<column name="Memory">38, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 928, -</column>
<column name="Register">-, -, 464, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">13, ~0, 33, 76, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 36, 40, 0</column>
<column name="grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139">hdc_maxi_Pipeline_VITIS_LOOP_15_1, 0, 0, 32780, 16714, 0</column>
<column name="grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159">hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3, 0, 1, 307, 692, 0</column>
<column name="grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178">hdc_maxi_Pipeline_VITIS_LOOP_40_5, 0, 0, 545, 2438, 0</column>
<column name="grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210">hdc_maxi_Pipeline_VITIS_LOOP_51_8, 0, 0, 751, 17272, 0</column>
<column name="grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203">hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10, 0, 1, 698, 1452, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="AM_U">AM_RAM_AUTO_1R1W, 15, 0, 0, 0, 1250, 128, 1, 160000</column>
<column name="ngram_U">ngram_RAM_AUTO_1R1W, 8, 0, 0, 0, 95, 128, 1, 12160</column>
<column name="test_data_d_U">test_data_d_RAM_AUTO_1R1W, 15, 0, 0, 0, 20, 512, 1, 10240</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln46_1_fu_1272_p2">+, 0, 0, 12, 11, 1</column>
<column name="add_ln46_fu_1278_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln48_fu_1400_p2">+, 0, 0, 14, 9, 1</column>
<column name="add_ln55_fu_1309_p2">+, 0, 0, 14, 9, 9</column>
<column name="d_2_fu_1242_p2">+, 0, 0, 10, 2, 1</column>
<column name="sub_ln61_fu_1364_p2">-, 0, 0, 39, 1, 32</column>
<column name="ap_block_state66_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln46_fu_1266_p2">icmp, 0, 0, 11, 11, 9</column>
<column name="icmp_ln48_fu_1284_p2">icmp, 0, 0, 11, 9, 9</column>
<column name="lshr_ln61_fu_1355_p2">lshr, 0, 0, 423, 128, 128</column>
<column name="ap_block_state66">or, 0, 0, 2, 1, 1</column>
<column name="select_ln46_1_fu_1298_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln46_fu_1290_p3">select, 0, 0, 9, 1, 1</column>
<column name="shl_ln61_1_fu_1393_p2">shl, 0, 0, 35, 4, 16</column>
<column name="shl_ln61_fu_1376_p2">shl, 0, 0, 423, 128, 128</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="AM_address0">14, 3, 11, 33</column>
<column name="AM_ce0">14, 3, 1, 3</column>
<column name="AM_out_TREADY_int_regslice">9, 2, 1, 2</column>
<column name="AM_we0">9, 2, 16, 32</column>
<column name="IM_TREADY_int_regslice">9, 2, 1, 2</column>
<column name="ap_NS_fsm">297, 67, 1, 67</column>
<column name="d_fu_344">9, 2, 2, 4</column>
<column name="i_reg_1128">9, 2, 9, 18</column>
<column name="indvar_flatten6_reg_1106">9, 2, 11, 22</column>
<column name="ngram_address0">221, 51, 7, 357</column>
<column name="ngram_address1">213, 49, 7, 343</column>
<column name="ngram_ce0">14, 3, 1, 3</column>
<column name="ngram_d0">14, 3, 128, 384</column>
<column name="ngram_we0">14, 3, 16, 48</column>
<column name="ngram_we1">9, 2, 16, 32</column>
<column name="t_reg_1117">9, 2, 3, 6</column>
<column name="test_data_TREADY_int_regslice">9, 2, 1, 2</column>
<column name="test_data_d_address0">14, 3, 5, 15</column>
<column name="test_data_d_ce0">14, 3, 1, 3</column>
<column name="test_data_d_we0">9, 2, 64, 128</column>
<column name="test_label_out_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln46_1_reg_1992">11, 0, 11, 0</column>
<column name="add_ln55_reg_2012">9, 0, 9, 0</column>
<column name="ap_CS_fsm">66, 0, 66, 0</column>
<column name="d_2_reg_1965">2, 0, 2, 0</column>
<column name="d_fu_344">2, 0, 2, 0</column>
<column name="grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_ap_start_reg">1, 0, 1, 0</column>
<column name="i_reg_1128">9, 0, 9, 0</column>
<column name="indvar_flatten6_reg_1106">11, 0, 11, 0</column>
<column name="label_1_loc_fu_348">32, 0, 32, 0</column>
<column name="ngram_addr_1_reg_2021">7, 0, 7, 0</column>
<column name="ngram_load_reg_2027">128, 0, 128, 0</column>
<column name="select_ln46_1_reg_2005">3, 0, 3, 0</column>
<column name="select_ln46_reg_1997">9, 0, 9, 0</column>
<column name="shl_ln61_reg_2047">128, 0, 128, 0</column>
<column name="shl_ln6_reg_2037">2, 0, 7, 5</column>
<column name="sub_ln61_reg_2042">32, 0, 32, 0</column>
<column name="t_reg_1117">3, 0, 3, 0</column>
<column name="tmp_10_reg_2017">1, 0, 1, 0</column>
<column name="tmp_last_V_loc_load_reg_1979">1, 0, 1, 0</column>
<column name="tmp_reg_1961">1, 0, 1, 0</column>
<column name="trunc_ln61_reg_2032">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, return void</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, return void</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, hdc_maxi, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, hdc_maxi, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, hdc_maxi, return value</column>
<column name="test_data_TDATA">in, 32, axis, test_data_V_data_V, pointer</column>
<column name="test_data_TVALID">in, 1, axis, test_data_V_dest_V, pointer</column>
<column name="test_data_TREADY">out, 1, axis, test_data_V_dest_V, pointer</column>
<column name="test_data_TDEST">in, 1, axis, test_data_V_dest_V, pointer</column>
<column name="test_data_TKEEP">in, 4, axis, test_data_V_keep_V, pointer</column>
<column name="test_data_TSTRB">in, 4, axis, test_data_V_strb_V, pointer</column>
<column name="test_data_TUSER">in, 1, axis, test_data_V_user_V, pointer</column>
<column name="test_data_TLAST">in, 1, axis, test_data_V_last_V, pointer</column>
<column name="test_data_TID">in, 1, axis, test_data_V_id_V, pointer</column>
<column name="test_label_out_TDATA">out, 32, axis, test_label_out_V_data_V, pointer</column>
<column name="test_label_out_TVALID">out, 1, axis, test_label_out_V_dest_V, pointer</column>
<column name="test_label_out_TREADY">in, 1, axis, test_label_out_V_dest_V, pointer</column>
<column name="test_label_out_TDEST">out, 1, axis, test_label_out_V_dest_V, pointer</column>
<column name="test_label_out_TKEEP">out, 4, axis, test_label_out_V_keep_V, pointer</column>
<column name="test_label_out_TSTRB">out, 4, axis, test_label_out_V_strb_V, pointer</column>
<column name="test_label_out_TUSER">out, 1, axis, test_label_out_V_user_V, pointer</column>
<column name="test_label_out_TLAST">out, 1, axis, test_label_out_V_last_V, pointer</column>
<column name="test_label_out_TID">out, 1, axis, test_label_out_V_id_V, pointer</column>
<column name="IM_TDATA">in, 32, axis, IM_V_data_V, pointer</column>
<column name="IM_TVALID">in, 1, axis, IM_V_dest_V, pointer</column>
<column name="IM_TREADY">out, 1, axis, IM_V_dest_V, pointer</column>
<column name="IM_TDEST">in, 1, axis, IM_V_dest_V, pointer</column>
<column name="IM_TKEEP">in, 4, axis, IM_V_keep_V, pointer</column>
<column name="IM_TSTRB">in, 4, axis, IM_V_strb_V, pointer</column>
<column name="IM_TUSER">in, 1, axis, IM_V_user_V, pointer</column>
<column name="IM_TLAST">in, 1, axis, IM_V_last_V, pointer</column>
<column name="IM_TID">in, 1, axis, IM_V_id_V, pointer</column>
<column name="AM_out_TDATA">in, 32, axis, AM_out_V_data_V, pointer</column>
<column name="AM_out_TVALID">in, 1, axis, AM_out_V_dest_V, pointer</column>
<column name="AM_out_TREADY">out, 1, axis, AM_out_V_dest_V, pointer</column>
<column name="AM_out_TDEST">in, 1, axis, AM_out_V_dest_V, pointer</column>
<column name="AM_out_TKEEP">in, 4, axis, AM_out_V_keep_V, pointer</column>
<column name="AM_out_TSTRB">in, 4, axis, AM_out_V_strb_V, pointer</column>
<column name="AM_out_TUSER">in, 1, axis, AM_out_V_user_V, pointer</column>
<column name="AM_out_TLAST">in, 1, axis, AM_out_V_last_V, pointer</column>
<column name="AM_out_TID">in, 1, axis, AM_out_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
