Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/peter/pd_2/cnt4b_cnt4b_sch_tb_isim_beh.exe -prj /home/peter/pd_2/cnt4b_cnt4b_sch_tb_beh.prj work.cnt4b_cnt4b_sch_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/peter/pd_2/cnt4b.vf" into library work
Analyzing Verilog file "/home/peter/pd_2/pd2_test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82964 KB
Fuse CPU Usage: 1380 ms
Compiling module XOR2
Compiling module FDCE
Compiling module FTCE_MXILINX_cnt4b
Compiling module AND4
Compiling module AND3
Compiling module AND2
Compiling module VCC
Compiling module CB4CE_MXILINX_cnt4b
Compiling module cnt4b
Compiling module cnt4b_cnt4b_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 Verilog Units
Built simulation executable /home/peter/pd_2/cnt4b_cnt4b_sch_tb_isim_beh.exe
Fuse Memory Usage: 1167432 KB
Fuse CPU Usage: 1400 ms
GCC CPU Usage: 1100 ms
