$date
	Thu Jul  3 22:24:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_tb $end
$var wire 1 ! out $end
$var reg 1 " in1 $end
$var reg 1 # in2 $end
$var reg 1 $ sel $end
$scope module dut $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$var wire 1 ! out $end
$var wire 1 $ sel $end
$var wire 1 % w1 $end
$var wire 1 & w2 $end
$var wire 1 ' w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
1%
0$
0#
0"
0!
$end
#10
0%
1$
#20
1!
1'
1#
#30
0!
1%
0'
0$
#40
1!
1&
0#
1"
#50
0!
0&
0%
1$
#60
1!
1&
1%
0$
1#
#70
0&
0%
1'
1$
#80
