Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,32
design__inferred_latch__count,0
design__instance__count,8101
design__instance__area,58414.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,13
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,2.0013325214385986
power__switching__total,2.967632293701172
power__leakage__total,5.8430007499055137e-08
power__total,4.968964576721191
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.526594
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.526594
timing__hold__ws__corner:nom_tt_025C_1v80,0.317729
timing__setup__ws__corner:nom_tt_025C_1v80,2.349133
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.317729
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,2.349133
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,27
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,13
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.972929
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.972929
timing__hold__ws__corner:nom_ss_100C_1v60,0.862798
timing__setup__ws__corner:nom_ss_100C_1v60,-15.342426
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-846.655334
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,-15.342426
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.862798
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,71
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-15.342426
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,71
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,13
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.35286
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.35286
timing__hold__ws__corner:nom_ff_n40C_1v95,0.113544
timing__setup__ws__corner:nom_ff_n40C_1v95,9.45972
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.113544
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,9.45972
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,36
design__max_fanout_violation__count,13
design__max_cap_violation__count,0
clock__skew__worst_hold,0.991998
clock__skew__worst_setup,0.344805
timing__hold__ws,0.11079
timing__setup__ws,-15.907334
timing__hold__tns,0.0
timing__setup__tns,-881.909668
timing__hold__wns,0.0
timing__setup__wns,-15.907334
timing__hold_vio__count,0
timing__hold_r2r__ws,0.11079
timing__hold_r2r_vio__count,0
timing__setup_vio__count,213
timing__setup_r2r__ws,-15.907334
timing__setup_r2r_vio__count,213
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,8101
design__instance__area__stdcell,58414.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.805004
design__instance__utilization__stdcell,0.805004
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,139924
design__violations,0
design__instance__count__setup_buffer,33
design__instance__count__hold_buffer,72
antenna__violating__nets,2
antenna__violating__pins,3
route__antenna_violation__count,2
route__net,7083
route__net__special,2
route__drc_errors__iter:1,4297
route__wirelength__iter:1,155502
route__drc_errors__iter:2,2423
route__wirelength__iter:2,153689
route__drc_errors__iter:3,2450
route__wirelength__iter:3,153543
route__drc_errors__iter:4,359
route__wirelength__iter:4,153355
route__drc_errors__iter:5,42
route__wirelength__iter:5,153346
route__drc_errors__iter:6,0
route__wirelength__iter:6,153341
route__drc_errors,0
route__wirelength,153341
route__vias,48779
route__vias__singlecut,48779
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,524.69
timing__unannotated_net__count__corner:nom_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,13
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.515337
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.515337
timing__hold__ws__corner:min_tt_025C_1v80,0.313903
timing__setup__ws__corner:min_tt_025C_1v80,2.659565
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.313903
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,2.659565
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,16
design__max_fanout_violation__count__corner:min_ss_100C_1v60,13
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.954548
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.954548
timing__hold__ws__corner:min_ss_100C_1v60,0.851825
timing__setup__ws__corner:min_ss_100C_1v60,-14.757968
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-810.492004
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,-14.757968
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.851825
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,71
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-14.757968
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,71
timing__unannotated_net__count__corner:min_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,13
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.344805
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.344805
timing__hold__ws__corner:min_ff_n40C_1v95,0.11079
timing__setup__ws__corner:min_ff_n40C_1v95,9.663186
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.11079
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,9.663186
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,13
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.539166
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.539166
timing__hold__ws__corner:max_tt_025C_1v80,0.321885
timing__setup__ws__corner:max_tt_025C_1v80,2.035554
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.321885
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,2.035554
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,36
design__max_fanout_violation__count__corner:max_ss_100C_1v60,13
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.991998
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.991998
timing__hold__ws__corner:max_ss_100C_1v60,0.873283
timing__setup__ws__corner:max_ss_100C_1v60,-15.907334
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-881.909668
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-15.907334
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.873283
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,71
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-15.907334
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,71
timing__unannotated_net__count__corner:max_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,13
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.362027
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.362027
timing__hold__ws__corner:max_ff_n40C_1v95,0.116172
timing__setup__ws__corner:max_ff_n40C_1v95,9.238254
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.116172
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,9.238254
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,33
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.46377
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.78125
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.336231
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.426085
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0220849
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.426085
ir__voltage__worst,1.45999999999999996447286321199499070644378662109375
ir__drop__avg,0.0188000000000000007382983113757290993817150592803955078125
ir__drop__worst,0.336000000000000020872192862952942959964275360107421875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
