[
  {
    "class":"firrtl.stage.FirrtlFileAnnotation",
    "file":"test_run_dir\\CacheTestGen1995815042\\Cache.lo.fir"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.LowFirrtlEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"Cache.CacheStates",
    "definition":{
      "IDLE":0,
      "SwapOut":1,
      "SwapIn":2,
      "SwapInOK":3
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Cache.Cache.cacheState",
    "enumTypeName":"Cache.CacheStates"
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/CacheTestGen1995815042"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Cache|Cache>io_outdata",
    "sources":[
      "~Cache|Cache>io_r_req",
      "~Cache|Cache>io_w_req",
      "~Cache|Cache>io_addr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Cache|Cache>io_miss",
    "sources":[
      "~Cache|Cache>io_r_req",
      "~Cache|Cache>io_w_req",
      "~Cache|Cache>io_addr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Cache|Cache>io_mem_addr",
    "sources":[
      "~Cache|Cache>io_mem_rd_req",
      "~Cache|Cache>io_mem_wr_req"
    ]
  }
]