INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Desktop/pwm-generator/code/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Desktop/pwm-generator/code/instr_dcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_dcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Desktop/pwm-generator/code/pwm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Desktop/pwm-generator/code/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Desktop/pwm-generator/code/spi_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Desktop/pwm-generator/code/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Desktop/pwm-generator/code/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_system
