#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Wed Jan 14 20:26:35 2026
# Process ID         : 7872
# Current directory  : C:/Users/flavi/Desktop/Perceptron_network/MLP/MLP.runs/synth_1
# Command line       : vivado.exe -log Perceptron.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Perceptron.tcl
# Log file           : C:/Users/flavi/Desktop/Perceptron_network/MLP/MLP.runs/synth_1/Perceptron.vds
# Journal file       : C:/Users/flavi/Desktop/Perceptron_network/MLP/MLP.runs/synth_1\vivado.jou
# Running On         : fixe_flavien
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : AMD Ryzen 5 3600X 6-Core Processor             
# CPU Frequency      : 3800 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 34281 MB
# Swap memory        : 2147 MB
# Total Virtual      : 36429 MB
# Available Virtual  : 20945 MB
#-----------------------------------------------------------
source Perceptron.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 560.234 ; gain = 256.270
Command: read_checkpoint -auto_incremental -incremental C:/Users/flavi/Desktop/Perceptron_network/MLP/MLP.srcs/utils_1/imports/synth_1/Perceptron.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/flavi/Desktop/Perceptron_network/MLP/MLP.srcs/utils_1/imports/synth_1/Perceptron.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Perceptron -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11148
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1104.484 ; gain = 530.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Perceptron' [C:/Users/flavi/Desktop/Perceptron_network/MLP/MLP.srcs/sources_1/new/Perceptron.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Perceptron' (0#1) [C:/Users/flavi/Desktop/Perceptron_network/MLP/MLP.srcs/sources_1/new/Perceptron.vhd:46]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1223.812 ; gain = 649.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1223.812 ; gain = 649.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1223.812 ; gain = 649.582
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'res_mul_reg' [C:/Users/flavi/Desktop/Perceptron_network/MLP/MLP.srcs/sources_1/new/Perceptron.vhd:173]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1223.812 ; gain = 649.582
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP multOp, operation Mode is: A*B.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP multOp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP multOp, operation Mode is: A*B.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP multOp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
WARNING: [Synth 8-3917] design Perceptron has port Output_Value[31] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[62]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[61]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[60]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[28]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[27]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[26]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[25]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[24]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[23]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[22]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[21]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[20]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[19]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[18]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[17]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[16]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[15]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[14]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[13]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[12]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[11]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[10]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[9]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[8]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[7]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[6]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[5]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[4]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[3]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[2]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[1]) is unused and will be removed from module Perceptron.
WARNING: [Synth 8-3332] Sequential element (res_mul_reg[0]) is unused and will be removed from module Perceptron.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1423.609 ; gain = 849.379
---------------------------------------------------------------------------------
 Sort Area is  multOp_0 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is  multOp_0 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is  multOp_3 : 0 0 : 2759 5302 : Used 1 time 0
 Sort Area is  multOp_3 : 0 1 : 2543 5302 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Perceptron  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Perceptron  | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Perceptron  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Perceptron  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1423.609 ; gain = 849.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1423.609 ; gain = 849.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1652.871 ; gain = 1078.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1652.871 ; gain = 1078.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1652.871 ; gain = 1078.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1652.871 ; gain = 1078.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1652.871 ; gain = 1078.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1652.871 ; gain = 1078.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Perceptron  | A*B          | 17     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Perceptron  | PCIN>>17+A*B | 14     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Perceptron  | A*B          | 0      | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Perceptron  | PCIN>>17+A*B | 0      | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |    42|
|3     |DSP48E1 |     4|
|4     |LUT1    |     2|
|5     |LUT2    |   176|
|6     |LUT3    |     4|
|7     |LUT4    |    32|
|8     |LUT5    |     2|
|9     |LUT6    |    47|
|10    |FDRE    |    41|
|11    |FDSE    |     1|
|12    |LD      |    32|
|13    |IBUF    |    35|
|14    |OBUF    |    33|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   453|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1652.871 ; gain = 1078.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1652.871 ; gain = 1078.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1652.871 ; gain = 1078.641
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1667.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1779.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

Synth Design complete | Checksum: a03fc7e6
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1779.488 ; gain = 1214.484
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1779.488 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/flavi/Desktop/Perceptron_network/MLP/MLP.runs/synth_1/Perceptron.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Perceptron_utilization_synth.rpt -pb Perceptron_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 14 20:27:07 2026...
