// Seed: 615663114
module module_0 (
    output tri0 id_0
    , id_9,
    input supply0 id_1,
    input wire id_2,
    output tri1 id_3,
    input tri0 id_4,
    output uwire id_5,
    input uwire id_6,
    input supply0 id_7
);
  wire id_10;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output supply0 id_2,
    input uwire id_3,
    output supply1 id_4,
    output supply1 id_5,
    input supply1 id_6,
    input supply1 id_7,
    input tri0 id_8,
    output supply1 id_9,
    input tri id_10,
    input supply0 id_11,
    output logic id_12
);
  wire  id_14;
  logic id_15;
  final $signed(31);
  ;
  always id_12 = @(1'b0) id_7 !== id_11;
  wire [1 : 1  +  -1] id_16;
  assign id_5 = id_10;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_10,
      id_5,
      id_1,
      id_2,
      id_11,
      id_6
  );
  wire id_17;
  ;
endmodule
