Warning: Some timing arcs have been disabled for breaking timing loops
	or because of constant propagation. Use the 'report_disable_timing'
	command to get the list of these disabled timing arcs. (PTE-003)
Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 20
Design : top
Version: F-2011.06-SP3-4
Date   : Mon Apr  7 17:00:45 2014
****************************************

Warning: There are 4 invalid end points for constrained paths. (UITE-416)

  Startpoint: S1[0] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe9/Accumulate_reg[7]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  S1[0] (in)                                              0.00       1.00 f
  pe_u/S1[0] (PEtotal)                                    0.00       1.00 f
  pe_u/U15/Y (IBUFFX4_LVT)                                0.00       1.00 r
  pe_u/U16/Y (IBUFFX8_HVT)                                0.04       1.04 f
  pe_u/pe9/S1[0] (PE_5)                                   0.00       1.04 f
  pe_u/pe9/U4/Y (AO22X1_LVT)                              0.03       1.07 f
  pe_u/pe9/sub_88/B[0] (PE_5_DW01_sub_1)                  0.00       1.07 f
  pe_u/pe9/sub_88/U10/Y (INVX1_LVT)                       0.01       1.08 r
  pe_u/pe9/sub_88/U8/Y (XNOR2X1_HVT)                      0.07       1.15 r
  pe_u/pe9/sub_88/DIFF[0] (PE_5_DW01_sub_1)               0.00       1.15 r
  pe_u/pe9/add_94/B[0] (PE_5_DW01_add_0)                  0.00       1.15 r
  pe_u/pe9/add_94/U11/Y (AND2X1_LVT)                      0.02       1.17 r
  pe_u/pe9/add_94/U1_1/CO (FADDX1_LVT)                    0.04       1.21 r
  pe_u/pe9/add_94/U1_2/CO (FADDX1_LVT)                    0.04       1.25 r
  pe_u/pe9/add_94/U1_3/CO (FADDX1_LVT)                    0.04       1.29 r
  pe_u/pe9/add_94/U1_4/CO (FADDX1_LVT)                    0.04       1.33 r
  pe_u/pe9/add_94/U5/Y (IBUFFX4_LVT)                      0.00       1.33 f
  pe_u/pe9/add_94/U2/Y (IBUFFX4_HVT)                      0.00       1.33 r
  pe_u/pe9/add_94/U3/Y (IBUFFX8_HVT)                      0.03       1.36 f
  pe_u/pe9/add_94/U4/Y (IBUFFX4_HVT)                      0.00       1.36 r
  pe_u/pe9/add_94/U6/Y (NAND2X0_LVT)                      0.02       1.38 f
  pe_u/pe9/add_94/U9/Y (NAND3X0_LVT)                      0.02       1.40 r
  pe_u/pe9/add_94/U1_6/CO (FADDX1_LVT)                    0.04       1.45 r
  pe_u/pe9/add_94/U1_7/CO (FADDX1_LVT)                    0.04       1.49 r
  pe_u/pe9/add_94/SUM[8] (PE_5_DW01_add_0)                0.00       1.49 r
  pe_u/pe9/U7/Y (AND2X1_LVT)                              0.02       1.51 r
  pe_u/pe9/U15/Y (AO221X1_LVT)                            0.03       1.54 r
  pe_u/pe9/Accumulate_reg[7]/D (DFFX1_LVT)                0.00       1.54 r
  data arrival time                                                  1.54

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  pe_u/pe9/Accumulate_reg[7]/CLK (DFFX1_LVT)                         2.00 r
  library setup time                                     -0.02       1.98
  data required time                                                 1.98
  ------------------------------------------------------------------------------
  data required time                                                 1.98
  data arrival time                                                 -1.54
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: S1[0] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe9/Accumulate_reg[6]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  S1[0] (in)                                              0.00       1.00 f
  pe_u/S1[0] (PEtotal)                                    0.00       1.00 f
  pe_u/U15/Y (IBUFFX4_LVT)                                0.00       1.00 r
  pe_u/U16/Y (IBUFFX8_HVT)                                0.04       1.04 f
  pe_u/pe9/S1[0] (PE_5)                                   0.00       1.04 f
  pe_u/pe9/U4/Y (AO22X1_LVT)                              0.03       1.07 f
  pe_u/pe9/sub_88/B[0] (PE_5_DW01_sub_1)                  0.00       1.07 f
  pe_u/pe9/sub_88/U10/Y (INVX1_LVT)                       0.01       1.08 r
  pe_u/pe9/sub_88/U8/Y (XNOR2X1_HVT)                      0.07       1.15 r
  pe_u/pe9/sub_88/DIFF[0] (PE_5_DW01_sub_1)               0.00       1.15 r
  pe_u/pe9/add_94/B[0] (PE_5_DW01_add_0)                  0.00       1.15 r
  pe_u/pe9/add_94/U11/Y (AND2X1_LVT)                      0.02       1.17 r
  pe_u/pe9/add_94/U1_1/CO (FADDX1_LVT)                    0.04       1.21 r
  pe_u/pe9/add_94/U1_2/CO (FADDX1_LVT)                    0.04       1.25 r
  pe_u/pe9/add_94/U1_3/CO (FADDX1_LVT)                    0.04       1.29 r
  pe_u/pe9/add_94/U1_4/CO (FADDX1_LVT)                    0.04       1.33 r
  pe_u/pe9/add_94/U5/Y (IBUFFX4_LVT)                      0.00       1.33 f
  pe_u/pe9/add_94/U2/Y (IBUFFX4_HVT)                      0.00       1.33 r
  pe_u/pe9/add_94/U3/Y (IBUFFX8_HVT)                      0.03       1.36 f
  pe_u/pe9/add_94/U4/Y (IBUFFX4_HVT)                      0.00       1.36 r
  pe_u/pe9/add_94/U6/Y (NAND2X0_LVT)                      0.02       1.38 f
  pe_u/pe9/add_94/U9/Y (NAND3X0_LVT)                      0.02       1.40 r
  pe_u/pe9/add_94/U1_6/CO (FADDX1_LVT)                    0.04       1.45 r
  pe_u/pe9/add_94/U1_7/CO (FADDX1_LVT)                    0.04       1.49 r
  pe_u/pe9/add_94/SUM[8] (PE_5_DW01_add_0)                0.00       1.49 r
  pe_u/pe9/U30/Y (AND2X1_LVT)                             0.02       1.51 r
  pe_u/pe9/U17/Y (AO221X1_LVT)                            0.03       1.54 r
  pe_u/pe9/Accumulate_reg[6]/D (DFFX1_LVT)                0.00       1.54 r
  data arrival time                                                  1.54

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  pe_u/pe9/Accumulate_reg[6]/CLK (DFFX1_LVT)                         2.00 r
  library setup time                                     -0.02       1.98
  data required time                                                 1.98
  ------------------------------------------------------------------------------
  data required time                                                 1.98
  data arrival time                                                 -1.54
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: S1[0] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe9/Accumulate_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  S1[0] (in)                                              0.00       1.00 f
  pe_u/S1[0] (PEtotal)                                    0.00       1.00 f
  pe_u/U15/Y (IBUFFX4_LVT)                                0.00       1.00 r
  pe_u/U16/Y (IBUFFX8_HVT)                                0.04       1.04 f
  pe_u/pe9/S1[0] (PE_5)                                   0.00       1.04 f
  pe_u/pe9/U4/Y (AO22X1_LVT)                              0.03       1.07 f
  pe_u/pe9/sub_88/B[0] (PE_5_DW01_sub_1)                  0.00       1.07 f
  pe_u/pe9/sub_88/U10/Y (INVX1_LVT)                       0.01       1.08 r
  pe_u/pe9/sub_88/U8/Y (XNOR2X1_HVT)                      0.07       1.15 r
  pe_u/pe9/sub_88/DIFF[0] (PE_5_DW01_sub_1)               0.00       1.15 r
  pe_u/pe9/add_94/B[0] (PE_5_DW01_add_0)                  0.00       1.15 r
  pe_u/pe9/add_94/U11/Y (AND2X1_LVT)                      0.02       1.17 r
  pe_u/pe9/add_94/U1_1/CO (FADDX1_LVT)                    0.04       1.21 r
  pe_u/pe9/add_94/U1_2/CO (FADDX1_LVT)                    0.04       1.25 r
  pe_u/pe9/add_94/U1_3/CO (FADDX1_LVT)                    0.04       1.29 r
  pe_u/pe9/add_94/U1_4/CO (FADDX1_LVT)                    0.04       1.33 r
  pe_u/pe9/add_94/U5/Y (IBUFFX4_LVT)                      0.00       1.33 f
  pe_u/pe9/add_94/U2/Y (IBUFFX4_HVT)                      0.00       1.33 r
  pe_u/pe9/add_94/U3/Y (IBUFFX8_HVT)                      0.03       1.36 f
  pe_u/pe9/add_94/U4/Y (IBUFFX4_HVT)                      0.00       1.36 r
  pe_u/pe9/add_94/U6/Y (NAND2X0_LVT)                      0.02       1.38 f
  pe_u/pe9/add_94/U9/Y (NAND3X0_LVT)                      0.02       1.40 r
  pe_u/pe9/add_94/U1_6/CO (FADDX1_LVT)                    0.04       1.45 r
  pe_u/pe9/add_94/U1_7/CO (FADDX1_LVT)                    0.04       1.49 r
  pe_u/pe9/add_94/SUM[8] (PE_5_DW01_add_0)                0.00       1.49 r
  pe_u/pe9/U30/Y (AND2X1_LVT)                             0.02       1.51 r
  pe_u/pe9/U29/Y (AO221X1_LVT)                            0.03       1.54 r
  pe_u/pe9/Accumulate_reg[0]/D (DFFX1_LVT)                0.00       1.54 r
  data arrival time                                                  1.54

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  pe_u/pe9/Accumulate_reg[0]/CLK (DFFX1_LVT)                         2.00 r
  library setup time                                     -0.02       1.98
  data required time                                                 1.98
  ------------------------------------------------------------------------------
  data required time                                                 1.98
  data arrival time                                                 -1.54
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: S1[0] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe9/Accumulate_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  S1[0] (in)                                              0.00       1.00 f
  pe_u/S1[0] (PEtotal)                                    0.00       1.00 f
  pe_u/U15/Y (IBUFFX4_LVT)                                0.00       1.00 r
  pe_u/U16/Y (IBUFFX8_HVT)                                0.04       1.04 f
  pe_u/pe9/S1[0] (PE_5)                                   0.00       1.04 f
  pe_u/pe9/U4/Y (AO22X1_LVT)                              0.03       1.07 f
  pe_u/pe9/sub_88/B[0] (PE_5_DW01_sub_1)                  0.00       1.07 f
  pe_u/pe9/sub_88/U10/Y (INVX1_LVT)                       0.01       1.08 r
  pe_u/pe9/sub_88/U8/Y (XNOR2X1_HVT)                      0.07       1.15 r
  pe_u/pe9/sub_88/DIFF[0] (PE_5_DW01_sub_1)               0.00       1.15 r
  pe_u/pe9/add_94/B[0] (PE_5_DW01_add_0)                  0.00       1.15 r
  pe_u/pe9/add_94/U11/Y (AND2X1_LVT)                      0.02       1.17 r
  pe_u/pe9/add_94/U1_1/CO (FADDX1_LVT)                    0.04       1.21 r
  pe_u/pe9/add_94/U1_2/CO (FADDX1_LVT)                    0.04       1.25 r
  pe_u/pe9/add_94/U1_3/CO (FADDX1_LVT)                    0.04       1.29 r
  pe_u/pe9/add_94/U1_4/CO (FADDX1_LVT)                    0.04       1.33 r
  pe_u/pe9/add_94/U5/Y (IBUFFX4_LVT)                      0.00       1.33 f
  pe_u/pe9/add_94/U2/Y (IBUFFX4_HVT)                      0.00       1.33 r
  pe_u/pe9/add_94/U3/Y (IBUFFX8_HVT)                      0.03       1.36 f
  pe_u/pe9/add_94/U4/Y (IBUFFX4_HVT)                      0.00       1.36 r
  pe_u/pe9/add_94/U6/Y (NAND2X0_LVT)                      0.02       1.38 f
  pe_u/pe9/add_94/U9/Y (NAND3X0_LVT)                      0.02       1.40 r
  pe_u/pe9/add_94/U1_6/CO (FADDX1_LVT)                    0.04       1.45 r
  pe_u/pe9/add_94/U1_7/CO (FADDX1_LVT)                    0.04       1.49 r
  pe_u/pe9/add_94/SUM[8] (PE_5_DW01_add_0)                0.00       1.49 r
  pe_u/pe9/U7/Y (AND2X1_LVT)                              0.02       1.51 r
  pe_u/pe9/U27/Y (AO221X1_LVT)                            0.03       1.54 r
  pe_u/pe9/Accumulate_reg[1]/D (DFFX1_LVT)                0.00       1.54 r
  data arrival time                                                  1.54

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  pe_u/pe9/Accumulate_reg[1]/CLK (DFFX1_LVT)                         2.00 r
  library setup time                                     -0.02       1.98
  data required time                                                 1.98
  ------------------------------------------------------------------------------
  data required time                                                 1.98
  data arrival time                                                 -1.54
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: S1[0] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe9/Accumulate_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  S1[0] (in)                                              0.00       1.00 f
  pe_u/S1[0] (PEtotal)                                    0.00       1.00 f
  pe_u/U15/Y (IBUFFX4_LVT)                                0.00       1.00 r
  pe_u/U16/Y (IBUFFX8_HVT)                                0.04       1.04 f
  pe_u/pe9/S1[0] (PE_5)                                   0.00       1.04 f
  pe_u/pe9/U4/Y (AO22X1_LVT)                              0.03       1.07 f
  pe_u/pe9/sub_88/B[0] (PE_5_DW01_sub_1)                  0.00       1.07 f
  pe_u/pe9/sub_88/U10/Y (INVX1_LVT)                       0.01       1.08 r
  pe_u/pe9/sub_88/U8/Y (XNOR2X1_HVT)                      0.07       1.15 r
  pe_u/pe9/sub_88/DIFF[0] (PE_5_DW01_sub_1)               0.00       1.15 r
  pe_u/pe9/add_94/B[0] (PE_5_DW01_add_0)                  0.00       1.15 r
  pe_u/pe9/add_94/U11/Y (AND2X1_LVT)                      0.02       1.17 r
  pe_u/pe9/add_94/U1_1/CO (FADDX1_LVT)                    0.04       1.21 r
  pe_u/pe9/add_94/U1_2/CO (FADDX1_LVT)                    0.04       1.25 r
  pe_u/pe9/add_94/U1_3/CO (FADDX1_LVT)                    0.04       1.29 r
  pe_u/pe9/add_94/U1_4/CO (FADDX1_LVT)                    0.04       1.33 r
  pe_u/pe9/add_94/U5/Y (IBUFFX4_LVT)                      0.00       1.33 f
  pe_u/pe9/add_94/U2/Y (IBUFFX4_HVT)                      0.00       1.33 r
  pe_u/pe9/add_94/U3/Y (IBUFFX8_HVT)                      0.03       1.36 f
  pe_u/pe9/add_94/U4/Y (IBUFFX4_HVT)                      0.00       1.36 r
  pe_u/pe9/add_94/U6/Y (NAND2X0_LVT)                      0.02       1.38 f
  pe_u/pe9/add_94/U9/Y (NAND3X0_LVT)                      0.02       1.40 r
  pe_u/pe9/add_94/U1_6/CO (FADDX1_LVT)                    0.04       1.45 r
  pe_u/pe9/add_94/U1_7/CO (FADDX1_LVT)                    0.04       1.49 r
  pe_u/pe9/add_94/SUM[8] (PE_5_DW01_add_0)                0.00       1.49 r
  pe_u/pe9/U30/Y (AND2X1_LVT)                             0.02       1.51 r
  pe_u/pe9/U23/Y (AO221X1_LVT)                            0.03       1.54 r
  pe_u/pe9/Accumulate_reg[3]/D (DFFX1_LVT)                0.00       1.54 r
  data arrival time                                                  1.54

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  pe_u/pe9/Accumulate_reg[3]/CLK (DFFX1_LVT)                         2.00 r
  library setup time                                     -0.02       1.98
  data required time                                                 1.98
  ------------------------------------------------------------------------------
  data required time                                                 1.98
  data arrival time                                                 -1.54
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: S1[0] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe9/Accumulate_reg[4]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  S1[0] (in)                                              0.00       1.00 f
  pe_u/S1[0] (PEtotal)                                    0.00       1.00 f
  pe_u/U15/Y (IBUFFX4_LVT)                                0.00       1.00 r
  pe_u/U16/Y (IBUFFX8_HVT)                                0.04       1.04 f
  pe_u/pe9/S1[0] (PE_5)                                   0.00       1.04 f
  pe_u/pe9/U4/Y (AO22X1_LVT)                              0.03       1.07 f
  pe_u/pe9/sub_88/B[0] (PE_5_DW01_sub_1)                  0.00       1.07 f
  pe_u/pe9/sub_88/U10/Y (INVX1_LVT)                       0.01       1.08 r
  pe_u/pe9/sub_88/U8/Y (XNOR2X1_HVT)                      0.07       1.15 r
  pe_u/pe9/sub_88/DIFF[0] (PE_5_DW01_sub_1)               0.00       1.15 r
  pe_u/pe9/add_94/B[0] (PE_5_DW01_add_0)                  0.00       1.15 r
  pe_u/pe9/add_94/U11/Y (AND2X1_LVT)                      0.02       1.17 r
  pe_u/pe9/add_94/U1_1/CO (FADDX1_LVT)                    0.04       1.21 r
  pe_u/pe9/add_94/U1_2/CO (FADDX1_LVT)                    0.04       1.25 r
  pe_u/pe9/add_94/U1_3/CO (FADDX1_LVT)                    0.04       1.29 r
  pe_u/pe9/add_94/U1_4/CO (FADDX1_LVT)                    0.04       1.33 r
  pe_u/pe9/add_94/U5/Y (IBUFFX4_LVT)                      0.00       1.33 f
  pe_u/pe9/add_94/U2/Y (IBUFFX4_HVT)                      0.00       1.33 r
  pe_u/pe9/add_94/U3/Y (IBUFFX8_HVT)                      0.03       1.36 f
  pe_u/pe9/add_94/U4/Y (IBUFFX4_HVT)                      0.00       1.36 r
  pe_u/pe9/add_94/U6/Y (NAND2X0_LVT)                      0.02       1.38 f
  pe_u/pe9/add_94/U9/Y (NAND3X0_LVT)                      0.02       1.40 r
  pe_u/pe9/add_94/U1_6/CO (FADDX1_LVT)                    0.04       1.45 r
  pe_u/pe9/add_94/U1_7/CO (FADDX1_LVT)                    0.04       1.49 r
  pe_u/pe9/add_94/SUM[8] (PE_5_DW01_add_0)                0.00       1.49 r
  pe_u/pe9/U7/Y (AND2X1_LVT)                              0.02       1.51 r
  pe_u/pe9/U21/Y (AO221X1_LVT)                            0.03       1.54 r
  pe_u/pe9/Accumulate_reg[4]/D (DFFX1_LVT)                0.00       1.54 r
  data arrival time                                                  1.54

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  pe_u/pe9/Accumulate_reg[4]/CLK (DFFX1_LVT)                         2.00 r
  library setup time                                     -0.02       1.98
  data required time                                                 1.98
  ------------------------------------------------------------------------------
  data required time                                                 1.98
  data arrival time                                                 -1.54
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: S1[0] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe9/Accumulate_reg[5]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  S1[0] (in)                                              0.00       1.00 f
  pe_u/S1[0] (PEtotal)                                    0.00       1.00 f
  pe_u/U15/Y (IBUFFX4_LVT)                                0.00       1.00 r
  pe_u/U16/Y (IBUFFX8_HVT)                                0.04       1.04 f
  pe_u/pe9/S1[0] (PE_5)                                   0.00       1.04 f
  pe_u/pe9/U4/Y (AO22X1_LVT)                              0.03       1.07 f
  pe_u/pe9/sub_88/B[0] (PE_5_DW01_sub_1)                  0.00       1.07 f
  pe_u/pe9/sub_88/U10/Y (INVX1_LVT)                       0.01       1.08 r
  pe_u/pe9/sub_88/U8/Y (XNOR2X1_HVT)                      0.07       1.15 r
  pe_u/pe9/sub_88/DIFF[0] (PE_5_DW01_sub_1)               0.00       1.15 r
  pe_u/pe9/add_94/B[0] (PE_5_DW01_add_0)                  0.00       1.15 r
  pe_u/pe9/add_94/U11/Y (AND2X1_LVT)                      0.02       1.17 r
  pe_u/pe9/add_94/U1_1/CO (FADDX1_LVT)                    0.04       1.21 r
  pe_u/pe9/add_94/U1_2/CO (FADDX1_LVT)                    0.04       1.25 r
  pe_u/pe9/add_94/U1_3/CO (FADDX1_LVT)                    0.04       1.29 r
  pe_u/pe9/add_94/U1_4/CO (FADDX1_LVT)                    0.04       1.33 r
  pe_u/pe9/add_94/U5/Y (IBUFFX4_LVT)                      0.00       1.33 f
  pe_u/pe9/add_94/U2/Y (IBUFFX4_HVT)                      0.00       1.33 r
  pe_u/pe9/add_94/U3/Y (IBUFFX8_HVT)                      0.03       1.36 f
  pe_u/pe9/add_94/U4/Y (IBUFFX4_HVT)                      0.00       1.36 r
  pe_u/pe9/add_94/U6/Y (NAND2X0_LVT)                      0.02       1.38 f
  pe_u/pe9/add_94/U9/Y (NAND3X0_LVT)                      0.02       1.40 r
  pe_u/pe9/add_94/U1_6/CO (FADDX1_LVT)                    0.04       1.45 r
  pe_u/pe9/add_94/U1_7/CO (FADDX1_LVT)                    0.04       1.49 r
  pe_u/pe9/add_94/SUM[8] (PE_5_DW01_add_0)                0.00       1.49 r
  pe_u/pe9/U8/Y (AND2X1_LVT)                              0.02       1.51 r
  pe_u/pe9/U19/Y (AO221X1_LVT)                            0.03       1.54 r
  pe_u/pe9/Accumulate_reg[5]/D (DFFX1_LVT)                0.00       1.54 r
  data arrival time                                                  1.54

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  pe_u/pe9/Accumulate_reg[5]/CLK (DFFX1_LVT)                         2.00 r
  library setup time                                     -0.02       1.98
  data required time                                                 1.98
  ------------------------------------------------------------------------------
  data required time                                                 1.98
  data arrival time                                                 -1.54
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: S1[0] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe9/Accumulate_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  S1[0] (in)                                              0.00       1.00 f
  pe_u/S1[0] (PEtotal)                                    0.00       1.00 f
  pe_u/U15/Y (IBUFFX4_LVT)                                0.00       1.00 r
  pe_u/U16/Y (IBUFFX8_HVT)                                0.04       1.04 f
  pe_u/pe9/S1[0] (PE_5)                                   0.00       1.04 f
  pe_u/pe9/U4/Y (AO22X1_LVT)                              0.03       1.07 f
  pe_u/pe9/sub_88/B[0] (PE_5_DW01_sub_1)                  0.00       1.07 f
  pe_u/pe9/sub_88/U10/Y (INVX1_LVT)                       0.01       1.08 r
  pe_u/pe9/sub_88/U8/Y (XNOR2X1_HVT)                      0.07       1.15 r
  pe_u/pe9/sub_88/DIFF[0] (PE_5_DW01_sub_1)               0.00       1.15 r
  pe_u/pe9/add_94/B[0] (PE_5_DW01_add_0)                  0.00       1.15 r
  pe_u/pe9/add_94/U11/Y (AND2X1_LVT)                      0.02       1.17 r
  pe_u/pe9/add_94/U1_1/CO (FADDX1_LVT)                    0.04       1.21 r
  pe_u/pe9/add_94/U1_2/CO (FADDX1_LVT)                    0.04       1.25 r
  pe_u/pe9/add_94/U1_3/CO (FADDX1_LVT)                    0.04       1.29 r
  pe_u/pe9/add_94/U1_4/CO (FADDX1_LVT)                    0.04       1.33 r
  pe_u/pe9/add_94/U5/Y (IBUFFX4_LVT)                      0.00       1.33 f
  pe_u/pe9/add_94/U2/Y (IBUFFX4_HVT)                      0.00       1.33 r
  pe_u/pe9/add_94/U3/Y (IBUFFX8_HVT)                      0.03       1.36 f
  pe_u/pe9/add_94/U4/Y (IBUFFX4_HVT)                      0.00       1.36 r
  pe_u/pe9/add_94/U6/Y (NAND2X0_LVT)                      0.02       1.38 f
  pe_u/pe9/add_94/U9/Y (NAND3X0_LVT)                      0.02       1.40 r
  pe_u/pe9/add_94/U1_6/CO (FADDX1_LVT)                    0.04       1.45 r
  pe_u/pe9/add_94/U1_7/CO (FADDX1_LVT)                    0.04       1.49 r
  pe_u/pe9/add_94/SUM[8] (PE_5_DW01_add_0)                0.00       1.49 r
  pe_u/pe9/U8/Y (AND2X1_LVT)                              0.02       1.51 r
  pe_u/pe9/U25/Y (AO221X1_LVT)                            0.03       1.54 r
  pe_u/pe9/Accumulate_reg[2]/D (DFFX1_LVT)                0.00       1.54 r
  data arrival time                                                  1.54

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  pe_u/pe9/Accumulate_reg[2]/CLK (DFFX1_LVT)                         2.00 r
  library setup time                                     -0.02       1.98
  data required time                                                 1.98
  ------------------------------------------------------------------------------
  data required time                                                 1.98
  data arrival time                                                 -1.54
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: S1[0] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe0/Accumulate_reg[4]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  S1[0] (in)                                              0.00       1.00 f
  pe_u/S1[0] (PEtotal)                                    0.00       1.00 f
  pe_u/U15/Y (IBUFFX4_LVT)                                0.00       1.00 r
  pe_u/U14/Y (IBUFFX4_LVT)                                0.00       1.00 f
  pe_u/pe0/S1[0] (PE_14)                                  0.00       1.00 f
  pe_u/pe0/U4/Y (AO22X1_LVT)                              0.03       1.03 f
  pe_u/pe0/sub_88/B[0] (PE_14_DW01_sub_1)                 0.00       1.03 f
  pe_u/pe0/sub_88/U25/Y (INVX1_LVT)                       0.01       1.04 r
  pe_u/pe0/sub_88/U16/Y (OR2X1_LVT)                       0.03       1.07 r
  pe_u/pe0/sub_88/U42/Y (NAND2X0_LVT)                     0.02       1.09 f
  pe_u/pe0/sub_88/U43/Y (NAND3X0_LVT)                     0.02       1.11 r
  pe_u/pe0/sub_88/U24/Y (AO21X1_LVT)                      0.04       1.15 r
  pe_u/pe0/sub_88/U44/Y (NAND2X0_LVT)                     0.03       1.17 f
  pe_u/pe0/sub_88/U53/Y (NAND3X2_HVT)                     0.06       1.24 r
  pe_u/pe0/sub_88/U55/Y (IBUFFX4_LVT)                     0.00       1.24 f
  pe_u/pe0/sub_88/U54/Y (IBUFFX4_HVT)                     0.00       1.24 r
  pe_u/pe0/sub_88/U46/Y (INVX1_LVT)                       0.01       1.25 f
  pe_u/pe0/sub_88/U6/Y (XOR3X1_LVT)                       0.04       1.29 r
  pe_u/pe0/sub_88/DIFF[4] (PE_14_DW01_sub_1)              0.00       1.29 r
  pe_u/pe0/add_94/B[4] (PE_14_DW01_add_0)                 0.00       1.29 r
  pe_u/pe0/add_94/U31/Y (NAND2X0_LVT)                     0.03       1.31 f
  pe_u/pe0/add_94/U33/Y (NAND3X0_LVT)                     0.02       1.33 r
  pe_u/pe0/add_94/U16/Y (AO22X1_LVT)                      0.03       1.37 r
  pe_u/pe0/add_94/U1_6/CO (FADDX1_LVT)                    0.04       1.41 r
  pe_u/pe0/add_94/U1_7/CO (FADDX1_LVT)                    0.04       1.45 r
  pe_u/pe0/add_94/SUM[8] (PE_14_DW01_add_0)               0.00       1.45 r
  pe_u/pe0/U19/Y (AND2X1_LVT)                             0.02       1.47 r
  pe_u/pe0/U22/Y (AO221X1_HVT)                            0.04       1.51 r
  pe_u/pe0/Accumulate_reg[4]/D (DFFX1_LVT)                0.00       1.51 r
  data arrival time                                                  1.51

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  pe_u/pe0/Accumulate_reg[4]/CLK (DFFX1_LVT)                         2.00 r
  library setup time                                     -0.02       1.98
  data required time                                                 1.98
  ------------------------------------------------------------------------------
  data required time                                                 1.98
  data arrival time                                                 -1.51
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: S1[0] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe0/Accumulate_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  S1[0] (in)                                              0.00       1.00 f
  pe_u/S1[0] (PEtotal)                                    0.00       1.00 f
  pe_u/U15/Y (IBUFFX4_LVT)                                0.00       1.00 r
  pe_u/U14/Y (IBUFFX4_LVT)                                0.00       1.00 f
  pe_u/pe0/S1[0] (PE_14)                                  0.00       1.00 f
  pe_u/pe0/U4/Y (AO22X1_LVT)                              0.03       1.03 f
  pe_u/pe0/sub_88/B[0] (PE_14_DW01_sub_1)                 0.00       1.03 f
  pe_u/pe0/sub_88/U25/Y (INVX1_LVT)                       0.01       1.04 r
  pe_u/pe0/sub_88/U16/Y (OR2X1_LVT)                       0.03       1.07 r
  pe_u/pe0/sub_88/U42/Y (NAND2X0_LVT)                     0.02       1.09 f
  pe_u/pe0/sub_88/U43/Y (NAND3X0_LVT)                     0.02       1.11 r
  pe_u/pe0/sub_88/U24/Y (AO21X1_LVT)                      0.04       1.15 r
  pe_u/pe0/sub_88/U44/Y (NAND2X0_LVT)                     0.03       1.17 f
  pe_u/pe0/sub_88/U53/Y (NAND3X2_HVT)                     0.06       1.24 r
  pe_u/pe0/sub_88/U55/Y (IBUFFX4_LVT)                     0.00       1.24 f
  pe_u/pe0/sub_88/U54/Y (IBUFFX4_HVT)                     0.00       1.24 r
  pe_u/pe0/sub_88/U46/Y (INVX1_LVT)                       0.01       1.25 f
  pe_u/pe0/sub_88/U6/Y (XOR3X1_LVT)                       0.04       1.29 r
  pe_u/pe0/sub_88/DIFF[4] (PE_14_DW01_sub_1)              0.00       1.29 r
  pe_u/pe0/add_94/B[4] (PE_14_DW01_add_0)                 0.00       1.29 r
  pe_u/pe0/add_94/U31/Y (NAND2X0_LVT)                     0.03       1.31 f
  pe_u/pe0/add_94/U33/Y (NAND3X0_LVT)                     0.02       1.33 r
  pe_u/pe0/add_94/U16/Y (AO22X1_LVT)                      0.03       1.37 r
  pe_u/pe0/add_94/U1_6/CO (FADDX1_LVT)                    0.04       1.41 r
  pe_u/pe0/add_94/U1_7/CO (FADDX1_LVT)                    0.04       1.45 r
  pe_u/pe0/add_94/SUM[8] (PE_14_DW01_add_0)               0.00       1.45 r
  pe_u/pe0/U15/Y (AND2X1_LVT)                             0.02       1.47 r
  pe_u/pe0/U18/Y (AO221X1_HVT)                            0.04       1.51 r
  pe_u/pe0/Accumulate_reg[3]/D (DFFX1_LVT)                0.00       1.51 r
  data arrival time                                                  1.51

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  pe_u/pe0/Accumulate_reg[3]/CLK (DFFX1_LVT)                         2.00 r
  library setup time                                     -0.02       1.98
  data required time                                                 1.98
  ------------------------------------------------------------------------------
  data required time                                                 1.98
  data arrival time                                                 -1.51
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: S1[0] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe0/Accumulate_reg[5]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  S1[0] (in)                                              0.00       1.00 f
  pe_u/S1[0] (PEtotal)                                    0.00       1.00 f
  pe_u/U15/Y (IBUFFX4_LVT)                                0.00       1.00 r
  pe_u/U14/Y (IBUFFX4_LVT)                                0.00       1.00 f
  pe_u/pe0/S1[0] (PE_14)                                  0.00       1.00 f
  pe_u/pe0/U4/Y (AO22X1_LVT)                              0.03       1.03 f
  pe_u/pe0/sub_88/B[0] (PE_14_DW01_sub_1)                 0.00       1.03 f
  pe_u/pe0/sub_88/U25/Y (INVX1_LVT)                       0.01       1.04 r
  pe_u/pe0/sub_88/U16/Y (OR2X1_LVT)                       0.03       1.07 r
  pe_u/pe0/sub_88/U42/Y (NAND2X0_LVT)                     0.02       1.09 f
  pe_u/pe0/sub_88/U43/Y (NAND3X0_LVT)                     0.02       1.11 r
  pe_u/pe0/sub_88/U24/Y (AO21X1_LVT)                      0.04       1.15 r
  pe_u/pe0/sub_88/U44/Y (NAND2X0_LVT)                     0.03       1.17 f
  pe_u/pe0/sub_88/U53/Y (NAND3X2_HVT)                     0.06       1.24 r
  pe_u/pe0/sub_88/U55/Y (IBUFFX4_LVT)                     0.00       1.24 f
  pe_u/pe0/sub_88/U54/Y (IBUFFX4_HVT)                     0.00       1.24 r
  pe_u/pe0/sub_88/U46/Y (INVX1_LVT)                       0.01       1.25 f
  pe_u/pe0/sub_88/U6/Y (XOR3X1_LVT)                       0.04       1.29 r
  pe_u/pe0/sub_88/DIFF[4] (PE_14_DW01_sub_1)              0.00       1.29 r
  pe_u/pe0/add_94/B[4] (PE_14_DW01_add_0)                 0.00       1.29 r
  pe_u/pe0/add_94/U31/Y (NAND2X0_LVT)                     0.03       1.31 f
  pe_u/pe0/add_94/U33/Y (NAND3X0_LVT)                     0.02       1.33 r
  pe_u/pe0/add_94/U16/Y (AO22X1_LVT)                      0.03       1.37 r
  pe_u/pe0/add_94/U1_6/CO (FADDX1_LVT)                    0.04       1.41 r
  pe_u/pe0/add_94/U1_7/CO (FADDX1_LVT)                    0.04       1.45 r
  pe_u/pe0/add_94/SUM[8] (PE_14_DW01_add_0)               0.00       1.45 r
  pe_u/pe0/U15/Y (AND2X1_LVT)                             0.02       1.47 r
  pe_u/pe0/U17/Y (AO221X1_HVT)                            0.04       1.51 r
  pe_u/pe0/Accumulate_reg[5]/D (DFFX1_LVT)                0.00       1.51 r
  data arrival time                                                  1.51

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  pe_u/pe0/Accumulate_reg[5]/CLK (DFFX1_LVT)                         2.00 r
  library setup time                                     -0.02       1.98
  data required time                                                 1.98
  ------------------------------------------------------------------------------
  data required time                                                 1.98
  data arrival time                                                 -1.51
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: S1[0] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe0/Accumulate_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  S1[0] (in)                                              0.00       1.00 f
  pe_u/S1[0] (PEtotal)                                    0.00       1.00 f
  pe_u/U15/Y (IBUFFX4_LVT)                                0.00       1.00 r
  pe_u/U14/Y (IBUFFX4_LVT)                                0.00       1.00 f
  pe_u/pe0/S1[0] (PE_14)                                  0.00       1.00 f
  pe_u/pe0/U4/Y (AO22X1_LVT)                              0.03       1.03 f
  pe_u/pe0/sub_88/B[0] (PE_14_DW01_sub_1)                 0.00       1.03 f
  pe_u/pe0/sub_88/U25/Y (INVX1_LVT)                       0.01       1.04 r
  pe_u/pe0/sub_88/U16/Y (OR2X1_LVT)                       0.03       1.07 r
  pe_u/pe0/sub_88/U42/Y (NAND2X0_LVT)                     0.02       1.09 f
  pe_u/pe0/sub_88/U43/Y (NAND3X0_LVT)                     0.02       1.11 r
  pe_u/pe0/sub_88/U24/Y (AO21X1_LVT)                      0.04       1.15 r
  pe_u/pe0/sub_88/U44/Y (NAND2X0_LVT)                     0.03       1.17 f
  pe_u/pe0/sub_88/U53/Y (NAND3X2_HVT)                     0.06       1.24 r
  pe_u/pe0/sub_88/U55/Y (IBUFFX4_LVT)                     0.00       1.24 f
  pe_u/pe0/sub_88/U54/Y (IBUFFX4_HVT)                     0.00       1.24 r
  pe_u/pe0/sub_88/U46/Y (INVX1_LVT)                       0.01       1.25 f
  pe_u/pe0/sub_88/U6/Y (XOR3X1_LVT)                       0.04       1.29 r
  pe_u/pe0/sub_88/DIFF[4] (PE_14_DW01_sub_1)              0.00       1.29 r
  pe_u/pe0/add_94/B[4] (PE_14_DW01_add_0)                 0.00       1.29 r
  pe_u/pe0/add_94/U31/Y (NAND2X0_LVT)                     0.03       1.31 f
  pe_u/pe0/add_94/U33/Y (NAND3X0_LVT)                     0.02       1.33 r
  pe_u/pe0/add_94/U16/Y (AO22X1_LVT)                      0.03       1.37 r
  pe_u/pe0/add_94/U1_6/CO (FADDX1_LVT)                    0.04       1.41 r
  pe_u/pe0/add_94/U1_7/CO (FADDX1_LVT)                    0.04       1.45 r
  pe_u/pe0/add_94/SUM[8] (PE_14_DW01_add_0)               0.00       1.45 r
  pe_u/pe0/U19/Y (AND2X1_LVT)                             0.02       1.47 r
  pe_u/pe0/U23/Y (AO221X1_HVT)                            0.04       1.51 r
  pe_u/pe0/Accumulate_reg[2]/D (DFFX1_LVT)                0.00       1.51 r
  data arrival time                                                  1.51

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  pe_u/pe0/Accumulate_reg[2]/CLK (DFFX1_LVT)                         2.00 r
  library setup time                                     -0.02       1.98
  data required time                                                 1.98
  ------------------------------------------------------------------------------
  data required time                                                 1.98
  data arrival time                                                 -1.51
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: S1[0] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe0/Accumulate_reg[6]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  S1[0] (in)                                              0.00       1.00 f
  pe_u/S1[0] (PEtotal)                                    0.00       1.00 f
  pe_u/U15/Y (IBUFFX4_LVT)                                0.00       1.00 r
  pe_u/U14/Y (IBUFFX4_LVT)                                0.00       1.00 f
  pe_u/pe0/S1[0] (PE_14)                                  0.00       1.00 f
  pe_u/pe0/U4/Y (AO22X1_LVT)                              0.03       1.03 f
  pe_u/pe0/sub_88/B[0] (PE_14_DW01_sub_1)                 0.00       1.03 f
  pe_u/pe0/sub_88/U25/Y (INVX1_LVT)                       0.01       1.04 r
  pe_u/pe0/sub_88/U16/Y (OR2X1_LVT)                       0.03       1.07 r
  pe_u/pe0/sub_88/U42/Y (NAND2X0_LVT)                     0.02       1.09 f
  pe_u/pe0/sub_88/U43/Y (NAND3X0_LVT)                     0.02       1.11 r
  pe_u/pe0/sub_88/U24/Y (AO21X1_LVT)                      0.04       1.15 r
  pe_u/pe0/sub_88/U44/Y (NAND2X0_LVT)                     0.03       1.17 f
  pe_u/pe0/sub_88/U53/Y (NAND3X2_HVT)                     0.06       1.24 r
  pe_u/pe0/sub_88/U55/Y (IBUFFX4_LVT)                     0.00       1.24 f
  pe_u/pe0/sub_88/U54/Y (IBUFFX4_HVT)                     0.00       1.24 r
  pe_u/pe0/sub_88/U46/Y (INVX1_LVT)                       0.01       1.25 f
  pe_u/pe0/sub_88/U6/Y (XOR3X1_LVT)                       0.04       1.29 r
  pe_u/pe0/sub_88/DIFF[4] (PE_14_DW01_sub_1)              0.00       1.29 r
  pe_u/pe0/add_94/B[4] (PE_14_DW01_add_0)                 0.00       1.29 r
  pe_u/pe0/add_94/U31/Y (NAND2X0_LVT)                     0.03       1.31 f
  pe_u/pe0/add_94/U33/Y (NAND3X0_LVT)                     0.02       1.33 r
  pe_u/pe0/add_94/U16/Y (AO22X1_LVT)                      0.03       1.37 r
  pe_u/pe0/add_94/U1_6/CO (FADDX1_LVT)                    0.04       1.41 r
  pe_u/pe0/add_94/U1_7/CO (FADDX1_LVT)                    0.04       1.45 r
  pe_u/pe0/add_94/SUM[8] (PE_14_DW01_add_0)               0.00       1.45 r
  pe_u/pe0/U19/Y (AND2X1_LVT)                             0.02       1.47 r
  pe_u/pe0/U21/Y (AO221X1_HVT)                            0.04       1.51 r
  pe_u/pe0/Accumulate_reg[6]/D (DFFX1_LVT)                0.00       1.51 r
  data arrival time                                                  1.51

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  pe_u/pe0/Accumulate_reg[6]/CLK (DFFX1_LVT)                         2.00 r
  library setup time                                     -0.02       1.98
  data required time                                                 1.98
  ------------------------------------------------------------------------------
  data required time                                                 1.98
  data arrival time                                                 -1.51
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: S1[0] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe0/Accumulate_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  S1[0] (in)                                              0.00       1.00 f
  pe_u/S1[0] (PEtotal)                                    0.00       1.00 f
  pe_u/U15/Y (IBUFFX4_LVT)                                0.00       1.00 r
  pe_u/U14/Y (IBUFFX4_LVT)                                0.00       1.00 f
  pe_u/pe0/S1[0] (PE_14)                                  0.00       1.00 f
  pe_u/pe0/U4/Y (AO22X1_LVT)                              0.03       1.03 f
  pe_u/pe0/sub_88/B[0] (PE_14_DW01_sub_1)                 0.00       1.03 f
  pe_u/pe0/sub_88/U25/Y (INVX1_LVT)                       0.01       1.04 r
  pe_u/pe0/sub_88/U16/Y (OR2X1_LVT)                       0.03       1.07 r
  pe_u/pe0/sub_88/U42/Y (NAND2X0_LVT)                     0.02       1.09 f
  pe_u/pe0/sub_88/U43/Y (NAND3X0_LVT)                     0.02       1.11 r
  pe_u/pe0/sub_88/U24/Y (AO21X1_LVT)                      0.04       1.15 r
  pe_u/pe0/sub_88/U44/Y (NAND2X0_LVT)                     0.03       1.17 f
  pe_u/pe0/sub_88/U53/Y (NAND3X2_HVT)                     0.06       1.24 r
  pe_u/pe0/sub_88/U55/Y (IBUFFX4_LVT)                     0.00       1.24 f
  pe_u/pe0/sub_88/U54/Y (IBUFFX4_HVT)                     0.00       1.24 r
  pe_u/pe0/sub_88/U46/Y (INVX1_LVT)                       0.01       1.25 f
  pe_u/pe0/sub_88/U6/Y (XOR3X1_LVT)                       0.04       1.29 r
  pe_u/pe0/sub_88/DIFF[4] (PE_14_DW01_sub_1)              0.00       1.29 r
  pe_u/pe0/add_94/B[4] (PE_14_DW01_add_0)                 0.00       1.29 r
  pe_u/pe0/add_94/U31/Y (NAND2X0_LVT)                     0.03       1.31 f
  pe_u/pe0/add_94/U33/Y (NAND3X0_LVT)                     0.02       1.33 r
  pe_u/pe0/add_94/U16/Y (AO22X1_LVT)                      0.03       1.37 r
  pe_u/pe0/add_94/U1_6/CO (FADDX1_LVT)                    0.04       1.41 r
  pe_u/pe0/add_94/U1_7/CO (FADDX1_LVT)                    0.04       1.45 r
  pe_u/pe0/add_94/SUM[8] (PE_14_DW01_add_0)               0.00       1.45 r
  pe_u/pe0/U15/Y (AND2X1_LVT)                             0.02       1.47 r
  pe_u/pe0/U7/Y (AO221X1_HVT)                             0.04       1.51 r
  pe_u/pe0/Accumulate_reg[1]/D (DFFX1_LVT)                0.00       1.51 r
  data arrival time                                                  1.51

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  pe_u/pe0/Accumulate_reg[1]/CLK (DFFX1_LVT)                         2.00 r
  library setup time                                     -0.02       1.98
  data required time                                                 1.98
  ------------------------------------------------------------------------------
  data required time                                                 1.98
  data arrival time                                                 -1.51
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: S1[0] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe0/Accumulate_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  S1[0] (in)                                              0.00       1.00 f
  pe_u/S1[0] (PEtotal)                                    0.00       1.00 f
  pe_u/U15/Y (IBUFFX4_LVT)                                0.00       1.00 r
  pe_u/U14/Y (IBUFFX4_LVT)                                0.00       1.00 f
  pe_u/pe0/S1[0] (PE_14)                                  0.00       1.00 f
  pe_u/pe0/U4/Y (AO22X1_LVT)                              0.03       1.03 f
  pe_u/pe0/sub_88/B[0] (PE_14_DW01_sub_1)                 0.00       1.03 f
  pe_u/pe0/sub_88/U25/Y (INVX1_LVT)                       0.01       1.04 r
  pe_u/pe0/sub_88/U16/Y (OR2X1_LVT)                       0.03       1.07 r
  pe_u/pe0/sub_88/U42/Y (NAND2X0_LVT)                     0.02       1.09 f
  pe_u/pe0/sub_88/U43/Y (NAND3X0_LVT)                     0.02       1.11 r
  pe_u/pe0/sub_88/U24/Y (AO21X1_LVT)                      0.04       1.15 r
  pe_u/pe0/sub_88/U44/Y (NAND2X0_LVT)                     0.03       1.17 f
  pe_u/pe0/sub_88/U53/Y (NAND3X2_HVT)                     0.06       1.24 r
  pe_u/pe0/sub_88/U55/Y (IBUFFX4_LVT)                     0.00       1.24 f
  pe_u/pe0/sub_88/U54/Y (IBUFFX4_HVT)                     0.00       1.24 r
  pe_u/pe0/sub_88/U46/Y (INVX1_LVT)                       0.01       1.25 f
  pe_u/pe0/sub_88/U6/Y (XOR3X1_LVT)                       0.04       1.29 r
  pe_u/pe0/sub_88/DIFF[4] (PE_14_DW01_sub_1)              0.00       1.29 r
  pe_u/pe0/add_94/B[4] (PE_14_DW01_add_0)                 0.00       1.29 r
  pe_u/pe0/add_94/U31/Y (NAND2X0_LVT)                     0.03       1.31 f
  pe_u/pe0/add_94/U33/Y (NAND3X0_LVT)                     0.02       1.33 r
  pe_u/pe0/add_94/U16/Y (AO22X1_LVT)                      0.03       1.37 r
  pe_u/pe0/add_94/U1_6/CO (FADDX1_LVT)                    0.04       1.41 r
  pe_u/pe0/add_94/U1_7/CO (FADDX1_LVT)                    0.04       1.45 r
  pe_u/pe0/add_94/SUM[8] (PE_14_DW01_add_0)               0.00       1.45 r
  pe_u/pe0/U19/Y (AND2X1_LVT)                             0.02       1.47 r
  pe_u/pe0/U20/Y (AO221X1_HVT)                            0.04       1.51 r
  pe_u/pe0/Accumulate_reg[0]/D (DFFX1_LVT)                0.00       1.51 r
  data arrival time                                                  1.51

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  pe_u/pe0/Accumulate_reg[0]/CLK (DFFX1_LVT)                         2.00 r
  library setup time                                     -0.02       1.98
  data required time                                                 1.98
  ------------------------------------------------------------------------------
  data required time                                                 1.98
  data arrival time                                                 -1.51
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: S1[0] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe11/Accumulate_reg[6]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  S1[0] (in)                                              0.00       1.00 f
  pe_u/S1[0] (PEtotal)                                    0.00       1.00 f
  pe_u/U15/Y (IBUFFX4_LVT)                                0.00       1.00 r
  pe_u/U16/Y (IBUFFX8_HVT)                                0.04       1.04 f
  pe_u/pe11/S1[0] (PE_3)                                  0.00       1.04 f
  pe_u/pe11/U4/Y (AO22X1_LVT)                             0.03       1.07 f
  pe_u/pe11/sub_88/B[0] (PE_3_DW01_sub_1)                 0.00       1.07 f
  pe_u/pe11/sub_88/U4/Y (INVX0_LVT)                       0.01       1.08 r
  pe_u/pe11/sub_88/U3/Y (XNOR2X1_LVT)                     0.05       1.13 r
  pe_u/pe11/sub_88/DIFF[0] (PE_3_DW01_sub_1)              0.00       1.13 r
  pe_u/pe11/add_94/B[0] (PE_3_DW01_add_0)                 0.00       1.13 r
  pe_u/pe11/add_94/U7/Y (AND2X1_LVT)                      0.02       1.16 r
  pe_u/pe11/add_94/U1_1/CO (FADDX1_LVT)                   0.04       1.20 r
  pe_u/pe11/add_94/U1_2/CO (FADDX1_LVT)                   0.04       1.24 r
  pe_u/pe11/add_94/U1_3/CO (FADDX1_LVT)                   0.04       1.28 r
  pe_u/pe11/add_94/U1_4/CO (FADDX2_LVT)                   0.05       1.32 r
  pe_u/pe11/add_94/U2/Y (NAND2X0_LVT)                     0.02       1.34 f
  pe_u/pe11/add_94/U5/Y (NAND3X0_LVT)                     0.03       1.37 r
  pe_u/pe11/add_94/U1_6/CO (FADDX1_LVT)                   0.04       1.41 r
  pe_u/pe11/add_94/U1_7/CO (FADDX1_LVT)                   0.04       1.45 r
  pe_u/pe11/add_94/SUM[8] (PE_3_DW01_add_0)               0.00       1.45 r
  pe_u/pe11/U30/Y (AND2X1_LVT)                            0.02       1.48 r
  pe_u/pe11/U17/Y (AO221X1_LVT)                           0.03       1.51 r
  pe_u/pe11/Accumulate_reg[6]/D (DFFX1_LVT)               0.00       1.51 r
  data arrival time                                                  1.51

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  pe_u/pe11/Accumulate_reg[6]/CLK (DFFX1_LVT)                        2.00 r
  library setup time                                     -0.02       1.98
  data required time                                                 1.98
  ------------------------------------------------------------------------------
  data required time                                                 1.98
  data arrival time                                                 -1.51
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: S1[0] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe11/Accumulate_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  S1[0] (in)                                              0.00       1.00 f
  pe_u/S1[0] (PEtotal)                                    0.00       1.00 f
  pe_u/U15/Y (IBUFFX4_LVT)                                0.00       1.00 r
  pe_u/U16/Y (IBUFFX8_HVT)                                0.04       1.04 f
  pe_u/pe11/S1[0] (PE_3)                                  0.00       1.04 f
  pe_u/pe11/U4/Y (AO22X1_LVT)                             0.03       1.07 f
  pe_u/pe11/sub_88/B[0] (PE_3_DW01_sub_1)                 0.00       1.07 f
  pe_u/pe11/sub_88/U4/Y (INVX0_LVT)                       0.01       1.08 r
  pe_u/pe11/sub_88/U3/Y (XNOR2X1_LVT)                     0.05       1.13 r
  pe_u/pe11/sub_88/DIFF[0] (PE_3_DW01_sub_1)              0.00       1.13 r
  pe_u/pe11/add_94/B[0] (PE_3_DW01_add_0)                 0.00       1.13 r
  pe_u/pe11/add_94/U7/Y (AND2X1_LVT)                      0.02       1.16 r
  pe_u/pe11/add_94/U1_1/CO (FADDX1_LVT)                   0.04       1.20 r
  pe_u/pe11/add_94/U1_2/CO (FADDX1_LVT)                   0.04       1.24 r
  pe_u/pe11/add_94/U1_3/CO (FADDX1_LVT)                   0.04       1.28 r
  pe_u/pe11/add_94/U1_4/CO (FADDX2_LVT)                   0.05       1.32 r
  pe_u/pe11/add_94/U2/Y (NAND2X0_LVT)                     0.02       1.34 f
  pe_u/pe11/add_94/U5/Y (NAND3X0_LVT)                     0.03       1.37 r
  pe_u/pe11/add_94/U1_6/CO (FADDX1_LVT)                   0.04       1.41 r
  pe_u/pe11/add_94/U1_7/CO (FADDX1_LVT)                   0.04       1.45 r
  pe_u/pe11/add_94/SUM[8] (PE_3_DW01_add_0)               0.00       1.45 r
  pe_u/pe11/U30/Y (AND2X1_LVT)                            0.02       1.48 r
  pe_u/pe11/U27/Y (AO221X1_LVT)                           0.03       1.51 r
  pe_u/pe11/Accumulate_reg[1]/D (DFFX1_LVT)               0.00       1.51 r
  data arrival time                                                  1.51

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  pe_u/pe11/Accumulate_reg[1]/CLK (DFFX1_LVT)                        2.00 r
  library setup time                                     -0.02       1.98
  data required time                                                 1.98
  ------------------------------------------------------------------------------
  data required time                                                 1.98
  data arrival time                                                 -1.51
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: S1[0] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe11/Accumulate_reg[7]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  S1[0] (in)                                              0.00       1.00 f
  pe_u/S1[0] (PEtotal)                                    0.00       1.00 f
  pe_u/U15/Y (IBUFFX4_LVT)                                0.00       1.00 r
  pe_u/U16/Y (IBUFFX8_HVT)                                0.04       1.04 f
  pe_u/pe11/S1[0] (PE_3)                                  0.00       1.04 f
  pe_u/pe11/U4/Y (AO22X1_LVT)                             0.03       1.07 f
  pe_u/pe11/sub_88/B[0] (PE_3_DW01_sub_1)                 0.00       1.07 f
  pe_u/pe11/sub_88/U4/Y (INVX0_LVT)                       0.01       1.08 r
  pe_u/pe11/sub_88/U3/Y (XNOR2X1_LVT)                     0.05       1.13 r
  pe_u/pe11/sub_88/DIFF[0] (PE_3_DW01_sub_1)              0.00       1.13 r
  pe_u/pe11/add_94/B[0] (PE_3_DW01_add_0)                 0.00       1.13 r
  pe_u/pe11/add_94/U7/Y (AND2X1_LVT)                      0.02       1.16 r
  pe_u/pe11/add_94/U1_1/CO (FADDX1_LVT)                   0.04       1.20 r
  pe_u/pe11/add_94/U1_2/CO (FADDX1_LVT)                   0.04       1.24 r
  pe_u/pe11/add_94/U1_3/CO (FADDX1_LVT)                   0.04       1.28 r
  pe_u/pe11/add_94/U1_4/CO (FADDX2_LVT)                   0.05       1.32 r
  pe_u/pe11/add_94/U2/Y (NAND2X0_LVT)                     0.02       1.34 f
  pe_u/pe11/add_94/U5/Y (NAND3X0_LVT)                     0.03       1.37 r
  pe_u/pe11/add_94/U1_6/CO (FADDX1_LVT)                   0.04       1.41 r
  pe_u/pe11/add_94/U1_7/CO (FADDX1_LVT)                   0.04       1.45 r
  pe_u/pe11/add_94/SUM[8] (PE_3_DW01_add_0)               0.00       1.45 r
  pe_u/pe11/U20/Y (AND2X1_LVT)                            0.02       1.47 r
  pe_u/pe11/U15/Y (AO221X1_LVT)                           0.03       1.51 r
  pe_u/pe11/Accumulate_reg[7]/D (DFFX1_LVT)               0.00       1.51 r
  data arrival time                                                  1.51

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  pe_u/pe11/Accumulate_reg[7]/CLK (DFFX1_LVT)                        2.00 r
  library setup time                                     -0.02       1.98
  data required time                                                 1.98
  ------------------------------------------------------------------------------
  data required time                                                 1.98
  data arrival time                                                 -1.51
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: S1[0] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe11/Accumulate_reg[4]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  S1[0] (in)                                              0.00       1.00 f
  pe_u/S1[0] (PEtotal)                                    0.00       1.00 f
  pe_u/U15/Y (IBUFFX4_LVT)                                0.00       1.00 r
  pe_u/U16/Y (IBUFFX8_HVT)                                0.04       1.04 f
  pe_u/pe11/S1[0] (PE_3)                                  0.00       1.04 f
  pe_u/pe11/U4/Y (AO22X1_LVT)                             0.03       1.07 f
  pe_u/pe11/sub_88/B[0] (PE_3_DW01_sub_1)                 0.00       1.07 f
  pe_u/pe11/sub_88/U4/Y (INVX0_LVT)                       0.01       1.08 r
  pe_u/pe11/sub_88/U3/Y (XNOR2X1_LVT)                     0.05       1.13 r
  pe_u/pe11/sub_88/DIFF[0] (PE_3_DW01_sub_1)              0.00       1.13 r
  pe_u/pe11/add_94/B[0] (PE_3_DW01_add_0)                 0.00       1.13 r
  pe_u/pe11/add_94/U7/Y (AND2X1_LVT)                      0.02       1.16 r
  pe_u/pe11/add_94/U1_1/CO (FADDX1_LVT)                   0.04       1.20 r
  pe_u/pe11/add_94/U1_2/CO (FADDX1_LVT)                   0.04       1.24 r
  pe_u/pe11/add_94/U1_3/CO (FADDX1_LVT)                   0.04       1.28 r
  pe_u/pe11/add_94/U1_4/CO (FADDX2_LVT)                   0.05       1.32 r
  pe_u/pe11/add_94/U2/Y (NAND2X0_LVT)                     0.02       1.34 f
  pe_u/pe11/add_94/U5/Y (NAND3X0_LVT)                     0.03       1.37 r
  pe_u/pe11/add_94/U1_6/CO (FADDX1_LVT)                   0.04       1.41 r
  pe_u/pe11/add_94/U1_7/CO (FADDX1_LVT)                   0.04       1.45 r
  pe_u/pe11/add_94/SUM[8] (PE_3_DW01_add_0)               0.00       1.45 r
  pe_u/pe11/U20/Y (AND2X1_LVT)                            0.02       1.47 r
  pe_u/pe11/U21/Y (AO221X1_LVT)                           0.03       1.51 r
  pe_u/pe11/Accumulate_reg[4]/D (DFFX1_LVT)               0.00       1.51 r
  data arrival time                                                  1.51

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  pe_u/pe11/Accumulate_reg[4]/CLK (DFFX1_LVT)                        2.00 r
  library setup time                                     -0.02       1.98
  data required time                                                 1.98
  ------------------------------------------------------------------------------
  data required time                                                 1.98
  data arrival time                                                 -1.51
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: S1[0] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe11/Accumulate_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  S1[0] (in)                                              0.00       1.00 f
  pe_u/S1[0] (PEtotal)                                    0.00       1.00 f
  pe_u/U15/Y (IBUFFX4_LVT)                                0.00       1.00 r
  pe_u/U16/Y (IBUFFX8_HVT)                                0.04       1.04 f
  pe_u/pe11/S1[0] (PE_3)                                  0.00       1.04 f
  pe_u/pe11/U4/Y (AO22X1_LVT)                             0.03       1.07 f
  pe_u/pe11/sub_88/B[0] (PE_3_DW01_sub_1)                 0.00       1.07 f
  pe_u/pe11/sub_88/U4/Y (INVX0_LVT)                       0.01       1.08 r
  pe_u/pe11/sub_88/U3/Y (XNOR2X1_LVT)                     0.05       1.13 r
  pe_u/pe11/sub_88/DIFF[0] (PE_3_DW01_sub_1)              0.00       1.13 r
  pe_u/pe11/add_94/B[0] (PE_3_DW01_add_0)                 0.00       1.13 r
  pe_u/pe11/add_94/U7/Y (AND2X1_LVT)                      0.02       1.16 r
  pe_u/pe11/add_94/U1_1/CO (FADDX1_LVT)                   0.04       1.20 r
  pe_u/pe11/add_94/U1_2/CO (FADDX1_LVT)                   0.04       1.24 r
  pe_u/pe11/add_94/U1_3/CO (FADDX1_LVT)                   0.04       1.28 r
  pe_u/pe11/add_94/U1_4/CO (FADDX2_LVT)                   0.05       1.32 r
  pe_u/pe11/add_94/U2/Y (NAND2X0_LVT)                     0.02       1.34 f
  pe_u/pe11/add_94/U5/Y (NAND3X0_LVT)                     0.03       1.37 r
  pe_u/pe11/add_94/U1_6/CO (FADDX1_LVT)                   0.04       1.41 r
  pe_u/pe11/add_94/U1_7/CO (FADDX1_LVT)                   0.04       1.45 r
  pe_u/pe11/add_94/SUM[8] (PE_3_DW01_add_0)               0.00       1.45 r
  pe_u/pe11/U20/Y (AND2X1_LVT)                            0.02       1.47 r
  pe_u/pe11/U29/Y (AO221X1_LVT)                           0.03       1.51 r
  pe_u/pe11/Accumulate_reg[0]/D (DFFX1_LVT)               0.00       1.51 r
  data arrival time                                                  1.51

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  pe_u/pe11/Accumulate_reg[0]/CLK (DFFX1_LVT)                        2.00 r
  library setup time                                     -0.02       1.98
  data required time                                                 1.98
  ------------------------------------------------------------------------------
  data required time                                                 1.98
  data arrival time                                                 -1.51
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.47


1
