library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ce_gen is
  Port ( clk : in std_logic;
         rstn : in std_logic;
         ce : out std_logic); -- "clock enable" in 25 MHz, to match the video clock.
end entity;

architecture rtl of ce_gen is
begin
end architecture;
