// Seed: 2261188939
module module_0;
  wire id_1;
  wire id_2;
  wire id_3;
  always id_2 = id_3;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wand id_4,
    input wand id_5,
    input supply1 id_6,
    output wire id_7,
    output tri0 id_8,
    input wire id_9,
    input tri0 id_10,
    input tri1 id_11,
    input wor id_12,
    input tri0 id_13,
    output uwire id_14,
    output supply1 id_15,
    input tri id_16,
    output tri0 id_17,
    input uwire id_18,
    input logic id_19,
    output logic id_20,
    input wand id_21,
    output logic id_22,
    input wand id_23,
    output tri id_24,
    input tri0 id_25,
    output wire id_26,
    input wor id_27,
    output wor id_28
);
  assign id_20 = 1;
  module_0 modCall_1 ();
  always begin : LABEL_0
    @(negedge id_13) id_22 <= id_19;
    @(posedge 1)
    #1 begin : LABEL_0
      begin : LABEL_0
        id_20 <= 1;
      end
    end
  end
endmodule
