AArch64 MP.FF+cachesync+ctrlisb-rfi-ctrlisb
"CacheSyncdWW Iffe DpCtrlIsbdW Rfi DpCtrlIsbdR Fife"
Cycle=Rfi DpCtrlIsbdR Fife CacheSyncdWW Iffe DpCtrlIsbdW
Relax=Iffe Fife
Safe=Rfi CacheSyncdWW DpCtrlIsbdW DpCtrlIsbdR
Generator=diy7 (version 7.52+10(dev))
Com=Iff Fif
Orig=CacheSyncdWW Iffe DpCtrlIsbdW Rfi DpCtrlIsbdR Fife
{
0:X0=0x14000001; 0:X1=P1:Lself05; 0:X2=P1:Lself06;
1:X1=0x1; 1:X2=x;
}
 P0          | P1           ;
 STR W0,[X1] | Lself06:     ;
 DC CVAU,X1  | B L00        ;
 DSB ISH     | MOV W0,#2    ;
 IC IVAU,X1  | B L01        ;
 DSB ISH     | L00:         ;
 STR W0,[X2] | MOV W0,#1    ;
             | L01:         ;
             | CBNZ W0,LC02 ;
             | LC02:        ;
             | ISB          ;
             | STR W1,[X2]  ;
             | LDR W3,[X2]  ;
             | CBNZ W3,LC03 ;
             | LC03:        ;
             | ISB          ;
             | Lself05:     ;
             | B L04        ;
             | MOV W4,#2    ;
             | B L05        ;
             | L04:         ;
             | MOV W4,#1    ;
             | L05:         ;
exists
(1:X0=0x2 /\ 1:X3=0x1 /\ 1:X4=0x1)
