TimeQuest Timing Analyzer report for DE2_Media_Computer
Sun Jan 29 13:22:25 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 13. Slow Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 14. Slow Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 15. Slow Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 16. Slow Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 17. Slow Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 18. Slow Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 19. Slow Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 20. Slow Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 21. Slow Model Minimum Pulse Width: 'CLOCK_50'
 22. Slow Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 23. Slow Model Minimum Pulse Width: 'CLOCK_27'
 24. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Output Enable Times
 30. Minimum Output Enable Times
 31. Output Disable Times
 32. Minimum Output Disable Times
 33. Fast Model Setup Summary
 34. Fast Model Hold Summary
 35. Fast Model Recovery Summary
 36. Fast Model Removal Summary
 37. Fast Model Minimum Pulse Width Summary
 38. Fast Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 39. Fast Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 40. Fast Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 41. Fast Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 42. Fast Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 43. Fast Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 44. Fast Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 45. Fast Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 46. Fast Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 47. Fast Model Minimum Pulse Width: 'CLOCK_50'
 48. Fast Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 49. Fast Model Minimum Pulse Width: 'CLOCK_27'
 50. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Output Enable Times
 56. Minimum Output Enable Times
 57. Output Disable Times
 58. Minimum Output Disable Times
 59. Multicorner Timing Analysis Summary
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Setup Transfers
 65. Hold Transfers
 66. Recovery Transfers
 67. Removal Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DE2_Media_Computer                                                ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------+
; SDC File List                                                                                    ;
+--------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                ; Status ; Read at                  ;
+--------------------------------------------------------------+--------+--------------------------+
; DE2_Media_Computer.sdc                                       ; OK     ; Sun Jan 29 13:22:19 2023 ;
; nios_system/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Sun Jan 29 13:22:19 2023 ;
; nios_system/synthesis/submodules/nios_system_CPU.sdc         ; OK     ; Sun Jan 29 13:22:20 2023 ;
+--------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                        ; Targets                                                         ;
+-------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; altera_reserved_tck                                         ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { altera_reserved_tck }                                         ;
; CLOCK_27                                                    ; Base      ; 37.037  ; 27.0 MHz  ; 0.000  ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { CLOCK_27 }                                                    ;
; CLOCK_50                                                    ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { CLOCK_50 }                                                    ;
; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ; Generated ; 82.010  ; 12.19 MHz ; 0.000  ; 41.005 ; 50.00      ; 31        ; 14          ;       ;        ;           ;            ; false    ; CLOCK_27 ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|inclk[0]  ; { NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1] }  ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ; { NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] } ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ; { NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] } ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 20.000 ; 40.000 ; 50.00      ; 2         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ; { NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] } ;
+-------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+-------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note ;
+------------+-----------------+-------------------------------------------------------------+------+
; 49.43 MHz  ; 49.43 MHz       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;      ;
; 162.07 MHz ; 162.07 MHz      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;      ;
+------------+-----------------+-------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                             ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; -0.232 ; -0.232        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 33.830 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                             ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.391 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.391 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                          ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 4.880  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 18.060 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                           ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 1.728  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 21.455 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                               ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 7.873  ; 0.000         ;
; CLOCK_50                                                    ; 10.000 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 17.873 ; 0.000         ;
; CLOCK_27                                                    ; 18.518 ; 0.000         ;
; altera_reserved_tck                                         ; 97.778 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                         ; To Node                                                                              ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -0.232 ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|hue_i[0] ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 20.296     ;
; -0.194 ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[24]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 20.258     ;
; -0.138 ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[18]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 20.200     ;
; -0.133 ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[16]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 20.195     ;
; -0.098 ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[24]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 20.162     ;
; -0.087 ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[16]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 20.120     ;
; -0.036 ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[20]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 20.098     ;
; 0.062  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[19]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 20.002     ;
; 0.074  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[18]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 19.959     ;
; 0.142  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[17]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 19.920     ;
; 0.192  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[17]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 19.872     ;
; 0.246  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|p[16]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 19.787     ;
; 0.256  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[20]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 19.777     ;
; 0.258  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|hue_i[1] ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 19.806     ;
; 0.286  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|p[18]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 19.747     ;
; 0.298  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|hue_i[2] ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 19.766     ;
; 0.399  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|p[19]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 19.665     ;
; 0.427  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[22]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 19.635     ;
; 0.462  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[21]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 19.599     ;
; 0.481  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[19]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 19.581     ;
; 0.542  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[22]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 19.520     ;
; 0.604  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|p[22]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 19.458     ;
; 0.607  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[21]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 19.454     ;
; 0.635  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|p[20]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 19.427     ;
; 0.635  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|p[17]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 19.429     ;
; 0.786  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[23]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 19.278     ;
; 0.821  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[23]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 19.241     ;
; 0.870  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|p[21]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 19.191     ;
; 1.034  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|hue_i[0] ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 19.030     ;
; 1.072  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[24]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 18.992     ;
; 1.088  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|p[23]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 18.976     ;
; 1.128  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[18]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 18.934     ;
; 1.133  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[16]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 18.929     ;
; 1.168  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[24]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 18.896     ;
; 1.179  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[16]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 18.854     ;
; 1.230  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[20]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 18.832     ;
; 1.328  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[19]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 18.736     ;
; 1.340  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[18]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 18.693     ;
; 1.408  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[17]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 18.654     ;
; 1.458  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[17]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 18.606     ;
; 1.512  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|p[16]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 18.521     ;
; 1.522  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[20]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 18.511     ;
; 1.524  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|hue_i[1] ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 18.540     ;
; 1.552  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|p[18]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 18.481     ;
; 1.564  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|hue_i[2] ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 18.500     ;
; 1.665  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|p[19]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 18.399     ;
; 1.693  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[22]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 18.369     ;
; 1.728  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[21]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 18.333     ;
; 1.747  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[19]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 18.315     ;
; 1.808  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[22]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 18.254     ;
; 1.870  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|p[22]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 18.192     ;
; 1.873  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[21]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 18.188     ;
; 1.901  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|p[20]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 18.161     ;
; 1.901  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|p[17]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 18.163     ;
; 2.052  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[23]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 18.012     ;
; 2.087  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[23]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 17.975     ;
; 2.136  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|p[21]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 17.925     ;
; 2.354  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|p[23]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 17.710     ;
; 2.769  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|hue_i[0] ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 17.295     ;
; 2.807  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[24]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 17.257     ;
; 2.863  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[18]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 17.199     ;
; 2.868  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[16]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 17.194     ;
; 2.903  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[24]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 17.161     ;
; 2.914  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[16]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 17.119     ;
; 2.965  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[20]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 17.097     ;
; 3.063  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[19]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 17.001     ;
; 3.075  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[18]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 16.958     ;
; 3.143  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[17]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 16.919     ;
; 3.193  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[17]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 16.871     ;
; 3.247  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|p[16]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 16.786     ;
; 3.257  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[20]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 16.776     ;
; 3.259  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|hue_i[1] ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 16.805     ;
; 3.287  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|p[18]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 16.746     ;
; 3.299  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|hue_i[2] ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 16.765     ;
; 3.400  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|p[19]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 16.664     ;
; 3.428  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[22]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 16.634     ;
; 3.463  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[21]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 16.598     ;
; 3.482  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[19]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 16.580     ;
; 3.543  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[22]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 16.519     ;
; 3.605  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|p[22]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 16.457     ;
; 3.608  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[21]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 16.453     ;
; 3.636  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|p[20]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 16.426     ;
; 3.636  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|p[17]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 16.428     ;
; 3.787  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[23]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 16.277     ;
; 3.822  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[23]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 16.240     ;
; 3.871  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|p[21]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 16.190     ;
; 4.089  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|p[23]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 15.975     ;
; 4.471  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|hue_i[0] ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 15.593     ;
; 4.509  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[24]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 15.555     ;
; 4.565  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[18]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 15.497     ;
; 4.570  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[16]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 15.492     ;
; 4.605  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[24]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 15.459     ;
; 4.616  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[16]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 15.417     ;
; 4.667  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[20]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 15.395     ;
; 4.681  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[11]                            ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 15.345     ;
; 4.765  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[19]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 15.299     ;
; 4.777  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|q[18]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 15.256     ;
; 4.822  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                            ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 15.206     ;
; 4.845  ; nios_system:NiosII|nios_system_video_test_pattern_0:video_test_pattern_0|t[17]    ; nios_system:NiosII|nios_system_video_edge_detection_0:video_edge_detection_0|data[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 15.217     ;
; 4.892  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15]                            ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 15.136     ;
+--------+-----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                     ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33.830 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 6.122      ;
; 33.830 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 6.122      ;
; 33.830 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 6.122      ;
; 33.830 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 6.122      ;
; 33.830 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 6.122      ;
; 33.830 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 6.122      ;
; 33.830 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 6.122      ;
; 33.830 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 6.122      ;
; 33.830 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 6.122      ;
; 33.830 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 6.122      ;
; 33.830 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 6.122      ;
; 33.830 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 6.122      ;
; 33.830 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 6.122      ;
; 33.830 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 6.122      ;
; 34.152 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.800      ;
; 34.152 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.800      ;
; 34.152 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.800      ;
; 34.152 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.800      ;
; 34.152 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.800      ;
; 34.152 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.800      ;
; 34.152 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.800      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.576      ;
; 34.511 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.441      ;
; 34.511 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.441      ;
; 34.511 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.441      ;
; 34.511 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.441      ;
; 34.511 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.441      ;
; 34.511 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.441      ;
; 34.511 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.441      ;
; 34.544 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.408      ;
; 34.544 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.408      ;
; 34.544 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.408      ;
; 34.544 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.408      ;
; 34.544 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.408      ;
; 34.544 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.408      ;
; 34.544 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.408      ;
; 34.766 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.186      ;
; 34.766 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.186      ;
; 34.766 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.186      ;
; 34.766 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.186      ;
; 34.766 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.186      ;
; 34.766 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.186      ;
; 34.766 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.186      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 34.787 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.165      ;
; 35.037 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; 0.000      ; 4.928      ;
; 35.037 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; 0.000      ; 4.928      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                           ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[0]                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[0]                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[1]                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[1]                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[2]                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[2]                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.000                                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.000                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.000                                                                                                                                                                            ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.000                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[0]                                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[0]                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[1]                                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[1]                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[0]                                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[0]                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[1]                                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[1]                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[2]                                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[2]                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[2]                                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[2]                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.101                                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.101                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.101                                                                                                                                                                            ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.101                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|init_done                                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|init_done                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|wr_address                                                                                               ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|wr_address                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][110]                                                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][110]                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                             ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[1]                                                                                                                            ; nios_system:NiosII|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[1]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:expansion_jp1_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:expansion_jp1_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_start~reg0                                                                                                                                                                      ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_start~reg0                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_stall                                                                                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_stall                                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:expansion_jp2_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:expansion_jp2_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:expansion_jp2_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:expansion_jp2_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[13]                                                                                                                                                            ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[13]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[12]                                                                                                                                                            ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[12]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[8]                                                                                                                                                             ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[8]                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[9]                                                                                                                                                             ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[9]                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[15]                                                                                                                                                            ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[15]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[14]                                                                                                                                                            ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[14]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[11]                                                                                                                                                            ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[11]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[10]                                                                                                                                                            ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[10]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[17]                                                                                                                                                            ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[17]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[16]                                                                                                                                                            ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[16]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[31]                                                                                                                                                            ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[31]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Expansion_JP1:expansion_jp1|capture[31]                                                                                                                                                            ; nios_system:NiosII|nios_system_Expansion_JP1:expansion_jp1|capture[31]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting                                                                       ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Audio:audio|done_adc_channel_sync                                                                                                                                                                  ; nios_system:NiosII|nios_system_Audio:audio|done_adc_channel_sync                                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff         ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]  ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]  ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]  ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]  ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]  ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]  ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]  ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff        ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb      ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6] ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5] ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4] ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3] ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2] ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1] ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0] ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Audio:audio|done_dac_channel_sync                                                                                                                                                                  ; nios_system:NiosII|nios_system_Audio:audio|done_dac_channel_sync                                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                              ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:vga_pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|pending_reads[0]                                                                                                                                                 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|pending_reads[0]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]            ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]            ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|initialize_lcd_display                                                                                                                                                 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|initialize_lcd_display                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                                   ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                                 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                                 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[1]                                                                                                 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[1]                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                                 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                                ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                                ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_5_TRANSFER                                                                                                                                  ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_5_TRANSFER                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE                                                                                             ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION                                                                                        ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                                 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                                 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                                 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE                                                                                           ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                             ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                              ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                            ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                         ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[1]                                                                                                                                                         ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[1]                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                          ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[0]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[0]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                            ; nios_system:NiosII|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:video_in_dma_controller_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:video_in_dma_controller_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|dma_enabled                                                                                    ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|dma_enabled                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_0_WAIT_FOR_START                                                                            ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_0_WAIT_FOR_START                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                             ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                             ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.515 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[3] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[7] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[6] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.522 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[2] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[1] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.790      ;
; 0.531 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.797      ;
; 0.534 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.800      ;
; 0.536 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.802      ;
; 0.544 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.810      ;
; 0.548 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.814      ;
; 0.558 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.824      ;
; 0.559 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.825      ;
; 0.563 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.829      ;
; 0.660 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.926      ;
; 0.664 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[4] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.930      ;
; 0.666 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[5] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.932      ;
; 0.676 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.942      ;
; 0.686 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.952      ;
; 0.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.966      ;
; 0.715 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.981      ;
; 0.718 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.984      ;
; 0.718 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.984      ;
; 0.733 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.999      ;
; 0.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.003      ;
; 0.806 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.072      ;
; 0.813 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.079      ;
; 0.816 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.082      ;
; 0.818 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.084      ;
; 0.822 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.088      ;
; 0.822 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.088      ;
; 0.828 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.094      ;
; 0.828 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.094      ;
; 0.829 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.095      ;
; 0.831 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.097      ;
; 0.834 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.100      ;
; 0.845 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.112      ;
; 0.847 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.113      ;
; 0.849 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.115      ;
; 0.849 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.115      ;
; 0.856 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.122      ;
; 0.856 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.122      ;
; 0.857 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.123      ;
; 0.858 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[8]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.124      ;
; 0.859 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.125      ;
; 0.862 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.128      ;
; 0.863 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.129      ;
; 0.865 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.131      ;
; 0.866 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.132      ;
; 0.866 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.132      ;
; 0.867 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.133      ;
; 0.867 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.133      ;
; 0.867 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[9]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.133      ;
; 0.868 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.134      ;
; 0.869 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.135      ;
; 0.877 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.143      ;
; 0.888 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.154      ;
; 0.923 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.084      ; 1.241      ;
; 0.925 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                                  ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.191      ;
; 0.928 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.194      ;
; 0.933 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.084      ; 1.251      ;
; 0.938 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.084      ; 1.256      ;
; 0.939 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.084      ; 1.257      ;
; 0.939 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 1.204      ;
; 0.955 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.005     ; 1.216      ;
; 0.955 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.221      ;
; 0.957 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.005     ; 1.218      ;
; 0.982 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.084      ; 1.300      ;
; 0.986 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.252      ;
; 1.000 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.084      ; 1.318      ;
; 1.018 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.284      ;
; 1.025 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.291      ;
; 1.026 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.292      ;
; 1.028 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.294      ;
; 1.028 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.294      ;
; 1.032 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.298      ;
; 1.033 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[9]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.299      ;
; 1.035 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[8]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.301      ;
; 1.036 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.302      ;
; 1.045 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.003      ; 1.151      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 5.146      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 5.146      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 5.161      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 5.160      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 5.146      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 5.146      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 5.160      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 5.160      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 5.161      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 5.161      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 5.153      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 5.160      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 5.160      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 5.146      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 5.146      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 5.153      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 5.160      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 5.153      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 5.153      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 5.161      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 5.161      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 5.153      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 5.161      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 5.161      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 5.153      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 5.146      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 5.146      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 5.160      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 5.160      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 5.153      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 5.153      ;
; 4.880  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 5.161      ;
; 8.271  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.763      ;
; 8.271  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.763      ;
; 8.271  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.763      ;
; 8.271  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.763      ;
; 8.271  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.763      ;
; 8.271  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.763      ;
; 8.271  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.763      ;
; 8.271  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.763      ;
; 8.271  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.763      ;
; 8.271  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.763      ;
; 8.271  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.763      ;
; 8.738  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|p0addr                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.298      ;
; 12.746 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[3]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.178     ; 7.000      ;
; 12.746 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[4]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.178     ; 7.000      ;
; 12.746 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[5]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.178     ; 7.000      ;
; 12.746 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[6]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.178     ; 7.000      ;
; 12.747 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[0]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.168     ; 7.009      ;
; 12.747 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[1]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.168     ; 7.009      ;
; 12.747 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[2]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.168     ; 7.009      ;
; 12.766 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[15]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 7.024      ;
; 12.766 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[0]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 7.024      ;
; 12.766 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[1]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 7.024      ;
; 12.766 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[0]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 7.024      ;
; 12.767 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[7]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 7.014      ;
; 12.767 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[11]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 7.019      ;
; 12.767 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[8]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 7.014      ;
; 12.767 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[12]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 7.019      ;
; 12.767 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[13]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 7.019      ;
; 12.767 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[14]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 7.019      ;
; 12.767 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[9]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 7.014      ;
; 12.767 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[10]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 7.014      ;
; 12.767 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[7]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.167     ; 6.990      ;
; 12.767 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[8]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.167     ; 6.990      ;
; 12.767 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[9]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.167     ; 6.990      ;
; 12.767 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[10]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.167     ; 6.990      ;
; 12.767 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_bank[1]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.027      ;
; 12.767 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_bank[0]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.027      ;
; 12.767 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[1]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.027      ;
; 12.767 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[2]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.027      ;
; 12.767 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[3]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.128     ; 7.029      ;
; 12.768 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[4]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 7.007      ;
; 12.768 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[3]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 7.007      ;
; 12.768 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[6]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 7.007      ;
; 12.768 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[0]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.157     ; 6.999      ;
; 12.768 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[5]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 7.007      ;
; 12.768 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[1]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.157     ; 6.999      ;
; 12.768 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[2]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.157     ; 6.999      ;
; 12.768 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[11]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.157     ; 6.999      ;
; 12.772 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.022      ;
; 12.772 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[15]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 7.002      ;
; 12.773 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 7.012      ;
; 12.773 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 7.017      ;
; 12.773 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[11]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 6.997      ;
; 12.773 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 7.012      ;
; 12.773 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[8]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 6.992      ;
; 12.773 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 7.017      ;
; 12.773 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[12]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 6.997      ;
; 12.773 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 7.017      ;
; 12.773 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[13]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 6.997      ;
; 12.773 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 7.017      ;
; 12.773 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[14]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 6.997      ;
; 12.773 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 7.012      ;
; 12.773 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[9]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 6.992      ;
; 12.773 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 7.012      ;
; 12.773 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[10]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 6.992      ;
; 12.773 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[7]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 6.992      ;
; 12.774 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 7.005      ;
; 12.774 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 7.005      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 18.060 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.977      ;
; 18.060 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.977      ;
; 18.060 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.977      ;
; 18.060 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.977      ;
; 18.060 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.977      ;
; 18.060 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.977      ;
; 18.060 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.977      ;
; 18.060 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.977      ;
; 18.315 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.722      ;
; 18.315 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.722      ;
; 18.315 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.722      ;
; 18.315 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.722      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 1.728 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.001      ;
; 1.728 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.001      ;
; 1.728 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.001      ;
; 1.731 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a6                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.035      ; 2.000      ;
; 1.731 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a5                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.035      ; 2.000      ;
; 1.731 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a4                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.035      ; 2.000      ;
; 1.731 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a3                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.035      ; 2.000      ;
; 1.731 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a2                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.035      ; 2.000      ;
; 1.731 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a1                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.035      ; 2.000      ;
; 1.731 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a0                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.035      ; 2.000      ;
; 1.731 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.004      ;
; 1.731 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.004      ;
; 1.986 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a5                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.251      ;
; 1.986 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a4                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.251      ;
; 1.986 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a3                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.251      ;
; 1.986 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a2                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.251      ;
; 1.986 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a1                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.251      ;
; 1.986 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a0                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.251      ;
; 1.990 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 2.254      ;
; 1.990 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 2.254      ;
; 1.990 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 2.254      ;
; 1.997 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a8                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.262      ;
; 1.997 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a7                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.262      ;
; 1.997 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a6                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.262      ;
; 1.997 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a5                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.262      ;
; 1.997 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a4                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.262      ;
; 1.997 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a3                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.262      ;
; 1.997 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a2                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.262      ;
; 1.997 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a1                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.262      ;
; 1.997 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a0                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.262      ;
; 2.005 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 2.268      ;
; 2.005 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 2.268      ;
; 2.005 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 2.268      ;
; 2.006 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a5                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.271      ;
; 2.006 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a4                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.271      ;
; 2.006 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a3                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.271      ;
; 2.006 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a2                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.271      ;
; 2.006 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a1                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.271      ;
; 2.006 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a0                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.271      ;
; 2.265 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.539      ;
; 2.265 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.539      ;
; 2.265 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.539      ;
; 2.287 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.025      ; 2.546      ;
; 2.287 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.025      ; 2.546      ;
; 2.287 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.025      ; 2.546      ;
; 2.340 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.588      ;
; 2.340 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.588      ;
; 2.340 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.588      ;
; 2.500 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a3                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.047      ; 2.781      ;
; 2.500 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a2                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.047      ; 2.781      ;
; 2.500 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a1                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.047      ; 2.781      ;
; 2.500 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a0                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.047      ; 2.781      ;
; 2.528 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 2.791      ;
; 2.528 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 2.791      ;
; 2.528 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 2.791      ;
; 2.548 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a39                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 2.812      ;
; 2.548 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a38                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 2.812      ;
; 2.548 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a37                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 2.812      ;
; 2.548 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a36                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 2.812      ;
; 2.548 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a35                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 2.812      ;
; 2.548 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a34                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 2.812      ;
; 2.548 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a33                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 2.812      ;
; 2.548 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a32                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 2.812      ;
; 2.548 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a31                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 2.812      ;
; 2.548 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a30                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 2.812      ;
; 2.548 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a29                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 2.812      ;
; 2.548 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a28                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 2.812      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a47                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a46                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a45                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a44                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a43                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a42                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a41                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a40                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a27                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a26                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a25                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a24                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a23                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a22                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a21                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a20                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a19                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a18                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a17                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a16                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a15                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a14                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a13                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a12                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a11                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a10                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a9                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a8                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a7                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a6                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a5                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a4                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
; 2.837 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a3                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 3.119      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 21.455 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.722      ;
; 21.455 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.722      ;
; 21.455 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.722      ;
; 21.455 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.722      ;
; 21.710 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.977      ;
; 21.710 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.977      ;
; 21.710 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.977      ;
; 21.710 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.977      ;
; 21.710 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.977      ;
; 21.710 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.977      ;
; 21.710 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.977      ;
; 21.710 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.977      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                               ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                               ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_27'                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                                             ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                                             ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+
; AUD_ADCDAT     ; CLOCK_50   ; 7.099 ; 7.099 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_BCLK       ; CLOCK_50   ; 1.136 ; 1.136 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_DACLRCK    ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.158 ; 1.158 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.149 ; 1.149 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 7.833 ; 7.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 6.795 ; 6.795 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 7.165 ; 7.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 6.988 ; 6.988 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 7.020 ; 7.020 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 6.979 ; 6.979 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 7.385 ; 7.385 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 6.354 ; 6.354 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 6.527 ; 6.527 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 7.631 ; 7.631 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 6.494 ; 6.494 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 7.504 ; 7.504 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 7.833 ; 7.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 6.952 ; 6.952 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 7.109 ; 7.109 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 7.777 ; 7.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 7.446 ; 7.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_INT       ; CLOCK_50   ; 6.620 ; 6.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 1.106 ; 1.106 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 1.106 ; 1.106 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 1.124 ; 1.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 1.124 ; 1.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 1.124 ; 1.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 1.124 ; 1.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 1.243 ; 1.243 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 1.142 ; 1.142 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 1.177 ; 1.177 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 1.177 ; 1.177 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 1.184 ; 1.184 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 1.184 ; 1.184 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 1.174 ; 1.174 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 1.174 ; 1.174 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 1.182 ; 1.182 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 1.182 ; 1.182 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 1.202 ; 1.202 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 1.193 ; 1.193 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 1.193 ; 1.193 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 1.243 ; 1.243 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 1.155 ; 1.155 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 1.165 ; 1.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 1.195 ; 1.195 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 1.165 ; 1.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 1.165 ; 1.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 1.178 ; 1.178 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 1.178 ; 1.178 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 1.133 ; 1.133 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 1.169 ; 1.169 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 1.139 ; 1.139 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 1.156 ; 1.156 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 1.144 ; 1.144 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 1.125 ; 1.125 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 1.135 ; 1.135 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 1.132 ; 1.132 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 1.161 ; 1.161 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 1.181 ; 1.181 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 1.181 ; 1.181 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 1.169 ; 1.169 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 6.684 ; 6.684 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_RXD       ; CLOCK_50   ; 6.659 ; 6.659 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]         ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]        ; CLOCK_50   ; 1.144 ; 1.144 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]        ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]        ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 6.034 ; 6.034 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 5.895 ; 5.895 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 5.892 ; 5.892 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 5.921 ; 5.921 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 5.916 ; 5.916 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 5.891 ; 5.891 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 5.904 ; 5.904 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 5.903 ; 5.903 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 6.034 ; 6.034 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 6.948 ; 6.948 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 6.696 ; 6.696 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 6.948 ; 6.948 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 6.796 ; 6.796 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 6.700 ; 6.700 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 6.782 ; 6.782 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 6.287 ; 6.287 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 6.482 ; 6.482 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 6.487 ; 6.487 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 5.403 ; 5.403 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 6.481 ; 6.481 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 5.366 ; 5.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 6.482 ; 6.482 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 6.614 ; 6.614 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 6.545 ; 6.545 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 6.517 ; 6.517 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 5.228 ; 5.228 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT0       ; CLOCK_50   ; 5.581 ; 5.581 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT1       ; CLOCK_50   ; 5.698 ; 5.698 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 6.858 ; 6.858 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 7.044 ; 7.044 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 6.894 ; 6.894 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 6.142 ; 6.142 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 1.109 ; 1.109 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 1.102 ; 1.102 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.077 ; 1.077 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 1.123 ; 1.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 1.123 ; 1.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 1.113 ; 1.113 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 1.113 ; 1.113 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 1.099 ; 1.099 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 1.099 ; 1.099 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]          ; CLOCK_50   ; 2.976 ; 2.976 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]         ; CLOCK_50   ; 2.381 ; 2.381 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]         ; CLOCK_50   ; 2.420 ; 2.420 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]         ; CLOCK_50   ; 2.353 ; 2.353 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]         ; CLOCK_50   ; 2.640 ; 2.640 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]         ; CLOCK_50   ; 2.717 ; 2.717 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]         ; CLOCK_50   ; 2.127 ; 2.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]         ; CLOCK_50   ; 2.486 ; 2.486 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]         ; CLOCK_50   ; 2.976 ; 2.976 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]         ; CLOCK_50   ; 2.957 ; 2.957 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]         ; CLOCK_50   ; 2.815 ; 2.815 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]        ; CLOCK_50   ; 2.360 ; 2.360 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]        ; CLOCK_50   ; 2.039 ; 2.039 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]        ; CLOCK_50   ; 2.462 ; 2.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]        ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]        ; CLOCK_50   ; 1.176 ; 1.176 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]        ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]        ; CLOCK_50   ; 1.186 ; 1.186 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]        ; CLOCK_50   ; 1.186 ; 1.186 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_RXD       ; CLOCK_50   ; 7.392 ; 7.392 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_ADCDAT     ; CLOCK_50   ; -6.869 ; -6.869 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50   ; -0.945 ; -0.945 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_BCLK       ; CLOCK_50   ; -0.955 ; -0.955 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_DACLRCK    ; CLOCK_50   ; -0.945 ; -0.945 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; -0.985 ; -0.985 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; -0.994 ; -0.994 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; -1.009 ; -1.009 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; -1.009 ; -1.009 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; -1.019 ; -1.019 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; -1.019 ; -1.019 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; -0.985 ; -0.985 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; -6.124 ; -6.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; -6.565 ; -6.565 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; -6.935 ; -6.935 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; -6.758 ; -6.758 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; -6.790 ; -6.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; -6.749 ; -6.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; -7.155 ; -7.155 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; -6.124 ; -6.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; -6.297 ; -6.297 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; -7.401 ; -7.401 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; -6.264 ; -6.264 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; -7.274 ; -7.274 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; -7.603 ; -7.603 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; -6.722 ; -6.722 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; -6.879 ; -6.879 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; -7.547 ; -7.547 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; -7.216 ; -7.216 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_INT       ; CLOCK_50   ; -6.390 ; -6.390 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; -0.925 ; -0.925 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; -0.925 ; -0.925 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; -0.925 ; -0.925 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; -0.945 ; -0.945 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; -0.945 ; -0.945 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; -0.943 ; -0.943 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; -0.943 ; -0.943 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; -0.943 ; -0.943 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; -0.943 ; -0.943 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; -0.969 ; -0.969 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; -0.978 ; -0.978 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; -1.013 ; -1.013 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; -1.013 ; -1.013 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; -0.993 ; -0.993 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; -0.993 ; -0.993 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; -1.020 ; -1.020 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; -1.020 ; -1.020 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; -1.010 ; -1.010 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; -1.010 ; -1.010 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; -1.018 ; -1.018 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; -1.018 ; -1.018 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; -1.038 ; -1.038 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; -1.019 ; -1.019 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; -1.029 ; -1.029 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; -1.029 ; -1.029 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; -1.079 ; -1.079 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; -0.991 ; -0.991 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; -1.001 ; -1.001 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; -1.031 ; -1.031 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; -1.001 ; -1.001 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; -1.001 ; -1.001 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; -0.984 ; -0.984 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; -0.984 ; -0.984 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; -1.014 ; -1.014 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; -1.014 ; -1.014 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; -0.989 ; -0.989 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; -0.989 ; -0.989 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; -0.989 ; -0.989 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; -0.969 ; -0.969 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; -0.958 ; -0.958 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; -1.005 ; -1.005 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; -0.975 ; -0.975 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; -0.992 ; -0.992 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; -1.002 ; -1.002 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; -0.962 ; -0.962 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; -0.962 ; -0.962 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; -0.990 ; -0.990 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; -0.990 ; -0.990 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; -0.980 ; -0.980 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; -0.977 ; -0.977 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; -0.989 ; -0.989 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; -0.989 ; -0.989 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; -0.961 ; -0.961 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; -0.971 ; -0.971 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; -0.984 ; -0.984 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; -0.968 ; -0.968 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; -0.958 ; -0.958 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; -1.003 ; -1.003 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; -1.003 ; -1.003 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; -0.993 ; -0.993 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; -0.993 ; -0.993 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; -0.990 ; -0.990 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; -0.990 ; -0.990 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; -0.997 ; -0.997 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; -1.017 ; -1.017 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; -1.017 ; -1.017 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; -1.016 ; -1.016 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; -1.016 ; -1.016 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; -1.036 ; -1.036 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; -1.005 ; -1.005 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; -6.454 ; -6.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_RXD       ; CLOCK_50   ; -6.427 ; -6.427 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]         ; CLOCK_50   ; -0.977 ; -0.977 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]        ; CLOCK_50   ; -0.980 ; -0.980 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]        ; CLOCK_50   ; -0.977 ; -0.977 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]        ; CLOCK_50   ; -1.036 ; -1.036 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; -5.661 ; -5.661 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; -5.665 ; -5.665 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; -5.662 ; -5.662 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; -5.691 ; -5.691 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; -5.686 ; -5.686 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; -5.661 ; -5.661 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; -5.674 ; -5.674 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; -5.673 ; -5.673 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; -5.804 ; -5.804 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; -4.998 ; -4.998 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; -6.466 ; -6.466 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; -6.718 ; -6.718 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; -6.566 ; -6.566 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; -6.470 ; -6.470 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; -6.552 ; -6.552 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; -6.057 ; -6.057 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; -6.252 ; -6.252 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; -6.257 ; -6.257 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; -5.173 ; -5.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; -6.251 ; -6.251 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; -5.136 ; -5.136 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; -6.252 ; -6.252 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; -6.384 ; -6.384 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; -6.315 ; -6.315 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; -6.287 ; -6.287 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; -4.998 ; -4.998 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT0       ; CLOCK_50   ; -5.351 ; -5.351 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT1       ; CLOCK_50   ; -5.468 ; -5.468 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; -6.628 ; -6.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; -6.814 ; -6.814 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; -0.959 ; -0.959 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; -5.912 ; -5.912 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; -0.896 ; -0.896 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; -0.928 ; -0.928 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; -0.941 ; -0.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; -0.941 ; -0.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; -0.921 ; -0.921 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; -0.912 ; -0.912 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; -0.912 ; -0.912 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; -0.912 ; -0.912 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; -0.896 ; -0.896 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; -0.946 ; -0.946 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; -0.946 ; -0.946 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; -0.942 ; -0.942 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; -0.942 ; -0.942 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; -0.932 ; -0.932 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; -0.932 ; -0.932 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; -0.918 ; -0.918 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; -0.918 ; -0.918 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]          ; CLOCK_50   ; -1.002 ; -1.002 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]         ; CLOCK_50   ; -2.151 ; -2.151 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]         ; CLOCK_50   ; -2.190 ; -2.190 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]         ; CLOCK_50   ; -2.123 ; -2.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]         ; CLOCK_50   ; -2.410 ; -2.410 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]         ; CLOCK_50   ; -2.487 ; -2.487 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]         ; CLOCK_50   ; -1.897 ; -1.897 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]         ; CLOCK_50   ; -2.256 ; -2.256 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]         ; CLOCK_50   ; -2.746 ; -2.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]         ; CLOCK_50   ; -2.727 ; -2.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]         ; CLOCK_50   ; -2.585 ; -2.585 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]        ; CLOCK_50   ; -2.130 ; -2.130 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]        ; CLOCK_50   ; -1.809 ; -1.809 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]        ; CLOCK_50   ; -2.232 ; -2.232 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]        ; CLOCK_50   ; -1.009 ; -1.009 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]        ; CLOCK_50   ; -1.012 ; -1.012 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]        ; CLOCK_50   ; -1.002 ; -1.002 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]        ; CLOCK_50   ; -1.022 ; -1.022 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]        ; CLOCK_50   ; -1.022 ; -1.022 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_RXD       ; CLOCK_50   ; -7.162 ; -7.162 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_XCK        ; CLOCK_27   ; 3.368  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_XCK        ; CLOCK_27   ;        ; 3.368  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_DACDAT     ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.892  ; 2.892  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.883  ; 2.883  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.917  ; 2.917  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CMD       ; CLOCK_50   ; 3.458  ; 3.458  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CS_N      ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 3.431  ; 3.431  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 3.431  ; 3.431  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 3.437  ; 3.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 3.437  ; 3.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 3.423  ; 3.423  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 3.423  ; 3.423  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RD_N      ; CLOCK_50   ; 3.459  ; 3.459  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RST_N     ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_WR_N      ; CLOCK_50   ; 3.459  ; 3.459  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_ADDR[*]     ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[0]    ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[1]    ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[2]    ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[3]    ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[4]    ; CLOCK_50   ; 3.442  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[5]    ; CLOCK_50   ; 3.442  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[6]    ; CLOCK_50   ; 3.402  ; 3.402  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[7]    ; CLOCK_50   ; 3.412  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[8]    ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[9]    ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[10]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[11]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[12]   ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[13]   ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[14]   ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[15]   ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[16]   ; CLOCK_50   ; 3.440  ; 3.440  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[17]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[18]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[19]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[20]   ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[21]   ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_CE_N        ; CLOCK_50   ; 3.414  ; 3.414  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_OE_N        ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_RST_N       ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_WE_N        ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.972  ; 2.972  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 2.963  ; 2.963  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 2.972  ; 2.972  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 2.940  ; 2.940  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.907  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 2.907  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.949  ; 2.949  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 2.949  ; 2.949  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.927  ; 2.927  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.894  ; 2.894  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 2.914  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.914  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.915  ; 2.915  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 3.436  ; 3.436  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 3.446  ; 3.446  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 2.948  ; 2.948  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 2.959  ; 2.959  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 2.896  ; 2.896  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 5.732  ; 5.732  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 6.212  ; 6.212  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_TXD       ; CLOCK_50   ; 2.974  ; 2.974  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.881  ; 2.881  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 2.888  ; 2.888  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 3.488  ; 3.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 3.488  ; 3.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 3.478  ; 3.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 3.432  ; 3.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_ADDR[*]    ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[0]   ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[1]   ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_CS_N       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.889  ; 2.889  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RD_N       ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RST_N      ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_WR_N       ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 2.953  ; 2.953  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 9.885  ; 9.885  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK         ; CLOCK_50   ; 6.097  ; 6.097  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 2.932  ; 2.932  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 2.974  ; 2.974  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.453  ; 3.453  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.448  ; 3.448  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.413  ; 3.413  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_TXD       ; CLOCK_50   ; 2.968  ; 2.968  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.846 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.846 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 23.037 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 23.493 ; 23.493 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 23.433 ; 23.433 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 23.423 ; 23.423 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 23.493 ; 23.493 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 23.483 ; 23.483 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 23.448 ; 23.448 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 23.389 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 23.451 ; 23.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 23.451 ; 23.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 23.441 ; 23.441 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 23.441 ; 23.441 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 23.414 ; 23.414 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 23.434 ; 23.434 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 23.458 ; 23.458 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 23.447 ; 23.447 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 23.447 ; 23.447 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 23.428 ; 23.428 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 23.438 ; 23.438 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 23.418 ; 23.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 23.418 ; 23.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 23.037 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 23.389 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_XCK        ; CLOCK_27   ; 3.368  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_XCK        ; CLOCK_27   ;        ; 3.368  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_DACDAT     ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.892  ; 2.892  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.883  ; 2.883  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.885  ; 2.885  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.885  ; 2.885  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.915  ; 2.915  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.915  ; 2.915  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.944  ; 2.944  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.944  ; 2.944  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CMD       ; CLOCK_50   ; 3.458  ; 3.458  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CS_N      ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 3.431  ; 3.431  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 3.431  ; 3.431  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 3.437  ; 3.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 3.437  ; 3.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 3.423  ; 3.423  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 3.423  ; 3.423  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RD_N      ; CLOCK_50   ; 3.459  ; 3.459  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RST_N     ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_WR_N      ; CLOCK_50   ; 3.459  ; 3.459  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_ADDR[*]     ; CLOCK_50   ; 3.402  ; 3.402  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[0]    ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[1]    ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[2]    ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[3]    ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[4]    ; CLOCK_50   ; 3.442  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[5]    ; CLOCK_50   ; 3.442  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[6]    ; CLOCK_50   ; 3.402  ; 3.402  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[7]    ; CLOCK_50   ; 3.412  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[8]    ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[9]    ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[10]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[11]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[12]   ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[13]   ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[14]   ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[15]   ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[16]   ; CLOCK_50   ; 3.440  ; 3.440  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[17]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[18]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[19]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[20]   ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[21]   ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_CE_N        ; CLOCK_50   ; 3.414  ; 3.414  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_OE_N        ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_RST_N       ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_WE_N        ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 2.963  ; 2.963  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 2.972  ; 2.972  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 2.940  ; 2.940  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.907  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 2.907  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 2.949  ; 2.949  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.927  ; 2.927  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.894  ; 2.894  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 2.914  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.914  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.915  ; 2.915  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 3.436  ; 3.436  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 3.436  ; 3.436  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 3.446  ; 3.446  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 2.948  ; 2.948  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 2.959  ; 2.959  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 2.896  ; 2.896  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 2.896  ; 2.896  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 5.609  ; 5.609  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 5.920  ; 5.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_TXD       ; CLOCK_50   ; 2.974  ; 2.974  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.881  ; 2.881  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.881  ; 2.881  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 2.888  ; 2.888  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 3.488  ; 3.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 3.478  ; 3.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 3.432  ; 3.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_ADDR[*]    ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[0]   ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[1]   ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_CS_N       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.889  ; 2.889  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RD_N       ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RST_N      ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_WR_N       ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 2.953  ; 2.953  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 7.550  ; 7.550  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK         ; CLOCK_50   ; 5.794  ; 5.794  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 2.932  ; 2.932  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 2.974  ; 2.974  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.453  ; 3.453  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 3.413  ; 3.413  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.448  ; 3.448  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.413  ; 3.413  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_TXD       ; CLOCK_50   ; 2.968  ; 2.968  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.846 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.846 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 23.037 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 23.423 ; 23.423 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 23.433 ; 23.433 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 23.423 ; 23.423 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 23.493 ; 23.493 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 23.483 ; 23.483 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 23.448 ; 23.448 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 23.389 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 23.414 ; 23.414 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 23.451 ; 23.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 23.451 ; 23.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 23.441 ; 23.441 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 23.441 ; 23.441 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 23.414 ; 23.414 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 23.434 ; 23.434 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 23.458 ; 23.458 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 23.447 ; 23.447 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 23.428 ; 23.428 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 23.438 ; 23.438 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 23.418 ; 23.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 23.418 ; 23.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 23.037 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 23.389 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                   ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 4.437 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 5.173 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 5.173 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 5.169 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 5.169 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 4.886 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 4.886 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 4.437 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 4.437 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 5.575 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 5.578 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 5.568 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 5.568 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 5.797 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 5.797 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 5.422 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 5.422 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 4.713 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.713 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.713 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.962 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.962 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 4.973 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 4.973 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 4.973 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 4.973 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 5.074 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 6.592 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 7.530 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 6.624 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 6.154 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 6.172 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 6.002 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 7.061 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 6.580 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 6.497 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 5.678 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 6.789 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 5.807 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 5.429 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 6.021 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 6.037 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 6.513 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 5.680 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 5.446 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 6.284 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 5.552 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 6.058 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 6.356 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 6.345 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 6.349 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 5.176 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 5.955 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 5.074 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 7.237 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 5.692 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 6.805 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 6.073 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 5.527 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 4.893 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 5.649 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 5.903 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 6.312 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 6.266 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 5.493 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 6.275 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 5.311 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 6.522 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 7.799 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 5.965 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 5.806 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 6.526 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 5.694 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 5.636 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 5.378 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 6.732 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 5.459 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 4.893 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 5.504 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 5.293 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 5.256 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 6.052 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 6.066 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 5.297 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 5.945 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 5.466 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 6.591 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 5.331 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 5.356 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 6.229 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 5.428 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 6.070 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 5.748 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 4.773 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 4.773 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 4.773 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 5.072 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 5.072 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 5.052 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 5.062 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 5.072 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 5.087 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 3.874 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 4.230 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 4.250 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 4.250 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 4.220 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 4.189 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 4.189 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 4.189 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 4.199 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 4.232 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 4.232 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 4.192 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 4.192 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 4.192 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 3.904 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 3.884 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 3.874 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 6.704 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 5.742 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 5.992 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 5.074 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.333 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.343 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.094 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.074 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 5.328 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 5.328 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 5.328 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.554 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.604 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 5.604 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 5.614 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 5.614 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 5.604 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 5.604 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 5.819 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.817 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                           ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 4.437 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 5.173 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 5.173 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 5.169 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 5.169 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 4.886 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 4.886 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 4.437 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 4.437 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 5.575 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 5.578 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 5.568 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 5.568 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 5.797 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 5.797 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 5.422 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 5.422 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 4.713 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.713 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.713 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.962 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.962 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 4.973 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 4.973 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 4.973 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 4.973 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 5.074 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 6.592 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 7.530 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 6.624 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 6.154 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 6.172 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 6.002 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 7.061 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 6.580 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 6.497 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 5.678 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 6.789 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 5.807 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 5.429 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 6.021 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 6.037 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 6.513 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 5.680 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 5.446 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 6.284 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 5.552 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 6.058 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 6.356 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 6.345 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 6.349 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 5.176 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 5.955 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 5.074 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 7.237 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 5.692 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 6.805 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 6.073 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 5.527 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 4.893 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 5.649 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 5.903 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 6.312 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 6.266 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 5.493 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 6.275 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 5.311 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 6.522 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 7.799 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 5.965 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 5.806 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 6.526 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 5.694 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 5.636 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 5.378 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 6.732 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 5.459 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 4.893 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 5.504 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 5.293 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 5.256 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 6.052 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 6.066 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 5.297 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 5.945 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 5.466 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 6.591 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 5.331 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 5.356 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 6.229 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 5.428 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 6.070 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 5.321 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 4.441 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 4.441 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 4.441 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 4.740 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 4.740 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 4.720 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 4.730 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 4.740 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 4.755 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 3.874 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 4.230 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 4.250 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 4.250 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 4.220 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 4.189 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 4.189 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 4.189 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 4.199 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 4.232 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 4.232 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 4.192 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 4.192 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 4.192 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 3.904 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 3.884 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 3.874 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 6.270 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 5.428 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 5.538 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 5.074 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.333 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.343 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.094 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.074 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 5.328 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 5.328 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 5.328 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.554 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.604 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 5.604 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 5.614 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 5.614 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 5.604 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 5.604 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 5.819 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.817 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                           ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 4.437     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 5.173     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 5.173     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 5.169     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 5.169     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 4.886     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 4.886     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 4.437     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 4.437     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 5.575     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 5.578     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 5.568     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 5.568     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 5.797     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 5.797     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 5.422     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 5.422     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 4.713     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.713     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.713     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.962     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.962     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 4.973     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 4.973     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 4.973     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 4.973     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 5.074     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 6.592     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 7.530     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 6.624     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 6.154     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 6.172     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 6.002     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 7.061     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 6.580     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 6.497     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 5.678     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 6.789     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 5.807     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 5.429     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 6.021     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 6.037     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 6.513     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 5.680     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 5.446     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 6.284     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 5.552     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 6.058     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 6.356     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 6.345     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 6.349     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 5.176     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 5.955     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 5.074     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 7.237     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 5.692     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 6.805     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 6.073     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 5.527     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 4.893     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 5.649     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 5.903     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 6.312     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 6.266     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 5.493     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 6.275     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 5.311     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 6.522     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 7.799     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 5.965     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 5.806     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 6.526     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 5.694     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 5.636     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 5.378     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 6.732     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 5.459     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 4.893     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 5.504     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 5.293     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 5.256     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 6.052     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 6.066     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 5.297     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 5.945     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 5.466     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 6.591     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 5.331     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 5.356     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 6.229     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 5.428     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 6.070     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 5.748     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 4.773     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 4.773     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 4.773     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 5.072     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 5.072     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 5.052     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 5.062     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 5.072     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 5.087     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 3.874     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 4.230     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 4.250     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 4.250     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 4.220     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 4.189     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 4.189     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 4.189     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 4.199     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 4.232     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 4.232     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 4.192     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 4.192     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 4.192     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 3.904     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 3.884     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 3.874     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 6.704     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 5.742     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 5.992     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 5.074     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.333     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.343     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.094     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.074     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 5.328     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 5.328     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 5.328     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.554     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.604     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 5.604     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 5.614     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 5.614     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 5.604     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 5.604     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 5.819     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.817     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                   ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 4.437     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 5.173     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 5.173     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 5.169     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 5.169     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 4.886     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 4.886     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 4.437     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 4.437     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 5.575     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 5.578     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 5.568     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 5.568     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 5.797     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 5.797     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 5.422     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 5.422     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 4.713     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.713     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.713     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.962     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.962     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 4.973     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 4.973     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 4.973     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 4.973     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 5.074     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 6.592     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 7.530     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 6.624     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 6.154     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 6.172     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 6.002     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 7.061     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 6.580     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 6.497     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 5.678     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 6.789     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 5.807     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 5.429     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 6.021     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 6.037     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 6.513     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 5.680     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 5.446     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 6.284     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 5.552     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 6.058     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 6.356     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 6.345     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 6.349     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 5.176     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 5.955     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 5.074     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 7.237     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 5.692     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 6.805     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 6.073     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 5.527     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 4.893     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 5.649     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 5.903     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 6.312     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 6.266     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 5.493     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 6.275     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 5.311     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 6.522     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 7.799     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 5.965     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 5.806     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 6.526     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 5.694     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 5.636     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 5.378     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 6.732     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 5.459     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 4.893     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 5.504     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 5.293     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 5.256     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 6.052     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 6.066     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 5.297     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 5.945     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 5.466     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 6.591     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 5.331     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 5.356     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 6.229     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 5.428     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 6.070     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 5.321     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 4.441     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 4.441     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 4.441     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 4.740     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 4.740     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 4.720     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 4.730     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 4.740     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 4.755     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 3.874     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 4.230     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 4.250     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 4.250     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 4.220     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 4.189     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 4.189     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 4.189     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 4.199     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 4.232     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 4.232     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 4.192     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 4.192     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 4.192     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 3.904     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 3.884     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 3.874     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 6.270     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 5.428     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 5.538     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 5.074     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.333     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.343     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.094     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.074     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 5.328     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 5.328     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 5.328     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.554     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.604     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 5.604     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 5.614     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 5.614     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 5.604     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 5.604     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 5.819     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.817     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                             ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 8.740  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 36.656 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                             ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.215 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.215 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                          ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 7.251  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 18.998 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                           ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.973  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.768 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                               ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 7.873  ; 0.000         ;
; CLOCK_50                                                    ; 10.000 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 17.873 ; 0.000         ;
; CLOCK_27                                                    ; 18.518 ; 0.000         ;
; altera_reserved_tck                                         ; 97.778 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------+---------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                 ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+---------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 8.740 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[7]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 1.302      ;
; 8.794 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.230      ;
; 8.815 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[18] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 1.232      ;
; 8.834 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 1.203      ;
; 8.841 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[25] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.186      ;
; 8.859 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[28] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.023      ; 1.196      ;
; 8.860 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[2]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.024      ; 1.196      ;
; 8.866 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[5]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 1.182      ;
; 8.868 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[14] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 1.179      ;
; 8.871 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[6]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.024      ; 1.185      ;
; 8.880 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[7]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 1.162      ;
; 8.897 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[18] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 1.150      ;
; 8.897 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.127      ;
; 8.909 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.115      ;
; 8.912 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.112      ;
; 8.916 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.122      ;
; 8.917 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.121      ;
; 8.921 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 1.116      ;
; 8.929 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[25] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.098      ;
; 8.932 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 1.105      ;
; 8.933 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 1.104      ;
; 8.933 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 1.104      ;
; 8.937 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 1.100      ;
; 8.940 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[10] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 1.107      ;
; 8.947 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[14] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 1.100      ;
; 8.949 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[6]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.024      ; 1.107      ;
; 8.949 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.081      ;
; 8.949 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[4]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.023      ; 1.106      ;
; 8.953 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[15] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.080      ;
; 8.954 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[11] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.079      ;
; 8.955 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[28] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.023      ; 1.100      ;
; 8.956 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[5]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 1.092      ;
; 8.956 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[17] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 1.083      ;
; 8.958 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.072      ;
; 8.959 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 1.087      ;
; 8.959 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[12] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 1.087      ;
; 8.960 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.024      ; 1.096      ;
; 8.961 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.024      ; 1.095      ;
; 8.963 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[13] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 1.076      ;
; 8.963 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[15] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.070      ;
; 8.969 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[3]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 1.073      ;
; 8.970 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[3]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 1.072      ;
; 8.972 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[12] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 1.074      ;
; 8.973 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[19] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.060      ;
; 8.976 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[31] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 1.066      ;
; 8.979 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[1]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 1.069      ;
; 8.979 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[22] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 1.068      ;
; 8.981 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[2]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.024      ; 1.075      ;
; 8.985 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[22] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 1.062      ;
; 8.991 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[29] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 1.057      ;
; 8.992 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[26] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.043      ;
; 9.001 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[0]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.023      ; 1.054      ;
; 9.002 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[9]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 1.037      ;
; 9.004 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[29] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 1.044      ;
; 9.005 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[0]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.023      ; 1.050      ;
; 9.007 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 1.035      ;
; 9.007 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[21] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 1.032      ;
; 9.016 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 1.021      ;
; 9.019 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 1.018      ;
; 9.025 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 0.999      ;
; 9.026 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[10] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 1.021      ;
; 9.031 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 0.993      ;
; 9.034 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[4]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.023      ; 1.021      ;
; 9.035 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 0.995      ;
; 9.036 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 0.988      ;
; 9.044 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 0.994      ;
; 9.047 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[13] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 0.992      ;
; 9.048 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 0.990      ;
; 9.049 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 0.989      ;
; 9.049 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 0.981      ;
; 9.050 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 0.996      ;
; 9.052 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 0.978      ;
; 9.057 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 0.985      ;
; 9.057 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 0.973      ;
; 9.059 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 0.979      ;
; 9.062 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[31] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 0.980      ;
; 9.071 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[11] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 0.962      ;
; 9.078 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[23] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 0.955      ;
; 9.085 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[17] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 0.954      ;
; 9.087 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[1]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 0.961      ;
; 9.088 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[16] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 0.958      ;
; 9.091 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[16] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 0.955      ;
; 9.092 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[19] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 0.941      ;
; 9.102 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[9]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 0.937      ;
; 9.106 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[8]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.023      ; 0.949      ;
; 9.115 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 0.909      ;
; 9.116 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[26] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 0.919      ;
; 9.122 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[24] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 0.912      ;
; 9.127 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 0.911      ;
; 9.129 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 0.909      ;
; 9.134 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 0.896      ;
; 9.136 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 0.894      ;
; 9.143 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[18] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 0.904      ;
; 9.151 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[18] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 0.896      ;
; 9.175 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 0.862      ;
; 9.175 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 0.862      ;
; 9.175 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 0.862      ;
; 9.175 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 0.862      ;
; 9.175 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 0.862      ;
; 9.175 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 0.862      ;
+-------+--------------------------------------------------------+---------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 36.656 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.311      ;
; 36.656 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.311      ;
; 36.656 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.311      ;
; 36.656 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.311      ;
; 36.656 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.311      ;
; 36.656 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.311      ;
; 36.656 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.311      ;
; 36.656 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.311      ;
; 36.656 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.311      ;
; 36.656 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.311      ;
; 36.656 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.311      ;
; 36.656 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.311      ;
; 36.656 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.311      ;
; 36.656 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.311      ;
; 36.791 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.176      ;
; 36.791 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.176      ;
; 36.791 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.176      ;
; 36.791 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.176      ;
; 36.791 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.176      ;
; 36.791 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.176      ;
; 36.791 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.176      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.798 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.169      ;
; 36.949 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.018      ;
; 36.949 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.018      ;
; 36.949 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.018      ;
; 36.949 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.018      ;
; 36.949 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.018      ;
; 36.949 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.018      ;
; 36.949 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.018      ;
; 36.963 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.004      ;
; 36.963 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.004      ;
; 36.963 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.004      ;
; 36.963 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.004      ;
; 36.963 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.004      ;
; 36.963 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.004      ;
; 36.963 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.004      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 36.977 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.990      ;
; 37.065 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.902      ;
; 37.065 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.902      ;
; 37.065 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.902      ;
; 37.065 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.902      ;
; 37.065 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.902      ;
; 37.065 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.902      ;
; 37.065 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.902      ;
; 37.085 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.882      ;
; 37.085 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 2.882      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                           ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[0]                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[0]                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[1]                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[1]                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[2]                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[2]                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.000                                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.000                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.000                                                                                                                                                                            ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.000                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[0]                                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[0]                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[1]                                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[1]                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[0]                                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[0]                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[1]                                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[1]                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[2]                                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[2]                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[2]                                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[2]                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.101                                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.101                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.101                                                                                                                                                                            ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.101                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|init_done                                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|init_done                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|wr_address                                                                                               ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|wr_address                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][110]                                                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][110]                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                             ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[1]                                                                                                                            ; nios_system:NiosII|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[1]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:expansion_jp1_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:expansion_jp1_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_start~reg0                                                                                                                                                                      ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_start~reg0                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_stall                                                                                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_stall                                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:expansion_jp2_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:expansion_jp2_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:expansion_jp2_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:expansion_jp2_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[13]                                                                                                                                                            ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[13]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[12]                                                                                                                                                            ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[12]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[8]                                                                                                                                                             ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[8]                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[9]                                                                                                                                                             ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[9]                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[15]                                                                                                                                                            ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[15]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[14]                                                                                                                                                            ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[14]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[11]                                                                                                                                                            ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[11]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[10]                                                                                                                                                            ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[10]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[17]                                                                                                                                                            ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[17]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[16]                                                                                                                                                            ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[16]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[31]                                                                                                                                                            ; nios_system:NiosII|nios_system_Expansion_JP2:expansion_jp2|capture[31]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Expansion_JP1:expansion_jp1|capture[31]                                                                                                                                                            ; nios_system:NiosII|nios_system_Expansion_JP1:expansion_jp1|capture[31]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting                                                                       ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Audio:audio|done_adc_channel_sync                                                                                                                                                                  ; nios_system:NiosII|nios_system_Audio:audio|done_adc_channel_sync                                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff         ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]  ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]  ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]  ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]  ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]  ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]  ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]  ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff        ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb      ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6] ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5] ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4] ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3] ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2] ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1] ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0] ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Audio:audio|done_dac_channel_sync                                                                                                                                                                  ; nios_system:NiosII|nios_system_Audio:audio|done_dac_channel_sync                                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                              ; nios_system:NiosII|nios_system_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:vga_pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|pending_reads[0]                                                                                                                                                 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|pending_reads[0]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]            ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]            ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|initialize_lcd_display                                                                                                                                                 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|initialize_lcd_display                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                                   ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                                 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                                 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[1]                                                                                                 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[1]                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                                 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                                ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                                ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_5_TRANSFER                                                                                                                                  ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_5_TRANSFER                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE                                                                                             ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION                                                                                        ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                                 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                                 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                                 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE                                                                                           ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                             ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                              ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                            ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                         ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[1]                                                                                                                                                         ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[1]                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                          ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[0]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[0]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                            ; nios_system:NiosII|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:video_in_dma_controller_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:video_in_dma_controller_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|dma_enabled                                                                                    ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|dma_enabled                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_0_WAIT_FOR_START                                                                            ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_0_WAIT_FOR_START                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                             ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                             ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[3] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[7] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[6] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[2] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[1] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.397      ;
; 0.248 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.401      ;
; 0.253 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.405      ;
; 0.257 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.409      ;
; 0.260 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.412      ;
; 0.260 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.412      ;
; 0.263 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.415      ;
; 0.304 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.456      ;
; 0.324 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.476      ;
; 0.327 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.478      ;
; 0.328 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[5] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[4] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.482      ;
; 0.334 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.486      ;
; 0.336 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.488      ;
; 0.341 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.493      ;
; 0.362 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.514      ;
; 0.364 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.523      ;
; 0.374 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.526      ;
; 0.376 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.530      ;
; 0.384 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.536      ;
; 0.386 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.538      ;
; 0.387 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.539      ;
; 0.389 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.541      ;
; 0.389 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.541      ;
; 0.389 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.541      ;
; 0.390 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.542      ;
; 0.400 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.552      ;
; 0.405 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.557      ;
; 0.405 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.557      ;
; 0.407 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[8]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.559      ;
; 0.409 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                                  ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.561      ;
; 0.409 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.561      ;
; 0.410 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.562      ;
; 0.411 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.065      ; 0.614      ;
; 0.412 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.564      ;
; 0.413 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.565      ;
; 0.413 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.565      ;
; 0.413 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[9]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.565      ;
; 0.415 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.567      ;
; 0.418 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.065      ; 0.621      ;
; 0.419 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.065      ; 0.622      ;
; 0.419 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.571      ;
; 0.420 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.065      ; 0.623      ;
; 0.425 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.576      ;
; 0.426 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.578      ;
; 0.436 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.588      ;
; 0.444 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.595      ;
; 0.445 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.065      ; 0.648      ;
; 0.454 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.606      ;
; 0.459 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.065      ; 0.662      ;
; 0.459 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.611      ;
; 0.460 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.005     ; 0.607      ;
; 0.462 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.005     ; 0.609      ;
; 0.474 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.626      ;
; 0.475 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.627      ;
; 0.475 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.627      ;
; 0.477 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.629      ;
; 0.479 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.631      ;
; 0.482 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[9]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.634      ;
; 0.483 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.635      ;
; 0.484 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[8]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.636      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 2.771      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 2.771      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 2.785      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 2.784      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 2.771      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 2.771      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 2.784      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 2.784      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 2.785      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 2.785      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.777      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 2.784      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 2.784      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 2.771      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 2.771      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.777      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 2.784      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.777      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.777      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 2.785      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 2.785      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.777      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 2.785      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 2.785      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.777      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 2.771      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 2.771      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 2.784      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 2.784      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.777      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.777      ;
; 7.251  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 2.785      ;
; 9.090  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 0.940      ;
; 9.090  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 0.940      ;
; 9.090  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 0.940      ;
; 9.090  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 0.940      ;
; 9.090  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 0.940      ;
; 9.090  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 0.940      ;
; 9.090  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 0.940      ;
; 9.090  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 0.940      ;
; 9.090  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 0.940      ;
; 9.090  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 0.940      ;
; 9.090  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 0.940      ;
; 9.298  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|p0addr                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.734      ;
; 15.940 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[0]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 3.862      ;
; 15.940 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[1]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 3.862      ;
; 15.940 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[2]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 3.862      ;
; 15.940 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[3]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.172     ; 3.853      ;
; 15.940 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[4]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.172     ; 3.853      ;
; 15.940 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[5]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.172     ; 3.853      ;
; 15.940 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[6]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.172     ; 3.853      ;
; 15.957 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_bank[1]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.128     ; 3.880      ;
; 15.957 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_bank[0]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.128     ; 3.880      ;
; 15.957 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[1]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.128     ; 3.880      ;
; 15.957 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[2]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.128     ; 3.880      ;
; 15.958 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[7]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 3.867      ;
; 15.958 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[15]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 3.876      ;
; 15.958 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[11]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.135     ; 3.872      ;
; 15.958 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[8]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 3.867      ;
; 15.958 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[12]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.135     ; 3.872      ;
; 15.958 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[13]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.135     ; 3.872      ;
; 15.958 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[14]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.135     ; 3.872      ;
; 15.958 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[9]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 3.867      ;
; 15.958 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[10]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 3.867      ;
; 15.958 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[3]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.125     ; 3.882      ;
; 15.958 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[0]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 3.876      ;
; 15.958 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[1]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 3.876      ;
; 15.958 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[0]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 3.876      ;
; 15.959 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[4]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 3.860      ;
; 15.959 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[3]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 3.860      ;
; 15.959 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[6]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 3.860      ;
; 15.959 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[5]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 3.860      ;
; 15.960 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[0]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 3.852      ;
; 15.960 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[1]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 3.852      ;
; 15.960 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[2]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 3.852      ;
; 15.960 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[7]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.162     ; 3.843      ;
; 15.960 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[8]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.162     ; 3.843      ;
; 15.960 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[9]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.162     ; 3.843      ;
; 15.960 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[10]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.162     ; 3.843      ;
; 15.960 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[11]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 3.852      ;
; 15.968 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.132     ; 3.865      ;
; 15.968 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.123     ; 3.874      ;
; 15.968 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.127     ; 3.870      ;
; 15.968 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.132     ; 3.865      ;
; 15.968 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.127     ; 3.870      ;
; 15.968 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.127     ; 3.870      ;
; 15.968 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.127     ; 3.870      ;
; 15.968 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.132     ; 3.865      ;
; 15.968 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.132     ; 3.865      ;
; 15.969 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 3.858      ;
; 15.969 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 3.858      ;
; 15.969 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 3.858      ;
; 15.969 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 3.858      ;
; 15.970 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 3.850      ;
; 15.970 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 3.850      ;
; 15.970 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 3.850      ;
; 15.972 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[11]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.137     ; 3.856      ;
; 15.972 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[8]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.142     ; 3.851      ;
; 15.972 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[12]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.137     ; 3.856      ;
; 15.972 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[13]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.137     ; 3.856      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 18.998 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.035      ;
; 18.998 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.035      ;
; 18.998 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.035      ;
; 18.998 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.035      ;
; 18.998 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.035      ;
; 18.998 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.035      ;
; 18.998 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.035      ;
; 18.998 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.035      ;
; 19.112 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 0.921      ;
; 19.112 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 0.921      ;
; 19.112 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 0.921      ;
; 19.112 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 0.921      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.973 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.165      ;
; 0.973 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.165      ;
; 0.973 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.165      ;
; 0.975 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.167      ;
; 0.975 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.167      ;
; 0.976 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a6                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 1.164      ;
; 0.976 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a5                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 1.164      ;
; 0.976 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a4                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 1.164      ;
; 0.976 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a3                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 1.164      ;
; 0.976 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a2                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 1.164      ;
; 0.976 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a1                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 1.164      ;
; 0.976 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a0                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 1.164      ;
; 1.100 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.046      ; 1.284      ;
; 1.100 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.046      ; 1.284      ;
; 1.100 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.046      ; 1.284      ;
; 1.103 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a5                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 1.286      ;
; 1.103 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a4                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 1.286      ;
; 1.103 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a3                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 1.286      ;
; 1.103 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a2                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 1.286      ;
; 1.103 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a1                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 1.286      ;
; 1.103 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a0                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 1.286      ;
; 1.105 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a8                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.046      ; 1.289      ;
; 1.105 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a7                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.046      ; 1.289      ;
; 1.105 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a6                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.046      ; 1.289      ;
; 1.105 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a5                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.046      ; 1.289      ;
; 1.105 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a4                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.046      ; 1.289      ;
; 1.105 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a3                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.046      ; 1.289      ;
; 1.105 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a2                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.046      ; 1.289      ;
; 1.105 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a1                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.046      ; 1.289      ;
; 1.105 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a0                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.046      ; 1.289      ;
; 1.111 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a5                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 1.294      ;
; 1.111 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a4                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 1.294      ;
; 1.111 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a3                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 1.294      ;
; 1.111 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a2                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 1.294      ;
; 1.111 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a1                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 1.294      ;
; 1.111 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a0                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 1.294      ;
; 1.112 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 1.293      ;
; 1.112 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 1.293      ;
; 1.112 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 1.293      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.414      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.414      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.414      ;
; 1.237 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.416      ;
; 1.237 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.416      ;
; 1.237 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.416      ;
; 1.284 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 1.450      ;
; 1.284 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 1.450      ;
; 1.284 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 1.450      ;
; 1.325 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a3                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.522      ;
; 1.325 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a2                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.522      ;
; 1.325 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a1                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.522      ;
; 1.325 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a0                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.522      ;
; 1.346 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 1.526      ;
; 1.346 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 1.526      ;
; 1.346 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 1.526      ;
; 1.369 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a39                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 1.549      ;
; 1.369 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a38                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 1.549      ;
; 1.369 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a37                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 1.549      ;
; 1.369 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a36                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 1.549      ;
; 1.369 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a35                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 1.549      ;
; 1.369 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a34                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 1.549      ;
; 1.369 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a33                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 1.549      ;
; 1.369 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a32                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 1.549      ;
; 1.369 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a31                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 1.549      ;
; 1.369 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a30                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 1.549      ;
; 1.369 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a29                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 1.549      ;
; 1.369 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a28                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 1.549      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a47                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a46                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a45                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a44                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a43                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a42                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a41                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a40                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a27                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a26                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a25                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a24                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a23                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a22                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a21                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a20                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a19                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a18                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a17                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a16                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a15                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a14                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a13                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a12                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a11                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a10                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a9                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a8                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a7                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a6                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a5                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a4                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
; 1.496 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a3                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 1.693      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 20.768 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 0.921      ;
; 20.768 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 0.921      ;
; 20.768 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 0.921      ;
; 20.768 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 0.921      ;
; 20.882 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.035      ;
; 20.882 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.035      ;
; 20.882 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.035      ;
; 20.882 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.035      ;
; 20.882 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.035      ;
; 20.882 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.035      ;
; 20.882 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.035      ;
; 20.882 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.035      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                               ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                               ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_27'                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                                             ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                                             ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+
; AUD_ADCDAT     ; CLOCK_50   ; 4.245 ; 4.245 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50   ; 0.753 ; 0.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_BCLK       ; CLOCK_50   ; 0.763 ; 0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_DACLRCK    ; CLOCK_50   ; 0.753 ; 0.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 0.830 ; 0.830 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 0.857 ; 0.857 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 0.827 ; 0.827 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 0.857 ; 0.857 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 0.857 ; 0.857 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 0.842 ; 0.842 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 0.842 ; 0.842 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 0.852 ; 0.852 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 0.852 ; 0.852 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 0.818 ; 0.818 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 4.558 ; 4.558 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 3.989 ; 3.989 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 4.180 ; 4.180 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 4.130 ; 4.130 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 4.143 ; 4.143 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 4.127 ; 4.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 4.333 ; 4.333 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 3.705 ; 3.705 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 3.848 ; 3.848 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 4.475 ; 4.475 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 3.847 ; 3.847 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 4.393 ; 4.393 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 4.558 ; 4.558 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 4.075 ; 4.075 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 4.158 ; 4.158 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 4.519 ; 4.519 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 4.364 ; 4.364 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_INT       ; CLOCK_50   ; 3.877 ; 3.877 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 0.749 ; 0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 0.729 ; 0.729 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 0.729 ; 0.729 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 0.749 ; 0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 0.749 ; 0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 0.747 ; 0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 0.747 ; 0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 0.747 ; 0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 0.747 ; 0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 0.909 ; 0.909 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 0.810 ; 0.810 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 0.845 ; 0.845 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 0.845 ; 0.845 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 0.825 ; 0.825 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 0.825 ; 0.825 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 0.851 ; 0.851 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 0.851 ; 0.851 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 0.841 ; 0.841 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 0.841 ; 0.841 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 0.849 ; 0.849 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 0.849 ; 0.849 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 0.829 ; 0.829 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 0.868 ; 0.868 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 0.858 ; 0.858 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 0.849 ; 0.849 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 0.859 ; 0.859 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 0.859 ; 0.859 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 0.909 ; 0.909 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 0.822 ; 0.822 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 0.832 ; 0.832 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 0.862 ; 0.862 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 0.832 ; 0.832 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 0.832 ; 0.832 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 0.816 ; 0.816 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 0.816 ; 0.816 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 0.846 ; 0.846 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 0.846 ; 0.846 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 0.821 ; 0.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 0.821 ; 0.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 0.821 ; 0.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 0.801 ; 0.801 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 0.867 ; 0.867 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 0.837 ; 0.837 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 0.807 ; 0.807 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 0.825 ; 0.825 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 0.835 ; 0.835 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 0.795 ; 0.795 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 0.795 ; 0.795 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 0.823 ; 0.823 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 0.823 ; 0.823 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 0.813 ; 0.813 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 0.810 ; 0.810 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 0.822 ; 0.822 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 0.822 ; 0.822 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 0.794 ; 0.794 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 0.804 ; 0.804 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 0.816 ; 0.816 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 0.830 ; 0.830 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 0.800 ; 0.800 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 0.790 ; 0.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 0.835 ; 0.835 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 0.835 ; 0.835 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 0.825 ; 0.825 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 0.825 ; 0.825 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 0.821 ; 0.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 0.831 ; 0.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 0.821 ; 0.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 0.828 ; 0.828 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 0.848 ; 0.848 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 0.848 ; 0.848 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 0.847 ; 0.847 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 0.847 ; 0.847 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 0.867 ; 0.867 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 0.837 ; 0.837 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 3.934 ; 3.934 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_RXD       ; CLOCK_50   ; 3.931 ; 3.931 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]         ; CLOCK_50   ; 0.867 ; 0.867 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]        ; CLOCK_50   ; 0.813 ; 0.813 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]        ; CLOCK_50   ; 0.810 ; 0.810 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]        ; CLOCK_50   ; 0.867 ; 0.867 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 3.594 ; 3.594 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 3.532 ; 3.532 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 3.544 ; 3.544 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 3.555 ; 3.555 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 3.552 ; 3.552 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 3.528 ; 3.528 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 3.541 ; 3.541 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 3.544 ; 3.544 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 3.594 ; 3.594 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 4.092 ; 4.092 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 3.955 ; 3.955 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 4.092 ; 4.092 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 4.022 ; 4.022 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 3.954 ; 3.954 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 3.992 ; 3.992 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 3.710 ; 3.710 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 3.804 ; 3.804 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 3.811 ; 3.811 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 3.318 ; 3.318 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 3.868 ; 3.868 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 3.280 ; 3.280 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 3.888 ; 3.888 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 3.906 ; 3.906 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 3.913 ; 3.913 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 3.875 ; 3.875 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 3.196 ; 3.196 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT0       ; CLOCK_50   ; 3.409 ; 3.409 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT1       ; CLOCK_50   ; 3.429 ; 3.429 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 4.068 ; 4.068 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 4.179 ; 4.179 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 3.394 ; 3.394 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 3.632 ; 3.632 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 0.755 ; 0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 0.737 ; 0.737 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 0.750 ; 0.750 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 0.750 ; 0.750 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 0.730 ; 0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 0.721 ; 0.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 0.721 ; 0.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 0.721 ; 0.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 0.705 ; 0.705 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 0.755 ; 0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 0.755 ; 0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 0.750 ; 0.750 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 0.750 ; 0.750 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 0.740 ; 0.740 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 0.740 ; 0.740 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 0.727 ; 0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 0.727 ; 0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]          ; CLOCK_50   ; 1.653 ; 1.653 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]         ; CLOCK_50   ; 1.325 ; 1.325 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]         ; CLOCK_50   ; 1.340 ; 1.340 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]         ; CLOCK_50   ; 1.307 ; 1.307 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]         ; CLOCK_50   ; 1.489 ; 1.489 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]         ; CLOCK_50   ; 1.546 ; 1.546 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]         ; CLOCK_50   ; 1.174 ; 1.174 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]         ; CLOCK_50   ; 1.357 ; 1.357 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]         ; CLOCK_50   ; 1.653 ; 1.653 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]         ; CLOCK_50   ; 1.646 ; 1.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]         ; CLOCK_50   ; 1.570 ; 1.570 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]        ; CLOCK_50   ; 1.312 ; 1.312 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]        ; CLOCK_50   ; 1.152 ; 1.152 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]        ; CLOCK_50   ; 1.376 ; 1.376 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]        ; CLOCK_50   ; 0.840 ; 0.840 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]        ; CLOCK_50   ; 0.843 ; 0.843 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]        ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]        ; CLOCK_50   ; 0.853 ; 0.853 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]        ; CLOCK_50   ; 0.853 ; 0.853 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_RXD       ; CLOCK_50   ; 4.366 ; 4.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_ADCDAT     ; CLOCK_50   ; -4.125 ; -4.125 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50   ; -0.652 ; -0.652 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_BCLK       ; CLOCK_50   ; -0.662 ; -0.662 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_DACLRCK    ; CLOCK_50   ; -0.652 ; -0.652 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; -0.741 ; -0.741 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; -3.585 ; -3.585 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; -3.869 ; -3.869 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; -4.060 ; -4.060 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; -4.010 ; -4.010 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; -4.023 ; -4.023 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; -4.007 ; -4.007 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; -4.213 ; -4.213 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; -3.585 ; -3.585 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; -3.728 ; -3.728 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; -4.355 ; -4.355 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; -3.727 ; -3.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; -4.273 ; -4.273 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; -4.438 ; -4.438 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; -3.955 ; -3.955 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; -4.038 ; -4.038 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; -4.399 ; -4.399 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; -4.244 ; -4.244 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_INT       ; CLOCK_50   ; -3.757 ; -3.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; -0.628 ; -0.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; -0.628 ; -0.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; -0.628 ; -0.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; -0.648 ; -0.648 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; -0.648 ; -0.648 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; -0.646 ; -0.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; -0.646 ; -0.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; -0.646 ; -0.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; -0.646 ; -0.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; -0.715 ; -0.715 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; -0.759 ; -0.759 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; -0.759 ; -0.759 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; -0.765 ; -0.765 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; -0.765 ; -0.765 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; -0.755 ; -0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; -0.755 ; -0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; -0.743 ; -0.743 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; -0.782 ; -0.782 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; -0.772 ; -0.772 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; -0.773 ; -0.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; -0.773 ; -0.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; -0.823 ; -0.823 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; -0.736 ; -0.736 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; -0.776 ; -0.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; -0.730 ; -0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; -0.730 ; -0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; -0.760 ; -0.760 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; -0.760 ; -0.760 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; -0.715 ; -0.715 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; -0.704 ; -0.704 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; -0.751 ; -0.751 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; -0.721 ; -0.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; -0.749 ; -0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; -0.709 ; -0.709 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; -0.709 ; -0.709 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; -0.737 ; -0.737 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; -0.737 ; -0.737 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; -0.727 ; -0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; -0.736 ; -0.736 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; -0.736 ; -0.736 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; -0.708 ; -0.708 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; -0.718 ; -0.718 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; -0.730 ; -0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; -0.714 ; -0.714 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; -0.704 ; -0.704 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; -0.749 ; -0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; -0.749 ; -0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; -0.745 ; -0.745 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; -0.742 ; -0.742 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; -0.762 ; -0.762 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; -0.762 ; -0.762 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; -0.761 ; -0.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; -0.761 ; -0.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; -0.781 ; -0.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; -0.751 ; -0.751 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; -3.814 ; -3.814 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_RXD       ; CLOCK_50   ; -3.809 ; -3.809 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]         ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]        ; CLOCK_50   ; -0.727 ; -0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]        ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]        ; CLOCK_50   ; -0.781 ; -0.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; -3.408 ; -3.408 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; -3.412 ; -3.412 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; -3.424 ; -3.424 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; -3.435 ; -3.435 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; -3.432 ; -3.432 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; -3.408 ; -3.408 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; -3.421 ; -3.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; -3.424 ; -3.424 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; -3.474 ; -3.474 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; -3.076 ; -3.076 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; -3.835 ; -3.835 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; -3.972 ; -3.972 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; -3.902 ; -3.902 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; -3.834 ; -3.834 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; -3.872 ; -3.872 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; -3.590 ; -3.590 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; -3.684 ; -3.684 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; -3.691 ; -3.691 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; -3.198 ; -3.198 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; -3.748 ; -3.748 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; -3.160 ; -3.160 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; -3.768 ; -3.768 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; -3.786 ; -3.786 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; -3.793 ; -3.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; -3.755 ; -3.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; -3.076 ; -3.076 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT0       ; CLOCK_50   ; -3.289 ; -3.289 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT1       ; CLOCK_50   ; -3.309 ; -3.309 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; -3.948 ; -3.948 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; -4.059 ; -4.059 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; -0.706 ; -0.706 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; -3.512 ; -3.512 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; -0.604 ; -0.604 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; -0.636 ; -0.636 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; -0.629 ; -0.629 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; -0.604 ; -0.604 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; -0.654 ; -0.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; -0.654 ; -0.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; -0.639 ; -0.639 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; -0.639 ; -0.639 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; -0.626 ; -0.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; -0.626 ; -0.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]          ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]         ; CLOCK_50   ; -1.205 ; -1.205 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]         ; CLOCK_50   ; -1.220 ; -1.220 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]         ; CLOCK_50   ; -1.187 ; -1.187 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]         ; CLOCK_50   ; -1.369 ; -1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]         ; CLOCK_50   ; -1.426 ; -1.426 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]         ; CLOCK_50   ; -1.054 ; -1.054 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]         ; CLOCK_50   ; -1.237 ; -1.237 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]         ; CLOCK_50   ; -1.533 ; -1.533 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]         ; CLOCK_50   ; -1.526 ; -1.526 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]         ; CLOCK_50   ; -1.450 ; -1.450 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]        ; CLOCK_50   ; -1.192 ; -1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]        ; CLOCK_50   ; -1.032 ; -1.032 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]        ; CLOCK_50   ; -1.256 ; -1.256 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]        ; CLOCK_50   ; -0.754 ; -0.754 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]        ; CLOCK_50   ; -0.757 ; -0.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]        ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]        ; CLOCK_50   ; -0.767 ; -0.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]        ; CLOCK_50   ; -0.767 ; -0.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_RXD       ; CLOCK_50   ; -4.246 ; -4.246 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_XCK        ; CLOCK_27   ; 1.783  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_XCK        ; CLOCK_27   ;        ; 1.783  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_DACDAT     ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.541  ; 1.541  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.511  ; 1.511  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.541  ; 1.541  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.541  ; 1.541  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.536  ; 1.536  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.536  ; 1.536  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CMD       ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CS_N      ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 1.778  ; 1.778  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 1.778  ; 1.778  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 1.783  ; 1.783  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 1.783  ; 1.783  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 1.770  ; 1.770  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 1.770  ; 1.770  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RD_N      ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RST_N     ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_WR_N      ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_ADDR[*]     ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[0]    ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[1]    ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[2]    ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[3]    ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[4]    ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[5]    ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[6]    ; CLOCK_50   ; 1.748  ; 1.748  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[7]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[8]    ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[9]    ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[10]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[11]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[12]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[13]   ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[14]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[15]   ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[16]   ; CLOCK_50   ; 1.786  ; 1.786  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[17]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[18]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[19]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[20]   ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[21]   ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_CE_N        ; CLOCK_50   ; 1.759  ; 1.759  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 1.810  ; 1.810  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 1.810  ; 1.810  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_OE_N        ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_RST_N       ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_WE_N        ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 1.485  ; 1.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 1.535  ; 1.535  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 1.466  ; 1.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 1.477  ; 1.477  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 1.496  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 1.496  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 1.509  ; 1.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 1.509  ; 1.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 1.480  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 1.480  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 1.512  ; 1.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 1.512  ; 1.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 1.502  ; 1.502  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 1.500  ; 1.500  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 1.500  ; 1.500  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 1.777  ; 1.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 1.787  ; 1.787  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 1.519  ; 1.519  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 1.530  ; 1.530  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 2.872  ; 2.872  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 3.089  ; 3.089  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_TXD       ; CLOCK_50   ; 1.545  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 1.461  ; 1.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 1.824  ; 1.824  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 1.814  ; 1.814  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 1.773  ; 1.773  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_ADDR[*]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[0]   ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[1]   ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_CS_N       ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 1.462  ; 1.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RD_N       ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RST_N      ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_WR_N       ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 4.847  ; 4.847  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK         ; CLOCK_50   ; 3.091  ; 3.091  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 1.503  ; 1.503  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 1.545  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 1.794  ; 1.794  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.754  ; 1.754  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_TXD       ; CLOCK_50   ; 1.539  ; 1.539  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.596 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.596 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 21.579 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 21.832 ; 21.832 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 21.772 ; 21.772 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 21.762 ; 21.762 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 21.832 ; 21.832 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 21.822 ; 21.822 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 21.788 ; 21.788 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 21.794 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 21.790 ; 21.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 21.790 ; 21.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 21.780 ; 21.780 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 21.780 ; 21.780 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 21.753 ; 21.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 21.773 ; 21.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 21.798 ; 21.798 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 21.786 ; 21.786 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 21.786 ; 21.786 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 21.767 ; 21.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 21.579 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 21.794 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_XCK        ; CLOCK_27   ; 1.783  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_XCK        ; CLOCK_27   ;        ; 1.783  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_DACDAT     ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.495  ; 1.495  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.495  ; 1.495  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CMD       ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CS_N      ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 1.778  ; 1.778  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 1.778  ; 1.778  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 1.783  ; 1.783  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 1.783  ; 1.783  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 1.770  ; 1.770  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 1.770  ; 1.770  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RD_N      ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RST_N     ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_WR_N      ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_ADDR[*]     ; CLOCK_50   ; 1.748  ; 1.748  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[0]    ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[1]    ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[2]    ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[3]    ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[4]    ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[5]    ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[6]    ; CLOCK_50   ; 1.748  ; 1.748  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[7]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[8]    ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[9]    ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[10]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[11]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[12]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[13]   ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[14]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[15]   ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[16]   ; CLOCK_50   ; 1.786  ; 1.786  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[17]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[18]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[19]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[20]   ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[21]   ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_CE_N        ; CLOCK_50   ; 1.759  ; 1.759  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 1.810  ; 1.810  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 1.810  ; 1.810  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_OE_N        ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_RST_N       ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_WE_N        ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 1.466  ; 1.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 1.485  ; 1.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 1.535  ; 1.535  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 1.466  ; 1.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 1.477  ; 1.477  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 1.496  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 1.496  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 1.509  ; 1.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 1.509  ; 1.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 1.480  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 1.480  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 1.512  ; 1.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 1.512  ; 1.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 1.502  ; 1.502  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 1.500  ; 1.500  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 1.500  ; 1.500  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 1.777  ; 1.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 1.777  ; 1.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 1.787  ; 1.787  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 1.519  ; 1.519  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 1.530  ; 1.530  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 2.827  ; 2.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_TXD       ; CLOCK_50   ; 1.545  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 1.461  ; 1.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 1.824  ; 1.824  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 1.814  ; 1.814  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 1.773  ; 1.773  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_ADDR[*]    ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[0]   ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[1]   ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_CS_N       ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 1.462  ; 1.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RD_N       ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RST_N      ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_WR_N       ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 3.849  ; 3.849  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK         ; CLOCK_50   ; 2.961  ; 2.961  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 1.503  ; 1.503  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 1.545  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 1.794  ; 1.794  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.754  ; 1.754  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.754  ; 1.754  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_TXD       ; CLOCK_50   ; 1.539  ; 1.539  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.596 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.596 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 21.579 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 21.762 ; 21.762 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 21.772 ; 21.772 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 21.762 ; 21.762 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 21.832 ; 21.832 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 21.822 ; 21.822 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 21.788 ; 21.788 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 21.794 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 21.753 ; 21.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 21.790 ; 21.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 21.790 ; 21.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 21.780 ; 21.780 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 21.780 ; 21.780 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 21.753 ; 21.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 21.773 ; 21.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 21.798 ; 21.798 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 21.786 ; 21.786 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 21.767 ; 21.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 21.579 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 21.794 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                   ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 2.339 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 2.672 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 2.672 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 2.670 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 2.670 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 2.538 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 2.538 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 2.339 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 2.339 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 2.879 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 2.879 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 2.869 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 2.869 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 2.978 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 2.978 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 2.790 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 2.790 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 2.476 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 2.476 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 2.476 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 2.598 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 2.598 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 2.605 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 2.605 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 2.605 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 2.605 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.628 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 3.465 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 3.927 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 3.345 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 3.136 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 3.137 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 3.139 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 3.712 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 3.290 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 3.414 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 2.919 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 3.541 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 2.951 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 2.795 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 3.044 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 3.097 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 3.417 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 2.919 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 2.814 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 3.182 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.827 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 3.109 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 3.187 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 3.169 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 3.167 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.688 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 3.055 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 2.628 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 3.775 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 2.939 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 3.555 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 3.176 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 2.869 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.529 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.936 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 3.013 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 3.169 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 3.173 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.836 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 3.128 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.775 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 3.282 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 4.140 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.988 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.958 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 3.436 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.955 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.887 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.777 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 3.526 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.766 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.529 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.801 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 2.708 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.686 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 3.025 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 3.035 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.717 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.968 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.834 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 3.410 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.736 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.754 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 3.092 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.811 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 3.037 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 2.880 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.426 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.426 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.426 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.567 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.567 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.547 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.557 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.567 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.579 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.026 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.216 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.236 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.236 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.206 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.176 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.176 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.176 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.186 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.222 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.222 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.182 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.182 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.182 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.056 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.036 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.026 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 3.415 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 2.890 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 3.038 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.645 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.771 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.781 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.665 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.645 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.760 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.760 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.760 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.855 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.905 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.905 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.913 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.913 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.903 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.903 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.992 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.991 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                           ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 2.339 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 2.672 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 2.672 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 2.670 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 2.670 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 2.538 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 2.538 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 2.339 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 2.339 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 2.879 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 2.879 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 2.869 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 2.869 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 2.978 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 2.978 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 2.790 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 2.790 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 2.476 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 2.476 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 2.476 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 2.598 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 2.598 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 2.605 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 2.605 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 2.605 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 2.605 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.628 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 3.465 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 3.927 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 3.345 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 3.136 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 3.137 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 3.139 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 3.712 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 3.290 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 3.414 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 2.919 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 3.541 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 2.951 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 2.795 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 3.044 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 3.097 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 3.417 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 2.919 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 2.814 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 3.182 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.827 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 3.109 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 3.187 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 3.169 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 3.167 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.688 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 3.055 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 2.628 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 3.775 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 2.939 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 3.555 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 3.176 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 2.869 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.529 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.936 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 3.013 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 3.169 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 3.173 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.836 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 3.128 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.775 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 3.282 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 4.140 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.988 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.958 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 3.436 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.955 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.887 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.777 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 3.526 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.766 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.529 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.801 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 2.708 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.686 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 3.025 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 3.035 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.717 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.968 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.834 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 3.410 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.736 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.754 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 3.092 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.811 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 3.037 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 2.719 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.272 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.272 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.272 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.413 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.413 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.393 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.403 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.413 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.425 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.026 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.216 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.236 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.236 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.206 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.176 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.176 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.176 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.186 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.222 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.222 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.182 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.182 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.182 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.056 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.036 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.026 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 3.222 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 2.757 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 2.837 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.645 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.771 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.781 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.665 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.645 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.760 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.760 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.760 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.855 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.905 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.905 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.913 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.913 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.903 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.903 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.992 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.991 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                           ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 2.339     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 2.672     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 2.672     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 2.670     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 2.670     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 2.538     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 2.538     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 2.339     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 2.339     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 2.879     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 2.879     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 2.869     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 2.869     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 2.978     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 2.978     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 2.790     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 2.790     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 2.476     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 2.476     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 2.476     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 2.598     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 2.598     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 2.605     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 2.605     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 2.605     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 2.605     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.628     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 3.465     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 3.927     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 3.345     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 3.136     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 3.137     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 3.139     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 3.712     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 3.290     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 3.414     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 2.919     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 3.541     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 2.951     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 2.795     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 3.044     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 3.097     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 3.417     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 2.919     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 2.814     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 3.182     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.827     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 3.109     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 3.187     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 3.169     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 3.167     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.688     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 3.055     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 2.628     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 3.775     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 2.939     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 3.555     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 3.176     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 2.869     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.529     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.936     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 3.013     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 3.169     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 3.173     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.836     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 3.128     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.775     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 3.282     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 4.140     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.988     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.958     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 3.436     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.955     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.887     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.777     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 3.526     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.766     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.529     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.801     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 2.708     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.686     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 3.025     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 3.035     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.717     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.968     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.834     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 3.410     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.736     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.754     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 3.092     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.811     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 3.037     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 2.880     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.426     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.426     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.426     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.567     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.567     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.547     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.557     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.567     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.579     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.026     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.216     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.236     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.236     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.206     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.176     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.176     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.176     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.186     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.222     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.222     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.182     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.182     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.182     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.056     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.036     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.026     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 3.415     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 2.890     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 3.038     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.645     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.771     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.781     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.665     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.645     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.760     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.760     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.760     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.855     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.905     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.905     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.913     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.913     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.903     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.903     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.992     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.991     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                   ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 2.339     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 2.672     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 2.672     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 2.670     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 2.670     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 2.538     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 2.538     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 2.339     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 2.339     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 2.879     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 2.879     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 2.869     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 2.869     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 2.978     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 2.978     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 2.790     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 2.790     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 2.476     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 2.476     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 2.476     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 2.598     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 2.598     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 2.605     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 2.605     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 2.605     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 2.605     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.628     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 3.465     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 3.927     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 3.345     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 3.136     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 3.137     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 3.139     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 3.712     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 3.290     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 3.414     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 2.919     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 3.541     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 2.951     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 2.795     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 3.044     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 3.097     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 3.417     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 2.919     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 2.814     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 3.182     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.827     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 3.109     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 3.187     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 3.169     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 3.167     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.688     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 3.055     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 2.628     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 3.775     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 2.939     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 3.555     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 3.176     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 2.869     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.529     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.936     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 3.013     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 3.169     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 3.173     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.836     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 3.128     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.775     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 3.282     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 4.140     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.988     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.958     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 3.436     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.955     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.887     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.777     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 3.526     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.766     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.529     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.801     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 2.708     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.686     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 3.025     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 3.035     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.717     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.968     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.834     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 3.410     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.736     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.754     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 3.092     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.811     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 3.037     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 2.719     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.272     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.272     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.272     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.413     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.413     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.393     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.403     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.413     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.425     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.026     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.216     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.236     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.236     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.206     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.176     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.176     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.176     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.186     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.222     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.222     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.182     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.182     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.182     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.056     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.036     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.026     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 3.222     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 2.757     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 2.837     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.645     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.771     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.781     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.665     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.645     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.760     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.760     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.760     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.855     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.905     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.905     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.913     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.913     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.903     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.903     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.992     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.991     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+--------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                        ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                             ; -0.232 ; 0.215 ; 4.880    ; 0.973   ; 7.873               ;
;  CLOCK_27                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 18.518              ;
;  CLOCK_50                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; -0.232 ; 0.215 ; 4.880    ; 0.973   ; 7.873               ;
;  NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 33.830 ; 0.215 ; 18.060   ; 20.768  ; 17.873              ;
;  altera_reserved_tck                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 97.778              ;
; Design-wide TNS                                              ; -0.232 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_27                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; -0.232 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+
; AUD_ADCDAT     ; CLOCK_50   ; 7.099 ; 7.099 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_BCLK       ; CLOCK_50   ; 1.136 ; 1.136 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_DACLRCK    ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.158 ; 1.158 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.149 ; 1.149 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 7.833 ; 7.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 6.795 ; 6.795 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 7.165 ; 7.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 6.988 ; 6.988 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 7.020 ; 7.020 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 6.979 ; 6.979 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 7.385 ; 7.385 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 6.354 ; 6.354 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 6.527 ; 6.527 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 7.631 ; 7.631 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 6.494 ; 6.494 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 7.504 ; 7.504 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 7.833 ; 7.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 6.952 ; 6.952 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 7.109 ; 7.109 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 7.777 ; 7.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 7.446 ; 7.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_INT       ; CLOCK_50   ; 6.620 ; 6.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 1.106 ; 1.106 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 1.106 ; 1.106 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 1.124 ; 1.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 1.124 ; 1.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 1.124 ; 1.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 1.124 ; 1.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 1.243 ; 1.243 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 1.142 ; 1.142 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 1.177 ; 1.177 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 1.177 ; 1.177 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 1.184 ; 1.184 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 1.184 ; 1.184 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 1.174 ; 1.174 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 1.174 ; 1.174 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 1.182 ; 1.182 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 1.182 ; 1.182 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 1.202 ; 1.202 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 1.193 ; 1.193 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 1.193 ; 1.193 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 1.243 ; 1.243 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 1.155 ; 1.155 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 1.165 ; 1.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 1.195 ; 1.195 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 1.165 ; 1.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 1.165 ; 1.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 1.178 ; 1.178 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 1.178 ; 1.178 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 1.133 ; 1.133 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 1.169 ; 1.169 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 1.139 ; 1.139 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 1.156 ; 1.156 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 1.144 ; 1.144 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 1.125 ; 1.125 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 1.135 ; 1.135 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 1.132 ; 1.132 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 1.161 ; 1.161 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 1.181 ; 1.181 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 1.181 ; 1.181 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 1.169 ; 1.169 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 6.684 ; 6.684 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_RXD       ; CLOCK_50   ; 6.659 ; 6.659 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]         ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]        ; CLOCK_50   ; 1.144 ; 1.144 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]        ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]        ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 6.034 ; 6.034 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 5.895 ; 5.895 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 5.892 ; 5.892 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 5.921 ; 5.921 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 5.916 ; 5.916 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 5.891 ; 5.891 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 5.904 ; 5.904 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 5.903 ; 5.903 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 6.034 ; 6.034 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 6.948 ; 6.948 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 6.696 ; 6.696 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 6.948 ; 6.948 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 6.796 ; 6.796 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 6.700 ; 6.700 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 6.782 ; 6.782 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 6.287 ; 6.287 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 6.482 ; 6.482 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 6.487 ; 6.487 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 5.403 ; 5.403 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 6.481 ; 6.481 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 5.366 ; 5.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 6.482 ; 6.482 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 6.614 ; 6.614 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 6.545 ; 6.545 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 6.517 ; 6.517 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 5.228 ; 5.228 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT0       ; CLOCK_50   ; 5.581 ; 5.581 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT1       ; CLOCK_50   ; 5.698 ; 5.698 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 6.858 ; 6.858 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 7.044 ; 7.044 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 6.894 ; 6.894 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 6.142 ; 6.142 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 1.109 ; 1.109 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 1.102 ; 1.102 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.077 ; 1.077 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 1.123 ; 1.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 1.123 ; 1.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 1.113 ; 1.113 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 1.113 ; 1.113 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 1.099 ; 1.099 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 1.099 ; 1.099 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]          ; CLOCK_50   ; 2.976 ; 2.976 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]         ; CLOCK_50   ; 2.381 ; 2.381 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]         ; CLOCK_50   ; 2.420 ; 2.420 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]         ; CLOCK_50   ; 2.353 ; 2.353 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]         ; CLOCK_50   ; 2.640 ; 2.640 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]         ; CLOCK_50   ; 2.717 ; 2.717 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]         ; CLOCK_50   ; 2.127 ; 2.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]         ; CLOCK_50   ; 2.486 ; 2.486 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]         ; CLOCK_50   ; 2.976 ; 2.976 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]         ; CLOCK_50   ; 2.957 ; 2.957 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]         ; CLOCK_50   ; 2.815 ; 2.815 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]        ; CLOCK_50   ; 2.360 ; 2.360 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]        ; CLOCK_50   ; 2.039 ; 2.039 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]        ; CLOCK_50   ; 2.462 ; 2.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]        ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]        ; CLOCK_50   ; 1.176 ; 1.176 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]        ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]        ; CLOCK_50   ; 1.186 ; 1.186 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]        ; CLOCK_50   ; 1.186 ; 1.186 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_RXD       ; CLOCK_50   ; 7.392 ; 7.392 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_ADCDAT     ; CLOCK_50   ; -4.125 ; -4.125 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50   ; -0.652 ; -0.652 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_BCLK       ; CLOCK_50   ; -0.662 ; -0.662 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_DACLRCK    ; CLOCK_50   ; -0.652 ; -0.652 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; -0.741 ; -0.741 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; -3.585 ; -3.585 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; -3.869 ; -3.869 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; -4.060 ; -4.060 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; -4.010 ; -4.010 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; -4.023 ; -4.023 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; -4.007 ; -4.007 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; -4.213 ; -4.213 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; -3.585 ; -3.585 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; -3.728 ; -3.728 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; -4.355 ; -4.355 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; -3.727 ; -3.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; -4.273 ; -4.273 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; -4.438 ; -4.438 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; -3.955 ; -3.955 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; -4.038 ; -4.038 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; -4.399 ; -4.399 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; -4.244 ; -4.244 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_INT       ; CLOCK_50   ; -3.757 ; -3.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; -0.628 ; -0.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; -0.628 ; -0.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; -0.628 ; -0.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; -0.648 ; -0.648 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; -0.648 ; -0.648 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; -0.646 ; -0.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; -0.646 ; -0.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; -0.646 ; -0.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; -0.646 ; -0.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; -0.715 ; -0.715 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; -0.759 ; -0.759 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; -0.759 ; -0.759 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; -0.765 ; -0.765 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; -0.765 ; -0.765 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; -0.755 ; -0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; -0.755 ; -0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; -0.743 ; -0.743 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; -0.782 ; -0.782 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; -0.772 ; -0.772 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; -0.773 ; -0.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; -0.773 ; -0.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; -0.823 ; -0.823 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; -0.736 ; -0.736 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; -0.776 ; -0.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; -0.730 ; -0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; -0.730 ; -0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; -0.760 ; -0.760 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; -0.760 ; -0.760 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; -0.715 ; -0.715 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; -0.704 ; -0.704 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; -0.751 ; -0.751 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; -0.721 ; -0.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; -0.749 ; -0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; -0.709 ; -0.709 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; -0.709 ; -0.709 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; -0.737 ; -0.737 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; -0.737 ; -0.737 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; -0.727 ; -0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; -0.736 ; -0.736 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; -0.736 ; -0.736 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; -0.708 ; -0.708 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; -0.718 ; -0.718 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; -0.730 ; -0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; -0.714 ; -0.714 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; -0.704 ; -0.704 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; -0.749 ; -0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; -0.749 ; -0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; -0.745 ; -0.745 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; -0.742 ; -0.742 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; -0.762 ; -0.762 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; -0.762 ; -0.762 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; -0.761 ; -0.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; -0.761 ; -0.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; -0.781 ; -0.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; -0.751 ; -0.751 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; -3.814 ; -3.814 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_RXD       ; CLOCK_50   ; -3.809 ; -3.809 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]         ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]        ; CLOCK_50   ; -0.727 ; -0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]        ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]        ; CLOCK_50   ; -0.781 ; -0.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; -3.408 ; -3.408 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; -3.412 ; -3.412 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; -3.424 ; -3.424 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; -3.435 ; -3.435 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; -3.432 ; -3.432 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; -3.408 ; -3.408 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; -3.421 ; -3.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; -3.424 ; -3.424 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; -3.474 ; -3.474 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; -3.076 ; -3.076 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; -3.835 ; -3.835 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; -3.972 ; -3.972 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; -3.902 ; -3.902 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; -3.834 ; -3.834 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; -3.872 ; -3.872 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; -3.590 ; -3.590 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; -3.684 ; -3.684 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; -3.691 ; -3.691 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; -3.198 ; -3.198 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; -3.748 ; -3.748 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; -3.160 ; -3.160 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; -3.768 ; -3.768 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; -3.786 ; -3.786 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; -3.793 ; -3.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; -3.755 ; -3.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; -3.076 ; -3.076 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT0       ; CLOCK_50   ; -3.289 ; -3.289 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT1       ; CLOCK_50   ; -3.309 ; -3.309 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; -3.948 ; -3.948 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; -4.059 ; -4.059 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; -0.706 ; -0.706 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; -3.512 ; -3.512 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; -0.604 ; -0.604 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; -0.636 ; -0.636 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; -0.629 ; -0.629 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; -0.604 ; -0.604 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; -0.654 ; -0.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; -0.654 ; -0.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; -0.639 ; -0.639 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; -0.639 ; -0.639 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; -0.626 ; -0.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; -0.626 ; -0.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]          ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]         ; CLOCK_50   ; -1.205 ; -1.205 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]         ; CLOCK_50   ; -1.220 ; -1.220 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]         ; CLOCK_50   ; -1.187 ; -1.187 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]         ; CLOCK_50   ; -1.369 ; -1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]         ; CLOCK_50   ; -1.426 ; -1.426 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]         ; CLOCK_50   ; -1.054 ; -1.054 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]         ; CLOCK_50   ; -1.237 ; -1.237 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]         ; CLOCK_50   ; -1.533 ; -1.533 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]         ; CLOCK_50   ; -1.526 ; -1.526 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]         ; CLOCK_50   ; -1.450 ; -1.450 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]        ; CLOCK_50   ; -1.192 ; -1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]        ; CLOCK_50   ; -1.032 ; -1.032 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]        ; CLOCK_50   ; -1.256 ; -1.256 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]        ; CLOCK_50   ; -0.754 ; -0.754 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]        ; CLOCK_50   ; -0.757 ; -0.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]        ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]        ; CLOCK_50   ; -0.767 ; -0.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]        ; CLOCK_50   ; -0.767 ; -0.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_RXD       ; CLOCK_50   ; -4.246 ; -4.246 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_XCK        ; CLOCK_27   ; 3.368  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_XCK        ; CLOCK_27   ;        ; 3.368  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_DACDAT     ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.892  ; 2.892  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.883  ; 2.883  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.917  ; 2.917  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CMD       ; CLOCK_50   ; 3.458  ; 3.458  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CS_N      ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 3.431  ; 3.431  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 3.431  ; 3.431  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 3.437  ; 3.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 3.437  ; 3.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 3.423  ; 3.423  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 3.423  ; 3.423  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RD_N      ; CLOCK_50   ; 3.459  ; 3.459  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RST_N     ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_WR_N      ; CLOCK_50   ; 3.459  ; 3.459  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_ADDR[*]     ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[0]    ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[1]    ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[2]    ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[3]    ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[4]    ; CLOCK_50   ; 3.442  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[5]    ; CLOCK_50   ; 3.442  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[6]    ; CLOCK_50   ; 3.402  ; 3.402  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[7]    ; CLOCK_50   ; 3.412  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[8]    ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[9]    ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[10]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[11]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[12]   ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[13]   ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[14]   ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[15]   ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[16]   ; CLOCK_50   ; 3.440  ; 3.440  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[17]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[18]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[19]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[20]   ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[21]   ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_CE_N        ; CLOCK_50   ; 3.414  ; 3.414  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_OE_N        ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_RST_N       ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_WE_N        ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.972  ; 2.972  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 2.963  ; 2.963  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 2.972  ; 2.972  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 2.940  ; 2.940  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.907  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 2.907  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.949  ; 2.949  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 2.949  ; 2.949  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.927  ; 2.927  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.894  ; 2.894  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 2.914  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.914  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.915  ; 2.915  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 3.436  ; 3.436  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 3.446  ; 3.446  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 2.948  ; 2.948  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 2.959  ; 2.959  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 2.896  ; 2.896  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 5.732  ; 5.732  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 6.212  ; 6.212  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_TXD       ; CLOCK_50   ; 2.974  ; 2.974  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.881  ; 2.881  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 2.888  ; 2.888  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 3.488  ; 3.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 3.488  ; 3.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 3.478  ; 3.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 3.432  ; 3.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_ADDR[*]    ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[0]   ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[1]   ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_CS_N       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.889  ; 2.889  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RD_N       ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RST_N      ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_WR_N       ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 2.953  ; 2.953  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 9.885  ; 9.885  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK         ; CLOCK_50   ; 6.097  ; 6.097  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 2.932  ; 2.932  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 2.974  ; 2.974  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.453  ; 3.453  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.448  ; 3.448  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.413  ; 3.413  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_TXD       ; CLOCK_50   ; 2.968  ; 2.968  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.846 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.846 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 23.037 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 23.493 ; 23.493 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 23.433 ; 23.433 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 23.423 ; 23.423 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 23.493 ; 23.493 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 23.483 ; 23.483 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 23.448 ; 23.448 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 23.389 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 23.451 ; 23.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 23.451 ; 23.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 23.441 ; 23.441 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 23.441 ; 23.441 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 23.414 ; 23.414 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 23.434 ; 23.434 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 23.458 ; 23.458 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 23.447 ; 23.447 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 23.447 ; 23.447 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 23.428 ; 23.428 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 23.438 ; 23.438 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 23.418 ; 23.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 23.418 ; 23.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 23.037 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 23.389 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_XCK        ; CLOCK_27   ; 1.783  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_XCK        ; CLOCK_27   ;        ; 1.783  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_DACDAT     ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.495  ; 1.495  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.495  ; 1.495  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CMD       ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CS_N      ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 1.778  ; 1.778  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 1.778  ; 1.778  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 1.783  ; 1.783  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 1.783  ; 1.783  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 1.770  ; 1.770  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 1.770  ; 1.770  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RD_N      ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RST_N     ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_WR_N      ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_ADDR[*]     ; CLOCK_50   ; 1.748  ; 1.748  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[0]    ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[1]    ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[2]    ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[3]    ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[4]    ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[5]    ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[6]    ; CLOCK_50   ; 1.748  ; 1.748  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[7]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[8]    ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[9]    ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[10]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[11]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[12]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[13]   ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[14]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[15]   ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[16]   ; CLOCK_50   ; 1.786  ; 1.786  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[17]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[18]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[19]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[20]   ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[21]   ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_CE_N        ; CLOCK_50   ; 1.759  ; 1.759  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 1.810  ; 1.810  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 1.810  ; 1.810  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_OE_N        ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_RST_N       ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_WE_N        ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 1.466  ; 1.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 1.485  ; 1.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 1.535  ; 1.535  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 1.466  ; 1.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 1.477  ; 1.477  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 1.496  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 1.496  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 1.509  ; 1.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 1.509  ; 1.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 1.480  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 1.480  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 1.512  ; 1.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 1.512  ; 1.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 1.502  ; 1.502  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 1.500  ; 1.500  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 1.500  ; 1.500  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 1.777  ; 1.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 1.777  ; 1.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 1.787  ; 1.787  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 1.519  ; 1.519  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 1.530  ; 1.530  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 2.827  ; 2.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_TXD       ; CLOCK_50   ; 1.545  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 1.461  ; 1.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 1.824  ; 1.824  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 1.814  ; 1.814  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 1.773  ; 1.773  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_ADDR[*]    ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[0]   ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[1]   ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_CS_N       ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 1.462  ; 1.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RD_N       ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RST_N      ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_WR_N       ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 3.849  ; 3.849  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK         ; CLOCK_50   ; 2.961  ; 2.961  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 1.503  ; 1.503  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 1.545  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 1.794  ; 1.794  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.754  ; 1.754  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.754  ; 1.754  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_TXD       ; CLOCK_50   ; 1.539  ; 1.539  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.596 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.596 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 21.579 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 21.762 ; 21.762 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 21.772 ; 21.772 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 21.762 ; 21.762 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 21.832 ; 21.832 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 21.822 ; 21.822 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 21.788 ; 21.788 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 21.794 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 21.753 ; 21.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 21.790 ; 21.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 21.790 ; 21.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 21.780 ; 21.780 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 21.780 ; 21.780 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 21.753 ; 21.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 21.773 ; 21.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 21.798 ; 21.798 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 21.786 ; 21.786 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 21.767 ; 21.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 21.579 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 21.794 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                        ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+----------+----------+----------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 281552445 ; 64       ; 224      ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 8         ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 8         ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 1352      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                         ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+----------+----------+----------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 281552445 ; 64       ; 224      ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 8         ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 8         ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 1352      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                    ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 7797     ; 12       ; 32       ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0        ; 12       ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                     ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 7797     ; 12       ; 32       ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0        ; 12       ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 188   ; 188  ;
; Unconstrained Input Port Paths  ; 380   ; 380  ;
; Unconstrained Output Ports      ; 359   ; 359  ;
; Unconstrained Output Port Paths ; 548   ; 548  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jan 29 13:22:16 2023
Info: Command: quartus_sta DE2_Media_Computer -c DE2_Media_Computer
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_5oj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a* 
    Info (332165): Entity dcfifo_h2l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE2_Media_Computer.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/nios_system_CPU.sdc'
Warning (332060): Node: TD_CLK27 was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.232
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.232        -0.232 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    33.830         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     0.391         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case recovery slack is 4.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.880         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    18.060         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case removal slack is 1.728
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.728         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    21.455         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    10.000         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):    18.518         0.000 CLOCK_27 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: TD_CLK27 was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 8.740
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.740         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    36.656         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     0.215         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case recovery slack is 7.251
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.251         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    18.998         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case removal slack is 0.973
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.973         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    20.768         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    10.000         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):    18.518         0.000 CLOCK_27 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4914 megabytes
    Info: Processing ended: Sun Jan 29 13:22:25 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


