	component system is
		port (
			clk_clk                              : in  std_logic                    := 'X';             -- clk
			realtimeclock_0_conduit_end_export   : out std_logic_vector(3 downto 0);                    -- export
			realtimeclock_0_conduit_end_1_export : out std_logic;                                       -- export
			realtimeclock_0_conduit_end_2_export : out std_logic_vector(7 downto 0);                    -- export
			realtimeclock_0_conduit_end_3_import : in  std_logic_vector(7 downto 0) := (others => 'X'); -- import
			realtimeclock_0_conduit_end_4_import : in  std_logic_vector(3 downto 0) := (others => 'X'); -- import
			realtimeclock_0_conduit_end_5_export : out std_logic_vector(5 downto 0);                    -- export
			reset_reset_n                        : in  std_logic                    := 'X'              -- reset_n
		);
	end component system;

