Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/digiCom3/digiProject/SayehComputer_isim_beh.exe -prj D:/digiCom3/digiProject/SayehComputer_beh.prj work.SayehComputer 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/digiCom3/digiProject/register_m.vhd" into library work
Parsing VHDL file "D:/digiCom3/digiProject/AL.vhd" into library work
Parsing VHDL file "D:/digiCom3/digiProject/WP.vhd" into library work
Parsing VHDL file "D:/digiCom3/digiProject/registerfile.vhd" into library work
Parsing VHDL file "D:/digiCom3/digiProject/FR.vhd" into library work
Parsing VHDL file "D:/digiCom3/digiProject/AU.vhd" into library work
Parsing VHDL file "D:/digiCom3/digiProject/ALU.vhd" into library work
Parsing VHDL file "D:/digiCom3/digiProject/Datapath.vhd" into library work
Parsing VHDL file "D:/digiCom3/digiProject/CU.vhd" into library work
Parsing VHDL file "D:/digiCom3/digiProject/Sayeh.vhd" into library work
Parsing VHDL file "D:/digiCom3/digiProject/memory.vhd" into library work
Parsing VHDL file "D:/digiCom3/digiProject/sayehComputer.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity memory [\memory(1024)\]
Compiling architecture rtl of entity FR [fr_default]
Compiling architecture rtl of entity ALU [alu_default]
Compiling architecture rtl of entity register_m [\register_m(16)\]
Compiling architecture rtl of entity WP [wp_default]
Compiling architecture rtl of entity RFile [rfile_default]
Compiling architecture rtl of entity AL [al_default]
Compiling architecture rtl of entity AU [au_default]
Compiling architecture rtl of entity datapath [datapath_default]
Compiling architecture rtl of entity CU [cu_default]
Compiling architecture rtl of entity Sayeh [sayeh_default]
Compiling architecture rtl of entity sayehcomputer
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 26 VHDL Units
Built simulation executable D:/digiCom3/digiProject/SayehComputer_isim_beh.exe
Fuse Memory Usage: 36832 KB
Fuse CPU Usage: 702 ms
