{"vcs1":{"timestamp_begin":1747724465.161714446, "rt":8.39, "ut":8.51, "st":0.62}}
{"vcselab":{"timestamp_begin":1747724473.639984478, "rt":0.37, "ut":0.26, "st":0.10}}
{"link":{"timestamp_begin":1747724474.064958963, "rt":0.39, "ut":0.17, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747724464.536696014}
{"VCS_COMP_START_TIME": 1747724464.536696014}
{"VCS_COMP_END_TIME": 1747724474.599678403}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488172}}
{"vcselab": {"peak_mem": 183888}}
