
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.451199                       # Number of seconds simulated
sim_ticks                                451198744000                       # Number of ticks simulated
final_tick                               1084137688500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 170435                       # Simulator instruction rate (inst/s)
host_op_rate                                   182844                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               38449987                       # Simulator tick rate (ticks/s)
host_mem_usage                                2249480                       # Number of bytes of host memory used
host_seconds                                 11734.69                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2145623354                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1084137688500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        41344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     44385472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           44426816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        41344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     38078848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        38078848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       693523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              694169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        594982                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             594982                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        91631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     98372331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              98463962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        91631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            91631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        84394845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             84394845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        84394845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        91631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     98372331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            182858807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      694169                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     594982                       # Number of write requests accepted
system.mem_ctrls.readBursts                    694169                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   594982                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               44424256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                38077888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                44426816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             38078848                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     40                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             42801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             42704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             42907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             42513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             43184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             42554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             42643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             43204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             44081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             44543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            44453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            43899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            44237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            43694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            43743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            42969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             36679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             36963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             36781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             36744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             36594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             36834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             37016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             37355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             37775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            37686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            37747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            37705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            37725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37057                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  450892103500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                694169                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               594982                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  452524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  192907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   27133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   21555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  35015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  35236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  35181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  35216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  35224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  35243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  35740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  36469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  36034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  36180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  40300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       241359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    341.823359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   210.644682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   331.039250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        71672     29.70%     29.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        59314     24.58%     54.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        29082     12.05%     66.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        17228      7.14%     73.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18075      7.49%     80.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5746      2.38%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4619      1.91%     85.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4057      1.68%     86.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        31566     13.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       241359                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        35100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.775755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.282488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.894165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         35011     99.75%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           51      0.15%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           16      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            7      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         35100                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        35100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.950627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.906977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.240956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            20848     59.40%     59.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              464      1.32%     60.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9948     28.34%     89.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2623      7.47%     96.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              950      2.71%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              264      0.75%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         35100                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  17336255500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             30351174250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3470645000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24975.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43725.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        98.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        84.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     98.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     84.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   546096                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  501641                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.31                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     349758.95                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                838443060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                445643055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2445521400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1537963380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         15308223840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          12485863680                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            723289440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     45759015750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     17713975680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      67495254105                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           164758492530                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            365.157248                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         421629488250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    904033250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    6491262000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 275443262000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  46130255750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   21881151750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 100348779250                       # Time in different power states
system.mem_ctrls_1.actEnergy                884860200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                470314350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2510559660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1567764360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         15625378080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          12522049560                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            731009760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     46273687560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     18302379360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      66928902930                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           165823542660                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            367.517736                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         421514844000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    923912750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    6626454000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 272679850000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  47662389000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   21829223750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 101476914500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1084137688500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1084137688500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1084137688500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1084137688500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1084137688500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     4                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1084137688500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1084137688500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1710206                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           378435012                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1711230                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            221.147953                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.641184                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.358816                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000626                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999374                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          711                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          298                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         767637784                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        767637784                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1084137688500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    228220492                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       228220492                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    148953978                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      148953978                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data            3                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             3                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1435                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1435                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1568                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1568                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    377174470                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        377174470                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    377174473                       # number of overall hits
system.cpu.dcache.overall_hits::total       377174473                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      4518029                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4518029                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1268151                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1268151                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          133                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          133                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      5786180                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5786180                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      5786180                       # number of overall misses
system.cpu.dcache.overall_misses::total       5786180                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 194965672500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 194965672500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  80678018992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  80678018992                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      1922500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1922500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 275643691492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 275643691492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 275643691492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 275643691492                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    232738521                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    232738521                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    150222129                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    150222129                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1568                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1568                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    382960650                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    382960650                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    382960653                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    382960653                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.019412                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019412                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.008442                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008442                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.084821                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.084821                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.015109                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015109                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.015109                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015109                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 43152.815642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43152.815642                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 63618.621909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63618.621909                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 14454.887218                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14454.887218                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 47638.284929                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47638.284929                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 47638.284929                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47638.284929                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3335439                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             43446                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    76.772062                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1302546                       # number of writebacks
system.cpu.dcache.writebacks::total           1302546                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3073836                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3073836                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1002271                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1002271                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4076107                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4076107                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4076107                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4076107                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1444193                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1444193                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       265880                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       265880                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          133                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          133                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      1710073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1710073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      1710073                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1710073                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  63776973000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  63776973000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  11536983182                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11536983182                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      1789500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1789500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  75313956182                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  75313956182                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  75313956182                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  75313956182                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.006205                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006205                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001770                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001770                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.084821                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.084821                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004465                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004465                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004465                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004465                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 44160.976407                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44160.976407                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 43391.692425                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43391.692425                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 13454.887218                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13454.887218                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 44041.369101                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44041.369101                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 44041.369101                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44041.369101                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1084137688500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             23182                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.933208                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1185301290                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             23693                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          50027.488710                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   245.397404                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   265.535804                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.479292                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.518625                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997916                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          420                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         563395091                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        563395091                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1084137688500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    281662392                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       281662392                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    281662392                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        281662392                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    281662392                       # number of overall hits
system.cpu.icache.overall_hits::total       281662392                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        23562                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         23562                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        23562                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          23562                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        23562                       # number of overall misses
system.cpu.icache.overall_misses::total         23562                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    371443500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    371443500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    371443500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    371443500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    371443500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    371443500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    281685954                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    281685954                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    281685954                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    281685954                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    281685954                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    281685954                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000084                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000084                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 15764.514897                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15764.514897                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 15764.514897                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15764.514897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 15764.514897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15764.514897                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          156                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           78                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        23182                       # number of writebacks
system.cpu.icache.writebacks::total             23182                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          379                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          379                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          379                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          379                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          379                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          379                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        23183                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        23183                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        23183                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        23183                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        23183                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        23183                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    338833500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    338833500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    338833500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    338833500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    338833500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    338833500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000082                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000082                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000082                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000082                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 14615.601950                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14615.601950                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 14615.601950                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14615.601950                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 14615.601950                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14615.601950                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1084137688500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    694827                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                     3059406                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    727595                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.204820                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       62.167789                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        704.411091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    68.465880                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 31932.955240                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001897                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.021497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.002089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.974516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          567                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4049                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28152                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  28405419                       # Number of tag accesses
system.l2.tags.data_accesses                 28405419                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1084137688500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1302546                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1302546                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        22196                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22196                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       158147                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                158147                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst        22533                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              22533                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data       858530                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            858530                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst         22533                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1016677                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1039210                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        22533                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1016677                       # number of overall hits
system.l2.overall_hits::total                 1039210                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data       107748                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              107748                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          650                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              650                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data       585781                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          585781                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst          650                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       693529                       # number of demand (read+write) misses
system.l2.demand_misses::total                 694179                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          650                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       693529                       # number of overall misses
system.l2.overall_misses::total                694179                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data   9459760000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9459760000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     65639000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65639000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data  52554286500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  52554286500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     65639000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  62014046500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      62079685500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     65639000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  62014046500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     62079685500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1302546                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1302546                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        22196                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22196                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       265895                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            265895                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst        23183                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          23183                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      1444311                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1444311                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        23183                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      1710206                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1733389                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        23183                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      1710206                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1733389                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.405228                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.405228                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.028038                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.028038                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.405578                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.405578                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.028038                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.405524                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.400475                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.028038                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.405524                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.400475                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 87795.225897                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87795.225897                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 100983.076923                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100983.076923                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 89716.611669                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89716.611669                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 100983.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 89418.101478                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89428.930434                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 100983.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 89418.101478                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89428.930434                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               594982                       # number of writebacks
system.l2.writebacks::total                    594982                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             8                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       107748                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         107748                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          646                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          646                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data       585775                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       585775                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          646                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       693523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            694169                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          646                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       693523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           694169                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   8382280000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8382280000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     58764500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58764500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data  46696106000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  46696106000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     58764500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  55078386000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  55137150500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     58764500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  55078386000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  55137150500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.405228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.405228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.027865                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.027865                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.405574                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.405574                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.027865                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.405520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.400469                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.027865                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.405520                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.400469                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 77795.225897                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77795.225897                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 90966.718266                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90966.718266                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 79716.795698                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79716.795698                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 90966.718266                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 79418.254333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79429.001439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 90966.718266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 79418.254333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79429.001439                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1388425                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       694263                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1084137688500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             586421                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       594982                       # Transaction distribution
system.membus.trans_dist::CleanEvict            99274                       # Transaction distribution
system.membus.trans_dist::ReadExReq            107748                       # Transaction distribution
system.membus.trans_dist::ReadExResp           107748                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        586421                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2082594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2082594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     82505664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                82505664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            694169                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  694169    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              694169                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1884176500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1877786750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       124504705                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     96971311                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      6491376                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     78772580                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        78763118                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.987988                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         2262862                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups         3021                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits         2808                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses          213                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted           58                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1084137688500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1084137688500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1084137688500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1084137688500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1084137688500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                902397498                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    285177883                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1136051908                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           124504705                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     81028788                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             610597745                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        13004798                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.PendingTrapStallCycles           37                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         281685954                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       3288417                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    902278064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.326370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.297857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        372962694     41.34%     41.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        149642068     16.58%     57.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         91907236     10.19%     68.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        287766066     31.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    902278064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.137971                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.258926                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        285528054                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      92465665                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         511052926                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       6730318                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        6501097                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     74263191                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1438                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1156796133                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      24979154                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        6501097                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        302244608                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        60664777                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        66468                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         500687917                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      32113173                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1137458951                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      11300352                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       1732244                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1124445                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       18905314                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        8506848                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents         4676                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1887223515                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    7330305795                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1143605888                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    873519875                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1756198730                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        131024755                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         1586                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1588                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          14234074                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    270951154                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    160935645                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     18471725                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3034870                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1128931054                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4736                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1098327644                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      3314929                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     82365449                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    201500616                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    902278064                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.217283                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.103952                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    320349108     35.50%     35.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    197574195     21.90%     57.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    272345365     30.18%     87.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     92539835     10.26%     97.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     18964168      2.10%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       475147      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         1886      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        27389      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          971      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    902278064                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        79686085     65.82%     65.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             28      0.00%     65.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     65.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     65.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     65.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     65.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     65.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     65.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     65.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     65.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     65.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     65.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     65.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     65.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     65.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     65.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     65.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     65.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     65.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     65.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     65.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     65.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       618423      0.51%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc         1152      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      5900178      4.87%     71.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc        67747      0.06%     71.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       22407421     18.51%     89.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      12390682     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     516834782     47.06%     47.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1893568      0.17%     47.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     47.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     47.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     47.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     47.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     47.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     47.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     47.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     47.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     47.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     47.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     47.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     47.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     47.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     47.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     47.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     47.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     47.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     47.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     47.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     47.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     28990764      2.64%     49.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        64494      0.01%     49.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      3290280      0.30%     50.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        41809      0.00%     50.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc      6943099      0.63%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     57858519      5.27%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     55596765      5.06%     61.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt        13552      0.00%     61.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    122302271     11.14%     72.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     66341653      6.04%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    146299723     13.32%     91.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     91856365      8.36%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1098327644                       # Type of FU issued
system.switch_cpus.iq.rate                   1.217122                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           121071716                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.110233                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2434950249                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    819287966                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    689613810                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    788369747                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    392025320                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    390830875                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      821920961                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       397478399                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     32900766                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     16662516                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        88664                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        18781                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      9045863                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1644                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       105978                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        6501097                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        18496158                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        395948                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1128943065                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     270951154                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    160935645                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1586                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          76675                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        267396                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        18781                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3632786                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      3313685                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      6946471                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1085236857                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     264784834                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     13090786                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                  7275                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            419930499                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        105426640                       # Number of branches executed
system.switch_cpus.iew.exec_stores          155145665                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.202615                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1080878819                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1080444685                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         546125546                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         980060290                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.197305                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.557237                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     67143630                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         4708                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      6490074                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    891570790                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.173858                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.613917                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    429995168     48.23%     48.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    200332012     22.47%     70.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    113397909     12.72%     83.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     63568147      7.13%     90.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     37211809      4.17%     94.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     25785457      2.89%     97.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      5952571      0.67%     98.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7366411      0.83%     99.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      7961306      0.89%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    891570790                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000007216                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1046577543                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              406178410                       # Number of memory references committed
system.switch_cpus.commit.loads             254288633                       # Number of loads committed
system.switch_cpus.commit.membars                3136                       # Number of memory barriers committed
system.switch_cpus.commit.branches          101517331                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          390670388                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         789565304                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      1804274                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    485758456     46.41%     46.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      1875883      0.18%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     28988270      2.77%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        63425      0.01%     49.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      3289981      0.31%     49.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        41806      0.00%     49.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc      6919607      0.66%     50.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     57852756      5.53%     55.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     55595397      5.31%     61.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt        13552      0.00%     61.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    108171026     10.34%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     60038365      5.74%     77.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    146117607     13.96%     91.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     91851412      8.78%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1046577543                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       7961306                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1997330566                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2238151222                       # The number of ROB writes
system.switch_cpus.timesIdled                   12235                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  119434                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1046570327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.902397                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.902397                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.108159                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.108159                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1067146633                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       432542206                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         872369133                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        585190010                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4025542284                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        644954924                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      3206178492                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      146000516                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      3466777                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1733389                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         2953                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            579                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          578                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1084137688500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1467494                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1897528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        23182                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          507505                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           265895                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          265895                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         23183                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1444311                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        69548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5130618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5200166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2967360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    192816128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              195783488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          694827                       # Total snoops (count)
system.tol2bus.snoopTraffic                  38078848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2428216                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001455                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038133                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2424683     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3532      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2428216                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3059116500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          34940168                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2565311994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
