// Seed: 1753515788
module module_0 (
    output tri id_0,
    input supply1 id_1,
    output tri id_2,
    input tri0 id_3,
    output tri id_4,
    output tri1 id_5,
    output wire id_6,
    input wire id_7
);
  id_9 :
  assert property (@(negedge 1) id_7 & 1)
  else $display;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    output wire id_2,
    output wor id_3,
    output logic id_4,
    input tri0 id_5,
    output wire id_6,
    input wor id_7,
    output wire id_8,
    output tri1 id_9,
    output supply0 id_10
);
  assign id_4 = 1'b0;
  id_12(
      .id_0(id_4), .id_1(1), .id_2(1)
  );
  assign id_2 = 1'b0 & 1'b0;
  id_13(
      .id_0(id_6), .id_1(id_0)
  );
  wire id_14;
  always @(*) begin
    id_4 <= 1'b0;
  end
  module_0(
      id_8, id_5, id_6, id_7, id_9, id_9, id_6, id_5
  );
endmodule
