{
  "module_name": "acornfb.h",
  "hash_id": "fac61d762984ea6cce35f807383d908e93be211b20b525afc8484295f1c7d955",
  "original_prompt": "Ingested from linux-6.6.14/drivers/video/fbdev/acornfb.h",
  "human_readable_source": " \n \n#if defined(HAS_VIDC20)\n#include <asm/hardware/iomd.h>\n#define VIDC_PALETTE_SIZE\t256\n#define VIDC_NAME\t\t\"VIDC20\"\n#endif\n\n#define EXTEND8(x) ((x)|(x)<<8)\n#define EXTEND4(x) ((x)|(x)<<4|(x)<<8|(x)<<12)\n\nstruct vidc20_palette {\n\tu_int red:8;\n\tu_int green:8;\n\tu_int blue:8;\n\tu_int ext:4;\n\tu_int unused:4;\n};\n\nstruct vidc_palette {\n\tu_int red:4;\n\tu_int green:4;\n\tu_int blue:4;\n\tu_int trans:1;\n\tu_int sbz1:13;\n\tu_int reg:4;\n\tu_int sbz2:2;\n};\n\nunion palette {\n\tstruct vidc20_palette\tvidc20;\n\tstruct vidc_palette\tvidc;\n\tu_int\tp;\n};\n\nstruct acornfb_par {\n\tstruct device\t*dev;\n\tunsigned long\tscreen_end;\n\tunsigned int\tdram_size;\n\tunsigned int\tvram_half_sam;\n\tunsigned int\tpalette_size;\n\t  signed int\tmontype;\n\tunsigned int\tusing_vram\t: 1;\n\tunsigned int\tdpms\t\t: 1;\n\n\tunion palette palette[VIDC_PALETTE_SIZE];\n\n\tu32\t\tpseudo_palette[16];\n};\n\nstruct vidc_timing {\n\tu_int\th_cycle;\n\tu_int\th_sync_width;\n\tu_int\th_border_start;\n\tu_int\th_display_start;\n\tu_int\th_display_end;\n\tu_int\th_border_end;\n\tu_int\th_interlace;\n\n\tu_int\tv_cycle;\n\tu_int\tv_sync_width;\n\tu_int\tv_border_start;\n\tu_int\tv_display_start;\n\tu_int\tv_display_end;\n\tu_int\tv_border_end;\n\n\tu_int\tcontrol;\n\n\t \n\tu_int\tpll_ctl;\n};\n\nstruct modey_params {\n\tu_int\ty_res;\n\tu_int\tu_margin;\n\tu_int\tb_margin;\n\tu_int\tvsync_len;\n\tu_int\tvf;\n};\n\nstruct modex_params {\n\tu_int\tx_res;\n\tu_int\tl_margin;\n\tu_int\tr_margin;\n\tu_int\thsync_len;\n\tu_int\tclock;\n\tu_int\thf;\n\tconst struct modey_params *modey;\n};\n\n#ifdef HAS_VIDC20\n \n#define VIDC20_CTRL\t\t0xe0000000\n#define VIDC20_CTRL_PIX_VCLK\t(0 << 0)\n#define VIDC20_CTRL_PIX_HCLK\t(1 << 0)\n#define VIDC20_CTRL_PIX_RCLK\t(2 << 0)\n#define VIDC20_CTRL_PIX_CK\t(0 << 2)\n#define VIDC20_CTRL_PIX_CK2\t(1 << 2)\n#define VIDC20_CTRL_PIX_CK3\t(2 << 2)\n#define VIDC20_CTRL_PIX_CK4\t(3 << 2)\n#define VIDC20_CTRL_PIX_CK5\t(4 << 2)\n#define VIDC20_CTRL_PIX_CK6\t(5 << 2)\n#define VIDC20_CTRL_PIX_CK7\t(6 << 2)\n#define VIDC20_CTRL_PIX_CK8\t(7 << 2)\n#define VIDC20_CTRL_1BPP\t(0 << 5)\n#define VIDC20_CTRL_2BPP\t(1 << 5)\n#define VIDC20_CTRL_4BPP\t(2 << 5)\n#define VIDC20_CTRL_8BPP\t(3 << 5)\n#define VIDC20_CTRL_16BPP\t(4 << 5)\n#define VIDC20_CTRL_32BPP\t(6 << 5)\n#define VIDC20_CTRL_FIFO_NS\t(0 << 8)\n#define VIDC20_CTRL_FIFO_4\t(1 << 8)\n#define VIDC20_CTRL_FIFO_8\t(2 << 8)\n#define VIDC20_CTRL_FIFO_12\t(3 << 8)\n#define VIDC20_CTRL_FIFO_16\t(4 << 8)\n#define VIDC20_CTRL_FIFO_20\t(5 << 8)\n#define VIDC20_CTRL_FIFO_24\t(6 << 8)\n#define VIDC20_CTRL_FIFO_28\t(7 << 8)\n#define VIDC20_CTRL_INT\t\t(1 << 12)\n#define VIDC20_CTRL_DUP\t\t(1 << 13)\n#define VIDC20_CTRL_PDOWN\t(1 << 14)\n\n#define VIDC20_ECTL\t\t0xc0000000\n#define VIDC20_ECTL_REG(x)\t((x) & 0xf3)\n#define VIDC20_ECTL_ECK\t\t(1 << 2)\n#define VIDC20_ECTL_REDPED\t(1 << 8)\n#define VIDC20_ECTL_GREENPED\t(1 << 9)\n#define VIDC20_ECTL_BLUEPED\t(1 << 10)\n#define VIDC20_ECTL_DAC\t\t(1 << 12)\n#define VIDC20_ECTL_LCDGS\t(1 << 13)\n#define VIDC20_ECTL_HRM\t\t(1 << 14)\n\n#define VIDC20_ECTL_HS_MASK\t(3 << 16)\n#define VIDC20_ECTL_HS_HSYNC\t(0 << 16)\n#define VIDC20_ECTL_HS_NHSYNC\t(1 << 16)\n#define VIDC20_ECTL_HS_CSYNC\t(2 << 16)\n#define VIDC20_ECTL_HS_NCSYNC\t(3 << 16)\n\n#define VIDC20_ECTL_VS_MASK\t(3 << 18)\n#define VIDC20_ECTL_VS_VSYNC\t(0 << 18)\n#define VIDC20_ECTL_VS_NVSYNC\t(1 << 18)\n#define VIDC20_ECTL_VS_CSYNC\t(2 << 18)\n#define VIDC20_ECTL_VS_NCSYNC\t(3 << 18)\n\n#define VIDC20_DCTL\t\t0xf0000000\n \n#define VIDC20_DCTL_SNA\t\t(1 << 12)\n#define VIDC20_DCTL_HDIS\t(1 << 13)\n#define VIDC20_DCTL_BUS_NS\t(0 << 16)\n#define VIDC20_DCTL_BUS_D31_0\t(1 << 16)\n#define VIDC20_DCTL_BUS_D63_32\t(2 << 16)\n#define VIDC20_DCTL_BUS_D63_0\t(3 << 16)\n#define VIDC20_DCTL_VRAM_DIS\t(0 << 18)\n#define VIDC20_DCTL_VRAM_PXCLK\t(1 << 18)\n#define VIDC20_DCTL_VRAM_PXCLK2\t(2 << 18)\n#define VIDC20_DCTL_VRAM_PXCLK4\t(3 << 18)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}