Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Wed Feb 05 16:38:31 2014
| Host         : DANA307-11 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file keypadTest_control_sets_placed.rpt
| Design       : keypadTest
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     4 |
| Minimum Number of register sites lost to control set restrictions |    15 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              12 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+-------------------------+------------------+------------------+----------------+
|     Clock Signal    |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+-------------------------+------------------+------------------+----------------+
|  slowest/slowestClk | keypad/debouncer_3/E[0] |                  |                1 |              4 |
|  clk_IBUF_BUFG      | keypad/debouncer_1/E[0] |                  |                1 |              8 |
|  slowclock_i/O1     |                         |                  |                5 |             17 |
|  clk_IBUF_BUFG      |                         |                  |                9 |             36 |
+---------------------+-------------------------+------------------+------------------+----------------+


