Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 11:07:37 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 100 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.186        0.000                      0                31347        0.042        0.000                      0                31347        3.225        0.000                       0                 14027  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.186        0.000                      0                31347        0.042        0.000                      0                31347        3.225        0.000                       0                 14027  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 cond_stored14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[10][5][26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 1.535ns (22.583%)  route 5.262ns (77.417%))
  Logic Levels:           14  (CARRY8=2 LUT3=1 LUT4=1 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.035     0.035    cond_stored14/clk
    SLICE_X36Y114        FDRE                                         r  cond_stored14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 r  cond_stored14/out_reg[0]/Q
                         net (fo=7, routed)           0.495     0.628    fsm21/cond_stored14_out
    SLICE_X38Y115        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     0.792 f  fsm21/out[31]_i_3__12/O
                         net (fo=8, routed)           0.201     0.993    fsm21/out_reg[0]_6
    SLICE_X38Y115        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.148     1.141 f  fsm21/out[31]_i_2__20/O
                         net (fo=25, routed)          0.493     1.634    fsm21/out_reg[0]_3
    SLICE_X37Y118        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     1.719 r  fsm21/out[31]_i_1__34/O
                         net (fo=34, routed)          0.245     1.964    fsm21/R_read1_20_write_en
    SLICE_X37Y124        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     2.080 r  fsm21/mem[11][11][31]_i_27/O
                         net (fo=1, routed)           0.057     2.137    fsm22/out[31]_i_62
    SLICE_X37Y124        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     2.203 f  fsm22/mem[11][11][31]_i_11/O
                         net (fo=36, routed)          0.330     2.533    fsm24/mem_reg[8][10][31]_0
    SLICE_X36Y125        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     2.631 r  fsm24/mem[11][1][31]_i_3/O
                         net (fo=72, routed)          0.753     3.384    R0_0/out[31]_i_10_1
    SLICE_X35Y159        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     3.448 r  R0_0/out[22]_i_27/O
                         net (fo=1, routed)           0.515     3.963    R0_0/out[22]_i_27_n_0
    SLICE_X38Y159        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.140 r  R0_0/out[22]_i_9/O
                         net (fo=1, routed)           0.012     4.152    R0_0/out[22]_i_9_n_0
    SLICE_X38Y159        MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083     4.235 r  R0_0/out_reg[22]_i_4/O
                         net (fo=1, routed)           0.286     4.521    R0_0/out_reg[22]_i_4_n_0
    SLICE_X38Y152        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     4.560 r  R0_0/out[22]_i_1/O
                         net (fo=11, routed)          0.743     5.303    add14/R0_0_read_data[22]
    SLICE_X33Y133        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     5.366 r  add14/mem[11][11][23]_i_12/O
                         net (fo=1, routed)           0.009     5.375    add14/mem[11][11][23]_i_12_n_0
    SLICE_X33Y133        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     5.523 r  add14/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.551    add14/mem_reg[11][11][23]_i_2_n_0
    SLICE_X33Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     5.637 r  add14/mem_reg[11][11][31]_i_9/O[2]
                         net (fo=2, routed)           0.209     5.846    A_i_j_20/out[10]
    SLICE_X33Y135        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     5.946 r  A_i_j_20/mem[11][11][26]_i_1/O
                         net (fo=144, routed)         0.886     6.832    R0_0/D[26]
    SLICE_X34Y150        FDRE                                         r  R0_0/mem_reg[10][5][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14218, unset)        0.026     7.026    R0_0/clk
    SLICE_X34Y150        FDRE                                         r  R0_0/mem_reg[10][5][26]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y150        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[10][5][26]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 cond_stored14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[5][3][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.753ns  (logic 1.643ns (24.330%)  route 5.110ns (75.670%))
  Logic Levels:           14  (CARRY8=2 LUT3=1 LUT4=1 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.035     0.035    cond_stored14/clk
    SLICE_X36Y114        FDRE                                         r  cond_stored14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 r  cond_stored14/out_reg[0]/Q
                         net (fo=7, routed)           0.495     0.628    fsm21/cond_stored14_out
    SLICE_X38Y115        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     0.792 f  fsm21/out[31]_i_3__12/O
                         net (fo=8, routed)           0.201     0.993    fsm21/out_reg[0]_6
    SLICE_X38Y115        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.148     1.141 f  fsm21/out[31]_i_2__20/O
                         net (fo=25, routed)          0.493     1.634    fsm21/out_reg[0]_3
    SLICE_X37Y118        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     1.719 r  fsm21/out[31]_i_1__34/O
                         net (fo=34, routed)          0.245     1.964    fsm21/R_read1_20_write_en
    SLICE_X37Y124        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     2.080 r  fsm21/mem[11][11][31]_i_27/O
                         net (fo=1, routed)           0.057     2.137    fsm22/out[31]_i_62
    SLICE_X37Y124        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     2.203 f  fsm22/mem[11][11][31]_i_11/O
                         net (fo=36, routed)          0.330     2.533    fsm24/mem_reg[8][10][31]_0
    SLICE_X36Y125        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     2.631 r  fsm24/mem[11][1][31]_i_3/O
                         net (fo=72, routed)          0.753     3.384    R0_0/out[31]_i_10_1
    SLICE_X35Y159        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     3.448 r  R0_0/out[22]_i_27/O
                         net (fo=1, routed)           0.515     3.963    R0_0/out[22]_i_27_n_0
    SLICE_X38Y159        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.140 r  R0_0/out[22]_i_9/O
                         net (fo=1, routed)           0.012     4.152    R0_0/out[22]_i_9_n_0
    SLICE_X38Y159        MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083     4.235 r  R0_0/out_reg[22]_i_4/O
                         net (fo=1, routed)           0.286     4.521    R0_0/out_reg[22]_i_4_n_0
    SLICE_X38Y152        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     4.560 r  R0_0/out[22]_i_1/O
                         net (fo=11, routed)          0.743     5.303    add14/R0_0_read_data[22]
    SLICE_X33Y133        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     5.366 r  add14/mem[11][11][23]_i_12/O
                         net (fo=1, routed)           0.009     5.375    add14/mem[11][11][23]_i_12_n_0
    SLICE_X33Y133        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     5.523 r  add14/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.551    add14/mem_reg[11][11][23]_i_2_n_0
    SLICE_X33Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.697 r  add14/mem_reg[11][11][31]_i_9/O[7]
                         net (fo=2, routed)           0.222     5.919    A_i_j_20/out[15]
    SLICE_X33Y130        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     6.067 r  A_i_j_20/mem[11][11][31]_i_2/O
                         net (fo=144, routed)         0.721     6.788    R0_0/D[31]
    SLICE_X31Y121        FDRE                                         r  R0_0/mem_reg[5][3][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14218, unset)        0.026     7.026    R0_0/clk
    SLICE_X31Y121        FDRE                                         r  R0_0/mem_reg[5][3][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y121        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[5][3][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.788    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 cond_stored14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[1][3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 2.053ns (30.451%)  route 4.689ns (69.549%))
  Logic Levels:           14  (CARRY8=1 LUT3=1 LUT5=5 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.035     0.035    cond_stored14/clk
    SLICE_X36Y114        FDRE                                         r  cond_stored14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 r  cond_stored14/out_reg[0]/Q
                         net (fo=7, routed)           0.495     0.628    fsm21/cond_stored14_out
    SLICE_X38Y115        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     0.792 f  fsm21/out[31]_i_3__12/O
                         net (fo=8, routed)           0.201     0.993    fsm21/out_reg[0]_6
    SLICE_X38Y115        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.148     1.141 f  fsm21/out[31]_i_2__20/O
                         net (fo=25, routed)          0.493     1.634    fsm21/out_reg[0]_3
    SLICE_X37Y118        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     1.719 r  fsm21/out[31]_i_1__34/O
                         net (fo=34, routed)          0.245     1.964    fsm21/R_read1_20_write_en
    SLICE_X37Y124        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     2.080 r  fsm21/mem[11][11][31]_i_27/O
                         net (fo=1, routed)           0.057     2.137    fsm22/out[31]_i_62
    SLICE_X37Y124        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     2.203 f  fsm22/mem[11][11][31]_i_11/O
                         net (fo=36, routed)          0.235     2.438    fsm24/mem_reg[8][10][31]_0
    SLICE_X37Y125        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147     2.585 r  fsm24/mem[7][6][31]_i_3/O
                         net (fo=121, routed)         0.785     3.370    R0_0/out_reg[24]_i_26_0
    SLICE_X32Y148        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     3.519 r  R0_0/out[0]_i_49/O
                         net (fo=1, routed)           0.011     3.530    R0_0/out[0]_i_49_n_0
    SLICE_X32Y148        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083     3.613 r  R0_0/out_reg[0]_i_26/O
                         net (fo=1, routed)           0.253     3.866    R0_0/out_reg[0]_i_26_n_0
    SLICE_X32Y142        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.174     4.040 r  R0_0/out[0]_i_8/O
                         net (fo=1, routed)           0.011     4.051    R0_0/out[0]_i_8_n_0
    SLICE_X32Y142        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     4.134 r  R0_0/out_reg[0]_i_3/O
                         net (fo=1, routed)           0.373     4.507    R0_0/out_reg[0]_i_3_n_0
    SLICE_X32Y131        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.655 r  R0_0/out[0]_i_1/O
                         net (fo=11, routed)          0.223     4.878    add14/R0_0_read_data[0]
    SLICE_X33Y131        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     5.027 r  add14/mem[11][11][7]_i_19/O
                         net (fo=1, routed)           0.011     5.038    add14/mem[11][11][7]_i_19_n_0
    SLICE_X33Y131        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.295     5.333 r  add14/mem_reg[11][11][7]_i_3/O[5]
                         net (fo=2, routed)           0.324     5.657    sqrt0/out[5]
    SLICE_X36Y131        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     5.805 r  sqrt0/mem[11][11][5]_i_1/O
                         net (fo=144, routed)         0.972     6.777    R0_0/D[5]
    SLICE_X31Y123        FDRE                                         r  R0_0/mem_reg[1][3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14218, unset)        0.026     7.026    R0_0/clk
    SLICE_X31Y123        FDRE                                         r  R0_0/mem_reg[1][3][5]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y123        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[1][3][5]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 cond_stored14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[9][10][22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.737ns  (logic 2.063ns (30.622%)  route 4.674ns (69.378%))
  Logic Levels:           16  (CARRY8=3 LUT3=1 LUT4=1 LUT5=5 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.035     0.035    cond_stored14/clk
    SLICE_X36Y114        FDRE                                         r  cond_stored14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 r  cond_stored14/out_reg[0]/Q
                         net (fo=7, routed)           0.495     0.628    fsm21/cond_stored14_out
    SLICE_X38Y115        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     0.792 f  fsm21/out[31]_i_3__12/O
                         net (fo=8, routed)           0.201     0.993    fsm21/out_reg[0]_6
    SLICE_X38Y115        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.148     1.141 f  fsm21/out[31]_i_2__20/O
                         net (fo=25, routed)          0.493     1.634    fsm21/out_reg[0]_3
    SLICE_X37Y118        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     1.719 r  fsm21/out[31]_i_1__34/O
                         net (fo=34, routed)          0.245     1.964    fsm21/R_read1_20_write_en
    SLICE_X37Y124        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     2.080 r  fsm21/mem[11][11][31]_i_27/O
                         net (fo=1, routed)           0.057     2.137    fsm22/out[31]_i_62
    SLICE_X37Y124        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     2.203 f  fsm22/mem[11][11][31]_i_11/O
                         net (fo=36, routed)          0.235     2.438    fsm24/mem_reg[8][10][31]_0
    SLICE_X37Y125        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147     2.585 r  fsm24/mem[7][6][31]_i_3/O
                         net (fo=121, routed)         0.785     3.370    R0_0/out_reg[24]_i_26_0
    SLICE_X32Y148        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     3.519 r  R0_0/out[0]_i_49/O
                         net (fo=1, routed)           0.011     3.530    R0_0/out[0]_i_49_n_0
    SLICE_X32Y148        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083     3.613 r  R0_0/out_reg[0]_i_26/O
                         net (fo=1, routed)           0.253     3.866    R0_0/out_reg[0]_i_26_n_0
    SLICE_X32Y142        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.174     4.040 r  R0_0/out[0]_i_8/O
                         net (fo=1, routed)           0.011     4.051    R0_0/out[0]_i_8_n_0
    SLICE_X32Y142        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     4.134 r  R0_0/out_reg[0]_i_3/O
                         net (fo=1, routed)           0.373     4.507    R0_0/out_reg[0]_i_3_n_0
    SLICE_X32Y131        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.655 r  R0_0/out[0]_i_1/O
                         net (fo=11, routed)          0.223     4.878    add14/R0_0_read_data[0]
    SLICE_X33Y131        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     5.027 r  add14/mem[11][11][7]_i_19/O
                         net (fo=1, routed)           0.011     5.038    add14/mem[11][11][7]_i_19_n_0
    SLICE_X33Y131        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.276 r  add14/mem_reg[11][11][7]_i_3/CO[7]
                         net (fo=1, routed)           0.028     5.304    add14/mem_reg[11][11][7]_i_3_n_0
    SLICE_X33Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.327 r  add14/mem_reg[11][11][15]_i_4/CO[7]
                         net (fo=1, routed)           0.028     5.355    add14/mem_reg[11][11][15]_i_4_n_0
    SLICE_X33Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.484 r  add14/mem_reg[11][11][23]_i_2/O[6]
                         net (fo=2, routed)           0.215     5.699    A_i_j_20/out[6]
    SLICE_X33Y137        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     5.762 r  A_i_j_20/mem[11][11][22]_i_1/O
                         net (fo=144, routed)         1.010     6.772    R0_0/D[22]
    SLICE_X27Y150        FDRE                                         r  R0_0/mem_reg[9][10][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14218, unset)        0.025     7.025    R0_0/clk
    SLICE_X27Y150        FDRE                                         r  R0_0/mem_reg[9][10][22]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X27Y150        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    R0_0/mem_reg[9][10][22]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.772    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 cond_stored14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[6][11][26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 1.535ns (22.808%)  route 5.195ns (77.192%))
  Logic Levels:           14  (CARRY8=2 LUT3=1 LUT4=1 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.035     0.035    cond_stored14/clk
    SLICE_X36Y114        FDRE                                         r  cond_stored14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 r  cond_stored14/out_reg[0]/Q
                         net (fo=7, routed)           0.495     0.628    fsm21/cond_stored14_out
    SLICE_X38Y115        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     0.792 f  fsm21/out[31]_i_3__12/O
                         net (fo=8, routed)           0.201     0.993    fsm21/out_reg[0]_6
    SLICE_X38Y115        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.148     1.141 f  fsm21/out[31]_i_2__20/O
                         net (fo=25, routed)          0.493     1.634    fsm21/out_reg[0]_3
    SLICE_X37Y118        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     1.719 r  fsm21/out[31]_i_1__34/O
                         net (fo=34, routed)          0.245     1.964    fsm21/R_read1_20_write_en
    SLICE_X37Y124        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     2.080 r  fsm21/mem[11][11][31]_i_27/O
                         net (fo=1, routed)           0.057     2.137    fsm22/out[31]_i_62
    SLICE_X37Y124        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     2.203 f  fsm22/mem[11][11][31]_i_11/O
                         net (fo=36, routed)          0.330     2.533    fsm24/mem_reg[8][10][31]_0
    SLICE_X36Y125        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     2.631 r  fsm24/mem[11][1][31]_i_3/O
                         net (fo=72, routed)          0.753     3.384    R0_0/out[31]_i_10_1
    SLICE_X35Y159        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     3.448 r  R0_0/out[22]_i_27/O
                         net (fo=1, routed)           0.515     3.963    R0_0/out[22]_i_27_n_0
    SLICE_X38Y159        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.140 r  R0_0/out[22]_i_9/O
                         net (fo=1, routed)           0.012     4.152    R0_0/out[22]_i_9_n_0
    SLICE_X38Y159        MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083     4.235 r  R0_0/out_reg[22]_i_4/O
                         net (fo=1, routed)           0.286     4.521    R0_0/out_reg[22]_i_4_n_0
    SLICE_X38Y152        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     4.560 r  R0_0/out[22]_i_1/O
                         net (fo=11, routed)          0.743     5.303    add14/R0_0_read_data[22]
    SLICE_X33Y133        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     5.366 r  add14/mem[11][11][23]_i_12/O
                         net (fo=1, routed)           0.009     5.375    add14/mem[11][11][23]_i_12_n_0
    SLICE_X33Y133        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     5.523 r  add14/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.551    add14/mem_reg[11][11][23]_i_2_n_0
    SLICE_X33Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     5.637 r  add14/mem_reg[11][11][31]_i_9/O[2]
                         net (fo=2, routed)           0.209     5.846    A_i_j_20/out[10]
    SLICE_X33Y135        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     5.946 r  A_i_j_20/mem[11][11][26]_i_1/O
                         net (fo=144, routed)         0.819     6.765    R0_0/D[26]
    SLICE_X29Y138        FDRE                                         r  R0_0/mem_reg[6][11][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14218, unset)        0.026     7.026    R0_0/clk
    SLICE_X29Y138        FDRE                                         r  R0_0/mem_reg[6][11][26]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y138        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[6][11][26]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.765    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 cond_stored14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[2][0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.729ns  (logic 1.643ns (24.417%)  route 5.086ns (75.583%))
  Logic Levels:           14  (CARRY8=2 LUT3=1 LUT4=1 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.035     0.035    cond_stored14/clk
    SLICE_X36Y114        FDRE                                         r  cond_stored14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 r  cond_stored14/out_reg[0]/Q
                         net (fo=7, routed)           0.495     0.628    fsm21/cond_stored14_out
    SLICE_X38Y115        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     0.792 f  fsm21/out[31]_i_3__12/O
                         net (fo=8, routed)           0.201     0.993    fsm21/out_reg[0]_6
    SLICE_X38Y115        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.148     1.141 f  fsm21/out[31]_i_2__20/O
                         net (fo=25, routed)          0.493     1.634    fsm21/out_reg[0]_3
    SLICE_X37Y118        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     1.719 r  fsm21/out[31]_i_1__34/O
                         net (fo=34, routed)          0.245     1.964    fsm21/R_read1_20_write_en
    SLICE_X37Y124        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     2.080 r  fsm21/mem[11][11][31]_i_27/O
                         net (fo=1, routed)           0.057     2.137    fsm22/out[31]_i_62
    SLICE_X37Y124        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     2.203 f  fsm22/mem[11][11][31]_i_11/O
                         net (fo=36, routed)          0.330     2.533    fsm24/mem_reg[8][10][31]_0
    SLICE_X36Y125        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     2.631 r  fsm24/mem[11][1][31]_i_3/O
                         net (fo=72, routed)          0.753     3.384    R0_0/out[31]_i_10_1
    SLICE_X35Y159        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     3.448 r  R0_0/out[22]_i_27/O
                         net (fo=1, routed)           0.515     3.963    R0_0/out[22]_i_27_n_0
    SLICE_X38Y159        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.140 r  R0_0/out[22]_i_9/O
                         net (fo=1, routed)           0.012     4.152    R0_0/out[22]_i_9_n_0
    SLICE_X38Y159        MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083     4.235 r  R0_0/out_reg[22]_i_4/O
                         net (fo=1, routed)           0.286     4.521    R0_0/out_reg[22]_i_4_n_0
    SLICE_X38Y152        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     4.560 r  R0_0/out[22]_i_1/O
                         net (fo=11, routed)          0.743     5.303    add14/R0_0_read_data[22]
    SLICE_X33Y133        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     5.366 r  add14/mem[11][11][23]_i_12/O
                         net (fo=1, routed)           0.009     5.375    add14/mem[11][11][23]_i_12_n_0
    SLICE_X33Y133        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     5.523 r  add14/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.551    add14/mem_reg[11][11][23]_i_2_n_0
    SLICE_X33Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.697 r  add14/mem_reg[11][11][31]_i_9/O[7]
                         net (fo=2, routed)           0.222     5.919    A_i_j_20/out[15]
    SLICE_X33Y130        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     6.067 r  A_i_j_20/mem[11][11][31]_i_2/O
                         net (fo=144, routed)         0.697     6.764    R0_0/D[31]
    SLICE_X31Y128        FDRE                                         r  R0_0/mem_reg[2][0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14218, unset)        0.026     7.026    R0_0/clk
    SLICE_X31Y128        FDRE                                         r  R0_0/mem_reg[2][0][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y128        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[2][0][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 cond_stored14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[2][6][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 1.643ns (24.442%)  route 5.079ns (75.558%))
  Logic Levels:           14  (CARRY8=2 LUT3=1 LUT4=1 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.035     0.035    cond_stored14/clk
    SLICE_X36Y114        FDRE                                         r  cond_stored14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 r  cond_stored14/out_reg[0]/Q
                         net (fo=7, routed)           0.495     0.628    fsm21/cond_stored14_out
    SLICE_X38Y115        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     0.792 f  fsm21/out[31]_i_3__12/O
                         net (fo=8, routed)           0.201     0.993    fsm21/out_reg[0]_6
    SLICE_X38Y115        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.148     1.141 f  fsm21/out[31]_i_2__20/O
                         net (fo=25, routed)          0.493     1.634    fsm21/out_reg[0]_3
    SLICE_X37Y118        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     1.719 r  fsm21/out[31]_i_1__34/O
                         net (fo=34, routed)          0.245     1.964    fsm21/R_read1_20_write_en
    SLICE_X37Y124        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     2.080 r  fsm21/mem[11][11][31]_i_27/O
                         net (fo=1, routed)           0.057     2.137    fsm22/out[31]_i_62
    SLICE_X37Y124        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     2.203 f  fsm22/mem[11][11][31]_i_11/O
                         net (fo=36, routed)          0.330     2.533    fsm24/mem_reg[8][10][31]_0
    SLICE_X36Y125        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     2.631 r  fsm24/mem[11][1][31]_i_3/O
                         net (fo=72, routed)          0.753     3.384    R0_0/out[31]_i_10_1
    SLICE_X35Y159        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     3.448 r  R0_0/out[22]_i_27/O
                         net (fo=1, routed)           0.515     3.963    R0_0/out[22]_i_27_n_0
    SLICE_X38Y159        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.140 r  R0_0/out[22]_i_9/O
                         net (fo=1, routed)           0.012     4.152    R0_0/out[22]_i_9_n_0
    SLICE_X38Y159        MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083     4.235 r  R0_0/out_reg[22]_i_4/O
                         net (fo=1, routed)           0.286     4.521    R0_0/out_reg[22]_i_4_n_0
    SLICE_X38Y152        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     4.560 r  R0_0/out[22]_i_1/O
                         net (fo=11, routed)          0.743     5.303    add14/R0_0_read_data[22]
    SLICE_X33Y133        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     5.366 r  add14/mem[11][11][23]_i_12/O
                         net (fo=1, routed)           0.009     5.375    add14/mem[11][11][23]_i_12_n_0
    SLICE_X33Y133        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     5.523 r  add14/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.551    add14/mem_reg[11][11][23]_i_2_n_0
    SLICE_X33Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.697 r  add14/mem_reg[11][11][31]_i_9/O[7]
                         net (fo=2, routed)           0.222     5.919    A_i_j_20/out[15]
    SLICE_X33Y130        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     6.067 r  A_i_j_20/mem[11][11][31]_i_2/O
                         net (fo=144, routed)         0.690     6.757    R0_0/D[31]
    SLICE_X32Y122        FDRE                                         r  R0_0/mem_reg[2][6][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14218, unset)        0.025     7.025    R0_0/clk
    SLICE_X32Y122        FDRE                                         r  R0_0/mem_reg[2][6][31]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X32Y122        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    R0_0/mem_reg[2][6][31]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.757    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 cond_stored14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[5][1][26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 1.535ns (22.852%)  route 5.182ns (77.148%))
  Logic Levels:           14  (CARRY8=2 LUT3=1 LUT4=1 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.035     0.035    cond_stored14/clk
    SLICE_X36Y114        FDRE                                         r  cond_stored14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 r  cond_stored14/out_reg[0]/Q
                         net (fo=7, routed)           0.495     0.628    fsm21/cond_stored14_out
    SLICE_X38Y115        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     0.792 f  fsm21/out[31]_i_3__12/O
                         net (fo=8, routed)           0.201     0.993    fsm21/out_reg[0]_6
    SLICE_X38Y115        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.148     1.141 f  fsm21/out[31]_i_2__20/O
                         net (fo=25, routed)          0.493     1.634    fsm21/out_reg[0]_3
    SLICE_X37Y118        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     1.719 r  fsm21/out[31]_i_1__34/O
                         net (fo=34, routed)          0.245     1.964    fsm21/R_read1_20_write_en
    SLICE_X37Y124        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     2.080 r  fsm21/mem[11][11][31]_i_27/O
                         net (fo=1, routed)           0.057     2.137    fsm22/out[31]_i_62
    SLICE_X37Y124        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     2.203 f  fsm22/mem[11][11][31]_i_11/O
                         net (fo=36, routed)          0.330     2.533    fsm24/mem_reg[8][10][31]_0
    SLICE_X36Y125        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     2.631 r  fsm24/mem[11][1][31]_i_3/O
                         net (fo=72, routed)          0.753     3.384    R0_0/out[31]_i_10_1
    SLICE_X35Y159        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     3.448 r  R0_0/out[22]_i_27/O
                         net (fo=1, routed)           0.515     3.963    R0_0/out[22]_i_27_n_0
    SLICE_X38Y159        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.140 r  R0_0/out[22]_i_9/O
                         net (fo=1, routed)           0.012     4.152    R0_0/out[22]_i_9_n_0
    SLICE_X38Y159        MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083     4.235 r  R0_0/out_reg[22]_i_4/O
                         net (fo=1, routed)           0.286     4.521    R0_0/out_reg[22]_i_4_n_0
    SLICE_X38Y152        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     4.560 r  R0_0/out[22]_i_1/O
                         net (fo=11, routed)          0.743     5.303    add14/R0_0_read_data[22]
    SLICE_X33Y133        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     5.366 r  add14/mem[11][11][23]_i_12/O
                         net (fo=1, routed)           0.009     5.375    add14/mem[11][11][23]_i_12_n_0
    SLICE_X33Y133        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     5.523 r  add14/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.551    add14/mem_reg[11][11][23]_i_2_n_0
    SLICE_X33Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     5.637 r  add14/mem_reg[11][11][31]_i_9/O[2]
                         net (fo=2, routed)           0.209     5.846    A_i_j_20/out[10]
    SLICE_X33Y135        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     5.946 r  A_i_j_20/mem[11][11][26]_i_1/O
                         net (fo=144, routed)         0.806     6.752    R0_0/D[26]
    SLICE_X31Y147        FDRE                                         r  R0_0/mem_reg[5][1][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14218, unset)        0.026     7.026    R0_0/clk
    SLICE_X31Y147        FDRE                                         r  R0_0/mem_reg[5][1][26]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y147        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[5][1][26]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 cond_stored14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[9][3][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 1.534ns (22.844%)  route 5.181ns (77.156%))
  Logic Levels:           14  (CARRY8=2 LUT3=1 LUT4=1 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.035     0.035    cond_stored14/clk
    SLICE_X36Y114        FDRE                                         r  cond_stored14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 r  cond_stored14/out_reg[0]/Q
                         net (fo=7, routed)           0.495     0.628    fsm21/cond_stored14_out
    SLICE_X38Y115        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     0.792 f  fsm21/out[31]_i_3__12/O
                         net (fo=8, routed)           0.201     0.993    fsm21/out_reg[0]_6
    SLICE_X38Y115        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.148     1.141 f  fsm21/out[31]_i_2__20/O
                         net (fo=25, routed)          0.493     1.634    fsm21/out_reg[0]_3
    SLICE_X37Y118        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     1.719 r  fsm21/out[31]_i_1__34/O
                         net (fo=34, routed)          0.245     1.964    fsm21/R_read1_20_write_en
    SLICE_X37Y124        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     2.080 r  fsm21/mem[11][11][31]_i_27/O
                         net (fo=1, routed)           0.057     2.137    fsm22/out[31]_i_62
    SLICE_X37Y124        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     2.203 f  fsm22/mem[11][11][31]_i_11/O
                         net (fo=36, routed)          0.330     2.533    fsm24/mem_reg[8][10][31]_0
    SLICE_X36Y125        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     2.631 r  fsm24/mem[11][1][31]_i_3/O
                         net (fo=72, routed)          0.753     3.384    R0_0/out[31]_i_10_1
    SLICE_X35Y159        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     3.448 r  R0_0/out[22]_i_27/O
                         net (fo=1, routed)           0.515     3.963    R0_0/out[22]_i_27_n_0
    SLICE_X38Y159        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.140 r  R0_0/out[22]_i_9/O
                         net (fo=1, routed)           0.012     4.152    R0_0/out[22]_i_9_n_0
    SLICE_X38Y159        MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083     4.235 r  R0_0/out_reg[22]_i_4/O
                         net (fo=1, routed)           0.286     4.521    R0_0/out_reg[22]_i_4_n_0
    SLICE_X38Y152        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     4.560 r  R0_0/out[22]_i_1/O
                         net (fo=11, routed)          0.743     5.303    add14/R0_0_read_data[22]
    SLICE_X33Y133        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     5.366 r  add14/mem[11][11][23]_i_12/O
                         net (fo=1, routed)           0.009     5.375    add14/mem[11][11][23]_i_12_n_0
    SLICE_X33Y133        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     5.523 r  add14/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.551    add14/mem_reg[11][11][23]_i_2_n_0
    SLICE_X33Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     5.696 r  add14/mem_reg[11][11][31]_i_9/O[5]
                         net (fo=2, routed)           0.213     5.909    A_i_j_20/out[13]
    SLICE_X34Y133        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.040     5.949 r  A_i_j_20/mem[11][11][29]_i_1/O
                         net (fo=144, routed)         0.801     6.750    R0_0/D[29]
    SLICE_X32Y143        FDRE                                         r  R0_0/mem_reg[9][3][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14218, unset)        0.024     7.024    R0_0/clk
    SLICE_X32Y143        FDRE                                         r  R0_0/mem_reg[9][3][29]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X32Y143        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.027     7.016    R0_0/mem_reg[9][3][29]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.750    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 cond_stored14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[8][4][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.708ns  (logic 1.534ns (22.868%)  route 5.174ns (77.132%))
  Logic Levels:           14  (CARRY8=2 LUT3=1 LUT4=1 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.035     0.035    cond_stored14/clk
    SLICE_X36Y114        FDRE                                         r  cond_stored14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 r  cond_stored14/out_reg[0]/Q
                         net (fo=7, routed)           0.495     0.628    fsm21/cond_stored14_out
    SLICE_X38Y115        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     0.792 f  fsm21/out[31]_i_3__12/O
                         net (fo=8, routed)           0.201     0.993    fsm21/out_reg[0]_6
    SLICE_X38Y115        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.148     1.141 f  fsm21/out[31]_i_2__20/O
                         net (fo=25, routed)          0.493     1.634    fsm21/out_reg[0]_3
    SLICE_X37Y118        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     1.719 r  fsm21/out[31]_i_1__34/O
                         net (fo=34, routed)          0.245     1.964    fsm21/R_read1_20_write_en
    SLICE_X37Y124        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     2.080 r  fsm21/mem[11][11][31]_i_27/O
                         net (fo=1, routed)           0.057     2.137    fsm22/out[31]_i_62
    SLICE_X37Y124        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     2.203 f  fsm22/mem[11][11][31]_i_11/O
                         net (fo=36, routed)          0.330     2.533    fsm24/mem_reg[8][10][31]_0
    SLICE_X36Y125        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     2.631 r  fsm24/mem[11][1][31]_i_3/O
                         net (fo=72, routed)          0.753     3.384    R0_0/out[31]_i_10_1
    SLICE_X35Y159        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     3.448 r  R0_0/out[22]_i_27/O
                         net (fo=1, routed)           0.515     3.963    R0_0/out[22]_i_27_n_0
    SLICE_X38Y159        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.140 r  R0_0/out[22]_i_9/O
                         net (fo=1, routed)           0.012     4.152    R0_0/out[22]_i_9_n_0
    SLICE_X38Y159        MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083     4.235 r  R0_0/out_reg[22]_i_4/O
                         net (fo=1, routed)           0.286     4.521    R0_0/out_reg[22]_i_4_n_0
    SLICE_X38Y152        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     4.560 r  R0_0/out[22]_i_1/O
                         net (fo=11, routed)          0.743     5.303    add14/R0_0_read_data[22]
    SLICE_X33Y133        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     5.366 r  add14/mem[11][11][23]_i_12/O
                         net (fo=1, routed)           0.009     5.375    add14/mem[11][11][23]_i_12_n_0
    SLICE_X33Y133        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     5.523 r  add14/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.551    add14/mem_reg[11][11][23]_i_2_n_0
    SLICE_X33Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     5.696 r  add14/mem_reg[11][11][31]_i_9/O[5]
                         net (fo=2, routed)           0.213     5.909    A_i_j_20/out[13]
    SLICE_X34Y133        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.040     5.949 r  A_i_j_20/mem[11][11][29]_i_1/O
                         net (fo=144, routed)         0.794     6.743    R0_0/D[29]
    SLICE_X31Y126        FDRE                                         r  R0_0/mem_reg[8][4][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14218, unset)        0.026     7.026    R0_0/clk
    SLICE_X31Y126        FDRE                                         r  R0_0/mem_reg[8][4][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y126        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[8][4][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.743    
  -------------------------------------------------------------------
                         slack                                  0.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.037ns (38.947%)  route 0.058ns (61.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.013     0.013    mult_pipe1/clk
    SLICE_X31Y35         FDRE                                         r  mult_pipe1/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe1/out_reg[21]/Q
                         net (fo=1, routed)           0.058     0.108    bin_read1_0/Q[21]
    SLICE_X32Y35         FDRE                                         r  bin_read1_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.019     0.019    bin_read1_0/clk
    SLICE_X32Y35         FDRE                                         r  bin_read1_0/out_reg[21]/C
                         clock pessimism              0.000     0.019    
    SLICE_X32Y35         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X41Y30         FDRE                                         r  div_pipe0/quotient_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[23]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[23]
    SLICE_X41Y30         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[23]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[23]_i_1_n_0
    SLICE_X41Y30         FDRE                                         r  div_pipe0/quotient_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X41Y30         FDRE                                         r  div_pipe0/quotient_reg[23]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y30         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe2/quotient_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe2/quotient_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.012     0.012    div_pipe2/clk
    SLICE_X35Y60         FDRE                                         r  div_pipe2/quotient_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe2/quotient_reg[11]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe2/quotient[11]
    SLICE_X35Y60         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  div_pipe2/quotient[11]_i_1__1/O
                         net (fo=1, routed)           0.016     0.106    div_pipe2/quotient[11]_i_1__1_n_0
    SLICE_X35Y60         FDRE                                         r  div_pipe2/quotient_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.018     0.018    div_pipe2/clk
    SLICE_X35Y60         FDRE                                         r  div_pipe2/quotient_reg[11]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y60         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe2/quotient_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe2/quotient_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe2/quotient_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.012     0.012    div_pipe2/clk
    SLICE_X35Y58         FDRE                                         r  div_pipe2/quotient_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe2/quotient_reg[24]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe2/quotient[24]
    SLICE_X35Y58         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe2/quotient[24]_i_1__1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe2/quotient[24]_i_1__1_n_0
    SLICE_X35Y58         FDRE                                         r  div_pipe2/quotient_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.018     0.018    div_pipe2/clk
    SLICE_X35Y58         FDRE                                         r  div_pipe2/quotient_reg[24]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y58         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe2/quotient_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe3/quotient_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe3/quotient_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.012     0.012    div_pipe3/clk
    SLICE_X25Y49         FDRE                                         r  div_pipe3/quotient_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe3/quotient_reg[10]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe3/quotient[10]
    SLICE_X25Y49         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  div_pipe3/quotient[10]_i_1__2/O
                         net (fo=1, routed)           0.016     0.106    div_pipe3/quotient[10]_i_1__2_n_0
    SLICE_X25Y49         FDRE                                         r  div_pipe3/quotient_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.018     0.018    div_pipe3/clk
    SLICE_X25Y49         FDRE                                         r  div_pipe3/quotient_reg[10]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y49         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe3/quotient_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg37/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg37/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.012     0.012    par_done_reg37/clk
    SLICE_X30Y84         FDRE                                         r  par_done_reg37/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg37/out_reg[0]/Q
                         net (fo=8, routed)           0.025     0.076    fsm13/par_done_reg37_out
    SLICE_X30Y84         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.090 r  fsm13/out[0]_i_1__122/O
                         net (fo=1, routed)           0.016     0.106    par_done_reg37/out_reg[0]_1
    SLICE_X30Y84         FDRE                                         r  par_done_reg37/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.018     0.018    par_done_reg37/clk
    SLICE_X30Y84         FDRE                                         r  par_done_reg37/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y84         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg37/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X41Y30         FDRE                                         r  div_pipe0/quotient_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[14]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[14]
    SLICE_X41Y30         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[14]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[14]_i_1_n_0
    SLICE_X41Y30         FDRE                                         r  div_pipe0/quotient_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X41Y30         FDRE                                         r  div_pipe0/quotient_reg[14]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y30         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X41Y30         FDRE                                         r  div_pipe0/quotient_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[15]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[15]
    SLICE_X41Y30         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[15]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[15]_i_1_n_0
    SLICE_X41Y30         FDRE                                         r  div_pipe0/quotient_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X41Y30         FDRE                                         r  div_pipe0/quotient_reg[15]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y30         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe1/quotient_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/quotient_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.012     0.012    div_pipe1/clk
    SLICE_X44Y37         FDRE                                         r  div_pipe1/quotient_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe1/quotient_reg[14]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe1/quotient[14]
    SLICE_X44Y37         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe1/quotient[14]_i_1__0/O
                         net (fo=1, routed)           0.016     0.108    div_pipe1/quotient[14]_i_1__0_n_0
    SLICE_X44Y37         FDRE                                         r  div_pipe1/quotient_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.018     0.018    div_pipe1/clk
    SLICE_X44Y37         FDRE                                         r  div_pipe1/quotient_reg[14]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y37         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe1/quotient_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe1/quotient_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/quotient_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.012     0.012    div_pipe1/clk
    SLICE_X44Y33         FDRE                                         r  div_pipe1/quotient_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe1/quotient_reg[19]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe1/quotient[19]
    SLICE_X44Y33         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe1/quotient[19]_i_1__0/O
                         net (fo=1, routed)           0.016     0.108    div_pipe1/quotient[19]_i_1__0_n_0
    SLICE_X44Y33         FDRE                                         r  div_pipe1/quotient_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.018     0.018    div_pipe1/clk
    SLICE_X44Y33         FDRE                                         r  div_pipe1/quotient_reg[19]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y33         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe1/quotient_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y11  mult_pipe0/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y14  mult_pipe1/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y27  mult_pipe10/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y20  mult_pipe11/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y20  mult_pipe2/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y17  mult_pipe3/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y22  mult_pipe4/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y18  mult_pipe5/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y24  mult_pipe6/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y15  mult_pipe7/out_tmp0/DSP_OUTPUT_INST/CLK
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y43   A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y10   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y10   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y10   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y10   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y10   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y10   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y12   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y12   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y10   A0_0/mem_reg[0][0][13]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y43   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y43   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y10   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y10   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y10   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y10   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y10   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y10   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y12   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y12   A0_0/mem_reg[0][0][12]/C



