$date
	Thu Oct 12 09:22:19 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1_tb $end
$var wire 1 ! a $end
$var reg 1 " clk $end
$var reg 1 # q $end
$scope module stage0 $end
$var wire 1 " clock $end
$var wire 1 # d $end
$var reg 1 ! g $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
x!
$end
#10
0!
1"
#20
0"
#30
1"
#40
0"
#50
1"
#60
0"
#70
1"
#80
0"
#90
1"
#100
0"
1#
#110
1!
1"
#120
0"
0#
#130
0!
1"
#140
0"
1#
#150
1!
1"
#160
0"
0#
#170
0!
1"
#180
0"
1#
#190
1!
1"
#200
0"
0#
#210
0!
1"
#220
0"
