// Seed: 3873581615
module module_0 (
    output tri id_0,
    input wor id_1,
    output wor id_2,
    input supply0 id_3,
    output tri id_4
);
  assign id_2 = -1'b0;
  assign id_2 = id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd4,
    parameter id_5 = 32'd79
) (
    output wor id_0,
    output uwire id_1,
    input wor id_2,
    input uwire _id_3,
    output tri id_4,
    input tri _id_5,
    input supply0 id_6,
    output uwire id_7
);
  assign id_4 = id_3;
  logic [7:0][id_3] id_9;
  wire id_10;
  wire [id_3  (  id_5  ) : 1] id_11;
  wire id_12;
  assign id_0 = id_9;
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_6,
      id_7
  );
  assign modCall_1.id_0 = 0;
  parameter id_14 = -1'b0;
  case (-1)
    id_10: logic id_15;
  endcase
endmodule
