# Benchmark "control_merge" written by ABC on Sun Jul 13 14:41:01 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins[28] ins[29] ins_valid[0] ins_valid[1] ins_valid[2] \
 ins_valid[3] ins_valid[4] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs_valid index[0] \
 index[1] index_valid

.latch       n110 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n115 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n120 control.tehb.dataReg[0]  0
.latch       n125 control.tehb.dataReg[1]  0
.latch       n130 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n71
01 1
.names control.tehb.control.fullReg new_n71 ins_ready[1]
01 1
.names ins_valid[0] new_n71 new_n73
00 1
.names ins_valid[2] new_n73 new_n74
11 1
.names control.tehb.control.fullReg new_n74 ins_ready[2]
01 1
.names ins_valid[3] new_n73 new_n76
11 1
.names new_n74 new_n76 new_n77
01 1
.names control.tehb.control.fullReg new_n77 ins_ready[3]
01 1
.names new_n74 new_n77 new_n79
00 1
.names new_n73 new_n79 new_n80
11 1
.names ins_valid[4] new_n80 new_n81
11 1
.names control.tehb.control.fullReg new_n81 ins_ready[4]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n83
11 1
.names control.tehb.control.fullReg new_n79 new_n84
00 1
.names new_n83 new_n84 index[1]
00 0
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n86
11 1
.names new_n71 new_n77 new_n87
00 1
.names new_n81 new_n87 new_n88
00 1
.names control.tehb.control.fullReg new_n88 new_n89
01 1
.names new_n86 new_n89 index[0]
00 0
.names ins[0] index[0] new_n91
10 1
.names ins[6] index[0] new_n92
11 1
.names new_n91 new_n92 new_n93
00 1
.names index[1] new_n93 new_n94
00 1
.names index[1] index[0] new_n95
10 1
.names ins[12] new_n95 new_n96
11 1
.names index[1] index[0] new_n97
11 1
.names ins[18] new_n97 new_n98
11 1
.names new_n96 new_n98 new_n99
00 1
.names new_n94 new_n99 outs[0]
01 0
.names ins[1] index[0] new_n101
10 1
.names ins[7] index[0] new_n102
11 1
.names new_n101 new_n102 new_n103
00 1
.names index[1] new_n103 new_n104
00 1
.names ins[13] new_n95 new_n105
11 1
.names ins[19] new_n97 new_n106
11 1
.names new_n105 new_n106 new_n107
00 1
.names new_n104 new_n107 outs[1]
01 0
.names ins[8] index[0] new_n109
01 1
.names ins[2] index[0] new_n110_1
00 1
.names new_n109 new_n110_1 new_n111
00 1
.names index[1] new_n111 new_n112
00 1
.names ins[20] index[0] new_n113
01 1
.names ins[14] index[0] new_n114
00 1
.names new_n113 new_n114 new_n115_1
00 1
.names index[1] new_n115_1 new_n116
10 1
.names new_n112 new_n116 outs[2]
00 1
.names ins[9] index[0] new_n118
01 1
.names ins[3] index[0] new_n119
00 1
.names new_n118 new_n119 new_n120_1
00 1
.names index[1] new_n120_1 new_n121
00 1
.names ins[21] index[0] new_n122
01 1
.names ins[15] index[0] new_n123
00 1
.names new_n122 new_n123 new_n124
00 1
.names index[1] new_n124 new_n125_1
10 1
.names new_n121 new_n125_1 outs[3]
00 1
.names ins[4] index[0] new_n127
10 1
.names ins[10] index[0] new_n128
11 1
.names new_n127 new_n128 new_n129
00 1
.names index[1] new_n129 new_n130_1
00 1
.names ins[22] new_n97 new_n131
11 1
.names ins[16] new_n95 new_n132
11 1
.names new_n131 new_n132 new_n133
00 1
.names new_n130_1 new_n133 outs[4]
01 0
.names ins[5] index[0] new_n135
10 1
.names ins[11] index[0] new_n136
11 1
.names new_n135 new_n136 new_n137
00 1
.names index[1] new_n137 new_n138
00 1
.names ins[23] new_n97 new_n139
11 1
.names ins[17] new_n95 new_n140
11 1
.names new_n139 new_n140 new_n141
00 1
.names new_n138 new_n141 outs[5]
01 0
.names new_n80 new_n81 new_n143
10 1
.names control.tehb.control.fullReg new_n143 new_n144
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n144 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n144 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n147
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n148
01 1
.names new_n147 new_n148 new_n149
00 1
.names rst new_n149 new_n150
00 1
.names new_n144 new_n150 n130
01 1
.names new_n147 n130 n110
01 0
.names new_n148 n130 n115
01 0
.names control.tehb.control.fullReg new_n149 new_n154
00 1
.names new_n143 new_n154 new_n155
01 1
.names control.tehb.dataReg[0] new_n155 new_n156
10 1
.names new_n88 new_n155 new_n157
11 1
.names new_n156 new_n157 new_n158
00 1
.names rst new_n158 n120
00 1
.names control.tehb.dataReg[1] new_n155 new_n160
10 1
.names new_n79 new_n155 new_n161
01 1
.names new_n160 new_n161 new_n162
00 1
.names rst new_n162 n125
00 1
.end
