// Seed: 2310787427
module module_0 (
    input uwire id_0,
    input tri id_1,
    output uwire id_2,
    output wire id_3,
    input supply1 id_4,
    input supply1 id_5
);
  if (id_1) assign id_3 = id_0;
  supply0 id_7;
  tri id_8 = 1;
  assign id_7 = 1;
  tri0 id_9;
  assign id_2 = id_7;
  assign id_9 = id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input tri1 id_2,
    output wand id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wor id_6,
    input supply1 id_7,
    output tri0 id_8,
    output tri1 id_9
);
  tri0 id_11;
  assign id_11 = !id_0 > id_7;
  initial begin
    id_3 = id_0;
  end
  module_0(
      id_2, id_7, id_8, id_9, id_7, id_1
  );
endmodule
