#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Feb  3 23:19:59 2025
# Process ID: 1584
# Current directory: E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8712 E:\Git_Hub\FPGA\Verilog\Write_Read_Data_SoC_Application\Bram_Read_Write\Bram_Read_Write.xpr
# Log file: E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/vivado.log
# Journal file: E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.srcs/sources_1/bd/Full_Design/Full_Design.bd}
file copy -force E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.runs/impl_1/Full_Design_wrapper.sysdef E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.sdk/Full_Design_wrapper.hdf

launch_sdk -workspace E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.sdk -hwspec E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.sdk/Full_Design_wrapper.hdf
