Release 14.2 - xst P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: ledplay.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ledplay.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ledplay"
Output Format                      : NGC
Target Device                      : xc3s500e-4-vq100

---- Source Options
Top Module Name                    : ledplay
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "my_clock.v" in library work
Compiling verilog file "ledplay.v" in library work
Module <my_clock> compiled
Module <four_digit_display> compiled
Module <bidirectional_fader> compiled
Module <cylon8bit> compiled
Module <bargraph8bit> compiled
Module <ledplay> compiled
No errors in compilation
Analysis of file <"ledplay.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ledplay> in library <work>.

Analyzing hierarchy for module <my_clock> in library <work>.

Analyzing hierarchy for module <cylon8bit> in library <work> with parameters.
	offset = "00000"

Analyzing hierarchy for module <four_digit_display> in library <work>.

Analyzing hierarchy for module <bargraph8bit> in library <work> with parameters.
	offset = "0000"

Analyzing hierarchy for module <bargraph8bit> in library <work> with parameters.
	offset = "0100"

Analyzing hierarchy for module <bidirectional_fader> in library <work> with parameters.
	counter_size = "00000000000000000000000000011001"
	resolution = "00000000000000000000000000001000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ledplay>.
Module <ledplay> is correct for synthesis.
 
Analyzing module <my_clock> in library <work>.
Module <my_clock> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <my_clock>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <my_clock>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <my_clock>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <my_clock>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_SP_INST> in unit <my_clock>.
    Set user-defined property "CLKFX_DIVIDE =  4" for instance <DCM_SP_INST> in unit <my_clock>.
    Set user-defined property "CLKFX_MULTIPLY =  9" for instance <DCM_SP_INST> in unit <my_clock>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <my_clock>.
    Set user-defined property "CLKIN_PERIOD =  31.250000" for instance <DCM_SP_INST> in unit <my_clock>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <my_clock>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <my_clock>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <my_clock>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <my_clock>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <my_clock>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <my_clock>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <my_clock>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <my_clock>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <my_clock>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <my_clock>.
Analyzing module <cylon8bit> in library <work>.
	offset = 5'b00000
Module <cylon8bit> is correct for synthesis.
 
Analyzing module <bidirectional_fader> in library <work>.
	counter_size = 32'sb00000000000000000000000000011001
	resolution = 32'sb00000000000000000000000000001000
Module <bidirectional_fader> is correct for synthesis.
 
Analyzing module <four_digit_display> in library <work>.
Module <four_digit_display> is correct for synthesis.
 
Analyzing module <bargraph8bit.1> in library <work>.
	offset = 4'b0000
Module <bargraph8bit.1> is correct for synthesis.
 
Analyzing module <bargraph8bit.2> in library <work>.
	offset = 4'b0100
Module <bargraph8bit.2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <four_digit_display>.
    Related source file is "ledplay.v".
    Found 1-of-4 decoder for signal <anodes_aux>.
    Found 17-bit up counter for signal <mux_counter>.
    Found 7-bit 4-to-1 multiplexer for signal <segments_out>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <four_digit_display> synthesized.


Synthesizing Unit <bidirectional_fader>.
    Related source file is "ledplay.v".
    Found 25-bit up counter for signal <counter>.
    Found 9-bit register for signal <PWM_fade_down>.
    Found 8-bit adder carry out for signal <PWM_fade_down$addsub0000> created at line 86.
    Found 9-bit register for signal <PWM_fade_up>.
    Found 8-bit adder carry out for signal <PWM_fade_up$addsub0000> created at line 85.
    Summary:
	inferred   1 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <bidirectional_fader> synthesized.


Synthesizing Unit <my_clock>.
    Related source file is "my_clock.v".
Unit <my_clock> synthesized.


Synthesizing Unit <cylon8bit>.
    Related source file is "ledplay.v".
    Found 5-bit up counter for signal <current_state>.
    Found 8-bit register for signal <leds_state>.
    Summary:
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
Unit <cylon8bit> synthesized.


Synthesizing Unit <bargraph8bit_1>.
    Related source file is "ledplay.v".
    Found 4-bit register for signal <current_state>.
    Found 8-bit register for signal <leds_state>.
    Found 8-bit 16-to-1 multiplexer for signal <leds_state$mux0000> created at line 183.
    Found 4-bit adder for signal <old_current_state_4$addsub0000> created at line 181.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   8 Multiplexer(s).
Unit <bargraph8bit_1> synthesized.


Synthesizing Unit <bargraph8bit_2>.
    Related source file is "ledplay.v".
    Found 4-bit register for signal <current_state>.
    Found 8-bit register for signal <leds_state>.
    Found 8-bit 16-to-1 multiplexer for signal <leds_state$mux0000> created at line 183.
    Found 4-bit adder for signal <old_current_state_5$addsub0000> created at line 181.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   8 Multiplexer(s).
Unit <bargraph8bit_2> synthesized.


Synthesizing Unit <ledplay>.
    Related source file is "ledplay.v".
    Found 8-bit register for signal <seven_seg_leds_1>.
    Found 8-bit register for signal <seven_seg_leds_2>.
    Found 3-bit register for signal <switch_buf>.
    Found 3-bit register for signal <switch_safe>.
    Summary:
	inferred  22 D-type flip-flop(s).
Unit <ledplay> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 4-bit adder                                           : 3
 8-bit adder carry out                                 : 6
# Counters                                             : 5
 17-bit up counter                                     : 1
 25-bit up counter                                     : 3
 5-bit up counter                                      : 1
# Registers                                            : 15
 3-bit register                                        : 2
 4-bit register                                        : 2
 8-bit register                                        : 5
 9-bit register                                        : 6
# Multiplexers                                         : 3
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 16-to-1 multiplexer                             : 2
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 4-bit adder                                           : 3
 8-bit adder carry out                                 : 6
# Counters                                             : 5
 17-bit up counter                                     : 1
 25-bit up counter                                     : 3
 5-bit up counter                                      : 1
# Registers                                            : 108
 Flip-Flops                                            : 108
# Multiplexers                                         : 1
 7-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ledplay> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ledplay, actual ratio is 3.
FlipFlop cylon/fader/counter_24 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <ledplay> :
	Found 2-bit shift register for signal <switch_safe_0>.
	Found 2-bit shift register for signal <switch_safe_1>.
	Found 2-bit shift register for signal <switch_safe_2>.
Unit <ledplay> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 200
 Flip-Flops                                            : 200
# Shift Registers                                      : 3
 2-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ledplay.ngr
Top Level Output File Name         : ledplay
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 527
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 88
#      LUT2                        : 63
#      LUT2_D                      : 1
#      LUT3                        : 17
#      LUT3_L                      : 3
#      LUT4                        : 41
#      LUT4_D                      : 14
#      LUT4_L                      : 4
#      MUXCY                       : 136
#      MUXF5                       : 11
#      VCC                         : 1
#      XORCY                       : 140
# FlipFlops/Latches                : 203
#      FD                          : 94
#      FDR                         : 99
#      FDRE                        : 5
#      FDS                         : 5
# Shift Registers                  : 3
#      SRL16                       : 3
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 24
#      IBUF                        : 3
#      IBUFG                       : 1
#      OBUF                        : 20
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500evq100-4 

 Number of Slices:                      143  out of   4656     3%  
 Number of Slice Flip Flops:            203  out of   9312     2%  
 Number of 4 input LUTs:                241  out of   9312     2%  
    Number used as logic:               238
    Number used as Shift registers:       3
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of     66    36%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
clock                              | the_clock/DCM_SP_INST:CLKFX| 206   |
-----------------------------------+----------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.858ns (Maximum Frequency: 84.335MHz)
   Minimum input arrival time before clock: 2.059ns
   Maximum output required time after clock: 6.466ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 11.858ns (frequency: 84.335MHz)
  Total number of paths / destination ports: 2478 / 317
-------------------------------------------------------------------------
Delay:               5.270ns (Levels of Logic = 3)
  Source:            bargraph1/current_state_1 (FF)
  Destination:       bargraph1/leds_state_2 (FF)
  Source Clock:      clock rising 2.3X
  Destination Clock: clock rising 2.3X

  Data Path: bargraph1/current_state_1 to bargraph1/leds_state_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.591   1.158  bargraph1/current_state_1 (bargraph1/current_state_1)
     LUT2_D:I0->O          3   0.704   0.535  bargraph1/Madd_old_current_state_4_addsub0000_cy<1>11 (bargraph1/Madd_old_current_state_4_addsub0000_cy<1>)
     LUT4_D:I3->O          3   0.704   0.566  bargraph1/Mmux_leds_state_mux0000111 (N32)
     LUT4:I2->O            1   0.704   0.000  bargraph1/Mmux_leds_state_mux000012 (bargraph1/leds_state_mux0000<0>)
     FD:D                      0.308          bargraph1/leds_state_0
    ----------------------------------------
    Total                      5.270ns (3.011ns logic, 2.259ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.059ns (Levels of Logic = 1)
  Source:            switch<2> (PAD)
  Destination:       Mshreg_switch_safe_2 (FF)
  Destination Clock: clock rising 2.3X

  Data Path: switch<2> to Mshreg_switch_safe_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  switch_2_IBUF (switch_2_IBUF)
     SRL16:D                   0.421          Mshreg_switch_safe_2
    ----------------------------------------
    Total                      2.059ns (1.639ns logic, 0.420ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 52 / 16
-------------------------------------------------------------------------
Offset:              6.466ns (Levels of Logic = 3)
  Source:            disp/mux_counter_15 (FF)
  Destination:       Seg7<5> (PAD)
  Source Clock:      clock rising 2.3X

  Data Path: disp/mux_counter_15 to Seg7<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.591   1.158  disp/mux_counter_15 (disp/mux_counter_15)
     LUT3:I0->O            1   0.704   0.000  disp/Mmux_segments_out_43 (disp/Mmux_segments_out_43)
     MUXF5:I0->O           1   0.321   0.420  disp/Mmux_segments_out_2_f5_2 (Seg7_5_OBUF)
     OBUF:I->O                 3.272          Seg7_5_OBUF (Seg7<5>)
    ----------------------------------------
    Total                      6.466ns (4.888ns logic, 1.578ns route)
                                       (75.6% logic, 24.4% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.81 secs
 
--> 

Total memory usage is 206644 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

