set ucliGUI::state
set ucliGUI::state
ucliCore::getToolPID
synopsys::env hasTB
trigger_hier_stack_context_switch 0
synUtils::setDVEInitPhase 1
synopsys::dump -type VPD -file /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch3/integracion_fisica/simulacion_logica_behavioral/DOUBLE/inter.vpd -locking
synopsys::dump -autoflush on -fid VPD0
set ::dve_fid VPD0
synUtils::setDVEInitPhase 0
ucliCore::getToolPID
synUtils::sendTool -active _icl_setToolSocket /tmp/smlnpN8MpDS
synUtils::sendTool -active {_icl_start_rpc -version "K-2015.09-SP2-3_Full64" -sync_file /tmp/vcs_dve_rpc.jsequeira.5714}
synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.jsequeira.5714}
ucliGUI::getSignalValues -scope CORDIC_Arch2 -radix {decimal decimal decimal decimal decimal binary binary binary binary binary hexadecimal hexadecimal hexadecimal binary binary binary hexadecimal decimal decimal decimal decimal hexadecimal hexadecimal } -list {W EW SW SWR EWR clk rst beg_fsm_cordic ack_cordic operation {data_in[31:0]} {shift_region_flag[1:0]} {r_mode[1:0]} ready_cordic overflow_flag underflow_flag {data_output[31:0]} d_var d_iter mode iter_bits {x0[31:0]} {y0[31:0]} }
ucliGUI::getSignalValues -scope CORDIC_Arch2 -radix {binary binary binary binary binary hexadecimal hexadecimal hexadecimal binary binary binary hexadecimal hexadecimal hexadecimal binary binary binary binary binary binary binary binary binary binary binary binary } -list {clk rst beg_fsm_cordic ack_cordic operation {data_in[31:0]} {shift_region_flag[1:0]} {r_mode[1:0]} ready_cordic overflow_flag underflow_flag {data_output[31:0]} {x0[31:0]} {y0[31:0]} reset_reg_cordic enab_d_ff_RB1 enab_d_ff2_RB2 enab_RB3 enab_d_ff4_Xn enab_d_ff4_Yn enab_d_ff4_Zn enab_d_ff5_data_out enab_cont_iter enab_cont_var load_cont_iter load_cont_var }
config endofsim noexit
config onfail enable all
config syscaddplainmembers
config syscaddsourcenames
config syscaddstructtypes
synopsys::listing -disable
ucliGUI::getSignalValues -scope testbench_CORDIC_Arch3 -radix {symbolic symbolic symbolic symbolic binary hexadecimal binary binary binary binary binary binary binary binary binary hexadecimal hexadecimal hexadecimal decimal decimal decimal decimal decimal decimal } -list {{contador[31:0]} {FileSaveData[31:0]} {Cont_CLK[31:0]} {Recept[31:0]} ready_cordic {data_output[63:0]} overflow_flag underflow_flag zero_flag busy clk rst beg_fsm_cordic ack_cordic operation {data_in[63:0]} {shift_region_flag[1:0]} Array_IN PERIOD W EW SW SWR EWR }
synopsys::dump -add {testbench_CORDIC_Arch3} -scope "." -depth 1 -fid VPD0
synopsys::dump -add {testbench_CORDIC_Arch3.Array_IN } -aggregates  -fid VPD0
synopsys::run
set ucliGUI::state
set ucliGUI::state
set synopsys::env(time) 820295000
set synopsys::env(time) 1660755000
set synopsys::env(time) 2478465000
set ucliGUI::state
set ucliGUI::state
ucliGUI::getSignalValues -scope testbench_CORDIC_Arch3 -radix {symbolic symbolic symbolic symbolic binary hexadecimal binary binary binary binary binary binary binary binary binary hexadecimal hexadecimal hexadecimal decimal decimal decimal decimal decimal decimal } -list {{contador[31:0]} {FileSaveData[31:0]} {Cont_CLK[31:0]} {Recept[31:0]} ready_cordic {data_output[63:0]} overflow_flag underflow_flag zero_flag busy clk rst beg_fsm_cordic ack_cordic operation {data_in[63:0]} {shift_region_flag[1:0]} Array_IN PERIOD W EW SW SWR EWR }
ucliGUI::vpdAddHierarchy -scope CORDIC_Arch2 -depth 1 -file /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch3/integracion_fisica/simulacion_logica_behavioral/DOUBLE/inter.vpd; synopsys::dump -flush VPD0
if [catch {gui_sim_terminate}] {gui_sim_terminate -kill}
synopsys::finish
set ucliGUI::state
set ucliGUI::state
ucli_exit
