// Seed: 511807412
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri1 id_6 = id_2 == "" * id_2;
endmodule
module module_1 #(
    parameter id_14 = 32'd60,
    parameter id_15 = 32'd17
) (
    input tri1 id_0,
    input supply1 id_1,
    input wor id_2,
    input wor id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri1 id_6,
    output wire id_7
);
  wire id_9;
  wire id_10;
  wire id_11;
  assign id_11 = id_10;
  wire id_12;
  module_0(
      id_10, id_10, id_9, id_11, id_12
  );
  wire id_13;
  defparam id_14.id_15 = 1;
endmodule
