module controller(input logic clk, rst, set_edit, set_play, set_raw,
    	output logic [1:0] mode);
 
  typedef enum logic [1:0] { EDIT=2'd0, PLAY=2'd1, RAW=2'd2 } sysmode_t;
 
  always_ff @ (posedge rst, posedge clk) begin
	if (rst) begin
  	mode <= EDIT;
  end
	else begin
  	if (set_edit) begin
    	mode <= EDIT;
    end
  	if (set_play) begin
    	mode <= PLAY;
    end
  	if (set_raw) begin
    	mode <= RAW;
    end
	end
  end
 
endmodule