![image](https://github.com/Lalitgangwar9837/verilog_project/assets/81949971/77441784-2af0-4133-a7a5-a176a079c55f)
