

================================================================
== Vivado HLS Report for 'maxpool_layer'
================================================================
* Date:           Sat Mar 30 12:36:05 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        maxpool_proj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      6.78|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|        23|          3|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|    2715|    2951|
|FIFO             |        -|      -|       -|       -|
|Instance         |        2|     92|    8383|    2839|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     776|
|Register         |        -|      -|    4580|      64|
+-----------------+---------+-------+--------+--------+
|Total            |        2|     92|   15678|    6630|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |     12|       5|       5|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+-----+-----+
    |            Instance            |            Module            | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------+------------------------------+---------+-------+-----+-----+
    |maxpool_layer_CTRL_BUS_s_axi_U  |maxpool_layer_CTRL_BUS_s_axi  |        0|      0|  454|  744|
    |maxpool_layer_addg8j_U5         |maxpool_layer_addg8j          |        0|      0|  775|  135|
    |maxpool_layer_addjbC_U18        |maxpool_layer_addjbC          |        0|      0|  295|   71|
    |maxpool_layer_addjbC_U20        |maxpool_layer_addjbC          |        0|      0|  295|   71|
    |maxpool_layer_addkbM_U21        |maxpool_layer_addkbM          |        0|      0|  440|  103|
    |maxpool_layer_fcmbkb_U0         |maxpool_layer_fcmbkb          |        0|      0|   75|   66|
    |maxpool_layer_mem_m_axi_U       |maxpool_layer_mem_m_axi       |        2|      0|  512|  580|
    |maxpool_layer_mulcud_U1         |maxpool_layer_mulcud          |        0|      4|  247|   19|
    |maxpool_layer_mulcud_U17        |maxpool_layer_mulcud          |        0|      4|  247|   19|
    |maxpool_layer_muldEe_U2         |maxpool_layer_muldEe          |        0|     16|  916|  392|
    |maxpool_layer_muleOg_U3         |maxpool_layer_muleOg          |        0|     16|  916|  392|
    |maxpool_layer_mulfYi_U4         |maxpool_layer_mulfYi          |        0|      4|  247|   19|
    |maxpool_layer_mulfYi_U6         |maxpool_layer_mulfYi          |        0|      4|  247|   19|
    |maxpool_layer_mulfYi_U8         |maxpool_layer_mulfYi          |        0|      4|  247|   19|
    |maxpool_layer_mulhbi_U7         |maxpool_layer_mulhbi          |        0|      4|  247|   19|
    |maxpool_layer_mulhbi_U11        |maxpool_layer_mulhbi          |        0|      4|  247|   19|
    |maxpool_layer_mulhbi_U12        |maxpool_layer_mulhbi          |        0|      4|  247|   19|
    |maxpool_layer_mulhbi_U13        |maxpool_layer_mulhbi          |        0|      4|  247|   19|
    |maxpool_layer_mulhbi_U16        |maxpool_layer_mulhbi          |        0|      4|  247|   19|
    |maxpool_layer_mulhbi_U19        |maxpool_layer_mulhbi          |        0|      4|  247|   19|
    |maxpool_layer_mulibs_U9         |maxpool_layer_mulibs          |        0|      4|  247|   19|
    |maxpool_layer_mulibs_U10        |maxpool_layer_mulibs          |        0|      4|  247|   19|
    |maxpool_layer_mulibs_U14        |maxpool_layer_mulibs          |        0|      4|  247|   19|
    |maxpool_layer_mulibs_U15        |maxpool_layer_mulibs          |        0|      4|  247|   19|
    +--------------------------------+------------------------------+---------+-------+-----+-----+
    |Total                           |                              |        2|     92| 8383| 2839|
    +--------------------------------+------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+-----+----+------------+------------+
    |            Variable Name           | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+-----+----+------------+------------+
    |b_s_4_fu_539_p2                     |     +    |      0|   98|  36|          31|           1|
    |i_x_1_fu_974_p2                     |     +    |      0|  101|  37|           1|          32|
    |i_y_s_fu_948_p2                     |     +    |      0|  101|  37|           1|          32|
    |indvars_iv_next1_fu_654_p2          |     +    |      0|  101|  37|          32|          32|
    |indvars_iv_next3_fu_1089_p2         |     +    |      0|  101|  37|          32|          32|
    |indvars_iv_next4_fu_1093_p2         |     +    |      0|  101|  37|          32|          32|
    |indvars_iv_next_fu_650_p2           |     +    |      0|  101|  37|          32|          32|
    |o_d_fu_698_p2                       |     +    |      0|   98|  36|          31|           1|
    |o_x_op_fu_1083_p2                   |     +    |      0|   98|  36|          31|           1|
    |o_y_1_fu_787_p2                     |     +    |      0|   98|  36|          31|           1|
    |p_mid4_fu_688_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp1_fu_1079_p2                     |     +    |      0|  101|  37|          32|          32|
    |tmp2_fu_970_p2                      |     +    |      0|  101|  37|          32|          32|
    |tmp4_fu_522_p2                      |     +    |      0|  101|  37|          32|          32|
    |tmp4_mid1_fu_721_p2                 |     +    |      0|  101|  37|          32|          32|
    |tmp6_mid2_v_fu_966_p2               |     +    |      0|  101|  37|          32|          32|
    |tmp8_fu_526_p2                      |     +    |      0|  101|  37|          32|          32|
    |tmp8_mid1_fu_855_p2                 |     +    |      0|  101|  37|          32|          32|
    |tmp9_fu_500_p2                      |     +    |      0|  101|  37|          32|          32|
    |tmp9_mid1_fu_727_p2                 |     +    |      0|  101|  37|          32|          32|
    |tmp_11_fu_1113_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp_14_fu_983_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp_16_fu_890_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp_7_fu_928_p2                     |     +    |      0|  101|  37|          32|          32|
    |tmp_9_fu_613_p2                     |     +    |      0|  101|  37|          32|          32|
    |indvars_iv_next2_fu_658_p2          |     -    |      0|  101|  37|          32|          32|
    |indvars_iv_next5_fu_1097_p2         |     -    |      0|  101|  37|          32|          32|
    |ap_block_pp0_stage0_flag00011001    |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage2_flag00011001    |    and   |      0|    0|   2|           1|           1|
    |ap_block_state104_pp0_stage0_iter6  |    and   |      0|    0|   2|           1|           1|
    |ap_block_state97_io                 |    and   |      0|    0|   2|           1|           1|
    |ap_condition_2010                   |    and   |      0|    0|   2|           1|           1|
    |tmp_21_fu_1060_p2                   |    and   |      0|    0|   2|           1|           1|
    |tmp_23_fu_1066_p2                   |    and   |      0|    0|   2|           1|           1|
    |exitcond_flatten1_fu_545_p2         |   icmp   |      0|    0|  61|          96|          96|
    |exitcond_flatten2_fu_550_p2         |   icmp   |      0|    0|  32|          64|          64|
    |exitcond_flatten3_fu_485_p2         |   icmp   |      0|    0|  64|         128|         128|
    |exitcond_flatten45_m_fu_471_p2      |   icmp   |      0|    0|  32|          64|           1|
    |exitcond_flatten_fu_932_p2          |   icmp   |      0|    0|  32|          64|          64|
    |notlhs1_fu_1040_p2                  |   icmp   |      0|    0|   4|           8|           2|
    |notlhs_fu_1028_p2                   |   icmp   |      0|    0|   4|           8|           2|
    |notrhs1_fu_1046_p2                  |   icmp   |      0|    0|  13|          23|           1|
    |notrhs_fu_1034_p2                   |   icmp   |      0|    0|  13|          23|           1|
    |p_mid3_fu_662_p2                    |   icmp   |      0|    0|  16|          32|          32|
    |p_mid_fu_449_p2                     |   icmp   |      0|    0|  16|          32|           1|
    |tmp_12_fu_873_p2                    |   icmp   |      0|    0|  16|          32|          32|
    |tmp_18_fu_943_p2                    |   icmp   |      0|    0|  16|          32|          32|
    |tmp_6_fu_534_p2                     |   icmp   |      0|    0|  16|          32|          32|
    |tmp_6_mid_fu_466_p2                 |   icmp   |      0|    0|  16|          32|           1|
    |tmp_8_fu_579_p2                     |   icmp   |      0|    0|  16|          32|          32|
    |tmp_10_fu_590_p2                    |    or    |      0|    0|   2|           1|           1|
    |tmp_19_fu_1052_p2                   |    or    |      0|    0|   2|           1|           1|
    |tmp_20_fu_1056_p2                   |    or    |      0|    0|   2|           1|           1|
    |b_mid2_fu_573_p3                    |  select  |      0|    0|  31|           1|          31|
    |exitcond_flatten45_m_1_fu_568_p3    |  select  |      0|    0|   2|           1|           1|
    |i_d_mid2_fu_733_p3                  |  select  |      0|    0|  31|           1|          31|
    |i_d_mid_fu_676_p3                   |  select  |      0|    0|  31|           1|           1|
    |i_x1_mid2_fu_954_p3                 |  select  |      0|    0|  32|           1|          32|
    |i_y_mid2_fu_922_p3                  |  select  |      0|    0|  32|           1|          32|
    |i_y_mid_fu_916_p3                   |  select  |      0|    0|  32|           1|           1|
    |indvar_flatten_next1_fu_1136_p3     |  select  |      0|    0|  64|           1|           1|
    |indvar_flatten_next2_fu_1142_p3     |  select  |      0|    0|  96|           1|           1|
    |indvars_iv12_mid1_fu_626_p3         |  select  |      0|    0|  32|           1|          32|
    |indvars_iv12_mid2_fu_671_p3         |  select  |      0|    0|  32|           1|          32|
    |indvars_iv12_mid_fu_600_p3          |  select  |      0|    0|  32|           1|          32|
    |indvars_iv14_mid2_fu_666_p3         |  select  |      0|    0|  32|           1|          32|
    |indvars_iv14_mid_fu_619_p3          |  select  |      0|    0|  32|           1|           1|
    |indvars_iv17_mid2_fu_693_p3         |  select  |      0|    0|  32|           1|          32|
    |indvars_iv17_mid_fu_637_p3          |  select  |      0|    0|  32|           1|           1|
    |indvars_iv19_mid1_fu_774_p3         |  select  |      0|    0|  32|           1|          32|
    |indvars_iv19_mid2_fu_799_p3         |  select  |      0|    0|  32|           1|          32|
    |indvars_iv19_mid_fu_761_p3          |  select  |      0|    0|  32|           1|          32|
    |indvars_iv21_mid2_fu_792_p3         |  select  |      0|    0|  32|           1|          32|
    |indvars_iv21_mid_fu_780_p3          |  select  |      0|    0|  32|           1|           1|
    |indvars_iv24_mid2_fu_843_p3         |  select  |      0|    0|  32|           1|          32|
    |indvars_iv24_mid_fu_814_p3          |  select  |      0|    0|  32|           1|           1|
    |o_x_1_fu_1123_p3                    |  select  |      0|    0|  31|           1|          31|
    |o_x_cast_mid2_fu_861_p3             |  select  |      0|    0|  31|           1|          31|
    |o_x_cast_mid_fu_833_p3              |  select  |      0|    0|  31|           1|           1|
    |o_x_mid265_op_fu_1117_p3            |  select  |      0|    0|  31|           1|           1|
    |o_y_mid2_fu_868_p3                  |  select  |      0|    0|  31|           1|          31|
    |o_y_mid_fu_767_p3                   |  select  |      0|    0|  31|           1|           1|
    |output_element_fu_1072_p3           |  select  |      0|    0|  32|           1|          32|
    |p_mid1_fu_632_p3                    |  select  |      0|    0|  32|           1|          32|
    |p_mid2_fu_644_p3                    |  select  |      0|    0|  32|           1|          32|
    |p_mid5_fu_703_p3                    |  select  |      0|    0|  32|           1|          32|
    |smax16_mid1_fu_683_p3               |  select  |      0|    0|  32|           1|          32|
    |smax16_mid_fu_460_p3                |  select  |      0|    0|  32|           1|          32|
    |smax1_fu_885_p3                     |  select  |      0|    0|  32|           1|          32|
    |smax_fu_606_p3                      |  select  |      0|    0|  32|           1|          32|
    |tmp1_mid2157_v_fu_809_p3            |  select  |      0|    0|  32|           1|          32|
    |tmp1_mid289_v_fu_827_p3             |  select  |      0|    0|  32|           1|          32|
    |tmp1_mid2_v_fu_877_p3               |  select  |      0|    0|  32|           1|          32|
    |tmp5_mid2127_v_fu_738_p3            |  select  |      0|    0|  32|           1|          32|
    |tmp5_mid2_v_fu_747_p3               |  select  |      0|    0|  32|           1|          32|
    |tmp6_mid2_v_v_fu_960_p3             |  select  |      0|    0|  32|           1|          32|
    |tmp7_mid2_fu_821_p3                 |  select  |      0|    0|  32|           1|          32|
    |tmp7_mid3_fu_804_p3                 |  select  |      0|    0|  32|           1|          32|
    |tmp_3_mid2_fu_708_p3                |  select  |      0|    0|  32|           1|          32|
    |tmp_4_mid2_fu_713_p3                |  select  |      0|    0|  32|           1|          32|
    |tmp_6_mid1_fu_585_p3                |  select  |      0|    0|   2|           1|           1|
    |tmp_6_mid2_fu_594_p3                |  select  |      0|    0|   2|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|    0|   2|           1|           2|
    +------------------------------------+----------+-------+-----+----+------------+------------+
    |Total                               |          |      0| 2715|2951|        1561|        2404|
    +------------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  497|         98|    1|         98|
    |ap_enable_reg_pp0_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7       |    9|          2|    1|          2|
    |ap_sig_ioackin_mem_ARREADY    |    9|          2|    1|          2|
    |ap_sig_ioackin_mem_AWREADY    |    9|          2|    1|          2|
    |ap_sig_ioackin_mem_WREADY     |    9|          2|    1|          2|
    |b_s_reg_201                   |    9|          2|   31|         62|
    |i_d_reg_213                   |    9|          2|   31|         62|
    |i_x1_phi_fu_366_p4            |    9|          2|   32|         64|
    |i_x1_reg_363                  |    9|          2|   32|         64|
    |i_y1_phi_fu_356_p4            |    9|          2|   32|         64|
    |i_y1_reg_353                  |    9|          2|   32|         64|
    |indvar_flatten1_reg_189       |    9|          2|  128|        256|
    |indvar_flatten2_reg_237       |    9|          2|   96|        192|
    |indvar_flatten3_reg_249       |    9|          2|   64|        128|
    |indvar_flatten_phi_fu_345_p4  |    9|          2|   64|        128|
    |indvar_flatten_reg_341        |    9|          2|   64|        128|
    |indvars_iv1_reg_273           |    9|          2|   32|         64|
    |indvars_iv2_reg_285           |    9|          2|   32|         64|
    |indvars_iv3_reg_295           |    9|          2|   32|         64|
    |indvars_iv4_reg_307           |    9|          2|   32|         64|
    |indvars_iv5_reg_319           |    9|          2|   32|         64|
    |indvars_iv_reg_261            |    9|          2|   32|         64|
    |mem_blk_n_AR                  |    9|          2|    1|          2|
    |mem_blk_n_AW                  |    9|          2|    1|          2|
    |mem_blk_n_B                   |    9|          2|    1|          2|
    |mem_blk_n_R                   |    9|          2|    1|          2|
    |mem_blk_n_W                   |    9|          2|    1|          2|
    |o_x_reg_329                   |    9|          2|   31|         62|
    |o_y_reg_225                   |    9|          2|   31|         62|
    |tmp_s_phi_fu_378_p4           |    9|          2|   32|         64|
    |tmp_s_reg_373                 |    9|          2|   32|         64|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  776|        160|  935|       1966|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                        |   97|   0|   97|          0|
    |ap_enable_reg_pp0_iter0          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7          |    1|   0|    1|          0|
    |ap_reg_ioackin_mem_ARREADY       |    1|   0|    1|          0|
    |ap_reg_ioackin_mem_AWREADY       |    1|   0|    1|          0|
    |ap_reg_ioackin_mem_WREADY        |    1|   0|    1|          0|
    |ap_reg_pp0_iter7_temp_reg_1790   |   32|   0|   32|          0|
    |b_cast_mid1_reg_1307             |   31|   0|   32|          1|
    |b_mid2_reg_1424                  |   31|   0|   31|          0|
    |b_read_reg_1212                  |   32|   0|   32|          0|
    |b_s_4_reg_1376                   |   31|   0|   31|          0|
    |b_s_reg_201                      |   31|   0|   31|          0|
    |bound1_reg_1237                  |   64|   0|   64|          0|
    |bound2_reg_1254                  |   96|   0|   96|          0|
    |bound3_reg_1285                  |  128|   0|  128|          0|
    |bound_reg_1722                   |   64|   0|   64|          0|
    |exitcond_flatten1_reg_1382       |    1|   0|    1|          0|
    |exitcond_flatten2_reg_1400       |    1|   0|    1|          0|
    |exitcond_flatten3_reg_1313       |    1|   0|    1|          0|
    |exitcond_flatten45_m_1_reg_1411  |    1|   0|    1|          0|
    |exitcond_flatten45_m_reg_1302    |    1|   0|    1|          0|
    |exitcond_flatten_reg_1727        |    1|   0|    1|          0|
    |i_d_cast_mid1_reg_1328           |   31|   0|   32|          1|
    |i_d_mid2_reg_1575                |   31|   0|   31|          0|
    |i_d_mid_reg_1526                 |   31|   0|   31|          0|
    |i_d_reg_213                      |   31|   0|   31|          0|
    |i_x1_mid2_reg_1747               |   32|   0|   32|          0|
    |i_x1_reg_363                     |   32|   0|   32|          0|
    |i_x_1_reg_1769                   |   32|   0|   32|          0|
    |i_x_reg_1705                     |   32|   0|   32|          0|
    |i_y1_reg_353                     |   32|   0|   32|          0|
    |i_y_mid1_reg_1695                |   32|   0|   32|          0|
    |i_y_mid2_reg_1700                |   32|   0|   32|          0|
    |i_y_reg_1361                     |   32|   0|   32|          0|
    |i_y_s_reg_1737                   |   32|   0|   32|          0|
    |id_read_reg_1185                 |   32|   0|   32|          0|
    |indvar_flatten1_reg_189          |  128|   0|  128|          0|
    |indvar_flatten2_reg_237          |   96|   0|   96|          0|
    |indvar_flatten3_reg_249          |   64|   0|   64|          0|
    |indvar_flatten43_op_reg_1857     |   64|   0|   64|          0|
    |indvar_flatten95_op_reg_1862     |   96|   0|   96|          0|
    |indvar_flatten_next1_reg_1872    |   64|   0|   64|          0|
    |indvar_flatten_next2_reg_1877    |   96|   0|   96|          0|
    |indvar_flatten_next3_reg_1317    |  128|   0|  128|          0|
    |indvar_flatten_next_reg_1742     |   64|   0|   64|          0|
    |indvar_flatten_reg_341           |   64|   0|   64|          0|
    |indvars_iv12_mid1_reg_1474       |   32|   0|   32|          0|
    |indvars_iv12_mid2_reg_1521       |   32|   0|   32|          0|
    |indvars_iv14_mid2_reg_1516       |   32|   0|   32|          0|
    |indvars_iv14_mid_reg_1468        |   32|   0|   32|          0|
    |indvars_iv17_mid2_reg_1537       |   32|   0|   32|          0|
    |indvars_iv17_mid_reg_1480        |   32|   0|   32|          0|
    |indvars_iv19_mid1_reg_1591       |   32|   0|   32|          0|
    |indvars_iv19_mid2_reg_1621       |   32|   0|   32|          0|
    |indvars_iv1_reg_273              |   32|   0|   32|          0|
    |indvars_iv21_mid2_reg_1614       |   32|   0|   32|          0|
    |indvars_iv24_mid2_reg_1643       |   32|   0|   32|          0|
    |indvars_iv2_reg_285              |   32|   0|   32|          0|
    |indvars_iv3_reg_295              |   32|   0|   32|          0|
    |indvars_iv4_reg_307              |   32|   0|   32|          0|
    |indvars_iv5_reg_319              |   32|   0|   32|          0|
    |indvars_iv_next1_reg_1498        |   32|   0|   32|          0|
    |indvars_iv_next2_reg_1505        |   32|   0|   32|          0|
    |indvars_iv_next3_reg_1832        |   32|   0|   32|          0|
    |indvars_iv_next4_reg_1837        |   32|   0|   32|          0|
    |indvars_iv_next5_reg_1842        |   32|   0|   32|          0|
    |indvars_iv_next_reg_1491         |   32|   0|   32|          0|
    |indvars_iv_reg_261               |   32|   0|   32|          0|
    |ix_read_reg_1180                 |   32|   0|   32|          0|
    |iy_read_reg_1175                 |   32|   0|   32|          0|
    |k_read_reg_1148                  |   32|   0|   32|          0|
    |notlhs1_reg_1807                 |    1|   0|    1|          0|
    |notlhs_reg_1797                  |    1|   0|    1|          0|
    |notrhs1_reg_1812                 |    1|   0|    1|          0|
    |notrhs_reg_1802                  |    1|   0|    1|          0|
    |o_d_reg_1554                     |   31|   0|   31|          0|
    |o_x_1_reg_1852                   |   31|   0|   31|          0|
    |o_x_cast_mid2_cast_reg_1674      |   31|   0|   32|          1|
    |o_x_cast_mid2_reg_1654           |   31|   0|   31|          0|
    |o_x_op_reg_1827                  |   31|   0|   31|          0|
    |o_x_reg_329                      |   31|   0|   31|          0|
    |o_y_1_reg_1608                   |   31|   0|   31|          0|
    |o_y_cast_mid1_reg_1338           |   31|   0|   32|          1|
    |o_y_mid2_reg_1659                |   31|   0|   31|          0|
    |o_y_mid_reg_1585                 |   31|   0|   31|          0|
    |o_y_reg_225                      |   31|   0|   31|          0|
    |od_read_reg_1205                 |   32|   0|   32|          0|
    |ox_read_reg_1198                 |   32|   0|   32|          0|
    |oy_read_reg_1191                 |   32|   0|   32|          0|
    |p_mid2_reg_1486                  |   32|   0|   32|          0|
    |p_mid3_reg_1511                  |    1|   0|    1|          0|
    |p_mid4_reg_1532                  |   32|   0|   32|          0|
    |p_mid5_reg_1560                  |   32|   0|   32|          0|
    |p_mid_reg_1270                   |    1|   0|    1|          0|
    |s_read_reg_1162                  |   32|   0|   32|          0|
    |smax16_mid_reg_1290              |   32|   0|   32|          0|
    |temp_reg_1790                    |   32|   0|   32|          0|
    |tmp1_mid289_v_reg_1633           |   32|   0|   32|          0|
    |tmp1_mid2_reg_1712               |   32|   0|   32|          0|
    |tmp1_mid2_v_reg_1669             |   32|   0|   32|          0|
    |tmp1_reg_1822                    |   32|   0|   32|          0|
    |tmp2_reg_1764                    |   32|   0|   32|          0|
    |tmp4_mid1_reg_1565               |   32|   0|   32|          0|
    |tmp4_reg_1356                    |   32|   0|   32|          0|
    |tmp5_mid2_reg_1628               |   32|   0|   32|          0|
    |tmp5_mid2_v_reg_1580             |   32|   0|   32|          0|
    |tmp6_mid2_reg_1774               |   32|   0|   32|          0|
    |tmp6_mid2_v_reg_1759             |   32|   0|   32|          0|
    |tmp6_mid2_v_v_reg_1753           |   32|   0|   32|          0|
    |tmp7_mid1_reg_1602               |   32|   0|   32|          0|
    |tmp7_mid_reg_1596                |   32|   0|   32|          0|
    |tmp7_reg_1350                    |   32|   0|   32|          0|
    |tmp8_mid1_reg_1649               |   32|   0|   32|          0|
    |tmp8_reg_1366                    |   32|   0|   32|          0|
    |tmp9_mid1_reg_1570               |   32|   0|   32|          0|
    |tmp9_reg_1333                    |   32|   0|   32|          0|
    |tmp_10_reg_1434                  |    1|   0|    1|          0|
    |tmp_11_reg_1847                  |   32|   0|   32|          0|
    |tmp_12_reg_1664                  |    1|   0|    1|          0|
    |tmp_14_reg_1779                  |   32|   0|   32|          0|
    |tmp_16_reg_1680                  |   32|   0|   32|          0|
    |tmp_18_reg_1731                  |    1|   0|    1|          0|
    |tmp_1_reg_1222                   |   30|   0|   30|          0|
    |tmp_2_reg_1275                   |   30|   0|   32|          2|
    |tmp_3_mid1_reg_1542              |   32|   0|   32|          0|
    |tmp_3_reg_1344                   |   32|   0|   32|          0|
    |tmp_4_mid1_reg_1548              |   32|   0|   32|          0|
    |tmp_4_reg_1322                   |   32|   0|   32|          0|
    |tmp_5_reg_1280                   |   30|   0|   32|          2|
    |tmp_6_mid2_reg_1447              |    1|   0|    1|          0|
    |tmp_6_mid_reg_1296               |    1|   0|    1|          0|
    |tmp_6_reg_1371                   |    1|   0|    1|          0|
    |tmp_7_reg_1717                   |   32|   0|   32|          0|
    |tmp_8_reg_1429                   |    1|   0|    1|          0|
    |tmp_9_reg_1463                   |   32|   0|   32|          0|
    |tmp_reg_1217                     |   30|   0|   30|          0|
    |tmp_s_reg_373                    |   32|   0|   32|          0|
    |exitcond_flatten_reg_1727        |   64|  32|    1|          0|
    |tmp2_reg_1764                    |   64|  32|   32|          0|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            | 4580|  64| 4493|          8|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    7|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    7|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|    s_axi   |    CTRL_BUS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | maxpool_layer | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | maxpool_layer | return value |
|interrupt               | out |    1| ap_ctrl_hs | maxpool_layer | return value |
|m_axi_mem_AWVALID       | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWREADY       |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWADDR        | out |   64|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWID          | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWLEN         | out |    8|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWSIZE        | out |    3|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWBURST       | out |    2|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWLOCK        | out |    2|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWCACHE       | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWPROT        | out |    3|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWQOS         | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWREGION      | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWUSER        | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WVALID        | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WREADY        |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WDATA         | out |   32|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WSTRB         | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WLAST         | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WID           | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WUSER         | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARVALID       | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARREADY       |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARADDR        | out |   64|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARID          | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARLEN         | out |    8|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARSIZE        | out |    3|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARBURST       | out |    2|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARLOCK        | out |    2|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARCACHE       | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARPROT        | out |    3|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARQOS         | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARREGION      | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARUSER        | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RVALID        |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RREADY        | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RDATA         |  in |   32|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RLAST         |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RID           |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RUSER         |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RRESP         |  in |    2|    m_axi   |      mem      |    pointer   |
|m_axi_mem_BVALID        |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_BREADY        | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_BRESP         |  in |    2|    m_axi   |      mem      |    pointer   |
|m_axi_mem_BID           |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_BUSER         |  in |    1|    m_axi   |      mem      |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 117
* Pipeline: 1
  Pipeline-0: II = 3, D = 23, States = { 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / (!exitcond_flatten3)
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	109  / (exitcond_flatten)
	88  / (!exitcond_flatten)
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	86  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	46  / true
* FSM state operations: 

 <State 1>: 3.14ns
ST_1: k_read (26)  [1/1] 1.00ns
:13  %k_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %k) nounwind

ST_1: s_read (27)  [1/1] 1.00ns
:14  %s_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %s) nounwind

ST_1: iy_read (28)  [1/1] 1.00ns
:15  %iy_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %iy) nounwind

ST_1: ix_read (29)  [1/1] 1.00ns
:16  %ix_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ix) nounwind

ST_1: id_read (30)  [1/1] 1.00ns
:17  %id_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %id) nounwind

ST_1: oy_read (31)  [1/1] 1.00ns
:18  %oy_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %oy) nounwind

ST_1: ox_read (32)  [1/1] 1.00ns
:19  %ox_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ox) nounwind

ST_1: od_read (33)  [1/1] 1.00ns
:20  %od_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %od) nounwind

ST_1: b_read (34)  [1/1] 1.00ns
:21  %b_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %b) nounwind

ST_1: output_offset_read (35)  [1/1] 1.00ns
:22  %output_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_offset) nounwind

ST_1: input_offset_read (36)  [1/1] 1.00ns
:23  %input_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_offset) nounwind

ST_1: tmp (50)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:68
:37  %tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %input_offset_read, i32 2, i32 31)

ST_1: tmp_1 (52)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:73
:39  %tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %output_offset_read, i32 2, i32 31)

ST_1: cast1 (54)  [1/1] 0.00ns
:41  %cast1 = zext i32 %oy_read to i64

ST_1: cast2 (55)  [1/1] 0.00ns
:42  %cast2 = zext i32 %ox_read to i64

ST_1: bound1 (56)  [7/7] 2.14ns
:43  %bound1 = mul i64 %cast2, %cast1


 <State 2>: 2.14ns
ST_2: bound1 (56)  [6/7] 2.14ns
:43  %bound1 = mul i64 %cast2, %cast1


 <State 3>: 2.14ns
ST_3: bound1 (56)  [5/7] 2.14ns
:43  %bound1 = mul i64 %cast2, %cast1


 <State 4>: 2.14ns
ST_4: bound1 (56)  [4/7] 2.14ns
:43  %bound1 = mul i64 %cast2, %cast1


 <State 5>: 2.14ns
ST_5: bound1 (56)  [3/7] 2.14ns
:43  %bound1 = mul i64 %cast2, %cast1


 <State 6>: 2.14ns
ST_6: bound1 (56)  [2/7] 2.14ns
:43  %bound1 = mul i64 %cast2, %cast1


 <State 7>: 2.14ns
ST_7: bound1 (56)  [1/7] 2.14ns
:43  %bound1 = mul i64 %cast2, %cast1


 <State 8>: 2.62ns
ST_8: cast3 (57)  [1/1] 0.00ns
:44  %cast3 = zext i32 %od_read to i96

ST_8: cast4 (58)  [1/1] 0.00ns
:45  %cast4 = zext i64 %bound1 to i96

ST_8: bound2 (59)  [19/19] 2.62ns
:46  %bound2 = mul i96 %cast4, %cast3


 <State 9>: 2.62ns
ST_9: bound2 (59)  [18/19] 2.62ns
:46  %bound2 = mul i96 %cast4, %cast3


 <State 10>: 2.62ns
ST_10: bound2 (59)  [17/19] 2.62ns
:46  %bound2 = mul i96 %cast4, %cast3


 <State 11>: 2.62ns
ST_11: bound2 (59)  [16/19] 2.62ns
:46  %bound2 = mul i96 %cast4, %cast3


 <State 12>: 2.62ns
ST_12: bound2 (59)  [15/19] 2.62ns
:46  %bound2 = mul i96 %cast4, %cast3


 <State 13>: 2.62ns
ST_13: bound2 (59)  [14/19] 2.62ns
:46  %bound2 = mul i96 %cast4, %cast3


 <State 14>: 2.62ns
ST_14: bound2 (59)  [13/19] 2.62ns
:46  %bound2 = mul i96 %cast4, %cast3


 <State 15>: 2.62ns
ST_15: bound2 (59)  [12/19] 2.62ns
:46  %bound2 = mul i96 %cast4, %cast3


 <State 16>: 2.62ns
ST_16: bound2 (59)  [11/19] 2.62ns
:46  %bound2 = mul i96 %cast4, %cast3


 <State 17>: 2.62ns
ST_17: bound2 (59)  [10/19] 2.62ns
:46  %bound2 = mul i96 %cast4, %cast3


 <State 18>: 2.62ns
ST_18: bound2 (59)  [9/19] 2.62ns
:46  %bound2 = mul i96 %cast4, %cast3


 <State 19>: 2.62ns
ST_19: bound2 (59)  [8/19] 2.62ns
:46  %bound2 = mul i96 %cast4, %cast3


 <State 20>: 2.62ns
ST_20: bound2 (59)  [7/19] 2.62ns
:46  %bound2 = mul i96 %cast4, %cast3


 <State 21>: 2.62ns
ST_21: bound2 (59)  [6/19] 2.62ns
:46  %bound2 = mul i96 %cast4, %cast3


 <State 22>: 2.62ns
ST_22: bound2 (59)  [5/19] 2.62ns
:46  %bound2 = mul i96 %cast4, %cast3


 <State 23>: 2.62ns
ST_23: bound2 (59)  [4/19] 2.62ns
:46  %bound2 = mul i96 %cast4, %cast3


 <State 24>: 2.62ns
ST_24: bound2 (59)  [3/19] 2.62ns
:46  %bound2 = mul i96 %cast4, %cast3


 <State 25>: 2.62ns
ST_25: bound2 (59)  [2/19] 2.62ns
:46  %bound2 = mul i96 %cast4, %cast3


 <State 26>: 2.62ns
ST_26: bound2 (59)  [1/19] 2.62ns
:46  %bound2 = mul i96 %cast4, %cast3


 <State 27>: 2.62ns
ST_27: cast5 (60)  [1/1] 0.00ns
:47  %cast5 = zext i32 %b_read to i128

ST_27: cast6 (61)  [1/1] 0.00ns
:48  %cast6 = zext i96 %bound2 to i128

ST_27: bound3 (62)  [19/19] 2.62ns
:49  %bound3 = mul i128 %cast6, %cast5


 <State 28>: 2.62ns
ST_28: bound3 (62)  [18/19] 2.62ns
:49  %bound3 = mul i128 %cast6, %cast5


 <State 29>: 2.62ns
ST_29: bound3 (62)  [17/19] 2.62ns
:49  %bound3 = mul i128 %cast6, %cast5


 <State 30>: 2.62ns
ST_30: bound3 (62)  [16/19] 2.62ns
:49  %bound3 = mul i128 %cast6, %cast5


 <State 31>: 2.62ns
ST_31: bound3 (62)  [15/19] 2.62ns
:49  %bound3 = mul i128 %cast6, %cast5


 <State 32>: 2.62ns
ST_32: bound3 (62)  [14/19] 2.62ns
:49  %bound3 = mul i128 %cast6, %cast5


 <State 33>: 2.62ns
ST_33: bound3 (62)  [13/19] 2.62ns
:49  %bound3 = mul i128 %cast6, %cast5


 <State 34>: 2.62ns
ST_34: bound3 (62)  [12/19] 2.62ns
:49  %bound3 = mul i128 %cast6, %cast5


 <State 35>: 2.62ns
ST_35: bound3 (62)  [11/19] 2.62ns
:49  %bound3 = mul i128 %cast6, %cast5


 <State 36>: 2.62ns
ST_36: bound3 (62)  [10/19] 2.62ns
:49  %bound3 = mul i128 %cast6, %cast5


 <State 37>: 2.62ns
ST_37: bound3 (62)  [9/19] 2.62ns
:49  %bound3 = mul i128 %cast6, %cast5


 <State 38>: 2.62ns
ST_38: bound3 (62)  [8/19] 2.62ns
:49  %bound3 = mul i128 %cast6, %cast5


 <State 39>: 2.62ns
ST_39: bound3 (62)  [7/19] 2.62ns
:49  %bound3 = mul i128 %cast6, %cast5


 <State 40>: 2.62ns
ST_40: bound3 (62)  [6/19] 2.62ns
:49  %bound3 = mul i128 %cast6, %cast5


 <State 41>: 2.62ns
ST_41: bound3 (62)  [5/19] 2.62ns
:49  %bound3 = mul i128 %cast6, %cast5


 <State 42>: 2.62ns
ST_42: bound3 (62)  [4/19] 2.62ns
:49  %bound3 = mul i128 %cast6, %cast5


 <State 43>: 2.62ns
ST_43: bound3 (62)  [3/19] 2.62ns
:49  %bound3 = mul i128 %cast6, %cast5


 <State 44>: 3.25ns
ST_44: bound3 (62)  [2/19] 2.62ns
:49  %bound3 = mul i128 %cast6, %cast5

ST_44: p_mid (63)  [1/1] 3.25ns  loc: ../maxpool_test/maxpool_layer.cpp:49
:50  %p_mid = icmp sgt i32 %k_read, 0


 <State 45>: 3.72ns
ST_45: StgValue_182 (13)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %mem) nounwind, !map !20

ST_45: StgValue_183 (14)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_offset) nounwind, !map !24

ST_45: StgValue_184 (15)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %output_offset) nounwind, !map !30

ST_45: StgValue_185 (16)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %b) nounwind, !map !34

ST_45: StgValue_186 (17)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %od) nounwind, !map !38

ST_45: StgValue_187 (18)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ox) nounwind, !map !42

ST_45: StgValue_188 (19)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %oy) nounwind, !map !46

ST_45: StgValue_189 (20)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %id) nounwind, !map !50

ST_45: StgValue_190 (21)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ix) nounwind, !map !54

ST_45: StgValue_191 (22)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32 %iy) nounwind, !map !58

ST_45: StgValue_192 (23)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32 %s) nounwind, !map !62

ST_45: StgValue_193 (24)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32 %k) nounwind, !map !66

ST_45: StgValue_194 (25)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @maxpool_layer_str) nounwind

ST_45: StgValue_195 (37)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:21
:24  call void (...)* @_ssdm_op_SpecInterface(float* %mem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 2147483648, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_45: StgValue_196 (38)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:23
:25  call void (...)* @_ssdm_op_SpecInterface(i32 %b, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_45: StgValue_197 (39)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:24
:26  call void (...)* @_ssdm_op_SpecInterface(i32 %od, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_45: StgValue_198 (40)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:25
:27  call void (...)* @_ssdm_op_SpecInterface(i32 %ox, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_45: StgValue_199 (41)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:26
:28  call void (...)* @_ssdm_op_SpecInterface(i32 %oy, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_45: StgValue_200 (42)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:27
:29  call void (...)* @_ssdm_op_SpecInterface(i32 %id, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_45: StgValue_201 (43)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:28
:30  call void (...)* @_ssdm_op_SpecInterface(i32 %ix, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_45: StgValue_202 (44)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:29
:31  call void (...)* @_ssdm_op_SpecInterface(i32 %iy, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_45: StgValue_203 (45)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:30
:32  call void (...)* @_ssdm_op_SpecInterface(i32 %s, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_45: StgValue_204 (46)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:31
:33  call void (...)* @_ssdm_op_SpecInterface(i32 %k, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_45: StgValue_205 (47)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:32
:34  call void (...)* @_ssdm_op_SpecInterface(i32 %input_offset, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_45: StgValue_206 (48)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:33
:35  call void (...)* @_ssdm_op_SpecInterface(i32 %output_offset, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_45: StgValue_207 (49)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:34
:36  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_45: tmp_2 (51)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:68
:38  %tmp_2 = zext i30 %tmp to i32

ST_45: tmp_5 (53)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:73
:40  %tmp_5 = zext i30 %tmp_1 to i32

ST_45: bound3 (62)  [1/19] 2.62ns
:49  %bound3 = mul i128 %cast6, %cast5

ST_45: smax16_mid (64)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:49
:51  %smax16_mid = select i1 %p_mid, i32 %k_read, i32 0

ST_45: tmp_6_mid (65)  [1/1] 3.25ns  loc: ../maxpool_test/maxpool_layer.cpp:52
:52  %tmp_6_mid = icmp sgt i32 %ox_read, 0

ST_45: exitcond_flatten45_m (66)  [1/1] 3.72ns
:53  %exitcond_flatten45_m = icmp eq i64 %bound1, 0

ST_45: StgValue_214 (67)  [1/1] 1.61ns  loc: ../maxpool_test/maxpool_layer.cpp:43
:54  br label %.preheader


 <State 46>: 4.66ns
ST_46: indvar_flatten1 (69)  [1/1] 0.00ns
.preheader:0  %indvar_flatten1 = phi i128 [ 0, %0 ], [ %indvar_flatten_next3, %2 ]

ST_46: b_s (70)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:43
.preheader:1  %b_s = phi i31 [ 0, %0 ], [ %b_mid2, %2 ]

ST_46: b_cast_mid1 (82)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:43
.preheader:13  %b_cast_mid1 = zext i31 %b_s to i32

ST_46: tmp_4 (84)  [7/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader:15  %tmp_4 = mul i32 %od_read, %b_cast_mid1

ST_46: exitcond_flatten3 (94)  [1/1] 4.66ns
.preheader:25  %exitcond_flatten3 = icmp eq i128 %indvar_flatten1, %bound3

ST_46: indvar_flatten_next3 (95)  [3/3] 3.20ns
.preheader:26  %indvar_flatten_next3 = add i128 %indvar_flatten1, 1


 <State 47>: 3.20ns
ST_47: tmp_4 (84)  [6/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader:15  %tmp_4 = mul i32 %od_read, %b_cast_mid1

ST_47: indvar_flatten_next3 (95)  [2/3] 3.20ns
.preheader:26  %indvar_flatten_next3 = add i128 %indvar_flatten1, 1


 <State 48>: 3.20ns
ST_48: tmp_4 (84)  [5/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader:15  %tmp_4 = mul i32 %od_read, %b_cast_mid1

ST_48: indvar_flatten_next3 (95)  [1/3] 3.20ns
.preheader:26  %indvar_flatten_next3 = add i128 %indvar_flatten1, 1


 <State 49>: 2.14ns
ST_49: tmp_4 (84)  [4/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader:15  %tmp_4 = mul i32 %od_read, %b_cast_mid1


 <State 50>: 2.14ns
ST_50: tmp_4 (84)  [3/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader:15  %tmp_4 = mul i32 %od_read, %b_cast_mid1


 <State 51>: 2.14ns
ST_51: tmp_4 (84)  [2/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader:15  %tmp_4 = mul i32 %od_read, %b_cast_mid1


 <State 52>: 2.14ns
ST_52: tmp_4 (84)  [1/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader:15  %tmp_4 = mul i32 %od_read, %b_cast_mid1


 <State 53>: 2.89ns
ST_53: i_d (72)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader:3  %i_d = phi i31 [ 0, %0 ], [ %i_d_mid2, %2 ]

ST_53: i_d_cast_mid1 (85)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:46
.preheader:16  %i_d_cast_mid1 = zext i31 %i_d to i32

ST_53: tmp9 (87)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader:18  %tmp9 = add i32 %tmp_4, %i_d_cast_mid1


 <State 54>: 2.14ns
ST_54: tmp_3 (83)  [7/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.preheader:14  %tmp_3 = mul i32 %id_read, %b_cast_mid1

ST_54: tmp7 (88)  [7/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader:19  %tmp7 = mul i32 %oy_read, %tmp9


 <State 55>: 2.14ns
ST_55: o_y (77)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:52
.preheader:8  %o_y = phi i31 [ 0, %0 ], [ %o_y_mid2, %2 ]

ST_55: tmp_3 (83)  [6/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.preheader:14  %tmp_3 = mul i32 %id_read, %b_cast_mid1

ST_55: tmp7 (88)  [6/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader:19  %tmp7 = mul i32 %oy_read, %tmp9

ST_55: o_y_cast_mid1 (89)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader:20  %o_y_cast_mid1 = zext i31 %o_y to i32

ST_55: i_y (90)  [7/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:62
.preheader:21  %i_y = mul nsw i32 %s_read, %o_y_cast_mid1


 <State 56>: 2.14ns
ST_56: tmp_3 (83)  [5/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.preheader:14  %tmp_3 = mul i32 %id_read, %b_cast_mid1

ST_56: tmp7 (88)  [5/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader:19  %tmp7 = mul i32 %oy_read, %tmp9

ST_56: i_y (90)  [6/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:62
.preheader:21  %i_y = mul nsw i32 %s_read, %o_y_cast_mid1


 <State 57>: 2.14ns
ST_57: tmp_3 (83)  [4/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.preheader:14  %tmp_3 = mul i32 %id_read, %b_cast_mid1

ST_57: tmp7 (88)  [4/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader:19  %tmp7 = mul i32 %oy_read, %tmp9

ST_57: i_y (90)  [5/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:62
.preheader:21  %i_y = mul nsw i32 %s_read, %o_y_cast_mid1


 <State 58>: 2.14ns
ST_58: tmp_3 (83)  [3/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.preheader:14  %tmp_3 = mul i32 %id_read, %b_cast_mid1

ST_58: tmp7 (88)  [3/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader:19  %tmp7 = mul i32 %oy_read, %tmp9

ST_58: i_y (90)  [4/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:62
.preheader:21  %i_y = mul nsw i32 %s_read, %o_y_cast_mid1


 <State 59>: 2.14ns
ST_59: tmp_3 (83)  [2/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.preheader:14  %tmp_3 = mul i32 %id_read, %b_cast_mid1

ST_59: tmp7 (88)  [2/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader:19  %tmp7 = mul i32 %oy_read, %tmp9

ST_59: i_y (90)  [3/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:62
.preheader:21  %i_y = mul nsw i32 %s_read, %o_y_cast_mid1


 <State 60>: 2.14ns
ST_60: tmp_3 (83)  [1/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.preheader:14  %tmp_3 = mul i32 %id_read, %b_cast_mid1

ST_60: tmp7 (88)  [1/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader:19  %tmp7 = mul i32 %oy_read, %tmp9

ST_60: i_y (90)  [2/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:62
.preheader:21  %i_y = mul nsw i32 %s_read, %o_y_cast_mid1


 <State 61>: 4.24ns
ST_61: indvar_flatten2 (71)  [1/1] 0.00ns
.preheader:2  %indvar_flatten2 = phi i96 [ 0, %0 ], [ %indvar_flatten_next2, %2 ]

ST_61: indvar_flatten3 (73)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader:4  %indvar_flatten3 = phi i64 [ 0, %0 ], [ %indvar_flatten_next1, %2 ]

ST_61: indvars_iv (74)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader:5  %indvars_iv = phi i32 [ 0, %0 ], [ %indvars_iv17_mid2, %2 ]

ST_61: indvars_iv1 (75)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader:6  %indvars_iv1 = phi i32 [ 0, %0 ], [ %indvars_iv14_mid2, %2 ]

ST_61: indvars_iv2 (76)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:52
.preheader:7  %indvars_iv2 = phi i32 [ %k_read, %0 ], [ %indvars_iv12_mid2, %2 ]

ST_61: indvars_iv3 (78)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:52
.preheader:9  %indvars_iv3 = phi i32 [ 0, %0 ], [ %indvars_iv_next5, %2 ]

ST_61: indvars_iv4 (79)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:52
.preheader:10  %indvars_iv4 = phi i32 [ 0, %0 ], [ %indvars_iv_next4, %2 ]

ST_61: indvars_iv5 (80)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:52
.preheader:11  %indvars_iv5 = phi i32 [ %k_read, %0 ], [ %indvars_iv_next3, %2 ]

ST_61: o_x (81)  [1/1] 0.00ns
.preheader:12  %o_x = phi i31 [ 0, %0 ], [ %o_x_1, %2 ]

ST_61: tmp4 (86)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.preheader:17  %tmp4 = add i32 %tmp_3, %i_d_cast_mid1

ST_61: i_y (90)  [1/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:62
.preheader:21  %i_y = mul nsw i32 %s_read, %o_y_cast_mid1

ST_61: tmp8 (91)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader:22  %tmp8 = add i32 %tmp7, %o_y_cast_mid1

ST_61: o_x_cast (92)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:52
.preheader:23  %o_x_cast = zext i31 %o_x to i32

ST_61: tmp_6 (93)  [1/1] 3.25ns  loc: ../maxpool_test/maxpool_layer.cpp:52
.preheader:24  %tmp_6 = icmp slt i32 %o_x_cast, %ox_read

ST_61: StgValue_268 (96)  [1/1] 0.00ns
.preheader:27  br i1 %exitcond_flatten3, label %3, label %.preheader2.preheader

ST_61: b_s_4 (98)  [1/1] 2.85ns  loc: ../maxpool_test/maxpool_layer.cpp:43
.preheader2.preheader:0  %b_s_4 = add i31 %b_s, 1

ST_61: exitcond_flatten1 (100)  [1/1] 4.24ns
.preheader2.preheader:2  %exitcond_flatten1 = icmp eq i96 %indvar_flatten2, %bound2

ST_61: exitcond_flatten2 (117)  [1/1] 3.72ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:19  %exitcond_flatten2 = icmp eq i64 %indvar_flatten3, %bound1

ST_61: StgValue_272 (234)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:81
:0  ret void


 <State 62>: 2.14ns
ST_62: b_cast (99)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:43
.preheader2.preheader:1  %b_cast = zext i31 %b_s_4 to i32

ST_62: tmp_3_mid1 (104)  [7/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.preheader2.preheader:6  %tmp_3_mid1 = mul i32 %b_cast, %id_read

ST_62: tmp_4_mid1 (106)  [7/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader2.preheader:8  %tmp_4_mid1 = mul i32 %b_cast, %od_read

ST_62: exitcond_flatten45_m_1 (118)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:20  %exitcond_flatten45_m_1 = select i1 %exitcond_flatten1, i1 %exitcond_flatten45_m, i1 %exitcond_flatten2

ST_62: b_mid2 (119)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:43
.preheader2.preheader:21  %b_mid2 = select i1 %exitcond_flatten1, i31 %b_s_4, i31 %b_s


 <State 63>: 3.25ns
ST_63: tmp_3_mid1 (104)  [6/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.preheader2.preheader:6  %tmp_3_mid1 = mul i32 %b_cast, %id_read

ST_63: tmp_4_mid1 (106)  [6/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader2.preheader:8  %tmp_4_mid1 = mul i32 %b_cast, %od_read

ST_63: tmp_8 (111)  [1/1] 3.25ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:13  %tmp_8 = icmp sgt i32 %indvars_iv2, %indvars_iv1

ST_63: tmp_6_mid1 (116)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:52 (grouped into LUT with out node tmp_6_mid2)
.preheader2.preheader:18  %tmp_6_mid1 = select i1 %exitcond_flatten1, i1 %tmp_6_mid, i1 %tmp_6

ST_63: tmp_10 (122)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:24  %tmp_10 = or i1 %exitcond_flatten45_m_1, %exitcond_flatten1

ST_63: tmp_6_mid2 (140)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:52 (out node of the LUT)
.preheader2.preheader:42  %tmp_6_mid2 = select i1 %exitcond_flatten45_m_1, i1 %tmp_6_mid, i1 %tmp_6_mid1


 <State 64>: 2.89ns
ST_64: indvars_iv12_mid (102)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:52 (grouped into LUT with out node indvars_iv12_mid1)
.preheader2.preheader:4  %indvars_iv12_mid = select i1 %exitcond_flatten1, i32 %k_read, i32 %indvars_iv2

ST_64: tmp_3_mid1 (104)  [5/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.preheader2.preheader:6  %tmp_3_mid1 = mul i32 %b_cast, %id_read

ST_64: tmp_4_mid1 (106)  [5/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader2.preheader:8  %tmp_4_mid1 = mul i32 %b_cast, %od_read

ST_64: smax (112)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:49 (grouped into LUT with out node tmp_9)
.preheader2.preheader:14  %smax = select i1 %tmp_8, i32 %indvars_iv2, i32 %indvars_iv1

ST_64: tmp_9 (113)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:49 (out node of the LUT)
.preheader2.preheader:15  %tmp_9 = add i32 %indvars_iv, %smax

ST_64: indvars_iv14_mid (124)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:26  %indvars_iv14_mid = select i1 %tmp_10, i32 0, i32 %indvars_iv1

ST_64: indvars_iv12_mid1 (125)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:49 (out node of the LUT)
.preheader2.preheader:27  %indvars_iv12_mid1 = select i1 %exitcond_flatten45_m_1, i32 %k_read, i32 %indvars_iv12_mid


 <State 65>: 2.89ns
ST_65: tmp_3_mid1 (104)  [4/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.preheader2.preheader:6  %tmp_3_mid1 = mul i32 %b_cast, %id_read

ST_65: tmp_4_mid1 (106)  [4/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader2.preheader:8  %tmp_4_mid1 = mul i32 %b_cast, %od_read

ST_65: p_mid1 (114)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:49 (grouped into LUT with out node p_mid2)
.preheader2.preheader:16  %p_mid1 = select i1 %exitcond_flatten1, i32 %smax16_mid, i32 %tmp_9

ST_65: indvars_iv17_mid (123)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:25  %indvars_iv17_mid = select i1 %tmp_10, i32 0, i32 %indvars_iv

ST_65: p_mid2 (136)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:49 (out node of the LUT)
.preheader2.preheader:38  %p_mid2 = select i1 %exitcond_flatten45_m_1, i32 %smax16_mid, i32 %p_mid1

ST_65: indvars_iv_next (143)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:45  %indvars_iv_next = add i32 %indvars_iv12_mid1, %s_read

ST_65: indvars_iv_next1 (144)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:46  %indvars_iv_next1 = add i32 %indvars_iv14_mid, %s_read


 <State 66>: 3.25ns
ST_66: tmp_3_mid1 (104)  [3/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.preheader2.preheader:6  %tmp_3_mid1 = mul i32 %b_cast, %id_read

ST_66: tmp_4_mid1 (106)  [3/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader2.preheader:8  %tmp_4_mid1 = mul i32 %b_cast, %od_read

ST_66: indvars_iv_next2 (145)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:47  %indvars_iv_next2 = sub i32 %indvars_iv17_mid, %s_read

ST_66: p_mid3 (150)  [1/1] 3.25ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:52  %p_mid3 = icmp sgt i32 %indvars_iv_next, %indvars_iv_next1

ST_66: indvars_iv14_mid2 (162)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:64  %indvars_iv14_mid2 = select i1 %tmp_6_mid2, i32 %indvars_iv14_mid, i32 %indvars_iv_next1

ST_66: indvars_iv12_mid2 (163)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:52
.preheader2.preheader:65  %indvars_iv12_mid2 = select i1 %tmp_6_mid2, i32 %indvars_iv12_mid1, i32 %indvars_iv_next


 <State 67>: 2.89ns
ST_67: i_d_mid (101)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:3  %i_d_mid = select i1 %exitcond_flatten1, i31 0, i31 %i_d

ST_67: tmp_3_mid1 (104)  [2/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.preheader2.preheader:6  %tmp_3_mid1 = mul i32 %b_cast, %id_read

ST_67: tmp_4_mid1 (106)  [2/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader2.preheader:8  %tmp_4_mid1 = mul i32 %b_cast, %od_read

ST_67: smax16_mid1 (151)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:49 (grouped into LUT with out node p_mid4)
.preheader2.preheader:53  %smax16_mid1 = select i1 %p_mid3, i32 %indvars_iv_next, i32 %indvars_iv_next1

ST_67: p_mid4 (152)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:49 (out node of the LUT)
.preheader2.preheader:54  %p_mid4 = add i32 %smax16_mid1, %indvars_iv_next2

ST_67: indvars_iv17_mid2 (161)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:63  %indvars_iv17_mid2 = select i1 %tmp_6_mid2, i32 %indvars_iv17_mid, i32 %indvars_iv_next2


 <State 68>: 2.85ns
ST_68: tmp_3_mid1 (104)  [1/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.preheader2.preheader:6  %tmp_3_mid1 = mul i32 %b_cast, %id_read

ST_68: tmp_4_mid1 (106)  [1/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader2.preheader:8  %tmp_4_mid1 = mul i32 %b_cast, %od_read

ST_68: o_d (120)  [1/1] 2.85ns  loc: ../maxpool_test/maxpool_layer.cpp:46
.preheader2.preheader:22  %o_d = add i31 %i_d_mid, 1

ST_68: p_mid5 (153)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:49 (out node of the LUT)
.preheader2.preheader:55  %p_mid5 = select i1 %tmp_6_mid2, i32 %p_mid2, i32 %p_mid4


 <State 69>: 2.89ns
ST_69: tmp_3_mid2 (105)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:68 (grouped into LUT with out node tmp4_mid1)
.preheader2.preheader:7  %tmp_3_mid2 = select i1 %exitcond_flatten1, i32 %tmp_3_mid1, i32 %tmp_3

ST_69: tmp_4_mid2 (107)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:73 (grouped into LUT with out node tmp9_mid1)
.preheader2.preheader:9  %tmp_4_mid2 = select i1 %exitcond_flatten1, i32 %tmp_4_mid1, i32 %tmp_4

ST_69: i_d_cast (121)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:46
.preheader2.preheader:23  %i_d_cast = zext i31 %o_d to i32

ST_69: tmp4_mid1 (130)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:68 (out node of the LUT)
.preheader2.preheader:32  %tmp4_mid1 = add i32 %tmp_3_mid2, %i_d_cast

ST_69: tmp9_mid1 (133)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:73 (out node of the LUT)
.preheader2.preheader:35  %tmp9_mid1 = add i32 %tmp_4_mid2, %i_d_cast

ST_69: i_d_mid2 (141)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:43  %i_d_mid2 = select i1 %exitcond_flatten45_m_1, i31 %o_d, i31 %i_d_mid


 <State 70>: 2.14ns
ST_70: tmp5_mid2127_v (108)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:68 (grouped into LUT with out node tmp5_mid2_v)
.preheader2.preheader:10  %tmp5_mid2127_v = select i1 %exitcond_flatten1, i32 %tmp_3_mid1, i32 %tmp4

ST_70: tmp7_mid (109)  [7/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader2.preheader:11  %tmp7_mid = mul i32 %tmp_4_mid1, %oy_read

ST_70: tmp5_mid2_v (131)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:49 (out node of the LUT)
.preheader2.preheader:33  %tmp5_mid2_v = select i1 %exitcond_flatten45_m_1, i32 %tmp4_mid1, i32 %tmp5_mid2127_v

ST_70: tmp7_mid1 (134)  [7/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader2.preheader:36  %tmp7_mid1 = mul i32 %tmp9_mid1, %oy_read


 <State 71>: 2.14ns
ST_71: tmp7_mid (109)  [6/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader2.preheader:11  %tmp7_mid = mul i32 %tmp_4_mid1, %oy_read

ST_71: tmp5_mid2 (132)  [7/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:34  %tmp5_mid2 = mul i32 %tmp5_mid2_v, %iy_read

ST_71: tmp7_mid1 (134)  [6/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader2.preheader:36  %tmp7_mid1 = mul i32 %tmp9_mid1, %oy_read


 <State 72>: 2.14ns
ST_72: tmp7_mid (109)  [5/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader2.preheader:11  %tmp7_mid = mul i32 %tmp_4_mid1, %oy_read

ST_72: tmp5_mid2 (132)  [6/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:34  %tmp5_mid2 = mul i32 %tmp5_mid2_v, %iy_read

ST_72: tmp7_mid1 (134)  [5/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader2.preheader:36  %tmp7_mid1 = mul i32 %tmp9_mid1, %oy_read


 <State 73>: 2.14ns
ST_73: tmp7_mid (109)  [4/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader2.preheader:11  %tmp7_mid = mul i32 %tmp_4_mid1, %oy_read

ST_73: tmp5_mid2 (132)  [5/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:34  %tmp5_mid2 = mul i32 %tmp5_mid2_v, %iy_read

ST_73: tmp7_mid1 (134)  [4/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader2.preheader:36  %tmp7_mid1 = mul i32 %tmp9_mid1, %oy_read


 <State 74>: 2.14ns
ST_74: tmp7_mid (109)  [3/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader2.preheader:11  %tmp7_mid = mul i32 %tmp_4_mid1, %oy_read

ST_74: tmp5_mid2 (132)  [4/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:34  %tmp5_mid2 = mul i32 %tmp5_mid2_v, %iy_read

ST_74: tmp7_mid1 (134)  [3/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader2.preheader:36  %tmp7_mid1 = mul i32 %tmp9_mid1, %oy_read


 <State 75>: 2.14ns
ST_75: indvars_iv19_mid (103)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:52 (grouped into LUT with out node indvars_iv19_mid1)
.preheader2.preheader:5  %indvars_iv19_mid = select i1 %exitcond_flatten1, i32 %k_read, i32 %indvars_iv5

ST_75: tmp7_mid (109)  [2/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader2.preheader:11  %tmp7_mid = mul i32 %tmp_4_mid1, %oy_read

ST_75: o_y_mid (126)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:28  %o_y_mid = select i1 %tmp_10, i31 0, i31 %o_y

ST_75: indvars_iv19_mid1 (129)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:49 (out node of the LUT)
.preheader2.preheader:31  %indvars_iv19_mid1 = select i1 %exitcond_flatten45_m_1, i32 %k_read, i32 %indvars_iv19_mid

ST_75: tmp5_mid2 (132)  [3/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:34  %tmp5_mid2 = mul i32 %tmp5_mid2_v, %iy_read

ST_75: tmp7_mid1 (134)  [2/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader2.preheader:36  %tmp7_mid1 = mul i32 %tmp9_mid1, %oy_read


 <State 76>: 2.85ns
ST_76: tmp7_mid (109)  [1/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader2.preheader:11  %tmp7_mid = mul i32 %tmp_4_mid1, %oy_read

ST_76: indvars_iv21_mid (128)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:52 (grouped into LUT with out node indvars_iv21_mid2)
.preheader2.preheader:30  %indvars_iv21_mid = select i1 %tmp_10, i32 0, i32 %indvars_iv4

ST_76: tmp5_mid2 (132)  [2/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:34  %tmp5_mid2 = mul i32 %tmp5_mid2_v, %iy_read

ST_76: tmp7_mid1 (134)  [1/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:73
.preheader2.preheader:36  %tmp7_mid1 = mul i32 %tmp9_mid1, %oy_read

ST_76: o_y_1 (142)  [1/1] 2.85ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:44  %o_y_1 = add i31 %o_y_mid, 1

ST_76: indvars_iv21_mid2 (148)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:52 (out node of the LUT)
.preheader2.preheader:50  %indvars_iv21_mid2 = select i1 %tmp_6_mid2, i32 %indvars_iv21_mid, i32 0

ST_76: indvars_iv19_mid2 (149)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:52 (out node of the LUT)
.preheader2.preheader:51  %indvars_iv19_mid2 = select i1 %tmp_6_mid2, i32 %indvars_iv19_mid1, i32 %k_read


 <State 77>: 3.25ns
ST_77: tmp7_mid3 (110)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:73 (grouped into LUT with out node tmp8_mid1)
.preheader2.preheader:12  %tmp7_mid3 = select i1 %exitcond_flatten1, i32 %tmp7_mid, i32 %tmp7

ST_77: tmp1_mid2157_v (115)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:73 (grouped into LUT with out node tmp1_mid289_v)
.preheader2.preheader:17  %tmp1_mid2157_v = select i1 %exitcond_flatten1, i32 %tmp7_mid, i32 %tmp8

ST_77: indvars_iv24_mid (127)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:52 (grouped into LUT with out node indvars_iv24_mid2)
.preheader2.preheader:29  %indvars_iv24_mid = select i1 %tmp_10, i32 0, i32 %indvars_iv3

ST_77: tmp5_mid2 (132)  [1/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:34  %tmp5_mid2 = mul i32 %tmp5_mid2_v, %iy_read

ST_77: tmp7_mid2 (135)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:49 (grouped into LUT with out node tmp8_mid1)
.preheader2.preheader:37  %tmp7_mid2 = select i1 %exitcond_flatten45_m_1, i32 %tmp7_mid1, i32 %tmp7_mid3

ST_77: tmp1_mid289_v (138)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:49 (out node of the LUT)
.preheader2.preheader:40  %tmp1_mid289_v = select i1 %exitcond_flatten45_m_1, i32 %tmp7_mid1, i32 %tmp1_mid2157_v

ST_77: o_x_cast_mid (139)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:52 (grouped into LUT with out node o_x_cast_mid2)
.preheader2.preheader:41  %o_x_cast_mid = select i1 %tmp_10, i31 0, i31 %o_x

ST_77: o_y_cast (146)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:48  %o_y_cast = zext i31 %o_y_1 to i32

ST_77: indvars_iv24_mid2 (147)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:52 (out node of the LUT)
.preheader2.preheader:49  %indvars_iv24_mid2 = select i1 %tmp_6_mid2, i32 %indvars_iv24_mid, i32 0

ST_77: i_y_mid1 (154)  [7/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:62
.preheader2.preheader:56  %i_y_mid1 = mul nsw i32 %o_y_cast, %s_read

ST_77: tmp8_mid1 (156)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:49 (out node of the LUT)
.preheader2.preheader:58  %tmp8_mid1 = add i32 %tmp7_mid2, %o_y_cast

ST_77: o_x_cast_mid2 (159)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:52 (out node of the LUT)
.preheader2.preheader:61  %o_x_cast_mid2 = select i1 %tmp_6_mid2, i31 %o_x_cast_mid, i31 0

ST_77: o_y_mid2 (164)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:52
.preheader2.preheader:66  %o_y_mid2 = select i1 %tmp_6_mid2, i31 %o_y_mid, i31 %o_y_1

ST_77: tmp_12 (165)  [1/1] 3.25ns  loc: ../maxpool_test/maxpool_layer.cpp:52
.preheader2.preheader:67  %tmp_12 = icmp sgt i32 %indvars_iv19_mid2, %indvars_iv21_mid2


 <State 78>: 2.89ns
ST_78: i_y_mid1 (154)  [6/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:62
.preheader2.preheader:56  %i_y_mid1 = mul nsw i32 %o_y_cast, %s_read

ST_78: tmp1_mid2_v (157)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:52 (out node of the LUT)
.preheader2.preheader:59  %tmp1_mid2_v = select i1 %tmp_6_mid2, i32 %tmp1_mid289_v, i32 %tmp8_mid1

ST_78: o_x_cast_mid2_cast (160)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:52
.preheader2.preheader:62  %o_x_cast_mid2_cast = zext i31 %o_x_cast_mid2 to i32

ST_78: smax1 (166)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:52 (grouped into LUT with out node tmp_16)
.preheader2.preheader:68  %smax1 = select i1 %tmp_12, i32 %indvars_iv19_mid2, i32 %indvars_iv21_mid2

ST_78: tmp_16 (167)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:52 (out node of the LUT)
.preheader2.preheader:69  %tmp_16 = add i32 %smax1, %indvars_iv24_mid2

ST_78: i_x (168)  [7/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:65
.preheader2.preheader:70  %i_x = mul nsw i32 %o_x_cast_mid2_cast, %s_read


 <State 79>: 2.14ns
ST_79: i_y_mid1 (154)  [5/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:62
.preheader2.preheader:56  %i_y_mid1 = mul nsw i32 %o_y_cast, %s_read

ST_79: tmp1_mid2 (158)  [7/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:52
.preheader2.preheader:60  %tmp1_mid2 = mul i32 %tmp1_mid2_v, %ox_read

ST_79: i_x (168)  [6/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:65
.preheader2.preheader:70  %i_x = mul nsw i32 %o_x_cast_mid2_cast, %s_read

ST_79: cast (170)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:72  %cast = zext i32 %p_mid5 to i64

ST_79: cast7 (171)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:52
.preheader2.preheader:73  %cast7 = zext i32 %tmp_16 to i64

ST_79: bound (172)  [7/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:74  %bound = mul i64 %cast, %cast7


 <State 80>: 2.14ns
ST_80: i_y_mid1 (154)  [4/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:62
.preheader2.preheader:56  %i_y_mid1 = mul nsw i32 %o_y_cast, %s_read

ST_80: tmp1_mid2 (158)  [6/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:52
.preheader2.preheader:60  %tmp1_mid2 = mul i32 %tmp1_mid2_v, %ox_read

ST_80: i_x (168)  [5/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:65
.preheader2.preheader:70  %i_x = mul nsw i32 %o_x_cast_mid2_cast, %s_read

ST_80: bound (172)  [6/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:74  %bound = mul i64 %cast, %cast7


 <State 81>: 2.14ns
ST_81: i_y_mid1 (154)  [3/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:62
.preheader2.preheader:56  %i_y_mid1 = mul nsw i32 %o_y_cast, %s_read

ST_81: tmp1_mid2 (158)  [5/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:52
.preheader2.preheader:60  %tmp1_mid2 = mul i32 %tmp1_mid2_v, %ox_read

ST_81: i_x (168)  [4/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:65
.preheader2.preheader:70  %i_x = mul nsw i32 %o_x_cast_mid2_cast, %s_read

ST_81: bound (172)  [5/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:74  %bound = mul i64 %cast, %cast7


 <State 82>: 2.14ns
ST_82: i_y_mid1 (154)  [2/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:62
.preheader2.preheader:56  %i_y_mid1 = mul nsw i32 %o_y_cast, %s_read

ST_82: tmp1_mid2 (158)  [4/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:52
.preheader2.preheader:60  %tmp1_mid2 = mul i32 %tmp1_mid2_v, %ox_read

ST_82: i_x (168)  [3/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:65
.preheader2.preheader:70  %i_x = mul nsw i32 %o_x_cast_mid2_cast, %s_read

ST_82: bound (172)  [4/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:74  %bound = mul i64 %cast, %cast7


 <State 83>: 2.14ns
ST_83: i_y_mid1 (154)  [1/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:62
.preheader2.preheader:56  %i_y_mid1 = mul nsw i32 %o_y_cast, %s_read

ST_83: tmp1_mid2 (158)  [3/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:52
.preheader2.preheader:60  %tmp1_mid2 = mul i32 %tmp1_mid2_v, %ox_read

ST_83: i_x (168)  [2/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:65
.preheader2.preheader:70  %i_x = mul nsw i32 %o_x_cast_mid2_cast, %s_read

ST_83: bound (172)  [3/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:74  %bound = mul i64 %cast, %cast7


 <State 84>: 2.14ns
ST_84: i_y_mid (137)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:62 (grouped into LUT with out node i_y_mid2)
.preheader2.preheader:39  %i_y_mid = select i1 %tmp_10, i32 0, i32 %i_y

ST_84: i_y_mid2 (155)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:62 (out node of the LUT)
.preheader2.preheader:57  %i_y_mid2 = select i1 %tmp_6_mid2, i32 %i_y_mid, i32 %i_y_mid1

ST_84: tmp1_mid2 (158)  [2/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:52
.preheader2.preheader:60  %tmp1_mid2 = mul i32 %tmp1_mid2_v, %ox_read

ST_84: i_x (168)  [1/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:65
.preheader2.preheader:70  %i_x = mul nsw i32 %o_x_cast_mid2_cast, %s_read

ST_84: bound (172)  [2/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:74  %bound = mul i64 %cast, %cast7


 <State 85>: 2.89ns
ST_85: tmp1_mid2 (158)  [1/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:52
.preheader2.preheader:60  %tmp1_mid2 = mul i32 %tmp1_mid2_v, %ox_read

ST_85: tmp_7 (169)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:65
.preheader2.preheader:71  %tmp_7 = add nsw i32 %i_x, %k_read

ST_85: bound (172)  [1/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader2.preheader:74  %bound = mul i64 %cast, %cast7

ST_85: StgValue_399 (173)  [1/1] 1.61ns  loc: ../maxpool_test/maxpool_layer.cpp:62
.preheader2.preheader:75  br label %1


 <State 86>: 5.79ns
ST_86: indvar_flatten (175)  [1/1] 0.00ns
:0  %indvar_flatten = phi i64 [ 0, %.preheader2.preheader ], [ %indvar_flatten_next, %.reset ]

ST_86: i_y1 (176)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:62
:1  %i_y1 = phi i32 [ %i_y_mid2, %.preheader2.preheader ], [ %tmp6_mid2_v_v, %.reset ]

ST_86: i_x1 (178)  [1/1] 0.00ns
:3  %i_x1 = phi i32 [ %i_x, %.preheader2.preheader ], [ %i_x_1, %.reset ]

ST_86: exitcond_flatten (179)  [1/1] 3.72ns  loc: ../maxpool_test/maxpool_layer.cpp:49
:4  %exitcond_flatten = icmp eq i64 %indvar_flatten, %bound

ST_86: indvar_flatten_next (180)  [2/2] 2.90ns
:5  %indvar_flatten_next = add i64 %indvar_flatten, 1

ST_86: tmp_18 (183)  [1/1] 3.25ns  loc: ../maxpool_test/maxpool_layer.cpp:65
.reset:0  %tmp_18 = icmp slt i32 %i_x1, %tmp_7

ST_86: i_y_s (185)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:62
.reset:2  %i_y_s = add nsw i32 1, %i_y1


 <State 87>: 2.90ns
ST_87: tmp_s (177)  [1/1] 0.00ns
:2  %tmp_s = phi float [ -9.000000e+03, %.preheader2.preheader ], [ %output_element, %.reset ]

ST_87: indvar_flatten_next (180)  [1/2] 2.90ns
:5  %indvar_flatten_next = add i64 %indvar_flatten, 1

ST_87: StgValue_409 (181)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:49
:6  br i1 %exitcond_flatten, label %2, label %.reset

ST_87: i_x1_mid2 (184)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:65
.reset:1  %i_x1_mid2 = select i1 %tmp_18, i32 %i_x1, i32 %i_x

ST_87: tmp6_mid2_v_v (186)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:65
.reset:3  %tmp6_mid2_v_v = select i1 %tmp_18, i32 %i_y1, i32 %i_y_s


 <State 88>: 2.89ns
ST_88: tmp6_mid2_v (187)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:65
.reset:4  %tmp6_mid2_v = add i32 %tmp6_mid2_v_v, %tmp5_mid2

ST_88: tmp2 (191)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.reset:8  %tmp2 = add i32 %tmp_2, %i_x1_mid2

ST_88: i_x_1 (213)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:65
.reset:30  %i_x_1 = add nsw i32 1, %i_x1_mid2


 <State 89>: 2.14ns
ST_89: tmp6_mid2 (188)  [7/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:65
.reset:5  %tmp6_mid2 = mul i32 %ix_read, %tmp6_mid2_v


 <State 90>: 2.14ns
ST_90: tmp6_mid2 (188)  [6/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:65
.reset:5  %tmp6_mid2 = mul i32 %ix_read, %tmp6_mid2_v


 <State 91>: 2.14ns
ST_91: tmp6_mid2 (188)  [5/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:65
.reset:5  %tmp6_mid2 = mul i32 %ix_read, %tmp6_mid2_v


 <State 92>: 2.14ns
ST_92: tmp6_mid2 (188)  [4/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:65
.reset:5  %tmp6_mid2 = mul i32 %ix_read, %tmp6_mid2_v


 <State 93>: 2.14ns
ST_93: tmp6_mid2 (188)  [3/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:65
.reset:5  %tmp6_mid2 = mul i32 %ix_read, %tmp6_mid2_v


 <State 94>: 2.14ns
ST_94: tmp6_mid2 (188)  [2/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:65
.reset:5  %tmp6_mid2 = mul i32 %ix_read, %tmp6_mid2_v


 <State 95>: 2.14ns
ST_95: tmp6_mid2 (188)  [1/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:65
.reset:5  %tmp6_mid2 = mul i32 %ix_read, %tmp6_mid2_v


 <State 96>: 2.89ns
ST_96: tmp_14 (192)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.reset:9  %tmp_14 = add i32 %tmp2, %tmp6_mid2


 <State 97>: 3.50ns
ST_97: mem_addr_1 (193)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.reset:10  %mem_addr_1 = getelementptr inbounds float* %mem, i32 %tmp_14

ST_97: temp_req (194)  [7/7] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.reset:11  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1) nounwind


 <State 98>: 3.50ns
ST_98: temp_req (194)  [6/7] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.reset:11  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1) nounwind


 <State 99>: 3.50ns
ST_99: temp_req (194)  [5/7] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.reset:11  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1) nounwind


 <State 100>: 3.50ns
ST_100: temp_req (194)  [4/7] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.reset:11  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1) nounwind


 <State 101>: 3.50ns
ST_101: temp_req (194)  [3/7] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.reset:11  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1) nounwind


 <State 102>: 3.50ns
ST_102: temp_req (194)  [2/7] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.reset:11  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1) nounwind


 <State 103>: 3.50ns
ST_103: temp_req (194)  [1/7] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.reset:11  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1) nounwind


 <State 104>: 3.50ns
ST_104: temp (195)  [1/1] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.reset:12  %temp = call float @_ssdm_op_Read.m_axi.floatP(float* %mem_addr_1) nounwind


 <State 105>: 2.64ns
ST_105: tmp_22 (209)  [4/4] 2.64ns  loc: C:/Xilinx/Vivado_HLS/2017.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:214->../maxpool_test/maxpool_layer.cpp:69
.reset:26  %tmp_22 = fcmp olt float %temp, %tmp_s


 <State 106>: 2.64ns
ST_106: tmp_22 (209)  [3/4] 2.64ns  loc: C:/Xilinx/Vivado_HLS/2017.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:214->../maxpool_test/maxpool_layer.cpp:69
.reset:26  %tmp_22 = fcmp olt float %temp, %tmp_s


 <State 107>: 3.19ns
ST_107: temp_to_int (196)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.reset:13  %temp_to_int = bitcast float %temp to i32

ST_107: tmp_15 (197)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.reset:14  %tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_to_int, i32 23, i32 30)

ST_107: tmp_24 (198)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.reset:15  %tmp_24 = trunc i32 %temp_to_int to i23

ST_107: tmp_13_to_int (199)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:69
.reset:16  %tmp_13_to_int = bitcast float %tmp_s to i32

ST_107: tmp_17 (200)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:69
.reset:17  %tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_13_to_int, i32 23, i32 30)

ST_107: tmp_25 (201)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:69
.reset:18  %tmp_25 = trunc i32 %tmp_13_to_int to i23

ST_107: notlhs (202)  [1/1] 2.90ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.reset:19  %notlhs = icmp ne i8 %tmp_15, -1

ST_107: notrhs (203)  [1/1] 3.19ns  loc: ../maxpool_test/maxpool_layer.cpp:68
.reset:20  %notrhs = icmp eq i23 %tmp_24, 0

ST_107: notlhs1 (205)  [1/1] 2.90ns  loc: ../maxpool_test/maxpool_layer.cpp:69
.reset:22  %notlhs1 = icmp ne i8 %tmp_17, -1

ST_107: notrhs1 (206)  [1/1] 3.19ns  loc: ../maxpool_test/maxpool_layer.cpp:69
.reset:23  %notrhs1 = icmp eq i23 %tmp_25, 0

ST_107: tmp_22 (209)  [2/4] 2.64ns  loc: C:/Xilinx/Vivado_HLS/2017.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:214->../maxpool_test/maxpool_layer.cpp:69
.reset:26  %tmp_22 = fcmp olt float %temp, %tmp_s


 <State 108>: 6.78ns
ST_108: tmp_13 (189)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:66
.reset:6  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

ST_108: StgValue_446 (190)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:67
.reset:7  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_108: tmp_19 (204)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:68 (grouped into LUT with out node tmp_23)
.reset:21  %tmp_19 = or i1 %notrhs, %notlhs

ST_108: tmp_20 (207)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:69 (grouped into LUT with out node tmp_23)
.reset:24  %tmp_20 = or i1 %notrhs1, %notlhs1

ST_108: tmp_21 (208)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:68 (grouped into LUT with out node tmp_23)
.reset:25  %tmp_21 = and i1 %tmp_19, %tmp_20

ST_108: tmp_22 (209)  [1/4] 2.64ns  loc: C:/Xilinx/Vivado_HLS/2017.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:214->../maxpool_test/maxpool_layer.cpp:69
.reset:26  %tmp_22 = fcmp olt float %temp, %tmp_s

ST_108: tmp_23 (210)  [1/1] 2.07ns  loc: C:/Xilinx/Vivado_HLS/2017.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:214->../maxpool_test/maxpool_layer.cpp:69 (out node of the LUT)
.reset:27  %tmp_23 = and i1 %tmp_21, %tmp_22

ST_108: output_element (211)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:69 (out node of the LUT)
.reset:28  %output_element = select i1 %tmp_23, float %tmp_s, float %temp

ST_108: empty (212)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:70
.reset:29  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_13) nounwind

ST_108: StgValue_454 (214)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:65
.reset:31  br label %1


 <State 109>: 3.37ns
ST_109: tmp1 (216)  [1/1] 2.85ns  loc: ../maxpool_test/maxpool_layer.cpp:73
:0  %tmp1 = add i32 %o_x_cast_mid2_cast, %tmp_5

ST_109: o_x_op (222)  [1/1] 2.85ns  loc: ../maxpool_test/maxpool_layer.cpp:52
:6  %o_x_op = add i31 %o_x, 1

ST_109: indvars_iv_next3 (225)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:52
:9  %indvars_iv_next3 = add i32 %indvars_iv19_mid2, %s_read

ST_109: indvars_iv_next4 (226)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:52
:10  %indvars_iv_next4 = add i32 %indvars_iv21_mid2, %s_read

ST_109: indvars_iv_next5 (227)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:52
:11  %indvars_iv_next5 = sub i32 %indvars_iv24_mid2, %s_read

ST_109: indvar_flatten43_op (228)  [2/2] 2.90ns  loc: ../maxpool_test/maxpool_layer.cpp:49
:12  %indvar_flatten43_op = add i64 %indvar_flatten3, 1

ST_109: indvar_flatten95_op (230)  [2/2] 3.37ns
:14  %indvar_flatten95_op = add i96 %indvar_flatten2, 1


 <State 110>: 3.37ns
ST_110: tmp_11 (217)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:73
:1  %tmp_11 = add i32 %tmp1_mid2, %tmp1

ST_110: o_x_mid265_op (223)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:52 (grouped into LUT with out node o_x_1)
:7  %o_x_mid265_op = select i1 %tmp_10, i31 1, i31 %o_x_op

ST_110: o_x_1 (224)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:52 (out node of the LUT)
:8  %o_x_1 = select i1 %tmp_6_mid2, i31 %o_x_mid265_op, i31 1

ST_110: indvar_flatten43_op (228)  [1/2] 2.90ns  loc: ../maxpool_test/maxpool_layer.cpp:49
:12  %indvar_flatten43_op = add i64 %indvar_flatten3, 1

ST_110: indvar_flatten95_op (230)  [1/2] 3.37ns
:14  %indvar_flatten95_op = add i96 %indvar_flatten2, 1


 <State 111>: 3.50ns
ST_111: mem_addr (218)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:73
:2  %mem_addr = getelementptr inbounds float* %mem, i32 %tmp_11

ST_111: mem_addr_req (219)  [1/1] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:73
:3  %mem_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %mem_addr, i32 1) nounwind

ST_111: indvar_flatten_next1 (229)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:49
:13  %indvar_flatten_next1 = select i1 %tmp_10, i64 1, i64 %indvar_flatten43_op

ST_111: indvar_flatten_next2 (231)  [1/1] 2.07ns
:15  %indvar_flatten_next2 = select i1 %exitcond_flatten1, i96 1, i96 %indvar_flatten95_op


 <State 112>: 3.50ns
ST_112: StgValue_471 (220)  [1/1] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:73
:4  call void @_ssdm_op_Write.m_axi.floatP(float* %mem_addr, float %tmp_s, i4 -1) nounwind


 <State 113>: 3.50ns
ST_113: mem_addr_resp (221)  [5/5] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:73
:5  %mem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr) nounwind


 <State 114>: 3.50ns
ST_114: mem_addr_resp (221)  [4/5] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:73
:5  %mem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr) nounwind


 <State 115>: 3.50ns
ST_115: mem_addr_resp (221)  [3/5] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:73
:5  %mem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr) nounwind


 <State 116>: 3.50ns
ST_116: mem_addr_resp (221)  [2/5] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:73
:5  %mem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr) nounwind


 <State 117>: 3.50ns
ST_117: mem_addr_resp (221)  [1/5] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:73
:5  %mem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr) nounwind

ST_117: StgValue_477 (232)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:52
:16  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ od]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ox]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ oy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ id]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ix]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_read                 (read           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
s_read                 (read           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
iy_read                (read           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
ix_read                (read           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
id_read                (read           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
oy_read                (read           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
ox_read                (read           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
od_read                (read           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
b_read                 (read           ) [ 0011111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
output_offset_read     (read           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_offset_read      (read           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                    (partselect     ) [ 0011111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                  (partselect     ) [ 0011111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000]
cast1                  (zext           ) [ 0011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cast2                  (zext           ) [ 0011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bound1                 (mul            ) [ 0000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
cast3                  (zext           ) [ 0000000001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cast4                  (zext           ) [ 0000000001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bound2                 (mul            ) [ 0000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
cast5                  (zext           ) [ 0000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000]
cast6                  (zext           ) [ 0000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000]
p_mid                  (icmp           ) [ 0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_182           (specbitsmap    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_183           (specbitsmap    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_184           (specbitsmap    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_185           (specbitsmap    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_186           (specbitsmap    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_187           (specbitsmap    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_188           (specbitsmap    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_189           (specbitsmap    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_190           (specbitsmap    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_191           (specbitsmap    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_192           (specbitsmap    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_193           (specbitsmap    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_194           (spectopmodule  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_195           (specinterface  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_196           (specinterface  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_197           (specinterface  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_198           (specinterface  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_199           (specinterface  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_200           (specinterface  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_201           (specinterface  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_202           (specinterface  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_203           (specinterface  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_204           (specinterface  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_205           (specinterface  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_206           (specinterface  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_207           (specinterface  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                  (zext           ) [ 0000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_5                  (zext           ) [ 0000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111]
bound3                 (mul            ) [ 0000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111]
smax16_mid             (select         ) [ 0000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_6_mid              (icmp           ) [ 0000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111]
exitcond_flatten45_m   (icmp           ) [ 0000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_214           (br             ) [ 0000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111]
indvar_flatten1        (phi            ) [ 0000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000]
b_s                    (phi            ) [ 0000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000000000000000000]
b_cast_mid1            (zext           ) [ 0000000000000000000000000000000000000000000000011111111111111000000000000000000000000000000000000000000000000000000000]
exitcond_flatten3      (icmp           ) [ 0000000000000000000000000000000000000000000000011111111111111100000000000000000000000000000000000000000000000000000000]
indvar_flatten_next3   (add            ) [ 0000000000000000000000000000000000000000000001100111111111111111111111111111111111111111111111111111111111111111111111]
tmp_4                  (mul            ) [ 0000000000000000000000000000000000000000000000000000011111111111111111000000000000000000000000000000000000000000000000]
i_d                    (phi            ) [ 0000000000000000000000000000000000000000000000111111111111111111111100000000000000000000000000000000000000000000000000]
i_d_cast_mid1          (zext           ) [ 0000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000000000000]
tmp9                   (add            ) [ 0000000000000000000000000000000000000000000000000000001111111000000000000000000000000000000000000000000000000000000000]
o_y                    (phi            ) [ 0000000000000000000000000000000000000000000000111111111111111111111111111111000000000000000000000000000000000000000000]
o_y_cast_mid1          (zext           ) [ 0000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000000]
tmp_3                  (mul            ) [ 0000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000]
tmp7                   (mul            ) [ 0000000000000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000]
indvar_flatten2        (phi            ) [ 0000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111110000000]
indvar_flatten3        (phi            ) [ 0000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111110000000]
indvars_iv             (phi            ) [ 0000000000000000000000000000000000000000000000111111111111111111110000000000000000000000000000000000000000000000000000]
indvars_iv1            (phi            ) [ 0000000000000000000000000000000000000000000000111111111111111111100000000000000000000000000000000000000000000000000000]
indvars_iv2            (phi            ) [ 0000000000000000000000000000000000000000000000111111111111111111100000000000000000000000000000000000000000000000000000]
indvars_iv3            (phi            ) [ 0000000000000000000000000000000000000000000000111111111111111111111111111111110000000000000000000000000000000000000000]
indvars_iv4            (phi            ) [ 0000000000000000000000000000000000000000000000111111111111111111111111111111100000000000000000000000000000000000000000]
indvars_iv5            (phi            ) [ 0000000000000000000000000000000000000000000000111111111111111111111111111111000000000000000000000000000000000000000000]
o_x                    (phi            ) [ 0000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111100000000]
tmp4                   (add            ) [ 0000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000]
i_y                    (mul            ) [ 0000000000000000000000000000000000000000000000000000000000000011111111111111111111111000000000000000000000000000000000]
tmp8                   (add            ) [ 0000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000000000000000000000000000000]
o_x_cast               (zext           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                  (icmp           ) [ 0000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000]
StgValue_268           (br             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_s_4                  (add            ) [ 0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
exitcond_flatten1      (icmp           ) [ 0000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111000000]
exitcond_flatten2      (icmp           ) [ 0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
StgValue_272           (ret            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_cast                 (zext           ) [ 0000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000]
exitcond_flatten45_m_1 (select         ) [ 0000000000000000000000000000000000000000000000000000000000000001111111111111110000000000000000000000000000000000000000]
b_mid2                 (select         ) [ 0000000000000000000000000000000000000000000001100000000000000001111111111111111111111111111111111111111111111111111111]
tmp_8                  (icmp           ) [ 0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000]
tmp_6_mid1             (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10                 (or             ) [ 0000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111000000]
tmp_6_mid2             (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111110000000]
indvars_iv12_mid       (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
smax                   (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                  (add            ) [ 0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000]
indvars_iv14_mid       (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000]
indvars_iv12_mid1      (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000]
p_mid1                 (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvars_iv17_mid       (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000]
p_mid2                 (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000]
indvars_iv_next        (add            ) [ 0000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000]
indvars_iv_next1       (add            ) [ 0000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000]
indvars_iv_next2       (sub            ) [ 0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000]
p_mid3                 (icmp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000]
indvars_iv14_mid2      (select         ) [ 0000000000000000000000000000000000000000000001111111111111111100000111111111111111111111111111111111111111111111111111]
indvars_iv12_mid2      (select         ) [ 0000000000000000000000000000000000000000000001111111111111111100000111111111111111111111111111111111111111111111111111]
i_d_mid                (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000]
smax16_mid1            (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_mid4                 (add            ) [ 0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000]
indvars_iv17_mid2      (select         ) [ 0000000000000000000000000000000000000000000001111111111111111100000011111111111111111111111111111111111111111111111111]
tmp_3_mid1             (mul            ) [ 0000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000]
tmp_4_mid1             (mul            ) [ 0000000000000000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000]
o_d                    (add            ) [ 0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000]
p_mid5                 (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000001111111111100000000000000000000000000000000000000]
tmp_3_mid2             (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_mid2             (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_d_cast               (zext           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp4_mid1              (add            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000]
tmp9_mid1              (add            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000]
i_d_mid2               (select         ) [ 0000000000000000000000000000000000000000000001111111110000000000000000111111111111111111111111111111111111111111111111]
tmp5_mid2127_v         (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp5_mid2_v            (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000]
indvars_iv19_mid       (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
o_y_mid                (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000]
indvars_iv19_mid1      (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000]
tmp7_mid               (mul            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000]
indvars_iv21_mid       (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp7_mid1              (mul            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000]
o_y_1                  (add            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000]
indvars_iv21_mid2      (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111100000000]
indvars_iv19_mid2      (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111100000000]
tmp7_mid3              (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp1_mid2157_v         (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvars_iv24_mid       (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp5_mid2              (mul            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111000000000]
tmp7_mid2              (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp1_mid289_v          (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000]
o_x_cast_mid           (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
o_y_cast               (zext           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000]
indvars_iv24_mid2      (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111100000000]
tmp8_mid1              (add            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000]
o_x_cast_mid2          (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000]
o_y_mid2               (select         ) [ 0000000000000000000000000000000000000000000001111111111100000000000000000000001111111111111111111111111111111111111111]
tmp_12                 (icmp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000]
tmp1_mid2_v            (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000]
o_x_cast_mid2_cast     (zext           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111100000000]
smax1                  (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16                 (add            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
cast                   (zext           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000]
cast7                  (zext           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000]
i_y_mid1               (mul            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000]
i_y_mid                (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_y_mid2               (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111000000000]
i_x                    (mul            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111000000000]
tmp1_mid2              (mul            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111110000000]
tmp_7                  (add            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111000000000]
bound                  (mul            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111000000000]
StgValue_399           (br             ) [ 0000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111]
indvar_flatten         (phi            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000]
i_y1                   (phi            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000]
i_x1                   (phi            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000]
exitcond_flatten       (icmp           ) [ 0000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_18                 (icmp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000]
i_y_s                  (add            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000]
tmp_s                  (phi            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111100000]
indvar_flatten_next    (add            ) [ 0000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_409           (br             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_x1_mid2              (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000]
tmp6_mid2_v_v          (select         ) [ 0000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111]
tmp6_mid2_v            (add            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110000000000000000000000]
tmp2                   (add            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111000000000000000000000]
i_x_1                  (add            ) [ 0000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111]
tmp6_mid2              (mul            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000001000000000000000000000]
tmp_14                 (add            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000100000000000000000000]
mem_addr_1             (getelementptr  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000011111110000000000000]
temp_req               (readreq        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
temp                   (read           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000001111000000000]
temp_to_int            (bitcast        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15                 (partselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24                 (trunc          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13_to_int          (bitcast        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17                 (partselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25                 (trunc          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs                 (icmp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000001000000000]
notrhs                 (icmp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000001000000000]
notlhs1                (icmp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000001000000000]
notrhs1                (icmp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000001000000000]
tmp_13                 (specregionbegin) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_446           (specpipeline   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19                 (or             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20                 (or             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21                 (and            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22                 (fcmp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23                 (and            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
output_element         (select         ) [ 0000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111]
empty                  (specregionend  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_454           (br             ) [ 0000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111]
tmp1                   (add            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
o_x_op                 (add            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
indvars_iv_next3       (add            ) [ 0000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000011111111]
indvars_iv_next4       (add            ) [ 0000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000011111111]
indvars_iv_next5       (sub            ) [ 0000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000011111111]
tmp_11                 (add            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
o_x_mid265_op          (select         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
o_x_1                  (select         ) [ 0000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000001111111]
indvar_flatten43_op    (add            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
indvar_flatten95_op    (add            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
mem_addr               (getelementptr  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111]
mem_addr_req           (writereq       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten_next1   (select         ) [ 0000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000000111111]
indvar_flatten_next2   (select         ) [ 0000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000000111111]
StgValue_471           (write          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mem_addr_resp          (writeresp      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_477           (br             ) [ 0000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="od">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="od"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ox">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ox"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="oy">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="oy"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="id">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="id"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ix">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ix"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="iy">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iy"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="k">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxpool_layer_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="16"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="k_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="43"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="s_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="54"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="iy_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="70"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iy_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="ix_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="88"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ix_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="id_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="53"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="id_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="oy_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="oy_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="ox_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ox_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="od_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="od_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="b_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="26"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="output_offset_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_offset_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="input_offset_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_offset_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_writeresp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="185" dir="0" index="4" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="temp_req/97 mem_addr_req/111 StgValue_471/112 mem_addr_resp/113 "/>
</bind>
</comp>

<comp id="179" class="1004" name="temp_read_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="7"/>
<pin id="182" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp/104 "/>
</bind>
</comp>

<comp id="189" class="1005" name="indvar_flatten1_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="128" slack="1"/>
<pin id="191" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="indvar_flatten1_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="128" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/46 "/>
</bind>
</comp>

<comp id="201" class="1005" name="b_s_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="31" slack="1"/>
<pin id="203" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="b_s (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="b_s_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="31" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_s/46 "/>
</bind>
</comp>

<comp id="213" class="1005" name="i_d_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="31" slack="8"/>
<pin id="215" dir="1" index="1" bw="31" slack="8"/>
</pin_list>
<bind>
<opset="i_d (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_d_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="8"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="31" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_d/53 "/>
</bind>
</comp>

<comp id="225" class="1005" name="o_y_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="31" slack="10"/>
<pin id="227" dir="1" index="1" bw="31" slack="10"/>
</pin_list>
<bind>
<opset="o_y (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="o_y_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="10"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="31" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_y/55 "/>
</bind>
</comp>

<comp id="237" class="1005" name="indvar_flatten2_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="96" slack="16"/>
<pin id="239" dir="1" index="1" bw="96" slack="16"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="indvar_flatten2_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="16"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="96" slack="1"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/61 "/>
</bind>
</comp>

<comp id="249" class="1005" name="indvar_flatten3_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="16"/>
<pin id="251" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="indvar_flatten3 (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="indvar_flatten3_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="16"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="64" slack="1"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten3/61 "/>
</bind>
</comp>

<comp id="261" class="1005" name="indvars_iv_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="3"/>
<pin id="263" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="indvars_iv_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="16"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="32" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/61 "/>
</bind>
</comp>

<comp id="273" class="1005" name="indvars_iv1_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="2"/>
<pin id="275" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv1 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="indvars_iv1_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="16"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="32" slack="1"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv1/61 "/>
</bind>
</comp>

<comp id="285" class="1005" name="indvars_iv2_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="2"/>
<pin id="287" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv2 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="indvars_iv2_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="60"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="32" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv2/61 "/>
</bind>
</comp>

<comp id="295" class="1005" name="indvars_iv3_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="16"/>
<pin id="297" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="indvars_iv3 (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="indvars_iv3_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="16"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="32" slack="1"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv3/61 "/>
</bind>
</comp>

<comp id="307" class="1005" name="indvars_iv4_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="15"/>
<pin id="309" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="indvars_iv4 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="indvars_iv4_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="16"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="32" slack="1"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv4/61 "/>
</bind>
</comp>

<comp id="319" class="1005" name="indvars_iv5_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="14"/>
<pin id="321" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="indvars_iv5 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="indvars_iv5_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="60"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="32" slack="1"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv5/61 "/>
</bind>
</comp>

<comp id="329" class="1005" name="o_x_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="31" slack="16"/>
<pin id="331" dir="1" index="1" bw="31" slack="16"/>
</pin_list>
<bind>
<opset="o_x (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="o_x_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="16"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="31" slack="1"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_x/61 "/>
</bind>
</comp>

<comp id="341" class="1005" name="indvar_flatten_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="1"/>
<pin id="343" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="345" class="1004" name="indvar_flatten_phi_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="1"/>
<pin id="347" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="64" slack="1"/>
<pin id="349" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/86 "/>
</bind>
</comp>

<comp id="353" class="1005" name="i_y1_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_y1 (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="i_y1_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="2"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="32" slack="1"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_y1/86 "/>
</bind>
</comp>

<comp id="363" class="1005" name="i_x1_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_x1 (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="i_x1_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="2"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="32" slack="1"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_x1/86 "/>
</bind>
</comp>

<comp id="373" class="1005" name="tmp_s_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="2"/>
<pin id="375" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_s_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="2"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="32" slack="1"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_s/87 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="0" index="1" bw="32" slack="18"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_22/105 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="30" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="0" index="2" bw="3" slack="0"/>
<pin id="395" dir="0" index="3" bw="6" slack="0"/>
<pin id="396" dir="1" index="4" bw="30" slack="44"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="30" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="0" index="2" bw="3" slack="0"/>
<pin id="405" dir="0" index="3" bw="6" slack="0"/>
<pin id="406" dir="1" index="4" bw="30" slack="44"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="cast1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="cast2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound1/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="cast3_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="7"/>
<pin id="427" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast3/8 "/>
</bind>
</comp>

<comp id="428" class="1004" name="cast4_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="1"/>
<pin id="430" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast4/8 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="64" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound2/8 "/>
</bind>
</comp>

<comp id="437" class="1004" name="cast5_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="26"/>
<pin id="439" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast5/27 "/>
</bind>
</comp>

<comp id="440" class="1004" name="cast6_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="96" slack="1"/>
<pin id="442" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast6/27 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="96" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound3/27 "/>
</bind>
</comp>

<comp id="449" class="1004" name="p_mid_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="43"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_mid/44 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="30" slack="44"/>
<pin id="456" dir="1" index="1" bw="32" slack="43"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/45 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_5_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="30" slack="44"/>
<pin id="459" dir="1" index="1" bw="32" slack="43"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/45 "/>
</bind>
</comp>

<comp id="460" class="1004" name="smax16_mid_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="0" index="1" bw="32" slack="44"/>
<pin id="463" dir="0" index="2" bw="32" slack="0"/>
<pin id="464" dir="1" index="3" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax16_mid/45 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_6_mid_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="44"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_mid/45 "/>
</bind>
</comp>

<comp id="471" class="1004" name="exitcond_flatten45_m_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="64" slack="38"/>
<pin id="473" dir="0" index="1" bw="64" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten45_m/45 "/>
</bind>
</comp>

<comp id="476" class="1004" name="b_cast_mid1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="31" slack="0"/>
<pin id="478" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="b_cast_mid1/46 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="45"/>
<pin id="482" dir="0" index="1" bw="31" slack="0"/>
<pin id="483" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_4/46 "/>
</bind>
</comp>

<comp id="485" class="1004" name="exitcond_flatten3_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="128" slack="0"/>
<pin id="487" dir="0" index="1" bw="128" slack="1"/>
<pin id="488" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten3/46 "/>
</bind>
</comp>

<comp id="490" class="1004" name="grp_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="128" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next3/46 "/>
</bind>
</comp>

<comp id="496" class="1004" name="i_d_cast_mid1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="31" slack="0"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_d_cast_mid1/53 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp9_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="0" index="1" bw="31" slack="0"/>
<pin id="503" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/53 "/>
</bind>
</comp>

<comp id="505" class="1004" name="grp_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="53"/>
<pin id="507" dir="0" index="1" bw="31" slack="8"/>
<pin id="508" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3/54 "/>
</bind>
</comp>

<comp id="509" class="1004" name="grp_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="53"/>
<pin id="511" dir="0" index="1" bw="32" slack="1"/>
<pin id="512" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp7/54 "/>
</bind>
</comp>

<comp id="513" class="1004" name="o_y_cast_mid1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="31" slack="0"/>
<pin id="515" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="o_y_cast_mid1/55 "/>
</bind>
</comp>

<comp id="517" class="1004" name="grp_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="54"/>
<pin id="519" dir="0" index="1" bw="31" slack="0"/>
<pin id="520" dir="1" index="2" bw="32" slack="23"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="i_y/55 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp4_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="0" index="1" bw="31" slack="8"/>
<pin id="525" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/61 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp8_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="0" index="1" bw="31" slack="6"/>
<pin id="529" dir="1" index="2" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/61 "/>
</bind>
</comp>

<comp id="530" class="1004" name="o_x_cast_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="31" slack="0"/>
<pin id="532" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="o_x_cast/61 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_6_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="60"/>
<pin id="537" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/61 "/>
</bind>
</comp>

<comp id="539" class="1004" name="b_s_4_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="31" slack="15"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_s_4/61 "/>
</bind>
</comp>

<comp id="545" class="1004" name="exitcond_flatten1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="96" slack="0"/>
<pin id="547" dir="0" index="1" bw="96" slack="35"/>
<pin id="548" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/61 "/>
</bind>
</comp>

<comp id="550" class="1004" name="exitcond_flatten2_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="64" slack="0"/>
<pin id="552" dir="0" index="1" bw="64" slack="54"/>
<pin id="553" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2/61 "/>
</bind>
</comp>

<comp id="555" class="1004" name="b_cast_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="31" slack="1"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="b_cast/62 "/>
</bind>
</comp>

<comp id="558" class="1004" name="grp_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="31" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="61"/>
<pin id="561" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3_mid1/62 "/>
</bind>
</comp>

<comp id="563" class="1004" name="grp_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="31" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="61"/>
<pin id="566" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_4_mid1/62 "/>
</bind>
</comp>

<comp id="568" class="1004" name="exitcond_flatten45_m_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="1"/>
<pin id="570" dir="0" index="1" bw="1" slack="17"/>
<pin id="571" dir="0" index="2" bw="1" slack="1"/>
<pin id="572" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="exitcond_flatten45_m_1/62 "/>
</bind>
</comp>

<comp id="573" class="1004" name="b_mid2_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="1"/>
<pin id="575" dir="0" index="1" bw="31" slack="1"/>
<pin id="576" dir="0" index="2" bw="31" slack="16"/>
<pin id="577" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_mid2/62 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_8_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="2"/>
<pin id="581" dir="0" index="1" bw="32" slack="2"/>
<pin id="582" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/63 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_6_mid1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="2"/>
<pin id="587" dir="0" index="1" bw="1" slack="18"/>
<pin id="588" dir="0" index="2" bw="1" slack="2"/>
<pin id="589" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6_mid1/63 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_10_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="1"/>
<pin id="592" dir="0" index="1" bw="1" slack="2"/>
<pin id="593" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_10/63 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_6_mid2_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="1"/>
<pin id="596" dir="0" index="1" bw="1" slack="18"/>
<pin id="597" dir="0" index="2" bw="1" slack="0"/>
<pin id="598" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6_mid2/63 "/>
</bind>
</comp>

<comp id="600" class="1004" name="indvars_iv12_mid_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="3"/>
<pin id="602" dir="0" index="1" bw="32" slack="63"/>
<pin id="603" dir="0" index="2" bw="32" slack="3"/>
<pin id="604" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv12_mid/64 "/>
</bind>
</comp>

<comp id="606" class="1004" name="smax_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="0" index="1" bw="32" slack="3"/>
<pin id="609" dir="0" index="2" bw="32" slack="3"/>
<pin id="610" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax/64 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_9_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="3"/>
<pin id="615" dir="0" index="1" bw="32" slack="0"/>
<pin id="616" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/64 "/>
</bind>
</comp>

<comp id="619" class="1004" name="indvars_iv14_mid_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="1"/>
<pin id="621" dir="0" index="1" bw="32" slack="0"/>
<pin id="622" dir="0" index="2" bw="32" slack="3"/>
<pin id="623" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv14_mid/64 "/>
</bind>
</comp>

<comp id="626" class="1004" name="indvars_iv12_mid1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="2"/>
<pin id="628" dir="0" index="1" bw="32" slack="63"/>
<pin id="629" dir="0" index="2" bw="32" slack="0"/>
<pin id="630" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv12_mid1/64 "/>
</bind>
</comp>

<comp id="632" class="1004" name="p_mid1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="4"/>
<pin id="634" dir="0" index="1" bw="32" slack="20"/>
<pin id="635" dir="0" index="2" bw="32" slack="1"/>
<pin id="636" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mid1/65 "/>
</bind>
</comp>

<comp id="637" class="1004" name="indvars_iv17_mid_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="2"/>
<pin id="639" dir="0" index="1" bw="32" slack="0"/>
<pin id="640" dir="0" index="2" bw="32" slack="4"/>
<pin id="641" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv17_mid/65 "/>
</bind>
</comp>

<comp id="644" class="1004" name="p_mid2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="3"/>
<pin id="646" dir="0" index="1" bw="32" slack="20"/>
<pin id="647" dir="0" index="2" bw="32" slack="0"/>
<pin id="648" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mid2/65 "/>
</bind>
</comp>

<comp id="650" class="1004" name="indvars_iv_next_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="0" index="1" bw="32" slack="64"/>
<pin id="653" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/65 "/>
</bind>
</comp>

<comp id="654" class="1004" name="indvars_iv_next1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="0" index="1" bw="32" slack="64"/>
<pin id="657" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next1/65 "/>
</bind>
</comp>

<comp id="658" class="1004" name="indvars_iv_next2_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="0" index="1" bw="32" slack="65"/>
<pin id="661" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="indvars_iv_next2/66 "/>
</bind>
</comp>

<comp id="662" class="1004" name="p_mid3_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="0" index="1" bw="32" slack="1"/>
<pin id="665" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_mid3/66 "/>
</bind>
</comp>

<comp id="666" class="1004" name="indvars_iv14_mid2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="3"/>
<pin id="668" dir="0" index="1" bw="32" slack="2"/>
<pin id="669" dir="0" index="2" bw="32" slack="1"/>
<pin id="670" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv14_mid2/66 "/>
</bind>
</comp>

<comp id="671" class="1004" name="indvars_iv12_mid2_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="3"/>
<pin id="673" dir="0" index="1" bw="32" slack="2"/>
<pin id="674" dir="0" index="2" bw="32" slack="1"/>
<pin id="675" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv12_mid2/66 "/>
</bind>
</comp>

<comp id="676" class="1004" name="i_d_mid_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="6"/>
<pin id="678" dir="0" index="1" bw="31" slack="0"/>
<pin id="679" dir="0" index="2" bw="31" slack="14"/>
<pin id="680" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_d_mid/67 "/>
</bind>
</comp>

<comp id="683" class="1004" name="smax16_mid1_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="1"/>
<pin id="685" dir="0" index="1" bw="32" slack="2"/>
<pin id="686" dir="0" index="2" bw="32" slack="2"/>
<pin id="687" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax16_mid1/67 "/>
</bind>
</comp>

<comp id="688" class="1004" name="p_mid4_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="0"/>
<pin id="690" dir="0" index="1" bw="32" slack="1"/>
<pin id="691" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid4/67 "/>
</bind>
</comp>

<comp id="693" class="1004" name="indvars_iv17_mid2_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="4"/>
<pin id="695" dir="0" index="1" bw="32" slack="2"/>
<pin id="696" dir="0" index="2" bw="32" slack="1"/>
<pin id="697" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv17_mid2/67 "/>
</bind>
</comp>

<comp id="698" class="1004" name="o_d_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="31" slack="1"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_d/68 "/>
</bind>
</comp>

<comp id="703" class="1004" name="p_mid5_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="5"/>
<pin id="705" dir="0" index="1" bw="32" slack="3"/>
<pin id="706" dir="0" index="2" bw="32" slack="1"/>
<pin id="707" dir="1" index="3" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mid5/68 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_3_mid2_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="8"/>
<pin id="710" dir="0" index="1" bw="32" slack="1"/>
<pin id="711" dir="0" index="2" bw="32" slack="9"/>
<pin id="712" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_mid2/69 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_4_mid2_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="8"/>
<pin id="715" dir="0" index="1" bw="32" slack="1"/>
<pin id="716" dir="0" index="2" bw="32" slack="17"/>
<pin id="717" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4_mid2/69 "/>
</bind>
</comp>

<comp id="718" class="1004" name="i_d_cast_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="31" slack="1"/>
<pin id="720" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_d_cast/69 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp4_mid1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="0" index="1" bw="31" slack="0"/>
<pin id="724" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4_mid1/69 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp9_mid1_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="0" index="1" bw="31" slack="0"/>
<pin id="730" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9_mid1/69 "/>
</bind>
</comp>

<comp id="733" class="1004" name="i_d_mid2_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="7"/>
<pin id="735" dir="0" index="1" bw="31" slack="1"/>
<pin id="736" dir="0" index="2" bw="31" slack="2"/>
<pin id="737" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_d_mid2/69 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp5_mid2127_v_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="9"/>
<pin id="740" dir="0" index="1" bw="32" slack="2"/>
<pin id="741" dir="0" index="2" bw="32" slack="9"/>
<pin id="742" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp5_mid2127_v/70 "/>
</bind>
</comp>

<comp id="743" class="1004" name="grp_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="2"/>
<pin id="745" dir="0" index="1" bw="32" slack="69"/>
<pin id="746" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp7_mid/70 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp5_mid2_v_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="8"/>
<pin id="749" dir="0" index="1" bw="32" slack="1"/>
<pin id="750" dir="0" index="2" bw="32" slack="0"/>
<pin id="751" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp5_mid2_v/70 "/>
</bind>
</comp>

<comp id="753" class="1004" name="grp_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="1"/>
<pin id="755" dir="0" index="1" bw="32" slack="69"/>
<pin id="756" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp7_mid1/70 "/>
</bind>
</comp>

<comp id="757" class="1004" name="grp_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="1"/>
<pin id="759" dir="0" index="1" bw="32" slack="70"/>
<pin id="760" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5_mid2/71 "/>
</bind>
</comp>

<comp id="761" class="1004" name="indvars_iv19_mid_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="14"/>
<pin id="763" dir="0" index="1" bw="32" slack="74"/>
<pin id="764" dir="0" index="2" bw="32" slack="14"/>
<pin id="765" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv19_mid/75 "/>
</bind>
</comp>

<comp id="767" class="1004" name="o_y_mid_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="12"/>
<pin id="769" dir="0" index="1" bw="31" slack="0"/>
<pin id="770" dir="0" index="2" bw="31" slack="20"/>
<pin id="771" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_y_mid/75 "/>
</bind>
</comp>

<comp id="774" class="1004" name="indvars_iv19_mid1_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="13"/>
<pin id="776" dir="0" index="1" bw="32" slack="74"/>
<pin id="777" dir="0" index="2" bw="32" slack="0"/>
<pin id="778" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv19_mid1/75 "/>
</bind>
</comp>

<comp id="780" class="1004" name="indvars_iv21_mid_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="13"/>
<pin id="782" dir="0" index="1" bw="32" slack="0"/>
<pin id="783" dir="0" index="2" bw="32" slack="15"/>
<pin id="784" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv21_mid/76 "/>
</bind>
</comp>

<comp id="787" class="1004" name="o_y_1_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="31" slack="1"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_y_1/76 "/>
</bind>
</comp>

<comp id="792" class="1004" name="indvars_iv21_mid2_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="13"/>
<pin id="794" dir="0" index="1" bw="32" slack="0"/>
<pin id="795" dir="0" index="2" bw="32" slack="0"/>
<pin id="796" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv21_mid2/76 "/>
</bind>
</comp>

<comp id="799" class="1004" name="indvars_iv19_mid2_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="13"/>
<pin id="801" dir="0" index="1" bw="32" slack="1"/>
<pin id="802" dir="0" index="2" bw="32" slack="75"/>
<pin id="803" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv19_mid2/76 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp7_mid3_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="16"/>
<pin id="806" dir="0" index="1" bw="32" slack="1"/>
<pin id="807" dir="0" index="2" bw="32" slack="17"/>
<pin id="808" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp7_mid3/77 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp1_mid2157_v_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="16"/>
<pin id="811" dir="0" index="1" bw="32" slack="1"/>
<pin id="812" dir="0" index="2" bw="32" slack="16"/>
<pin id="813" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp1_mid2157_v/77 "/>
</bind>
</comp>

<comp id="814" class="1004" name="indvars_iv24_mid_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="14"/>
<pin id="816" dir="0" index="1" bw="32" slack="0"/>
<pin id="817" dir="0" index="2" bw="32" slack="16"/>
<pin id="818" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv24_mid/77 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp7_mid2_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="15"/>
<pin id="823" dir="0" index="1" bw="32" slack="1"/>
<pin id="824" dir="0" index="2" bw="32" slack="0"/>
<pin id="825" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp7_mid2/77 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp1_mid289_v_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="15"/>
<pin id="829" dir="0" index="1" bw="32" slack="1"/>
<pin id="830" dir="0" index="2" bw="32" slack="0"/>
<pin id="831" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp1_mid289_v/77 "/>
</bind>
</comp>

<comp id="833" class="1004" name="o_x_cast_mid_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="14"/>
<pin id="835" dir="0" index="1" bw="31" slack="0"/>
<pin id="836" dir="0" index="2" bw="31" slack="16"/>
<pin id="837" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_x_cast_mid/77 "/>
</bind>
</comp>

<comp id="840" class="1004" name="o_y_cast_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="31" slack="1"/>
<pin id="842" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="o_y_cast/77 "/>
</bind>
</comp>

<comp id="843" class="1004" name="indvars_iv24_mid2_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="14"/>
<pin id="845" dir="0" index="1" bw="32" slack="0"/>
<pin id="846" dir="0" index="2" bw="32" slack="0"/>
<pin id="847" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv24_mid2/77 "/>
</bind>
</comp>

<comp id="850" class="1004" name="grp_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="31" slack="0"/>
<pin id="852" dir="0" index="1" bw="32" slack="76"/>
<pin id="853" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="i_y_mid1/77 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp8_mid1_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="0"/>
<pin id="857" dir="0" index="1" bw="31" slack="0"/>
<pin id="858" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8_mid1/77 "/>
</bind>
</comp>

<comp id="861" class="1004" name="o_x_cast_mid2_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="14"/>
<pin id="863" dir="0" index="1" bw="31" slack="0"/>
<pin id="864" dir="0" index="2" bw="31" slack="0"/>
<pin id="865" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_x_cast_mid2/77 "/>
</bind>
</comp>

<comp id="868" class="1004" name="o_y_mid2_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="14"/>
<pin id="870" dir="0" index="1" bw="31" slack="2"/>
<pin id="871" dir="0" index="2" bw="31" slack="1"/>
<pin id="872" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_y_mid2/77 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_12_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="1"/>
<pin id="875" dir="0" index="1" bw="32" slack="1"/>
<pin id="876" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/77 "/>
</bind>
</comp>

<comp id="877" class="1004" name="tmp1_mid2_v_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="15"/>
<pin id="879" dir="0" index="1" bw="32" slack="1"/>
<pin id="880" dir="0" index="2" bw="32" slack="1"/>
<pin id="881" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp1_mid2_v/78 "/>
</bind>
</comp>

<comp id="882" class="1004" name="o_x_cast_mid2_cast_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="31" slack="1"/>
<pin id="884" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="o_x_cast_mid2_cast/78 "/>
</bind>
</comp>

<comp id="885" class="1004" name="smax1_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="1"/>
<pin id="887" dir="0" index="1" bw="32" slack="2"/>
<pin id="888" dir="0" index="2" bw="32" slack="2"/>
<pin id="889" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax1/78 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_16_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="0"/>
<pin id="892" dir="0" index="1" bw="32" slack="1"/>
<pin id="893" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/78 "/>
</bind>
</comp>

<comp id="895" class="1004" name="grp_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="31" slack="0"/>
<pin id="897" dir="0" index="1" bw="32" slack="77"/>
<pin id="898" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="i_x/78 "/>
</bind>
</comp>

<comp id="900" class="1004" name="grp_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="1"/>
<pin id="902" dir="0" index="1" bw="32" slack="78"/>
<pin id="903" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1_mid2/79 "/>
</bind>
</comp>

<comp id="904" class="1004" name="cast_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="11"/>
<pin id="906" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/79 "/>
</bind>
</comp>

<comp id="907" class="1004" name="cast7_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="1"/>
<pin id="909" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast7/79 "/>
</bind>
</comp>

<comp id="910" class="1004" name="grp_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="0"/>
<pin id="912" dir="0" index="1" bw="32" slack="0"/>
<pin id="913" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/79 "/>
</bind>
</comp>

<comp id="916" class="1004" name="i_y_mid_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="21"/>
<pin id="918" dir="0" index="1" bw="32" slack="0"/>
<pin id="919" dir="0" index="2" bw="32" slack="23"/>
<pin id="920" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_y_mid/84 "/>
</bind>
</comp>

<comp id="922" class="1004" name="i_y_mid2_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="21"/>
<pin id="924" dir="0" index="1" bw="32" slack="0"/>
<pin id="925" dir="0" index="2" bw="32" slack="1"/>
<pin id="926" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_y_mid2/84 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp_7_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="1"/>
<pin id="930" dir="0" index="1" bw="32" slack="84"/>
<pin id="931" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/85 "/>
</bind>
</comp>

<comp id="932" class="1004" name="exitcond_flatten_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="64" slack="0"/>
<pin id="934" dir="0" index="1" bw="64" slack="1"/>
<pin id="935" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/86 "/>
</bind>
</comp>

<comp id="937" class="1004" name="grp_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="64" slack="0"/>
<pin id="939" dir="0" index="1" bw="1" slack="0"/>
<pin id="940" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/86 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_18_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="0"/>
<pin id="945" dir="0" index="1" bw="32" slack="1"/>
<pin id="946" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/86 "/>
</bind>
</comp>

<comp id="948" class="1004" name="i_y_s_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="0"/>
<pin id="950" dir="0" index="1" bw="32" slack="0"/>
<pin id="951" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_y_s/86 "/>
</bind>
</comp>

<comp id="954" class="1004" name="i_x1_mid2_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="1"/>
<pin id="956" dir="0" index="1" bw="32" slack="1"/>
<pin id="957" dir="0" index="2" bw="32" slack="3"/>
<pin id="958" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_x1_mid2/87 "/>
</bind>
</comp>

<comp id="960" class="1004" name="tmp6_mid2_v_v_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="1"/>
<pin id="962" dir="0" index="1" bw="32" slack="1"/>
<pin id="963" dir="0" index="2" bw="32" slack="1"/>
<pin id="964" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp6_mid2_v_v/87 "/>
</bind>
</comp>

<comp id="966" class="1004" name="tmp6_mid2_v_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="1"/>
<pin id="968" dir="0" index="1" bw="32" slack="11"/>
<pin id="969" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6_mid2_v/88 "/>
</bind>
</comp>

<comp id="970" class="1004" name="tmp2_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="30" slack="43"/>
<pin id="972" dir="0" index="1" bw="32" slack="1"/>
<pin id="973" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/88 "/>
</bind>
</comp>

<comp id="974" class="1004" name="i_x_1_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="0"/>
<pin id="976" dir="0" index="1" bw="32" slack="1"/>
<pin id="977" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_x_1/88 "/>
</bind>
</comp>

<comp id="979" class="1004" name="grp_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="88"/>
<pin id="981" dir="0" index="1" bw="32" slack="1"/>
<pin id="982" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp6_mid2/89 "/>
</bind>
</comp>

<comp id="983" class="1004" name="tmp_14_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="8"/>
<pin id="985" dir="0" index="1" bw="32" slack="1"/>
<pin id="986" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/96 "/>
</bind>
</comp>

<comp id="987" class="1004" name="mem_addr_1_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="64" slack="0"/>
<pin id="989" dir="0" index="1" bw="64" slack="1"/>
<pin id="990" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_1/97 "/>
</bind>
</comp>

<comp id="993" class="1004" name="temp_to_int_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="3"/>
<pin id="995" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="temp_to_int/107 "/>
</bind>
</comp>

<comp id="996" class="1004" name="tmp_15_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="8" slack="0"/>
<pin id="998" dir="0" index="1" bw="32" slack="0"/>
<pin id="999" dir="0" index="2" bw="6" slack="0"/>
<pin id="1000" dir="0" index="3" bw="6" slack="0"/>
<pin id="1001" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/107 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="tmp_24_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="0"/>
<pin id="1008" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/107 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="tmp_13_to_int_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="20"/>
<pin id="1012" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_13_to_int/107 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="tmp_17_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="8" slack="0"/>
<pin id="1016" dir="0" index="1" bw="32" slack="0"/>
<pin id="1017" dir="0" index="2" bw="6" slack="0"/>
<pin id="1018" dir="0" index="3" bw="6" slack="0"/>
<pin id="1019" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/107 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="tmp_25_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="0"/>
<pin id="1026" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/107 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="notlhs_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="8" slack="0"/>
<pin id="1030" dir="0" index="1" bw="8" slack="0"/>
<pin id="1031" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/107 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="notrhs_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="23" slack="0"/>
<pin id="1036" dir="0" index="1" bw="23" slack="0"/>
<pin id="1037" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/107 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="notlhs1_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="8" slack="0"/>
<pin id="1042" dir="0" index="1" bw="8" slack="0"/>
<pin id="1043" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs1/107 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="notrhs1_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="23" slack="0"/>
<pin id="1048" dir="0" index="1" bw="23" slack="0"/>
<pin id="1049" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs1/107 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="tmp_19_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="1"/>
<pin id="1054" dir="0" index="1" bw="1" slack="1"/>
<pin id="1055" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_19/108 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="tmp_20_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="1"/>
<pin id="1058" dir="0" index="1" bw="1" slack="1"/>
<pin id="1059" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_20/108 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="tmp_21_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="0"/>
<pin id="1062" dir="0" index="1" bw="1" slack="0"/>
<pin id="1063" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_21/108 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="tmp_23_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="0"/>
<pin id="1068" dir="0" index="1" bw="1" slack="0"/>
<pin id="1069" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_23/108 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="output_element_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="0"/>
<pin id="1074" dir="0" index="1" bw="32" slack="21"/>
<pin id="1075" dir="0" index="2" bw="32" slack="4"/>
<pin id="1076" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_element/108 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="tmp1_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="31" slack="10"/>
<pin id="1081" dir="0" index="1" bw="30" slack="43"/>
<pin id="1082" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/109 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="o_x_op_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="31" slack="27"/>
<pin id="1085" dir="0" index="1" bw="1" slack="0"/>
<pin id="1086" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_x_op/109 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="indvars_iv_next3_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="32" slack="12"/>
<pin id="1091" dir="0" index="1" bw="32" slack="87"/>
<pin id="1092" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next3/109 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="indvars_iv_next4_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="32" slack="12"/>
<pin id="1095" dir="0" index="1" bw="32" slack="87"/>
<pin id="1096" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next4/109 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="indvars_iv_next5_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="32" slack="11"/>
<pin id="1099" dir="0" index="1" bw="32" slack="87"/>
<pin id="1100" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="indvars_iv_next5/109 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="grp_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="64" slack="27"/>
<pin id="1103" dir="0" index="1" bw="1" slack="0"/>
<pin id="1104" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten43_op/109 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="grp_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="96" slack="27"/>
<pin id="1109" dir="0" index="1" bw="1" slack="0"/>
<pin id="1110" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten95_op/109 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="tmp_11_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="32" slack="4"/>
<pin id="1115" dir="0" index="1" bw="32" slack="1"/>
<pin id="1116" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/110 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="o_x_mid265_op_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1" slack="26"/>
<pin id="1119" dir="0" index="1" bw="31" slack="0"/>
<pin id="1120" dir="0" index="2" bw="31" slack="1"/>
<pin id="1121" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_x_mid265_op/110 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="o_x_1_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="26"/>
<pin id="1125" dir="0" index="1" bw="31" slack="0"/>
<pin id="1126" dir="0" index="2" bw="31" slack="0"/>
<pin id="1127" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_x_1/110 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="mem_addr_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="64" slack="0"/>
<pin id="1132" dir="0" index="1" bw="64" slack="1"/>
<pin id="1133" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/111 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="indvar_flatten_next1_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="1" slack="27"/>
<pin id="1138" dir="0" index="1" bw="64" slack="0"/>
<pin id="1139" dir="0" index="2" bw="64" slack="1"/>
<pin id="1140" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next1/111 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="indvar_flatten_next2_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="29"/>
<pin id="1144" dir="0" index="1" bw="96" slack="0"/>
<pin id="1145" dir="0" index="2" bw="96" slack="1"/>
<pin id="1146" dir="1" index="3" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next2/111 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="k_read_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="43"/>
<pin id="1150" dir="1" index="1" bw="32" slack="43"/>
</pin_list>
<bind>
<opset="k_read "/>
</bind>
</comp>

<comp id="1162" class="1005" name="s_read_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="54"/>
<pin id="1164" dir="1" index="1" bw="32" slack="54"/>
</pin_list>
<bind>
<opset="s_read "/>
</bind>
</comp>

<comp id="1175" class="1005" name="iy_read_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="32" slack="70"/>
<pin id="1177" dir="1" index="1" bw="32" slack="70"/>
</pin_list>
<bind>
<opset="iy_read "/>
</bind>
</comp>

<comp id="1180" class="1005" name="ix_read_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="32" slack="88"/>
<pin id="1182" dir="1" index="1" bw="32" slack="88"/>
</pin_list>
<bind>
<opset="ix_read "/>
</bind>
</comp>

<comp id="1185" class="1005" name="id_read_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="32" slack="53"/>
<pin id="1187" dir="1" index="1" bw="32" slack="53"/>
</pin_list>
<bind>
<opset="id_read "/>
</bind>
</comp>

<comp id="1191" class="1005" name="oy_read_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="32" slack="53"/>
<pin id="1193" dir="1" index="1" bw="32" slack="53"/>
</pin_list>
<bind>
<opset="oy_read "/>
</bind>
</comp>

<comp id="1198" class="1005" name="ox_read_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="32" slack="44"/>
<pin id="1200" dir="1" index="1" bw="32" slack="44"/>
</pin_list>
<bind>
<opset="ox_read "/>
</bind>
</comp>

<comp id="1205" class="1005" name="od_read_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="32" slack="7"/>
<pin id="1207" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="od_read "/>
</bind>
</comp>

<comp id="1212" class="1005" name="b_read_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="32" slack="26"/>
<pin id="1214" dir="1" index="1" bw="32" slack="26"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="1217" class="1005" name="tmp_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="30" slack="44"/>
<pin id="1219" dir="1" index="1" bw="30" slack="44"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1222" class="1005" name="tmp_1_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="30" slack="44"/>
<pin id="1224" dir="1" index="1" bw="30" slack="44"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="cast1_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="64" slack="1"/>
<pin id="1229" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast1 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="cast2_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="64" slack="1"/>
<pin id="1234" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast2 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="bound1_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="64" slack="1"/>
<pin id="1239" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound1 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="cast3_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="96" slack="1"/>
<pin id="1246" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="cast3 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="cast4_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="96" slack="1"/>
<pin id="1251" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="cast4 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="bound2_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="96" slack="1"/>
<pin id="1256" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="bound2 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="cast5_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="128" slack="1"/>
<pin id="1262" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="cast5 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="cast6_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="128" slack="1"/>
<pin id="1267" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="cast6 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="p_mid_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="1" slack="1"/>
<pin id="1272" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_mid "/>
</bind>
</comp>

<comp id="1275" class="1005" name="tmp_2_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="32" slack="43"/>
<pin id="1277" dir="1" index="1" bw="32" slack="43"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="tmp_5_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="32" slack="43"/>
<pin id="1282" dir="1" index="1" bw="32" slack="43"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="bound3_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="128" slack="1"/>
<pin id="1287" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="bound3 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="smax16_mid_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="32" slack="20"/>
<pin id="1292" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="smax16_mid "/>
</bind>
</comp>

<comp id="1296" class="1005" name="tmp_6_mid_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="1" slack="18"/>
<pin id="1298" dir="1" index="1" bw="1" slack="18"/>
</pin_list>
<bind>
<opset="tmp_6_mid "/>
</bind>
</comp>

<comp id="1302" class="1005" name="exitcond_flatten45_m_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="1" slack="17"/>
<pin id="1304" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="exitcond_flatten45_m "/>
</bind>
</comp>

<comp id="1307" class="1005" name="b_cast_mid1_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="32" slack="1"/>
<pin id="1309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_cast_mid1 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="exitcond_flatten3_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="1" slack="15"/>
<pin id="1315" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten3 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="indvar_flatten_next3_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="128" slack="1"/>
<pin id="1319" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_next3 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="tmp_4_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="32" slack="1"/>
<pin id="1324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="i_d_cast_mid1_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="32" slack="8"/>
<pin id="1330" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="i_d_cast_mid1 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="tmp9_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="32" slack="1"/>
<pin id="1335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="o_y_cast_mid1_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="32" slack="1"/>
<pin id="1340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_y_cast_mid1 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="tmp_3_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="32" slack="1"/>
<pin id="1346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="tmp7_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="32" slack="1"/>
<pin id="1352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="tmp4_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="32" slack="9"/>
<pin id="1358" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="i_y_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="32" slack="23"/>
<pin id="1363" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="i_y "/>
</bind>
</comp>

<comp id="1366" class="1005" name="tmp8_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="32" slack="16"/>
<pin id="1368" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="tmp_6_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="1" slack="2"/>
<pin id="1373" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="b_s_4_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="31" slack="1"/>
<pin id="1378" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="b_s_4 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="exitcond_flatten1_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="1" slack="1"/>
<pin id="1384" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="exitcond_flatten2_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="1" slack="1"/>
<pin id="1402" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten2 "/>
</bind>
</comp>

<comp id="1405" class="1005" name="b_cast_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="32" slack="1"/>
<pin id="1407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_cast "/>
</bind>
</comp>

<comp id="1411" class="1005" name="exitcond_flatten45_m_1_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="1" slack="1"/>
<pin id="1413" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten45_m_1 "/>
</bind>
</comp>

<comp id="1424" class="1005" name="b_mid2_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="31" slack="1"/>
<pin id="1426" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="b_mid2 "/>
</bind>
</comp>

<comp id="1429" class="1005" name="tmp_8_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="1" slack="1"/>
<pin id="1431" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="tmp_10_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="1" slack="1"/>
<pin id="1436" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="tmp_6_mid2_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="1" slack="1"/>
<pin id="1449" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_6_mid2 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="tmp_9_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="32" slack="1"/>
<pin id="1465" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="indvars_iv14_mid_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="32" slack="1"/>
<pin id="1470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv14_mid "/>
</bind>
</comp>

<comp id="1474" class="1005" name="indvars_iv12_mid1_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="32" slack="1"/>
<pin id="1476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv12_mid1 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="indvars_iv17_mid_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="32" slack="1"/>
<pin id="1482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv17_mid "/>
</bind>
</comp>

<comp id="1486" class="1005" name="p_mid2_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="32" slack="3"/>
<pin id="1488" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_mid2 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="indvars_iv_next_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="32" slack="1"/>
<pin id="1493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next "/>
</bind>
</comp>

<comp id="1498" class="1005" name="indvars_iv_next1_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="32" slack="1"/>
<pin id="1500" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next1 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="indvars_iv_next2_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="32" slack="1"/>
<pin id="1507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next2 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="p_mid3_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="1" slack="1"/>
<pin id="1513" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_mid3 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="indvars_iv14_mid2_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="32" slack="1"/>
<pin id="1518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv14_mid2 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="indvars_iv12_mid2_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="32" slack="1"/>
<pin id="1523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv12_mid2 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="i_d_mid_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="31" slack="1"/>
<pin id="1528" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_d_mid "/>
</bind>
</comp>

<comp id="1532" class="1005" name="p_mid4_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="32" slack="1"/>
<pin id="1534" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_mid4 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="indvars_iv17_mid2_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="32" slack="1"/>
<pin id="1539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv17_mid2 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="tmp_3_mid1_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="32" slack="1"/>
<pin id="1544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_mid1 "/>
</bind>
</comp>

<comp id="1548" class="1005" name="tmp_4_mid1_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="32" slack="1"/>
<pin id="1550" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_mid1 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="o_d_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="31" slack="1"/>
<pin id="1556" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="o_d "/>
</bind>
</comp>

<comp id="1560" class="1005" name="p_mid5_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="32" slack="11"/>
<pin id="1562" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="p_mid5 "/>
</bind>
</comp>

<comp id="1565" class="1005" name="tmp4_mid1_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="32" slack="1"/>
<pin id="1567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp4_mid1 "/>
</bind>
</comp>

<comp id="1570" class="1005" name="tmp9_mid1_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="32" slack="1"/>
<pin id="1572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp9_mid1 "/>
</bind>
</comp>

<comp id="1575" class="1005" name="i_d_mid2_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="31" slack="1"/>
<pin id="1577" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_d_mid2 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="tmp5_mid2_v_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="32" slack="1"/>
<pin id="1582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp5_mid2_v "/>
</bind>
</comp>

<comp id="1585" class="1005" name="o_y_mid_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="31" slack="1"/>
<pin id="1587" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="o_y_mid "/>
</bind>
</comp>

<comp id="1591" class="1005" name="indvars_iv19_mid1_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="32" slack="1"/>
<pin id="1593" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv19_mid1 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="tmp7_mid_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="32" slack="1"/>
<pin id="1598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp7_mid "/>
</bind>
</comp>

<comp id="1602" class="1005" name="tmp7_mid1_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="32" slack="1"/>
<pin id="1604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp7_mid1 "/>
</bind>
</comp>

<comp id="1608" class="1005" name="o_y_1_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="31" slack="1"/>
<pin id="1610" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="o_y_1 "/>
</bind>
</comp>

<comp id="1614" class="1005" name="indvars_iv21_mid2_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="32" slack="1"/>
<pin id="1616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv21_mid2 "/>
</bind>
</comp>

<comp id="1621" class="1005" name="indvars_iv19_mid2_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="32" slack="1"/>
<pin id="1623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv19_mid2 "/>
</bind>
</comp>

<comp id="1628" class="1005" name="tmp5_mid2_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="32" slack="11"/>
<pin id="1630" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="tmp5_mid2 "/>
</bind>
</comp>

<comp id="1633" class="1005" name="tmp1_mid289_v_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="32" slack="1"/>
<pin id="1635" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_mid289_v "/>
</bind>
</comp>

<comp id="1638" class="1005" name="o_y_cast_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="32" slack="1"/>
<pin id="1640" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_y_cast "/>
</bind>
</comp>

<comp id="1643" class="1005" name="indvars_iv24_mid2_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="32" slack="1"/>
<pin id="1645" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv24_mid2 "/>
</bind>
</comp>

<comp id="1649" class="1005" name="tmp8_mid1_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="32" slack="1"/>
<pin id="1651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp8_mid1 "/>
</bind>
</comp>

<comp id="1654" class="1005" name="o_x_cast_mid2_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="31" slack="1"/>
<pin id="1656" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="o_x_cast_mid2 "/>
</bind>
</comp>

<comp id="1659" class="1005" name="o_y_mid2_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="31" slack="1"/>
<pin id="1661" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="o_y_mid2 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="tmp_12_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="1" slack="1"/>
<pin id="1666" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1669" class="1005" name="tmp1_mid2_v_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="32" slack="1"/>
<pin id="1671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_mid2_v "/>
</bind>
</comp>

<comp id="1674" class="1005" name="o_x_cast_mid2_cast_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="32" slack="1"/>
<pin id="1676" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_x_cast_mid2_cast "/>
</bind>
</comp>

<comp id="1680" class="1005" name="tmp_16_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="32" slack="1"/>
<pin id="1682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1685" class="1005" name="cast_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="64" slack="1"/>
<pin id="1687" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="1690" class="1005" name="cast7_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="64" slack="1"/>
<pin id="1692" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast7 "/>
</bind>
</comp>

<comp id="1695" class="1005" name="i_y_mid1_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="32" slack="1"/>
<pin id="1697" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_y_mid1 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="i_y_mid2_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="32" slack="2"/>
<pin id="1702" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i_y_mid2 "/>
</bind>
</comp>

<comp id="1705" class="1005" name="i_x_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="32" slack="1"/>
<pin id="1707" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_x "/>
</bind>
</comp>

<comp id="1712" class="1005" name="tmp1_mid2_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="32" slack="4"/>
<pin id="1714" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp1_mid2 "/>
</bind>
</comp>

<comp id="1717" class="1005" name="tmp_7_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="32" slack="1"/>
<pin id="1719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1722" class="1005" name="bound_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="64" slack="1"/>
<pin id="1724" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="1727" class="1005" name="exitcond_flatten_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="1" slack="1"/>
<pin id="1729" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1731" class="1005" name="tmp_18_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="1" slack="1"/>
<pin id="1733" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1737" class="1005" name="i_y_s_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="32" slack="1"/>
<pin id="1739" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_y_s "/>
</bind>
</comp>

<comp id="1742" class="1005" name="indvar_flatten_next_reg_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="64" slack="1"/>
<pin id="1744" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1747" class="1005" name="i_x1_mid2_reg_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="32" slack="1"/>
<pin id="1749" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_x1_mid2 "/>
</bind>
</comp>

<comp id="1753" class="1005" name="tmp6_mid2_v_v_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="32" slack="1"/>
<pin id="1755" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp6_mid2_v_v "/>
</bind>
</comp>

<comp id="1759" class="1005" name="tmp6_mid2_v_reg_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="32" slack="1"/>
<pin id="1761" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp6_mid2_v "/>
</bind>
</comp>

<comp id="1764" class="1005" name="tmp2_reg_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="32" slack="8"/>
<pin id="1766" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1769" class="1005" name="i_x_1_reg_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="32" slack="1"/>
<pin id="1771" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_x_1 "/>
</bind>
</comp>

<comp id="1774" class="1005" name="tmp6_mid2_reg_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="32" slack="1"/>
<pin id="1776" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp6_mid2 "/>
</bind>
</comp>

<comp id="1779" class="1005" name="tmp_14_reg_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="32" slack="1"/>
<pin id="1781" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1784" class="1005" name="mem_addr_1_reg_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="32" slack="1"/>
<pin id="1786" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_1 "/>
</bind>
</comp>

<comp id="1790" class="1005" name="temp_reg_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="32" slack="1"/>
<pin id="1792" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="1797" class="1005" name="notlhs_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="1" slack="1"/>
<pin id="1799" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs "/>
</bind>
</comp>

<comp id="1802" class="1005" name="notrhs_reg_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="1" slack="1"/>
<pin id="1804" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs "/>
</bind>
</comp>

<comp id="1807" class="1005" name="notlhs1_reg_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="1" slack="1"/>
<pin id="1809" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs1 "/>
</bind>
</comp>

<comp id="1812" class="1005" name="notrhs1_reg_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="1" slack="1"/>
<pin id="1814" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs1 "/>
</bind>
</comp>

<comp id="1817" class="1005" name="output_element_reg_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="32" slack="1"/>
<pin id="1819" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_element "/>
</bind>
</comp>

<comp id="1822" class="1005" name="tmp1_reg_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="32" slack="1"/>
<pin id="1824" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1827" class="1005" name="o_x_op_reg_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="31" slack="1"/>
<pin id="1829" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="o_x_op "/>
</bind>
</comp>

<comp id="1832" class="1005" name="indvars_iv_next3_reg_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="32" slack="1"/>
<pin id="1834" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next3 "/>
</bind>
</comp>

<comp id="1837" class="1005" name="indvars_iv_next4_reg_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="32" slack="1"/>
<pin id="1839" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next4 "/>
</bind>
</comp>

<comp id="1842" class="1005" name="indvars_iv_next5_reg_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="32" slack="1"/>
<pin id="1844" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next5 "/>
</bind>
</comp>

<comp id="1847" class="1005" name="tmp_11_reg_1847">
<pin_list>
<pin id="1848" dir="0" index="0" bw="32" slack="1"/>
<pin id="1849" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1852" class="1005" name="o_x_1_reg_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="31" slack="1"/>
<pin id="1854" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="o_x_1 "/>
</bind>
</comp>

<comp id="1857" class="1005" name="indvar_flatten43_op_reg_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="64" slack="1"/>
<pin id="1859" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten43_op "/>
</bind>
</comp>

<comp id="1862" class="1005" name="indvar_flatten95_op_reg_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="96" slack="1"/>
<pin id="1864" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten95_op "/>
</bind>
</comp>

<comp id="1867" class="1005" name="mem_addr_reg_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="32" slack="1"/>
<pin id="1869" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="1872" class="1005" name="indvar_flatten_next1_reg_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="64" slack="1"/>
<pin id="1874" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="1877" class="1005" name="indvar_flatten_next2_reg_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="96" slack="1"/>
<pin id="1879" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="72" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="68" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="74" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="98" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="186"><net_src comp="100" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="102" pin="0"/><net_sink comp="172" pin=4"/></net>

<net id="188"><net_src comp="104" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="192"><net_src comp="56" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="193" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="204"><net_src comp="58" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="216"><net_src comp="58" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="217" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="58" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="229" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="240"><net_src comp="62" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="241" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="253" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="264"><net_src comp="32" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="265" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="276"><net_src comp="32" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="277" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="294"><net_src comp="288" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="298"><net_src comp="32" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="299" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="310"><net_src comp="32" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="311" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="328"><net_src comp="322" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="332"><net_src comp="58" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="333" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="344"><net_src comp="54" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="345" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="362"><net_src comp="356" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="372"><net_src comp="366" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="376"><net_src comp="70" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="384"><net_src comp="373" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="378" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="390"><net_src comp="373" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="397"><net_src comp="26" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="166" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="28" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="400"><net_src comp="30" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="407"><net_src comp="26" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="160" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="409"><net_src comp="28" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="410"><net_src comp="30" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="414"><net_src comp="136" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="142" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="415" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="411" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="435"><net_src comp="428" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="425" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="447"><net_src comp="440" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="437" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="32" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="465"><net_src comp="32" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="470"><net_src comp="32" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="54" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="205" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="476" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="193" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="193" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="60" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="217" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="496" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="516"><net_src comp="229" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="513" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="533"><net_src comp="333" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="530" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="543"><net_src comp="201" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="64" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="241" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="253" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="562"><net_src comp="555" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="555" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="578"><net_src comp="201" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="583"><net_src comp="285" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="273" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="599"><net_src comp="585" pin="3"/><net_sink comp="594" pin=2"/></net>

<net id="605"><net_src comp="285" pin="1"/><net_sink comp="600" pin=2"/></net>

<net id="611"><net_src comp="285" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="612"><net_src comp="273" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="617"><net_src comp="261" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="606" pin="3"/><net_sink comp="613" pin=1"/></net>

<net id="624"><net_src comp="32" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="625"><net_src comp="273" pin="1"/><net_sink comp="619" pin=2"/></net>

<net id="631"><net_src comp="600" pin="3"/><net_sink comp="626" pin=2"/></net>

<net id="642"><net_src comp="32" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="643"><net_src comp="261" pin="1"/><net_sink comp="637" pin=2"/></net>

<net id="649"><net_src comp="632" pin="3"/><net_sink comp="644" pin=2"/></net>

<net id="681"><net_src comp="58" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="682"><net_src comp="213" pin="1"/><net_sink comp="676" pin=2"/></net>

<net id="692"><net_src comp="683" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="702"><net_src comp="64" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="725"><net_src comp="708" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="718" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="713" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="718" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="752"><net_src comp="738" pin="3"/><net_sink comp="747" pin=2"/></net>

<net id="766"><net_src comp="319" pin="1"/><net_sink comp="761" pin=2"/></net>

<net id="772"><net_src comp="58" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="773"><net_src comp="225" pin="1"/><net_sink comp="767" pin=2"/></net>

<net id="779"><net_src comp="761" pin="3"/><net_sink comp="774" pin=2"/></net>

<net id="785"><net_src comp="32" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="786"><net_src comp="307" pin="1"/><net_sink comp="780" pin=2"/></net>

<net id="791"><net_src comp="64" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="780" pin="3"/><net_sink comp="792" pin=1"/></net>

<net id="798"><net_src comp="32" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="819"><net_src comp="32" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="820"><net_src comp="295" pin="1"/><net_sink comp="814" pin=2"/></net>

<net id="826"><net_src comp="804" pin="3"/><net_sink comp="821" pin=2"/></net>

<net id="832"><net_src comp="809" pin="3"/><net_sink comp="827" pin=2"/></net>

<net id="838"><net_src comp="58" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="839"><net_src comp="329" pin="1"/><net_sink comp="833" pin=2"/></net>

<net id="848"><net_src comp="814" pin="3"/><net_sink comp="843" pin=1"/></net>

<net id="849"><net_src comp="32" pin="0"/><net_sink comp="843" pin=2"/></net>

<net id="854"><net_src comp="840" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="859"><net_src comp="821" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="840" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="866"><net_src comp="833" pin="3"/><net_sink comp="861" pin=1"/></net>

<net id="867"><net_src comp="58" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="894"><net_src comp="885" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="899"><net_src comp="882" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="914"><net_src comp="904" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="907" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="921"><net_src comp="32" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="927"><net_src comp="916" pin="3"/><net_sink comp="922" pin=1"/></net>

<net id="936"><net_src comp="345" pin="4"/><net_sink comp="932" pin=0"/></net>

<net id="941"><net_src comp="345" pin="4"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="66" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="947"><net_src comp="366" pin="4"/><net_sink comp="943" pin=0"/></net>

<net id="952"><net_src comp="68" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="356" pin="4"/><net_sink comp="948" pin=1"/></net>

<net id="959"><net_src comp="363" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="965"><net_src comp="353" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="978"><net_src comp="68" pin="0"/><net_sink comp="974" pin=0"/></net>

<net id="991"><net_src comp="0" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="992"><net_src comp="987" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="1002"><net_src comp="76" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1003"><net_src comp="993" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="1004"><net_src comp="78" pin="0"/><net_sink comp="996" pin=2"/></net>

<net id="1005"><net_src comp="80" pin="0"/><net_sink comp="996" pin=3"/></net>

<net id="1009"><net_src comp="993" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1013"><net_src comp="373" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1020"><net_src comp="76" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1021"><net_src comp="1010" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="1022"><net_src comp="78" pin="0"/><net_sink comp="1014" pin=2"/></net>

<net id="1023"><net_src comp="80" pin="0"/><net_sink comp="1014" pin=3"/></net>

<net id="1027"><net_src comp="1010" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1032"><net_src comp="996" pin="4"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="82" pin="0"/><net_sink comp="1028" pin=1"/></net>

<net id="1038"><net_src comp="1006" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="84" pin="0"/><net_sink comp="1034" pin=1"/></net>

<net id="1044"><net_src comp="1014" pin="4"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="82" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1050"><net_src comp="1024" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="84" pin="0"/><net_sink comp="1046" pin=1"/></net>

<net id="1064"><net_src comp="1052" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="1056" pin="2"/><net_sink comp="1060" pin=1"/></net>

<net id="1070"><net_src comp="1060" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="386" pin="2"/><net_sink comp="1066" pin=1"/></net>

<net id="1077"><net_src comp="1066" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1078"><net_src comp="373" pin="1"/><net_sink comp="1072" pin=1"/></net>

<net id="1087"><net_src comp="329" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="64" pin="0"/><net_sink comp="1083" pin=1"/></net>

<net id="1105"><net_src comp="249" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1106"><net_src comp="66" pin="0"/><net_sink comp="1101" pin=1"/></net>

<net id="1111"><net_src comp="237" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="96" pin="0"/><net_sink comp="1107" pin=1"/></net>

<net id="1122"><net_src comp="64" pin="0"/><net_sink comp="1117" pin=1"/></net>

<net id="1128"><net_src comp="1117" pin="3"/><net_sink comp="1123" pin=1"/></net>

<net id="1129"><net_src comp="64" pin="0"/><net_sink comp="1123" pin=2"/></net>

<net id="1134"><net_src comp="0" pin="0"/><net_sink comp="1130" pin=0"/></net>

<net id="1135"><net_src comp="1130" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="1141"><net_src comp="66" pin="0"/><net_sink comp="1136" pin=1"/></net>

<net id="1147"><net_src comp="96" pin="0"/><net_sink comp="1142" pin=1"/></net>

<net id="1151"><net_src comp="106" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="1153"><net_src comp="1148" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="1154"><net_src comp="1148" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="1155"><net_src comp="1148" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="1156"><net_src comp="1148" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="1157"><net_src comp="1148" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="1158"><net_src comp="1148" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="1159"><net_src comp="1148" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="1160"><net_src comp="1148" pin="1"/><net_sink comp="799" pin=2"/></net>

<net id="1161"><net_src comp="1148" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="1165"><net_src comp="112" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="1167"><net_src comp="1162" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="1168"><net_src comp="1162" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="1169"><net_src comp="1162" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="1170"><net_src comp="1162" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="1171"><net_src comp="1162" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="1172"><net_src comp="1162" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1173"><net_src comp="1162" pin="1"/><net_sink comp="1093" pin=1"/></net>

<net id="1174"><net_src comp="1162" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1178"><net_src comp="118" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="1183"><net_src comp="124" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1188"><net_src comp="130" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="1190"><net_src comp="1185" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="1194"><net_src comp="136" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1196"><net_src comp="1191" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="1197"><net_src comp="1191" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="1201"><net_src comp="142" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="1203"><net_src comp="1198" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="1204"><net_src comp="1198" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="1208"><net_src comp="148" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1210"><net_src comp="1205" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1211"><net_src comp="1205" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="1215"><net_src comp="154" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1220"><net_src comp="391" pin="4"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="1225"><net_src comp="401" pin="4"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1230"><net_src comp="411" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="1235"><net_src comp="415" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1240"><net_src comp="419" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="1242"><net_src comp="1237" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="1243"><net_src comp="1237" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="1247"><net_src comp="425" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="1252"><net_src comp="428" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="1257"><net_src comp="431" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="1259"><net_src comp="1254" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="1263"><net_src comp="437" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="1268"><net_src comp="440" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="1273"><net_src comp="449" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="1278"><net_src comp="454" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1283"><net_src comp="457" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1288"><net_src comp="443" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="1293"><net_src comp="460" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="1295"><net_src comp="1290" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="1299"><net_src comp="466" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="1301"><net_src comp="1296" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="1305"><net_src comp="471" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="1310"><net_src comp="476" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="1312"><net_src comp="1307" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="1316"><net_src comp="485" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1320"><net_src comp="490" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="1325"><net_src comp="480" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1327"><net_src comp="1322" pin="1"/><net_sink comp="713" pin=2"/></net>

<net id="1331"><net_src comp="496" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="1336"><net_src comp="500" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="1341"><net_src comp="513" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="1343"><net_src comp="1338" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="1347"><net_src comp="505" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="1349"><net_src comp="1344" pin="1"/><net_sink comp="708" pin=2"/></net>

<net id="1353"><net_src comp="509" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1355"><net_src comp="1350" pin="1"/><net_sink comp="804" pin=2"/></net>

<net id="1359"><net_src comp="522" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="738" pin=2"/></net>

<net id="1364"><net_src comp="517" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="916" pin=2"/></net>

<net id="1369"><net_src comp="526" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="809" pin=2"/></net>

<net id="1374"><net_src comp="534" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="585" pin=2"/></net>

<net id="1379"><net_src comp="539" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="1381"><net_src comp="1376" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="1385"><net_src comp="545" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1387"><net_src comp="1382" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="1388"><net_src comp="1382" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="1389"><net_src comp="1382" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="1390"><net_src comp="1382" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="1391"><net_src comp="1382" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="1392"><net_src comp="1382" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1393"><net_src comp="1382" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="1394"><net_src comp="1382" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1395"><net_src comp="1382" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1396"><net_src comp="1382" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1397"><net_src comp="1382" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1398"><net_src comp="1382" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1399"><net_src comp="1382" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1403"><net_src comp="550" pin="2"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="568" pin=2"/></net>

<net id="1408"><net_src comp="555" pin="1"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="1410"><net_src comp="1405" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="1414"><net_src comp="568" pin="3"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1416"><net_src comp="1411" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="1417"><net_src comp="1411" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="1418"><net_src comp="1411" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="1419"><net_src comp="1411" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1420"><net_src comp="1411" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1421"><net_src comp="1411" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1422"><net_src comp="1411" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1423"><net_src comp="1411" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1427"><net_src comp="573" pin="3"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="1432"><net_src comp="579" pin="2"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1437"><net_src comp="590" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1439"><net_src comp="1434" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="1440"><net_src comp="1434" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="1441"><net_src comp="1434" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1442"><net_src comp="1434" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1443"><net_src comp="1434" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1444"><net_src comp="1434" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1445"><net_src comp="1434" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1446"><net_src comp="1434" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1450"><net_src comp="594" pin="3"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="1452"><net_src comp="1447" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="1453"><net_src comp="1447" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="1454"><net_src comp="1447" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="1455"><net_src comp="1447" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1456"><net_src comp="1447" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1457"><net_src comp="1447" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1458"><net_src comp="1447" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1459"><net_src comp="1447" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1460"><net_src comp="1447" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1461"><net_src comp="1447" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1462"><net_src comp="1447" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1466"><net_src comp="613" pin="2"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="632" pin=2"/></net>

<net id="1471"><net_src comp="619" pin="3"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1473"><net_src comp="1468" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="1477"><net_src comp="626" pin="3"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1479"><net_src comp="1474" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="1483"><net_src comp="637" pin="3"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1485"><net_src comp="1480" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="1489"><net_src comp="644" pin="3"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="1494"><net_src comp="650" pin="2"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1496"><net_src comp="1491" pin="1"/><net_sink comp="671" pin=2"/></net>

<net id="1497"><net_src comp="1491" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="1501"><net_src comp="654" pin="2"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="1503"><net_src comp="1498" pin="1"/><net_sink comp="666" pin=2"/></net>

<net id="1504"><net_src comp="1498" pin="1"/><net_sink comp="683" pin=2"/></net>

<net id="1508"><net_src comp="658" pin="2"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="1510"><net_src comp="1505" pin="1"/><net_sink comp="693" pin=2"/></net>

<net id="1514"><net_src comp="662" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="1519"><net_src comp="666" pin="3"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1524"><net_src comp="671" pin="3"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="1529"><net_src comp="676" pin="3"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1531"><net_src comp="1526" pin="1"/><net_sink comp="733" pin=2"/></net>

<net id="1535"><net_src comp="688" pin="2"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="703" pin=2"/></net>

<net id="1540"><net_src comp="693" pin="3"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1545"><net_src comp="558" pin="2"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="1547"><net_src comp="1542" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1551"><net_src comp="563" pin="2"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="1553"><net_src comp="1548" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1557"><net_src comp="698" pin="2"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="1559"><net_src comp="1554" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="1563"><net_src comp="703" pin="3"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1568"><net_src comp="721" pin="2"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="1573"><net_src comp="727" pin="2"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1578"><net_src comp="733" pin="3"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="1583"><net_src comp="747" pin="3"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1588"><net_src comp="767" pin="3"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="1590"><net_src comp="1585" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="1594"><net_src comp="774" pin="3"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="1599"><net_src comp="743" pin="2"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="1601"><net_src comp="1596" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="1605"><net_src comp="753" pin="2"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="1607"><net_src comp="1602" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="1611"><net_src comp="787" pin="2"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1613"><net_src comp="1608" pin="1"/><net_sink comp="868" pin=2"/></net>

<net id="1617"><net_src comp="792" pin="3"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="1619"><net_src comp="1614" pin="1"/><net_sink comp="885" pin=2"/></net>

<net id="1620"><net_src comp="1614" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1624"><net_src comp="799" pin="3"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1626"><net_src comp="1621" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="1627"><net_src comp="1621" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1631"><net_src comp="757" pin="2"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="1636"><net_src comp="827" pin="3"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="1641"><net_src comp="840" pin="1"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1646"><net_src comp="843" pin="3"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="1648"><net_src comp="1643" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1652"><net_src comp="855" pin="2"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="877" pin=2"/></net>

<net id="1657"><net_src comp="861" pin="3"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="1662"><net_src comp="868" pin="3"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="1667"><net_src comp="873" pin="2"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1672"><net_src comp="877" pin="3"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1677"><net_src comp="882" pin="1"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1679"><net_src comp="1674" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1683"><net_src comp="890" pin="2"/><net_sink comp="1680" pin=0"/></net>

<net id="1684"><net_src comp="1680" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1688"><net_src comp="904" pin="1"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="1693"><net_src comp="907" pin="1"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="1698"><net_src comp="850" pin="2"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="922" pin=2"/></net>

<net id="1703"><net_src comp="922" pin="3"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="1708"><net_src comp="895" pin="2"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1710"><net_src comp="1705" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1711"><net_src comp="1705" pin="1"/><net_sink comp="954" pin=2"/></net>

<net id="1715"><net_src comp="900" pin="2"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1720"><net_src comp="928" pin="2"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="1725"><net_src comp="910" pin="2"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="1730"><net_src comp="932" pin="2"/><net_sink comp="1727" pin=0"/></net>

<net id="1734"><net_src comp="943" pin="2"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1736"><net_src comp="1731" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1740"><net_src comp="948" pin="2"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="960" pin=2"/></net>

<net id="1745"><net_src comp="937" pin="2"/><net_sink comp="1742" pin=0"/></net>

<net id="1746"><net_src comp="1742" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="1750"><net_src comp="954" pin="3"/><net_sink comp="1747" pin=0"/></net>

<net id="1751"><net_src comp="1747" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="1752"><net_src comp="1747" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="1756"><net_src comp="960" pin="3"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="1758"><net_src comp="1753" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1762"><net_src comp="966" pin="2"/><net_sink comp="1759" pin=0"/></net>

<net id="1763"><net_src comp="1759" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="1767"><net_src comp="970" pin="2"/><net_sink comp="1764" pin=0"/></net>

<net id="1768"><net_src comp="1764" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1772"><net_src comp="974" pin="2"/><net_sink comp="1769" pin=0"/></net>

<net id="1773"><net_src comp="1769" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="1777"><net_src comp="979" pin="2"/><net_sink comp="1774" pin=0"/></net>

<net id="1778"><net_src comp="1774" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="1782"><net_src comp="983" pin="2"/><net_sink comp="1779" pin=0"/></net>

<net id="1783"><net_src comp="1779" pin="1"/><net_sink comp="987" pin=1"/></net>

<net id="1787"><net_src comp="987" pin="2"/><net_sink comp="1784" pin=0"/></net>

<net id="1788"><net_src comp="1784" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="1789"><net_src comp="1784" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="1793"><net_src comp="179" pin="2"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1795"><net_src comp="1790" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1796"><net_src comp="1790" pin="1"/><net_sink comp="1072" pin=2"/></net>

<net id="1800"><net_src comp="1028" pin="2"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1805"><net_src comp="1034" pin="2"/><net_sink comp="1802" pin=0"/></net>

<net id="1806"><net_src comp="1802" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1810"><net_src comp="1040" pin="2"/><net_sink comp="1807" pin=0"/></net>

<net id="1811"><net_src comp="1807" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1815"><net_src comp="1046" pin="2"/><net_sink comp="1812" pin=0"/></net>

<net id="1816"><net_src comp="1812" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1820"><net_src comp="1072" pin="3"/><net_sink comp="1817" pin=0"/></net>

<net id="1821"><net_src comp="1817" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="1825"><net_src comp="1079" pin="2"/><net_sink comp="1822" pin=0"/></net>

<net id="1826"><net_src comp="1822" pin="1"/><net_sink comp="1113" pin=1"/></net>

<net id="1830"><net_src comp="1083" pin="2"/><net_sink comp="1827" pin=0"/></net>

<net id="1831"><net_src comp="1827" pin="1"/><net_sink comp="1117" pin=2"/></net>

<net id="1835"><net_src comp="1089" pin="2"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="1840"><net_src comp="1093" pin="2"/><net_sink comp="1837" pin=0"/></net>

<net id="1841"><net_src comp="1837" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1845"><net_src comp="1097" pin="2"/><net_sink comp="1842" pin=0"/></net>

<net id="1846"><net_src comp="1842" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1850"><net_src comp="1113" pin="2"/><net_sink comp="1847" pin=0"/></net>

<net id="1851"><net_src comp="1847" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1855"><net_src comp="1123" pin="3"/><net_sink comp="1852" pin=0"/></net>

<net id="1856"><net_src comp="1852" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="1860"><net_src comp="1101" pin="2"/><net_sink comp="1857" pin=0"/></net>

<net id="1861"><net_src comp="1857" pin="1"/><net_sink comp="1136" pin=2"/></net>

<net id="1865"><net_src comp="1107" pin="2"/><net_sink comp="1862" pin=0"/></net>

<net id="1866"><net_src comp="1862" pin="1"/><net_sink comp="1142" pin=2"/></net>

<net id="1870"><net_src comp="1130" pin="2"/><net_sink comp="1867" pin=0"/></net>

<net id="1871"><net_src comp="1867" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="1875"><net_src comp="1136" pin="3"/><net_sink comp="1872" pin=0"/></net>

<net id="1876"><net_src comp="1872" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="1880"><net_src comp="1142" pin="3"/><net_sink comp="1877" pin=0"/></net>

<net id="1881"><net_src comp="1877" pin="1"/><net_sink comp="241" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {111 112 113 114 115 116 117 }
 - Input state : 
	Port: maxpool_layer : mem | {97 98 99 100 101 102 103 104 }
	Port: maxpool_layer : input_offset | {1 }
	Port: maxpool_layer : output_offset | {1 }
	Port: maxpool_layer : b | {1 }
	Port: maxpool_layer : od | {1 }
	Port: maxpool_layer : ox | {1 }
	Port: maxpool_layer : oy | {1 }
	Port: maxpool_layer : id | {1 }
	Port: maxpool_layer : ix | {1 }
	Port: maxpool_layer : iy | {1 }
	Port: maxpool_layer : s | {1 }
	Port: maxpool_layer : k | {1 }
  - Chain level:
	State 1
		bound1 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		bound2 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		bound3 : 1
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
		b_cast_mid1 : 1
		tmp_4 : 2
		exitcond_flatten3 : 1
		indvar_flatten_next3 : 1
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
		i_d_cast_mid1 : 1
		tmp9 : 2
	State 54
	State 55
		o_y_cast_mid1 : 1
		i_y : 2
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
		o_x_cast : 1
		tmp_6 : 2
		exitcond_flatten1 : 1
		exitcond_flatten2 : 1
	State 62
		tmp_3_mid1 : 1
		tmp_4_mid1 : 1
	State 63
		tmp_6_mid2 : 1
	State 64
		tmp_9 : 1
		indvars_iv12_mid1 : 1
	State 65
		p_mid2 : 1
	State 66
	State 67
		p_mid4 : 1
	State 68
	State 69
		tmp4_mid1 : 1
		tmp9_mid1 : 1
	State 70
		tmp5_mid2_v : 1
	State 71
	State 72
	State 73
	State 74
	State 75
		indvars_iv19_mid1 : 1
	State 76
		indvars_iv21_mid2 : 1
	State 77
		tmp7_mid2 : 1
		tmp1_mid289_v : 1
		indvars_iv24_mid2 : 1
		i_y_mid1 : 1
		tmp8_mid1 : 2
		o_x_cast_mid2 : 1
	State 78
		tmp_16 : 1
		i_x : 1
	State 79
		bound : 1
	State 80
	State 81
	State 82
	State 83
	State 84
		i_y_mid2 : 1
	State 85
	State 86
		exitcond_flatten : 1
		indvar_flatten_next : 1
		tmp_18 : 1
		i_y_s : 1
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
		temp_req : 1
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
		tmp_15 : 1
		tmp_24 : 1
		tmp_17 : 1
		tmp_25 : 1
		notlhs : 2
		notrhs : 2
		notlhs1 : 2
		notrhs1 : 2
	State 108
		empty : 1
	State 109
	State 110
		o_x_1 : 1
	State 111
		mem_addr_req : 1
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_419           |    4    |   247   |    19   |
|          |           grp_fu_431           |    16   |   916   |   392   |
|          |           grp_fu_443           |    16   |   916   |   392   |
|          |           grp_fu_480           |    4    |   247   |    19   |
|          |           grp_fu_505           |    4    |   247   |    19   |
|          |           grp_fu_509           |    4    |   247   |    19   |
|          |           grp_fu_517           |    4    |   247   |    19   |
|          |           grp_fu_558           |    4    |   247   |    19   |
|    mul   |           grp_fu_563           |    4    |   247   |    19   |
|          |           grp_fu_743           |    4    |   247   |    19   |
|          |           grp_fu_753           |    4    |   247   |    19   |
|          |           grp_fu_757           |    4    |   247   |    19   |
|          |           grp_fu_850           |    4    |   247   |    19   |
|          |           grp_fu_895           |    4    |   247   |    19   |
|          |           grp_fu_900           |    4    |   247   |    19   |
|          |           grp_fu_910           |    4    |   247   |    19   |
|          |           grp_fu_979           |    4    |   247   |    19   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_490           |    0    |   775   |   135   |
|          |           tmp9_fu_500          |    0    |   101   |    37   |
|          |           tmp4_fu_522          |    0    |   101   |    37   |
|          |           tmp8_fu_526          |    0    |   101   |    37   |
|          |          b_s_4_fu_539          |    0    |    98   |    36   |
|          |          tmp_9_fu_613          |    0    |   101   |    37   |
|          |     indvars_iv_next_fu_650     |    0    |   101   |    37   |
|          |     indvars_iv_next1_fu_654    |    0    |   101   |    37   |
|          |          p_mid4_fu_688         |    0    |   101   |    37   |
|          |           o_d_fu_698           |    0    |    98   |    36   |
|          |        tmp4_mid1_fu_721        |    0    |   101   |    37   |
|          |        tmp9_mid1_fu_727        |    0    |   101   |    37   |
|          |          o_y_1_fu_787          |    0    |    98   |    36   |
|          |        tmp8_mid1_fu_855        |    0    |   101   |    37   |
|    add   |          tmp_16_fu_890         |    0    |   101   |    37   |
|          |          tmp_7_fu_928          |    0    |   101   |    37   |
|          |           grp_fu_937           |    0    |   295   |    71   |
|          |          i_y_s_fu_948          |    0    |   101   |    37   |
|          |       tmp6_mid2_v_fu_966       |    0    |   101   |    37   |
|          |           tmp2_fu_970          |    0    |   101   |    37   |
|          |          i_x_1_fu_974          |    0    |   101   |    37   |
|          |          tmp_14_fu_983         |    0    |   101   |    37   |
|          |          tmp1_fu_1079          |    0    |    98   |    36   |
|          |         o_x_op_fu_1083         |    0    |    98   |    36   |
|          |    indvars_iv_next3_fu_1089    |    0    |   101   |    37   |
|          |    indvars_iv_next4_fu_1093    |    0    |   101   |    37   |
|          |           grp_fu_1101          |    0    |   295   |    71   |
|          |           grp_fu_1107          |    0    |   440   |   103   |
|          |         tmp_11_fu_1113         |    0    |   101   |    37   |
|----------|--------------------------------|---------|---------|---------|
|          |        smax16_mid_fu_460       |    0    |    0    |    32   |
|          |  exitcond_flatten45_m_1_fu_568 |    0    |    0    |    2    |
|          |          b_mid2_fu_573         |    0    |    0    |    31   |
|          |        tmp_6_mid1_fu_585       |    0    |    0    |    2    |
|          |        tmp_6_mid2_fu_594       |    0    |    0    |    2    |
|          |     indvars_iv12_mid_fu_600    |    0    |    0    |    32   |
|          |           smax_fu_606          |    0    |    0    |    32   |
|          |     indvars_iv14_mid_fu_619    |    0    |    0    |    32   |
|          |    indvars_iv12_mid1_fu_626    |    0    |    0    |    32   |
|          |          p_mid1_fu_632         |    0    |    0    |    32   |
|          |     indvars_iv17_mid_fu_637    |    0    |    0    |    32   |
|          |          p_mid2_fu_644         |    0    |    0    |    32   |
|          |    indvars_iv14_mid2_fu_666    |    0    |    0    |    32   |
|          |    indvars_iv12_mid2_fu_671    |    0    |    0    |    32   |
|          |         i_d_mid_fu_676         |    0    |    0    |    31   |
|          |       smax16_mid1_fu_683       |    0    |    0    |    32   |
|          |    indvars_iv17_mid2_fu_693    |    0    |    0    |    32   |
|          |          p_mid5_fu_703         |    0    |    0    |    32   |
|          |        tmp_3_mid2_fu_708       |    0    |    0    |    32   |
|          |        tmp_4_mid2_fu_713       |    0    |    0    |    32   |
|          |         i_d_mid2_fu_733        |    0    |    0    |    31   |
|          |      tmp5_mid2127_v_fu_738     |    0    |    0    |    32   |
|          |       tmp5_mid2_v_fu_747       |    0    |    0    |    32   |
|          |     indvars_iv19_mid_fu_761    |    0    |    0    |    32   |
|  select  |         o_y_mid_fu_767         |    0    |    0    |    31   |
|          |    indvars_iv19_mid1_fu_774    |    0    |    0    |    32   |
|          |     indvars_iv21_mid_fu_780    |    0    |    0    |    32   |
|          |    indvars_iv21_mid2_fu_792    |    0    |    0    |    32   |
|          |    indvars_iv19_mid2_fu_799    |    0    |    0    |    32   |
|          |        tmp7_mid3_fu_804        |    0    |    0    |    32   |
|          |      tmp1_mid2157_v_fu_809     |    0    |    0    |    32   |
|          |     indvars_iv24_mid_fu_814    |    0    |    0    |    32   |
|          |        tmp7_mid2_fu_821        |    0    |    0    |    32   |
|          |      tmp1_mid289_v_fu_827      |    0    |    0    |    32   |
|          |       o_x_cast_mid_fu_833      |    0    |    0    |    31   |
|          |    indvars_iv24_mid2_fu_843    |    0    |    0    |    32   |
|          |      o_x_cast_mid2_fu_861      |    0    |    0    |    31   |
|          |         o_y_mid2_fu_868        |    0    |    0    |    31   |
|          |       tmp1_mid2_v_fu_877       |    0    |    0    |    32   |
|          |          smax1_fu_885          |    0    |    0    |    32   |
|          |         i_y_mid_fu_916         |    0    |    0    |    32   |
|          |         i_y_mid2_fu_922        |    0    |    0    |    32   |
|          |        i_x1_mid2_fu_954        |    0    |    0    |    32   |
|          |      tmp6_mid2_v_v_fu_960      |    0    |    0    |    32   |
|          |     output_element_fu_1072     |    0    |    0    |    32   |
|          |      o_x_mid265_op_fu_1117     |    0    |    0    |    31   |
|          |          o_x_1_fu_1123         |    0    |    0    |    31   |
|          |  indvar_flatten_next1_fu_1136  |    0    |    0    |    64   |
|          |  indvar_flatten_next2_fu_1142  |    0    |    0    |    96   |
|----------|--------------------------------|---------|---------|---------|
|          |          p_mid_fu_449          |    0    |    0    |    16   |
|          |        tmp_6_mid_fu_466        |    0    |    0    |    16   |
|          |   exitcond_flatten45_m_fu_471  |    0    |    0    |    32   |
|          |    exitcond_flatten3_fu_485    |    0    |    0    |    64   |
|          |          tmp_6_fu_534          |    0    |    0    |    16   |
|          |    exitcond_flatten1_fu_545    |    0    |    0    |    61   |
|          |    exitcond_flatten2_fu_550    |    0    |    0    |    32   |
|   icmp   |          tmp_8_fu_579          |    0    |    0    |    16   |
|          |          p_mid3_fu_662         |    0    |    0    |    16   |
|          |          tmp_12_fu_873         |    0    |    0    |    16   |
|          |     exitcond_flatten_fu_932    |    0    |    0    |    32   |
|          |          tmp_18_fu_943         |    0    |    0    |    16   |
|          |         notlhs_fu_1028         |    0    |    0    |    4    |
|          |         notrhs_fu_1034         |    0    |    0    |    13   |
|          |         notlhs1_fu_1040        |    0    |    0    |    4    |
|          |         notrhs1_fu_1046        |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|
|    sub   |     indvars_iv_next2_fu_658    |    0    |   101   |    37   |
|          |    indvars_iv_next5_fu_1097    |    0    |   101   |    37   |
|----------|--------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_386           |    0    |    75   |    66   |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_10_fu_590         |    0    |    0    |    2    |
|    or    |         tmp_19_fu_1052         |    0    |    0    |    2    |
|          |         tmp_20_fu_1056         |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    and   |         tmp_21_fu_1060         |    0    |    0    |    2    |
|          |         tmp_23_fu_1066         |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |       k_read_read_fu_106       |    0    |    0    |    0    |
|          |       s_read_read_fu_112       |    0    |    0    |    0    |
|          |       iy_read_read_fu_118      |    0    |    0    |    0    |
|          |       ix_read_read_fu_124      |    0    |    0    |    0    |
|          |       id_read_read_fu_130      |    0    |    0    |    0    |
|   read   |       oy_read_read_fu_136      |    0    |    0    |    0    |
|          |       ox_read_read_fu_142      |    0    |    0    |    0    |
|          |       od_read_read_fu_148      |    0    |    0    |    0    |
|          |       b_read_read_fu_154       |    0    |    0    |    0    |
|          | output_offset_read_read_fu_160 |    0    |    0    |    0    |
|          |  input_offset_read_read_fu_166 |    0    |    0    |    0    |
|          |        temp_read_fu_179        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_172      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |           tmp_fu_391           |    0    |    0    |    0    |
|partselect|          tmp_1_fu_401          |    0    |    0    |    0    |
|          |          tmp_15_fu_996         |    0    |    0    |    0    |
|          |         tmp_17_fu_1014         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          cast1_fu_411          |    0    |    0    |    0    |
|          |          cast2_fu_415          |    0    |    0    |    0    |
|          |          cast3_fu_425          |    0    |    0    |    0    |
|          |          cast4_fu_428          |    0    |    0    |    0    |
|          |          cast5_fu_437          |    0    |    0    |    0    |
|          |          cast6_fu_440          |    0    |    0    |    0    |
|          |          tmp_2_fu_454          |    0    |    0    |    0    |
|          |          tmp_5_fu_457          |    0    |    0    |    0    |
|   zext   |       b_cast_mid1_fu_476       |    0    |    0    |    0    |
|          |      i_d_cast_mid1_fu_496      |    0    |    0    |    0    |
|          |      o_y_cast_mid1_fu_513      |    0    |    0    |    0    |
|          |         o_x_cast_fu_530        |    0    |    0    |    0    |
|          |          b_cast_fu_555         |    0    |    0    |    0    |
|          |         i_d_cast_fu_718        |    0    |    0    |    0    |
|          |         o_y_cast_fu_840        |    0    |    0    |    0    |
|          |    o_x_cast_mid2_cast_fu_882   |    0    |    0    |    0    |
|          |           cast_fu_904          |    0    |    0    |    0    |
|          |          cast7_fu_907          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |         tmp_24_fu_1006         |    0    |    0    |    0    |
|          |         tmp_25_fu_1024         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    92   |  10129  |   4451  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      b_cast_mid1_reg_1307     |   32   |
|        b_cast_reg_1405        |   32   |
|        b_mid2_reg_1424        |   31   |
|        b_read_reg_1212        |   32   |
|         b_s_4_reg_1376        |   31   |
|          b_s_reg_201          |   31   |
|        bound1_reg_1237        |   64   |
|        bound2_reg_1254        |   96   |
|        bound3_reg_1285        |   128  |
|         bound_reg_1722        |   64   |
|         cast1_reg_1227        |   64   |
|         cast2_reg_1232        |   64   |
|         cast3_reg_1244        |   96   |
|         cast4_reg_1249        |   96   |
|         cast5_reg_1260        |   128  |
|         cast6_reg_1265        |   128  |
|         cast7_reg_1690        |   64   |
|         cast_reg_1685         |   64   |
|   exitcond_flatten1_reg_1382  |    1   |
|   exitcond_flatten2_reg_1400  |    1   |
|   exitcond_flatten3_reg_1313  |    1   |
|exitcond_flatten45_m_1_reg_1411|    1   |
| exitcond_flatten45_m_reg_1302 |    1   |
|   exitcond_flatten_reg_1727   |    1   |
|     i_d_cast_mid1_reg_1328    |   32   |
|       i_d_mid2_reg_1575       |   31   |
|        i_d_mid_reg_1526       |   31   |
|          i_d_reg_213          |   31   |
|       i_x1_mid2_reg_1747      |   32   |
|          i_x1_reg_363         |   32   |
|         i_x_1_reg_1769        |   32   |
|          i_x_reg_1705         |   32   |
|          i_y1_reg_353         |   32   |
|       i_y_mid1_reg_1695       |   32   |
|       i_y_mid2_reg_1700       |   32   |
|          i_y_reg_1361         |   32   |
|         i_y_s_reg_1737        |   32   |
|        id_read_reg_1185       |   32   |
|    indvar_flatten1_reg_189    |   128  |
|    indvar_flatten2_reg_237    |   96   |
|    indvar_flatten3_reg_249    |   64   |
|  indvar_flatten43_op_reg_1857 |   64   |
|  indvar_flatten95_op_reg_1862 |   96   |
| indvar_flatten_next1_reg_1872 |   64   |
| indvar_flatten_next2_reg_1877 |   96   |
| indvar_flatten_next3_reg_1317 |   128  |
|  indvar_flatten_next_reg_1742 |   64   |
|     indvar_flatten_reg_341    |   64   |
|   indvars_iv12_mid1_reg_1474  |   32   |
|   indvars_iv12_mid2_reg_1521  |   32   |
|   indvars_iv14_mid2_reg_1516  |   32   |
|   indvars_iv14_mid_reg_1468   |   32   |
|   indvars_iv17_mid2_reg_1537  |   32   |
|   indvars_iv17_mid_reg_1480   |   32   |
|   indvars_iv19_mid1_reg_1591  |   32   |
|   indvars_iv19_mid2_reg_1621  |   32   |
|      indvars_iv1_reg_273      |   32   |
|   indvars_iv21_mid2_reg_1614  |   32   |
|   indvars_iv24_mid2_reg_1643  |   32   |
|      indvars_iv2_reg_285      |   32   |
|      indvars_iv3_reg_295      |   32   |
|      indvars_iv4_reg_307      |   32   |
|      indvars_iv5_reg_319      |   32   |
|   indvars_iv_next1_reg_1498   |   32   |
|   indvars_iv_next2_reg_1505   |   32   |
|   indvars_iv_next3_reg_1832   |   32   |
|   indvars_iv_next4_reg_1837   |   32   |
|   indvars_iv_next5_reg_1842   |   32   |
|    indvars_iv_next_reg_1491   |   32   |
|       indvars_iv_reg_261      |   32   |
|        ix_read_reg_1180       |   32   |
|        iy_read_reg_1175       |   32   |
|        k_read_reg_1148        |   32   |
|      mem_addr_1_reg_1784      |   32   |
|       mem_addr_reg_1867       |   32   |
|        notlhs1_reg_1807       |    1   |
|        notlhs_reg_1797        |    1   |
|        notrhs1_reg_1812       |    1   |
|        notrhs_reg_1802        |    1   |
|          o_d_reg_1554         |   31   |
|         o_x_1_reg_1852        |   31   |
|  o_x_cast_mid2_cast_reg_1674  |   32   |
|     o_x_cast_mid2_reg_1654    |   31   |
|        o_x_op_reg_1827        |   31   |
|          o_x_reg_329          |   31   |
|         o_y_1_reg_1608        |   31   |
|     o_y_cast_mid1_reg_1338    |   32   |
|       o_y_cast_reg_1638       |   32   |
|       o_y_mid2_reg_1659       |   31   |
|        o_y_mid_reg_1585       |   31   |
|          o_y_reg_225          |   31   |
|        od_read_reg_1205       |   32   |
|    output_element_reg_1817    |   32   |
|        ox_read_reg_1198       |   32   |
|        oy_read_reg_1191       |   32   |
|        p_mid2_reg_1486        |   32   |
|        p_mid3_reg_1511        |    1   |
|        p_mid4_reg_1532        |   32   |
|        p_mid5_reg_1560        |   32   |
|         p_mid_reg_1270        |    1   |
|        s_read_reg_1162        |   32   |
|      smax16_mid_reg_1290      |   32   |
|         temp_reg_1790         |   32   |
|     tmp1_mid289_v_reg_1633    |   32   |
|       tmp1_mid2_reg_1712      |   32   |
|      tmp1_mid2_v_reg_1669     |   32   |
|         tmp1_reg_1822         |   32   |
|         tmp2_reg_1764         |   32   |
|       tmp4_mid1_reg_1565      |   32   |
|         tmp4_reg_1356         |   32   |
|       tmp5_mid2_reg_1628      |   32   |
|      tmp5_mid2_v_reg_1580     |   32   |
|       tmp6_mid2_reg_1774      |   32   |
|      tmp6_mid2_v_reg_1759     |   32   |
|     tmp6_mid2_v_v_reg_1753    |   32   |
|       tmp7_mid1_reg_1602      |   32   |
|       tmp7_mid_reg_1596       |   32   |
|         tmp7_reg_1350         |   32   |
|       tmp8_mid1_reg_1649      |   32   |
|         tmp8_reg_1366         |   32   |
|       tmp9_mid1_reg_1570      |   32   |
|         tmp9_reg_1333         |   32   |
|        tmp_10_reg_1434        |    1   |
|        tmp_11_reg_1847        |   32   |
|        tmp_12_reg_1664        |    1   |
|        tmp_14_reg_1779        |   32   |
|        tmp_16_reg_1680        |   32   |
|        tmp_18_reg_1731        |    1   |
|         tmp_1_reg_1222        |   30   |
|         tmp_2_reg_1275        |   32   |
|      tmp_3_mid1_reg_1542      |   32   |
|         tmp_3_reg_1344        |   32   |
|      tmp_4_mid1_reg_1548      |   32   |
|         tmp_4_reg_1322        |   32   |
|         tmp_5_reg_1280        |   32   |
|      tmp_6_mid2_reg_1447      |    1   |
|       tmp_6_mid_reg_1296      |    1   |
|         tmp_6_reg_1371        |    1   |
|         tmp_7_reg_1717        |   32   |
|         tmp_8_reg_1429        |    1   |
|         tmp_9_reg_1463        |   32   |
|          tmp_reg_1217         |   30   |
|         tmp_s_reg_373         |   32   |
+-------------------------------+--------+
|             Total             |  5184  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|   grp_writeresp_fu_172  |  p0  |   4  |   1  |    4   ||    9    |
|   grp_writeresp_fu_172  |  p1  |   4  |  32  |   128  ||    21   |
|   grp_writeresp_fu_172  |  p2  |   2  |  32  |   64   ||    9    |
| indvar_flatten1_reg_189 |  p0  |   2  |  128 |   256  ||    9    |
|       b_s_reg_201       |  p0  |   2  |  31  |   62   ||    9    |
|       i_d_reg_213       |  p0  |   2  |  31  |   62   ||    9    |
|       o_y_reg_225       |  p0  |   2  |  31  |   62   ||    9    |
| indvar_flatten2_reg_237 |  p0  |   2  |  96  |   192  ||    9    |
| indvar_flatten3_reg_249 |  p0  |   2  |  64  |   128  ||    9    |
|    indvars_iv_reg_261   |  p0  |   2  |  32  |   64   ||    9    |
|   indvars_iv1_reg_273   |  p0  |   2  |  32  |   64   ||    9    |
|   indvars_iv3_reg_295   |  p0  |   2  |  32  |   64   ||    9    |
|   indvars_iv4_reg_307   |  p0  |   2  |  32  |   64   ||    9    |
|       o_x_reg_329       |  p0  |   2  |  31  |   62   ||    9    |
|  indvar_flatten_reg_341 |  p0  |   2  |  64  |   128  ||    9    |
|      tmp_s_reg_373      |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_419       |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_419       |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_431       |  p0  |   2  |  64  |   128  ||    9    |
|        grp_fu_431       |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_443       |  p0  |   2  |  96  |   192  ||    9    |
|        grp_fu_443       |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_480       |  p1  |   2  |  31  |   62   ||    9    |
|        grp_fu_517       |  p1  |   2  |  31  |   62   ||    9    |
|        grp_fu_558       |  p0  |   2  |  31  |   62   ||    9    |
|        grp_fu_563       |  p0  |   2  |  31  |   62   ||    9    |
|        grp_fu_850       |  p0  |   2  |  31  |   62   ||    9    |
|        grp_fu_895       |  p0  |   2  |  31  |   62   ||    9    |
|        grp_fu_910       |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_910       |  p1  |   2  |  32  |   64   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |  2544  ||  49.018 ||   282   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   92   |    -   |  10129 |  4451  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   49   |    -   |   282  |
|  Register |    -   |    -   |  5184  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   92   |   49   |  15313 |  4733  |
+-----------+--------+--------+--------+--------+
