[Files List]
C:\Aldec\Active-HDL-Student-Edition\vlib\std/src/standard.vhd=S
C:\Users\ramez\Desktop\Verilog designs\AD_project\1201661_AD_project/src/tff.v=S
C:\Users\ramez\Desktop\Verilog designs\AD_project\1201661_AD_project/src/counter.v=S
C:\Users\ramez\Desktop\Verilog designs\AD_project\1201661_AD_project/src/full_design.v=S
