vhdl xil_defaultlib  \
"../../../bd/top_gen/ipshared/1412/hdl/control_reg_v1_0_S00_AXI.vhd" \
"../../../bd/top_gen/ipshared/1412/hdl/control_reg_v1_0.vhd" \
"../../../bd/top_gen/ip/top_gen_control_reg_0_0/sim/top_gen_control_reg_0_0.vhd" \
"../../../bd/top_gen/ip/top_gen_rst_ps7_0_100M_0/sim/top_gen_rst_ps7_0_100M_0.vhd" \
"../../../bd/top_gen/ipshared/0988/var_clk_div.srcs/sources_1/imports/Trabajo final/var_clk_div.vhd" \
"../../../bd/top_gen/ip/top_gen_var_clk_div_0_0/sim/top_gen_var_clk_div_0_0.vhd" \
"../../../bd/top_gen/sim/top_gen.vhd" \
"../../../bd/top_gen/ip/top_gen_ila_0_0/sim/top_gen_ila_0_0.vhd" \
"../../../bd/top_gen/ipshared/9d28/sources_1/imports/src/clk_div.vhd" \
"../../../bd/top_gen/ipshared/9d28/sources_1/imports/src/pwm.vhd" \
"../../../bd/top_gen/ipshared/9d28/sources_1/imports/src/sine.vhd" \
"../../../bd/top_gen/ipshared/9d28/sources_1/imports/src/generator.vhd" \
"../../../bd/top_gen/ip/top_gen_generator_0_0/sim/top_gen_generator_0_0.vhd" \

nosort
