/dts-v1/;

/ {
	compatible = "qcom,pakala";
	model = "qcom,pakala";
	#address-cells = <0x02>;
	#size-cells = <0x02>;

	aliases {
		spmi-bus0 = "/soc/spmi_bus@c400000";
		spmi-bus1 = "/soc/spmi_bus@c431000";
	};

	soc {
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		phandle = <0xd1>;

		ddr {
			compatible = "qcom,ddr";
			print_severity = <0x2012>;
			ddr_log_level = <0x00>;
			ddr_trng_always_en = <0x00>;
			extnd_term_log_flag = <0x01>;
			ddr_tr_led_flag = <0x00>;
			ddr_boot_freq = <0x1fef00>;
		};

		spmi_bus@c400000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc400000 0x500000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			bus-id = <0x00>;

			pmk8550@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x00>;
				gpio-controller;
				#gpio-cells = <0x02>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				phandle = <0xd2>;

				spmi-vadc@92 {
					compatible = "qcom,spmi-vadc";
					reg = <0x90>;
					use-interrupt = <0x00>;
					sid = <0x00>;
					mid = <0x00>;
					pmic = <0x00>;
					bid = <0x00>;
					therm-tbl = <0x01>;

					vadc_ch_cfg {

						VPH_PWR {
							label = "VPH_PWR";
							hw-ch = <0x8e>;
							hw-settle = <0x00>;
							avg-sp = <0x00>;
							dec-ratio = <0x01>;
							cal-method = <0x02>;
							scaling = <0x01 0x03>;
							offset = <0x00>;
							scale-fcn = <0x00>;
							pull-up = <0x00>;
							asid = <0x07>;
						};

						DIE_TEMP_PM_07 {
							label = "DIE_TEMP_PM_07";
							hw-ch = <0x03>;
							hw-settle = <0x00>;
							avg-sp = <0x00>;
							dec-ratio = <0x01>;
							cal-method = <0x02>;
							scaling = <0x01 0x01>;
							offset = <0xfffffeef>;
							scale-fcn = <0x06>;
							pull-up = <0x00>;
							asid = <0x07>;
							int-table = <0x01>;
						};

						CHG_TEMP {
							label = "CHG_TEMP";
							hw-ch = <0x10>;
							hw-settle = <0x00>;
							avg-sp = <0x00>;
							dec-ratio = <0x01>;
							cal-method = <0x02>;
							scaling = <0x01 0x01>;
							offset = <0x00>;
							scale-fcn = <0x00>;
							pull-up = <0x00>;
							asid = <0x07>;
						};

						BATT_THERM {
							label = "BATT_THERM";
							hw-ch = <0x44>;
							hw-settle = <0x01>;
							avg-sp = <0x00>;
							dec-ratio = <0x01>;
							cal-method = <0x03>;
							scaling = <0x01 0x01>;
							offset = <0xfffffeef>;
							scale-fcn = <0x04>;
							pull-up = <0x186a0>;
							asid = <0x07>;
							int-table = <0x00>;
						};

						BATT_THERM_PU_10K {
							label = "BATT_THERM_PU_10K";
							hw-ch = <0x24>;
							hw-settle = <0x01>;
							avg-sp = <0x00>;
							dec-ratio = <0x01>;
							cal-method = <0x03>;
							scaling = <0x01 0x01>;
							offset = <0xfffffeef>;
							scale-fcn = <0x04>;
							pull-up = <0x2710>;
							asid = <0x07>;
							int-table = <0x00>;
						};

						BATT_THERM_PU_400K {
							label = "BATT_THERM_PU_400K";
							hw-ch = <0x64>;
							hw-settle = <0x01>;
							avg-sp = <0x00>;
							dec-ratio = <0x01>;
							cal-method = <0x03>;
							scaling = <0x01 0x01>;
							offset = <0xfffffeef>;
							scale-fcn = <0x04>;
							pull-up = <0x61a80>;
							asid = <0x07>;
							int-table = <0x00>;
						};

						BATT_THERM_OHMS {
							label = "BATT_THERM_OHMS";
							hw-ch = <0x44>;
							hw-settle = <0x01>;
							avg-sp = <0x00>;
							dec-ratio = <0x01>;
							cal-method = <0x03>;
							scaling = <0x01 0x01>;
							offset = <0xfffffeef>;
							scale-fcn = <0x05>;
							pull-up = <0x186a0>;
							asid = <0x07>;
						};

						BATT_ID_OHMS {
							label = "BATT_ID_OHMS";
							hw-ch = <0x45>;
							hw-settle = <0x01>;
							avg-sp = <0x00>;
							dec-ratio = <0x01>;
							cal-method = <0x03>;
							scaling = <0x01 0x01>;
							offset = <0x00>;
							scale-fcn = <0x05>;
							pull-up = <0x186a0>;
							asid = <0x07>;
						};

						BATT_ID_OHMS_PU_10K {
							label = "BATT_ID_OHMS_PU_10K";
							hw-ch = <0x25>;
							hw-settle = <0x01>;
							avg-sp = <0x00>;
							dec-ratio = <0x01>;
							cal-method = <0x03>;
							scaling = <0x01 0x01>;
							offset = <0x00>;
							scale-fcn = <0x05>;
							pull-up = <0x2710>;
							asid = <0x07>;
						};

						BATT_ID_OHMS_PU_400K {
							label = "BATT_ID_OHMS_PU_400K";
							hw-ch = <0x65>;
							hw-settle = <0x01>;
							avg-sp = <0x00>;
							dec-ratio = <0x01>;
							cal-method = <0x03>;
							scaling = <0x01 0x01>;
							offset = <0x00>;
							scale-fcn = <0x05>;
							pull-up = <0x61a80>;
							asid = <0x07>;
						};

						VBATT {
							label = "VBATT";
							hw-ch = <0x8f>;
							hw-settle = <0x00>;
							avg-sp = <0x00>;
							dec-ratio = <0x01>;
							cal-method = <0x02>;
							scaling = <0x01 0x03>;
							offset = <0x00>;
							scale-fcn = <0x00>;
							pull-up = <0x00>;
							asid = <0x07>;
						};

						VBATT_2S {
							label = "VBATT_2S";
							hw-ch = <0x8f>;
							hw-settle = <0x00>;
							avg-sp = <0x00>;
							dec-ratio = <0x01>;
							cal-method = <0x02>;
							scaling = <0x01 0x06>;
							offset = <0x00>;
							scale-fcn = <0x00>;
							pull-up = <0x00>;
							asid = <0x07>;
						};

						VBATT_2S_MID {
							label = "VBATT_2S_MID";
							hw-ch = <0x96>;
							hw-settle = <0x00>;
							avg-sp = <0x00>;
							dec-ratio = <0x01>;
							cal-method = <0x02>;
							scaling = <0x01 0x03>;
							offset = <0x00>;
							scale-fcn = <0x00>;
							pull-up = <0x00>;
							asid = <0x07>;
						};

						USB_IN {
							label = "USB_IN";
							hw-ch = <0x11>;
							hw-settle = <0x00>;
							avg-sp = <0x00>;
							dec-ratio = <0x01>;
							cal-method = <0x02>;
							scaling = <0x01 0x10>;
							offset = <0x00>;
							scale-fcn = <0x00>;
							pull-up = <0x00>;
							asid = <0x07>;
						};

						VIN_MUX {
							label = "VIN_MUX";
							hw-ch = <0x12>;
							hw-settle = <0x00>;
							avg-sp = <0x00>;
							dec-ratio = <0x01>;
							cal-method = <0x02>;
							scaling = <0x01 0x14>;
							offset = <0x00>;
							scale-fcn = <0x00>;
							pull-up = <0x00>;
							asid = <0x07>;
						};

						USB_IN_I {
							label = "USB_IN_I";
							hw-ch = <0x17>;
							hw-settle = <0x00>;
							avg-sp = <0x00>;
							dec-ratio = <0x01>;
							cal-method = <0x02>;
							scaling = <0x08 0x19>;
							offset = <0x00>;
							scale-fcn = <0x00>;
							pull-up = <0x00>;
							asid = <0x07>;
						};

						BATT_THERM_GPIO12 {
							label = "BATT_THERM_GPIO12";
							hw-ch = <0x4d>;
							hw-settle = <0x01>;
							avg-sp = <0x00>;
							dec-ratio = <0x01>;
							cal-method = <0x03>;
							scaling = <0x01 0x01>;
							offset = <0xfffffeef>;
							scale-fcn = <0x04>;
							pull-up = <0x186a0>;
							asid = <0x07>;
							int-table = <0x00>;
						};

						OEM_VID {
							label = "OEM_VID";
							hw-ch = <0x4b>;
							hw-settle = <0x01>;
							avg-sp = <0x00>;
							dec-ratio = <0x02>;
							cal-method = <0x01>;
							scaling = <0x01 0x01>;
							offset = <0x00>;
							scale-fcn = <0x05>;
							pull-up = <0x186a0>;
							asid = <0x01>;
						};

						PM8550_AMUX_THM5 {
							label = "PM8550_AMUX_THM5";
							hw-ch = <0x48>;
							hw-settle = <0x01>;
							avg-sp = <0x00>;
							dec-ratio = <0x02>;
							cal-method = <0x01>;
							scaling = <0x01 0x01>;
							offset = <0xfffffeef>;
							scale-fcn = <0x04>;
							pull-up = <0x186a0>;
							asid = <0x01>;
							int-table = <0x00>;
						};
					};

					vadc-avg-ch {
					};

					gpio-map {

						sid1_amux2_gpio {
							pmic-sid = <0x01>;
							gpio-num = <0x03>;
						};

						sid7_amux11_gpio {
							pmic-sid = <0x07>;
							gpio-num = <0x0b>;
						};
					};

					therm_table {
						phandle = <0x01>;

						therm_tb1 {
							arr_id = <0x00>;
							table = <0x40dd78 0xe9 0x2dd9e4 0xee 0x20ca24 0xf3 0x17b588 0xf8 0x1152c4 0xfd 0xcc8a8 0x102 0x985e4 0x107 0x7286c 0x10c 0x56d10 0x111 0x425b8 0x116 0x331f8 0x11b 0x27ac4 0x120 0x1f018 0x125 0x186a0 0x12a 0x13560 0x12f 0xf6e0 0x134 0xc60c 0x139 0x9fc4 0x13e 0x81b0 0x143 0x69dc 0x148 0x56b8 0x14d 0x477c 0x152 0x3b60 0x157 0x3138 0x15c 0x2968 0x161 0x22ba 0x166 0x1d4c 0x16b 0x18d8 0x170 0x1522 0x175 0x120c 0x17a 0xf82 0x17f 0xd5c 0x184 0xb86 0x189 0xa00 0x18e>;
						};

						therm_tb2 {
							arr_id = <0x01>;
							table = <0x69e24 0x34008 0x7380c 0x38e28 0x7d190 0x3dc48 0x86a4c 0x42a68 0x902a4 0x47888 0x99a34 0x4c6a8 0xa30fc 0x514c8 0xac760 0x562e8 0xb5c98 0x5b108 0xbf0a4 0x5ff28 0xc8384 0x64d48>;
						};
					};
				};
			};

			pm8550@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x01>;
				gpio-controller;
				#gpio-cells = <0x02>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
			};

			pm8550ve@3 {
				compatible = "qcom,spmi-pmic";
				reg = <0x03>;
				gpio-controller;
				#gpio-cells = <0x02>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
			};

			luminous@4 {
				compatible = "qcom,spmi-pmic";
				reg = <0x04>;
				gpio-controller;
				#gpio-cells = <0x02>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
			};

			pm8550vs@5 {
				compatible = "qcom,spmi-pmic";
				reg = <0x05>;
				gpio-controller;
				#gpio-cells = <0x02>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
			};

			pm8550ve@6 {
				compatible = "qcom,spmi-pmic";
				reg = <0x06>;
				gpio-controller;
				#gpio-cells = <0x02>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
			};

			pm8750bh@7 {
				compatible = "qcom,spmi-pmic";
				reg = <0x07>;
				gpio-controller;
				#gpio-cells = <0x02>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
			};

			pm8550ve@8 {
				compatible = "qcom,spmi-pmic";
				reg = <0x08>;
				gpio-controller;
				#gpio-cells = <0x02>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
			};

			pm8550vs@9 {
				compatible = "qcom,spmi-pmic";
				reg = <0x09>;
				gpio-controller;
				#gpio-cells = <0x02>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
			};

			pmr735d@a {
				compatible = "qcom,spmi-pmic";
				reg = <0x0a>;
				gpio-controller;
				#gpio-cells = <0x02>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
			};

			pm8010@c {
				compatible = "qcom,spmi-pmic";
				reg = <0x0c>;
				gpio-controller;
				#gpio-cells = <0x02>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
			};

			pm8010@d {
				compatible = "qcom,spmi-pmic";
				reg = <0x0d>;
				gpio-controller;
				#gpio-cells = <0x02>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
			};
		};

		spmi_bus@c431000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc431000 0x15000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			bus-id = <0x01>;
			status = "disabled";
		};

		buttons {

			buttons-config {
				compatible = "qcom,pm-button";
				gpio-configs = <0x00 0x01 0x01 0x05 0x00 0x01 0x00 0x00>;
			};

			platform-key-maps {
				compatible = "qcom,pm-keymap";
				key-maps = <0x01 0x03 0x02 0x00 0x00>;
			};
		};

		PlatformInfo {
			compatible = "qcom,platforminfo";
			PlatformInfo = [05 08 01 00 00 00 00];
		};

		OEMInfo {
			compatible = "qcom,oeminfo";

			OEMDevices {
			};
		};

		pinctrl@f100000 {
			compatible = "qcom,pakala-pinctrl";
			reg = <0xf100000 0x100000>;
			ngpios = <0xd7>;
			width = <0x1000>;
			id = <0x00>;
			gpio-controller;
			#gpio-cells = <0x02>;
			qcom,sleep-config = <0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x18a 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x149 0x149 0x149 0x149 0x45 0x45 0x45 0x14a 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x151 0x151 0x145 0x151 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x145 0x145 0x45 0x45 0x151 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x151 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x18a 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x51 0x45 0x45 0x45 0x51 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45>;
			phandle = <0xd3>;

			qup2_se0_l0 {
				mux = <0x00 0x01>;
				phandle = <0x36>;
			};

			qup2_se0_l1 {
				mux = <0x01 0x01>;
				phandle = <0x37>;
			};

			qup2_se0_l2 {
				mux = <0x02 0x01>;
				phandle = <0x38>;
			};

			qup2_se0_l3 {
				mux = <0x03 0x01>;
				phandle = <0x39>;
			};

			qup2_se1_l0 {
				mux = <0x04 0x01>;
				phandle = <0x3a>;
			};

			qup2_se1_l1 {
				mux = <0x05 0x01>;
				phandle = <0x3b>;
			};

			qup2_se1_l2 {
				mux = <0x06 0x01>;
				phandle = <0x3c>;
			};

			qup2_se1_l3 {
				mux = <0x07 0x01>;
				phandle = <0x3d>;
			};

			qup2_se2_l0 {
				mux = <0x08 0x01>;
				phandle = <0x3e>;
			};

			qup2_se2_l1 {
				mux = <0x09 0x01>;
				phandle = <0x3f>;
			};

			qup2_se2_l2 {
				mux = <0x0a 0x01>;
				phandle = <0x40>;
			};

			qup2_se2_l3 {
				mux = <0x0b 0x01>;
				phandle = <0x41>;
			};

			qup2_se3_l0 {
				mux = <0x0c 0x01>;
				phandle = <0x42>;
			};

			qup2_se2_l6 {
				mux = <0x0c 0x03>;
				phandle = <0xd4>;
			};

			qup2_se3_l1 {
				mux = <0x0d 0x01>;
				phandle = <0x43>;
			};

			qup2_se2_l4 {
				mux = <0x0d 0x03>;
				phandle = <0xd5>;
			};

			qup2_se3_l2 {
				mux = <0x0e 0x01>;
				phandle = <0x44>;
			};

			qup2_se3_l3 {
				mux = <0x0f 0x01>;
				phandle = <0x45>;
			};

			qup2_se2_l5 {
				mux = <0x0f 0x03>;
				phandle = <0xd6>;
			};

			qup2_se4_l0 {
				mux = <0x10 0x01>;
				phandle = <0x46>;
			};

			qup2_se4_l1 {
				mux = <0x11 0x01>;
				phandle = <0x47>;
			};

			qup2_se4_l2 {
				mux = <0x12 0x02>;
				phandle = <0x48>;
			};

			qup2_se4_l3 {
				mux = <0x13 0x02>;
				phandle = <0x49>;
			};

			qup2_se5_l0 {
				mux = <0x14 0x01>;
				phandle = <0x4a>;
			};

			qup2_se5_l1 {
				mux = <0x15 0x01>;
				phandle = <0x4b>;
			};

			qup2_se5_l2 {
				mux = <0x16 0x01>;
				phandle = <0x4c>;
			};

			qup2_se5_l3 {
				mux = <0x17 0x01>;
				phandle = <0x4d>;
			};

			qup2_se5_l6 {
				mux = <0x17 0x02>;
				phandle = <0xd7>;
			};

			qup2_se6_l0 {
				mux = <0x18 0x01>;
				phandle = <0x4e>;
			};

			qup2_se6_l1 {
				mux = <0x19 0x01>;
				phandle = <0x4f>;
			};

			qup2_se6_l2 {
				mux = <0x1a 0x01>;
				phandle = <0x50>;
			};

			qup2_se6_l3 {
				mux = <0x1b 0x01>;
				phandle = <0x51>;
			};

			qup2_se7_l0 {
				mux = <0x1c 0x01>;
				phandle = <0x52>;
			};

			qup2_se7_l1 {
				mux = <0x1d 0x01>;
				phandle = <0x53>;
			};

			qup2_se7_l2 {
				mux = <0x1e 0x01>;
				phandle = <0x54>;
			};

			qup2_se7_l3 {
				mux = <0x1f 0x01>;
				phandle = <0x55>;
			};

			qup1_se0_l0 {
				mux = <0x20 0x01>;
				phandle = <0x16>;
			};

			qup1_se0_l1 {
				mux = <0x21 0x01>;
				phandle = <0x17>;
			};

			qup1_se0_l2 {
				mux = <0x22 0x01>;
				phandle = <0x18>;
			};

			qup1_se0_l3 {
				mux = <0x23 0x01>;
				phandle = <0x19>;
			};

			qup1_se1_l0 {
				mux = <0x24 0x01>;
				phandle = <0x1a>;
			};

			qup1_se1_l1 {
				mux = <0x25 0x01>;
				phandle = <0x1b>;
			};

			qup1_se1_l2 {
				mux = <0x26 0x01>;
				phandle = <0x1c>;
			};

			qup1_se1_l3 {
				mux = <0x27 0x01>;
				phandle = <0x1d>;
			};

			qup1_se2_l0 {
				mux = <0x28 0x01>;
				phandle = <0x1e>;
			};

			qup1_se2_l1 {
				mux = <0x29 0x01>;
				phandle = <0x1f>;
			};

			qup1_se2_l2 {
				mux = <0x2a 0x01>;
				phandle = <0x20>;
			};

			qup1_se2_l3 {
				mux = <0x2b 0x01>;
				phandle = <0x21>;
			};

			qup1_se3_l0 {
				mux = <0x2c 0x01>;
				phandle = <0x22>;
			};

			qup1_se3_l1 {
				mux = <0x2d 0x01>;
				phandle = <0x23>;
			};

			qup1_se3_l2 {
				mux = <0x2e 0x01>;
				phandle = <0x24>;
			};

			qup1_se3_l3 {
				mux = <0x2f 0x01>;
				phandle = <0x25>;
			};

			qup1_se4_l0 {
				mux = <0x30 0x01>;
				phandle = <0x26>;
			};

			qup1_se4_l1 {
				mux = <0x31 0x01>;
				phandle = <0x27>;
			};

			qup1_se4_l2 {
				mux = <0x32 0x01>;
				phandle = <0x28>;
			};

			qup1_se4_l3 {
				mux = <0x33 0x01>;
				phandle = <0x29>;
			};

			qup1_se5_l0 {
				mux = <0x34 0x01>;
				phandle = <0x2a>;
			};

			qup1_se5_l1 {
				mux = <0x35 0x01>;
				phandle = <0x2b>;
			};

			qup1_se5_l2 {
				mux = <0x36 0x01>;
				phandle = <0x2c>;
			};

			qup1_se5_l3 {
				mux = <0x37 0x01>;
				phandle = <0x2d>;
			};

			qup1_se6_l0 {
				mux = <0x38 0x01>;
				phandle = <0x2e>;
			};

			qup1_se6_l1 {
				mux = <0x39 0x01>;
				phandle = <0x2f>;
			};

			qup1_se6_l2 {
				mux = <0x3a 0x01>;
				phandle = <0x30>;
			};

			qup1_se6_l3 {
				mux = <0x3b 0x01>;
				phandle = <0x31>;
			};

			qup1_se7_l0 {
				mux = <0x3c 0x01>;
				phandle = <0x32>;
			};

			qup1_se7_l1 {
				mux = <0x3d 0x01>;
				phandle = <0x33>;
			};

			qup1_se7_l2 {
				mux = <0x3e 0x01>;
				phandle = <0x34>;
			};

			qup1_se7_l3 {
				mux = <0x3f 0x01>;
				phandle = <0x35>;
			};

			i2chub0_se0_l0 {
				mux = <0x40 0x01>;
				phandle = <0x02>;
			};

			i2chub0_se0_l1 {
				mux = <0x41 0x01>;
				phandle = <0x03>;
			};

			i2chub0_se1_l0 {
				mux = <0x42 0x01>;
				phandle = <0x04>;
			};

			i2chub0_se1_l1 {
				mux = <0x43 0x01>;
				phandle = <0x05>;
			};

			i2chub0_se2_l0 {
				mux = <0x44 0x01>;
				phandle = <0x06>;
			};

			i2chub0_se2_l1 {
				mux = <0x45 0x01>;
				phandle = <0x07>;
			};

			i2chub0_se3_l0 {
				mux = <0x46 0x01>;
				phandle = <0x08>;
			};

			i2chub0_se3_l1 {
				mux = <0x47 0x01>;
				phandle = <0x09>;
			};

			i2chub0_se4_l0 {
				mux = <0x48 0x01>;
				phandle = <0x0a>;
			};

			i2chub0_se4_l1 {
				mux = <0x49 0x01>;
				phandle = <0x0b>;
			};

			i2chub0_se5_l0 {
				mux = <0x4a 0x01>;
				phandle = <0x0c>;
			};

			i2chub0_se5_l1 {
				mux = <0x4b 0x01>;
				phandle = <0x0d>;
			};

			i2chub0_se6_l0 {
				mux = <0x4c 0x01>;
				phandle = <0x0e>;
			};

			i2chub0_se6_l1 {
				mux = <0x4d 0x01>;
				phandle = <0x0f>;
			};

			i2chub0_se9_l0 {
				mux = <0x50 0x01>;
				phandle = <0x14>;
			};

			i2chub0_se9_l1 {
				mux = <0x51 0x01>;
				phandle = <0x15>;
			};

			i2chub0_se7_l0 {
				mux = <0x52 0x01>;
				phandle = <0x10>;
			};

			i2chub0_se7_l1 {
				mux = <0x53 0x01>;
				phandle = <0x11>;
			};

			qup1_se2_l4 {
				mux = <0x86 0x02>;
				phandle = <0xd8>;
			};

			qup1_se2_l5 {
				mux = <0x87 0x02>;
				phandle = <0xd9>;
			};

			qup1_se2_l6 {
				mux = <0x88 0x02>;
				phandle = <0xda>;
			};

			i2chub0_se8_l0 {
				mux = <0xce 0x01>;
				phandle = <0x12>;
			};

			i2chub0_se8_l1 {
				mux = <0xcf 0x01>;
				phandle = <0x13>;
			};

			top_qup0_se0_i2c_active {
				config = <0x02 0xc80209 0x03 0xc80209>;
				phandle = <0x58>;
			};

			top_qup0_se0_i2c_sleep {
				config = <0x02 0xc80021 0x03 0xc80021>;
				phandle = <0x59>;
			};

			top_qup0_se1_i2c_active {
				config = <0x04 0xc80209 0x05 0xc80209>;
				phandle = <0x5a>;
			};

			top_qup0_se1_i2c_sleep {
				config = <0x04 0xc80021 0x05 0xc80021>;
				phandle = <0x5b>;
			};

			top_qup0_se2_i2c_active {
				config = <0x06 0xc80209 0x07 0xc80209>;
				phandle = <0x5c>;
			};

			top_qup0_se2_i2c_sleep {
				config = <0x06 0xc80021 0x07 0xc80021>;
				phandle = <0x5d>;
			};

			top_qup0_se3_i2c_active {
				config = <0x08 0xc80209 0x09 0xc80209>;
				phandle = <0x5e>;
			};

			top_qup0_se3_i2c_sleep {
				config = <0x08 0xc80021 0x09 0xc80021>;
				phandle = <0x5f>;
			};

			top_qup0_se4_i2c_active {
				config = <0x0a 0xc80209 0x0b 0xc80209>;
				phandle = <0x60>;
			};

			top_qup0_se4_i2c_sleep {
				config = <0x0a 0xc80021 0x0b 0xc80021>;
				phandle = <0x61>;
			};

			top_qup0_se5_i2c_active {
				config = <0x0c 0xc80209 0x0d 0xc80209>;
				phandle = <0x62>;
			};

			top_qup0_se5_i2c_sleep {
				config = <0x0c 0xc80021 0x0d 0xc80021>;
				phandle = <0x63>;
			};

			top_qup0_se6_i2c_active {
				config = <0x0e 0xc80209 0x0f 0xc80209>;
				phandle = <0x64>;
			};

			top_qup0_se6_i2c_sleep {
				config = <0x0e 0xc80021 0x0f 0xc80021>;
				phandle = <0x65>;
			};

			top_qup0_se7_i2c_active {
				config = <0x10 0xc80209 0x11 0xc80209>;
				phandle = <0x66>;
			};

			top_qup0_se7_i2c_sleep {
				config = <0x10 0xc80021 0x11 0xc80021>;
				phandle = <0x67>;
			};

			top_qup0_se8_i2c_active {
				config = <0x12 0xc80209 0x13 0xc80209>;
				phandle = <0x68>;
			};

			top_qup0_se8_i2c_sleep {
				config = <0x12 0xc80021 0x13 0xc80021>;
				phandle = <0x69>;
			};

			top_qup0_se9_i2c_active {
				config = <0x14 0xc80209 0x15 0xc80209>;
				phandle = <0x6a>;
			};

			top_qup0_se9_i2c_sleep {
				config = <0x14 0xc80021 0x15 0xc80021>;
				phandle = <0x6b>;
			};

			top_qup1_se0_i2c_active {
				config = <0x16 0xc80209 0x17 0xc80209>;
				phandle = <0x6c>;
			};

			top_qup1_se0_i2c_sleep {
				config = <0x16 0xc80021 0x17 0xc80021>;
				phandle = <0x6d>;
			};

			top_qup1_se0_spi_active {
				config = <0x16 0x2580011 0x17 0x2580011 0x18 0x2580011 0x19 0x2580011>;
				phandle = <0x6e>;
			};

			top_qup1_se0_spi_sleep {
				config = <0x16 0xc80021 0x17 0xc80021 0x18 0xc80021 0x19 0xc80021>;
				phandle = <0x6f>;
			};

			top_qup1_se0_uart_active {
				config = <0x16 0xc80011 0x17 0xc80011 0x18 0xc80011 0x19 0xc80011>;
				phandle = <0x70>;
			};

			top_qup1_se0_uart_sleep {
				config = <0x16 0xc80005 0x17 0xc80005 0x18 0xc80005 0x19 0xc80005>;
				phandle = <0x71>;
			};

			top_qup1_se1_i2c_active {
				config = <0x1a 0xc80209 0x1b 0xc80209>;
				phandle = <0x72>;
			};

			top_qup1_se1_i2c_sleep {
				config = <0x1a 0xc80021 0x1b 0xc80021>;
				phandle = <0x73>;
			};

			top_qup1_se1_spi_active {
				config = <0x1a 0x2580011 0x1b 0x2580011 0x1c 0x2580011 0x1d 0x2580011>;
				phandle = <0x74>;
			};

			top_qup1_se1_spi_sleep {
				config = <0x1a 0xc80021 0x1b 0xc80021 0x1c 0xc80021 0x1d 0xc80021>;
				phandle = <0x75>;
			};

			top_qup1_se1_uart_active {
				config = <0x1a 0xc80011 0x1b 0xc80011 0x1c 0xc80011 0x1d 0xc80011>;
				phandle = <0x76>;
			};

			top_qup1_se1_uart_sleep {
				config = <0x1a 0xc80005 0x1b 0xc80005 0x1c 0xc80005 0x1d 0xc80005>;
				phandle = <0x77>;
			};

			top_qup1_se2_i2c_active {
				config = <0x1e 0xc80209 0x1f 0xc80209>;
				phandle = <0x78>;
			};

			top_qup1_se2_i2c_sleep {
				config = <0x1e 0xc80021 0x1f 0xc80021>;
				phandle = <0x79>;
			};

			top_qup1_se2_spi_active {
				config = <0x1e 0x2580011 0x1f 0x2580011 0x20 0x2580011 0x21 0x2580011>;
				phandle = <0x7a>;
			};

			top_qup1_se2_spi_sleep {
				config = <0x1e 0xc80021 0x1f 0xc80021 0x20 0xc80021 0x21 0xc80021>;
				phandle = <0x7b>;
			};

			top_qup1_se2_uart_active {
				config = <0x1e 0xc80011 0x1f 0xc80011 0x20 0xc80011 0x21 0xc80011>;
				phandle = <0x7c>;
			};

			top_qup1_se2_uart_sleep {
				config = <0x1e 0xc80005 0x1f 0xc80005 0x20 0xc80005 0x21 0xc80005>;
				phandle = <0x7d>;
			};

			top_qup1_se3_i2c_active {
				config = <0x22 0xc80209 0x23 0xc80209>;
				phandle = <0x7e>;
			};

			top_qup1_se3_i2c_sleep {
				config = <0x22 0xc80021 0x23 0xc80021>;
				phandle = <0x7f>;
			};

			top_qup1_se3_spi_active {
				config = <0x22 0x2580011 0x23 0x2580011 0x24 0x2580011 0x25 0x2580011>;
				phandle = <0x80>;
			};

			top_qup1_se3_spi_sleep {
				config = <0x22 0xc80021 0x23 0xc80021 0x24 0xc80021 0x25 0xc80021>;
				phandle = <0x81>;
			};

			top_qup1_se3_uart_active {
				config = <0x22 0xc80011 0x23 0xc80011 0x24 0xc80011 0x25 0xc80011>;
				phandle = <0x82>;
			};

			top_qup1_se3_uart_sleep {
				config = <0x22 0xc80005 0x23 0xc80005 0x24 0xc80005 0x25 0xc80005>;
				phandle = <0x83>;
			};

			top_qup1_se4_i2c_active {
				config = <0x26 0xc80209 0x27 0xc80209>;
				phandle = <0x84>;
			};

			top_qup1_se4_i2c_sleep {
				config = <0x26 0xc80021 0x27 0xc80021>;
				phandle = <0x85>;
			};

			top_qup1_se4_spi_active {
				config = <0x26 0x2580011 0x27 0x2580011 0x28 0x2580011 0x29 0x2580011>;
				phandle = <0x86>;
			};

			top_qup1_se4_spi_sleep {
				config = <0x26 0xc80021 0x27 0xc80021 0x28 0xc80021 0x29 0xc80021>;
				phandle = <0x87>;
			};

			top_qup1_se4_uart_active {
				config = <0x26 0xc80011 0x27 0xc80011 0x28 0xc80011 0x29 0xc80011>;
				phandle = <0x88>;
			};

			top_qup1_se4_uart_sleep {
				config = <0x26 0xc80005 0x27 0xc80005 0x28 0xc80005 0x29 0xc80005>;
				phandle = <0x89>;
			};

			top_qup1_se5_i2c_active {
				config = <0x2a 0xc80209 0x2b 0xc80209>;
				phandle = <0x8a>;
			};

			top_qup1_se5_i2c_sleep {
				config = <0x2a 0xc80021 0x2b 0xc80021>;
				phandle = <0x8b>;
			};

			top_qup1_se5_spi_active {
				config = <0x2a 0x2580011 0x2b 0x2580011 0x2c 0x2580011 0x2d 0x2580011>;
				phandle = <0x8c>;
			};

			top_qup1_se5_spi_sleep {
				config = <0x2a 0xc80021 0x2b 0xc80021 0x2c 0xc80021 0x2d 0xc80021>;
				phandle = <0x8d>;
			};

			top_qup1_se5_uart_active {
				config = <0x2a 0xc80011 0x2b 0xc80011 0x2c 0xc80011 0x2d 0xc80011>;
				phandle = <0x8e>;
			};

			top_qup1_se5_uart_sleep {
				config = <0x2a 0xc80005 0x2b 0xc80005 0x2c 0xc80005 0x2d 0xc80005>;
				phandle = <0x8f>;
			};

			top_qup1_se6_i2c_active {
				config = <0x2e 0xc80209 0x2f 0xc80209>;
				phandle = <0x90>;
			};

			top_qup1_se6_i2c_sleep {
				config = <0x2e 0xc80021 0x2f 0xc80021>;
				phandle = <0x91>;
			};

			top_qup1_se6_spi_active {
				config = <0x2e 0x2580011 0x2f 0x2580011 0x30 0x2580011 0x31 0x2580011>;
				phandle = <0x92>;
			};

			top_qup1_se6_spi_sleep {
				config = <0x2e 0xc80021 0x2f 0xc80021 0x30 0xc80021 0x31 0xc80021>;
				phandle = <0x93>;
			};

			top_qup1_se6_uart_active {
				config = <0x2e 0xc80011 0x2f 0xc80011 0x30 0xc80011 0x31 0xc80011>;
				phandle = <0x94>;
			};

			top_qup1_se6_uart_sleep {
				config = <0x2e 0xc80005 0x2f 0xc80005 0x30 0xc80005 0x31 0xc80005>;
				phandle = <0x95>;
			};

			top_qup1_se7_i2c_active {
				config = <0x32 0xc80209 0x33 0xc80209>;
				phandle = <0x96>;
			};

			top_qup1_se7_i2c_sleep {
				config = <0x32 0xc80021 0x33 0xc80021>;
				phandle = <0x97>;
			};

			top_qup1_se7_spi_active {
				config = <0x32 0x2580011 0x33 0x2580011 0x34 0x2580011 0x35 0x2580011>;
				phandle = <0x98>;
			};

			top_qup1_se7_spi_sleep {
				config = <0x32 0xc80021 0x33 0xc80021 0x34 0xc80021 0x35 0xc80021>;
				phandle = <0x99>;
			};

			top_qup1_se7_uart_active {
				config = <0x32 0xc80011 0x33 0xc80011 0x34 0xc80011 0x35 0xc80011>;
				phandle = <0x9a>;
			};

			top_qup1_se7_uart_sleep {
				config = <0x32 0xc80005 0x33 0xc80005 0x34 0xc80005 0x35 0xc80005>;
				phandle = <0x9b>;
			};

			top_qup2_se0_i2c_active {
				config = <0x36 0xc80209 0x37 0xc80209>;
				phandle = <0x9c>;
			};

			top_qup2_se0_i2c_sleep {
				config = <0x36 0xc80021 0x37 0xc80021>;
				phandle = <0x9d>;
			};

			top_qup2_se0_spi_active {
				config = <0x36 0x2580011 0x37 0x2580011 0x38 0x2580011 0x39 0x2580011>;
				phandle = <0x9e>;
			};

			top_qup2_se0_spi_sleep {
				config = <0x36 0xc80021 0x37 0xc80021 0x38 0xc80021 0x39 0xc80021>;
				phandle = <0x9f>;
			};

			top_qup2_se0_uart_active {
				config = <0x36 0xc80011 0x37 0xc80011 0x38 0xc80011 0x39 0xc80011>;
				phandle = <0xa0>;
			};

			top_qup2_se0_uart_sleep {
				config = <0x36 0xc80005 0x37 0xc80005 0x38 0xc80005 0x39 0xc80005>;
				phandle = <0xa1>;
			};

			top_qup2_se1_i2c_active {
				config = <0x3a 0xc80209 0x3b 0xc80209>;
				phandle = <0xa2>;
			};

			top_qup2_se1_i2c_sleep {
				config = <0x3a 0xc80021 0x3b 0xc80021>;
				phandle = <0xa3>;
			};

			top_qup2_se1_spi_active {
				config = <0x3a 0x2580011 0x3b 0x2580011 0x3c 0x2580011 0x3d 0x2580011>;
				phandle = <0xa4>;
			};

			top_qup2_se1_spi_sleep {
				config = <0x3a 0xc80021 0x3b 0xc80021 0x3c 0xc80021 0x3d 0xc80021>;
				phandle = <0xa5>;
			};

			top_qup2_se1_uart_active {
				config = <0x3a 0xc80011 0x3b 0xc80011 0x3c 0xc80011 0x3d 0xc80011>;
				phandle = <0xa6>;
			};

			top_qup2_se1_uart_sleep {
				config = <0x3a 0xc80005 0x3b 0xc80005 0x3c 0xc80005 0x3d 0xc80005>;
				phandle = <0xa7>;
			};

			top_qup2_se2_i2c_active {
				config = <0x3e 0xc80209 0x3f 0xc80209>;
				phandle = <0xa8>;
			};

			top_qup2_se2_i2c_sleep {
				config = <0x3e 0xc80021 0x3f 0xc80021>;
				phandle = <0xa9>;
			};

			top_qup2_se2_spi_active {
				config = <0x3e 0x2580011 0x3f 0x2580011 0x40 0x2580011 0x41 0x2580011>;
				phandle = <0xaa>;
			};

			top_qup2_se2_spi_sleep {
				config = <0x3e 0xc80021 0x3f 0xc80021 0x40 0xc80021 0x41 0xc80021>;
				phandle = <0xab>;
			};

			top_qup2_se2_uart_active {
				config = <0x3e 0xc80011 0x3f 0xc80011 0x40 0xc80011 0x41 0xc80011>;
				phandle = <0xac>;
			};

			top_qup2_se2_uart_sleep {
				config = <0x3e 0xc80005 0x3f 0xc80005 0x40 0xc80005 0x41 0xc80005>;
				phandle = <0xad>;
			};

			top_qup2_se3_i2c_active {
				config = <0x42 0xc80209 0x43 0xc80209>;
				phandle = <0xae>;
			};

			top_qup2_se3_i2c_sleep {
				config = <0x42 0xc80021 0x43 0xc80021>;
				phandle = <0xaf>;
			};

			top_qup2_se3_spi_active {
				config = <0x42 0x2580011 0x43 0x2580011 0x44 0x2580011 0x45 0x2580011>;
				phandle = <0xb0>;
			};

			top_qup2_se3_spi_sleep {
				config = <0x42 0xc80021 0x43 0xc80021 0x44 0xc80021 0x45 0xc80021>;
				phandle = <0xb1>;
			};

			top_qup2_se3_uart_active {
				config = <0x42 0xc80011 0x43 0xc80011 0x44 0xc80011 0x45 0xc80011>;
				phandle = <0xb2>;
			};

			top_qup2_se3_uart_sleep {
				config = <0x42 0xc80005 0x43 0xc80005 0x44 0xc80005 0x45 0xc80005>;
				phandle = <0xb3>;
			};

			top_qup2_se4_i2c_active {
				config = <0x46 0xc80209 0x47 0xc80209>;
				phandle = <0xb4>;
			};

			top_qup2_se4_i2c_sleep {
				config = <0x46 0xc80021 0x47 0xc80021>;
				phandle = <0xb5>;
			};

			top_qup2_se4_spi_active {
				config = <0x46 0x2580011 0x47 0x2580011 0x48 0x2580011 0x49 0x2580011>;
				phandle = <0xb6>;
			};

			top_qup2_se4_spi_sleep {
				config = <0x46 0xc80021 0x47 0xc80021 0x48 0xc80021 0x49 0xc80021>;
				phandle = <0xb7>;
			};

			top_qup2_se4_uart_active {
				config = <0x46 0xc80011 0x47 0xc80011 0x48 0xc80011 0x49 0xc80011>;
				phandle = <0xb8>;
			};

			top_qup2_se4_uart_sleep {
				config = <0x46 0xc80005 0x47 0xc80005 0x48 0xc80005 0x49 0xc80005>;
				phandle = <0xb9>;
			};

			top_qup2_se5_i2c_active {
				config = <0x4a 0xc80209 0x4b 0xc80209>;
				phandle = <0xba>;
			};

			top_qup2_se5_i2c_sleep {
				config = <0x4a 0xc80021 0x4b 0xc80021>;
				phandle = <0xbb>;
			};

			top_qup2_se5_spi_active {
				config = <0x4a 0x2580011 0x4b 0x2580011 0x4c 0x2580011 0x4d 0x2580011>;
				phandle = <0xbc>;
			};

			top_qup2_se5_spi_sleep {
				config = <0x4a 0xc80021 0x4b 0xc80021 0x4c 0xc80021 0x4d 0xc80021>;
				phandle = <0xbd>;
			};

			top_qup2_se5_uart_active {
				config = <0x4a 0xc80011 0x4b 0xc80011 0x4c 0xc80011 0x4d 0xc80011>;
				phandle = <0xbe>;
			};

			top_qup2_se5_uart_sleep {
				config = <0x4a 0xc80005 0x4b 0xc80005 0x4c 0xc80005 0x4d 0xc80005>;
				phandle = <0xbf>;
			};

			top_qup2_se6_i2c_active {
				config = <0x4e 0xc80209 0x4f 0xc80209>;
				phandle = <0xc0>;
			};

			top_qup2_se6_i2c_sleep {
				config = <0x4e 0xc80021 0x4f 0xc80021>;
				phandle = <0xc1>;
			};

			top_qup2_se6_spi_active {
				config = <0x4e 0x2580011 0x4f 0x2580011 0x50 0x2580011 0x51 0x2580011>;
				phandle = <0xc2>;
			};

			top_qup2_se6_spi_sleep {
				config = <0x4e 0xc80021 0x4f 0xc80021 0x50 0xc80021 0x51 0xc80021>;
				phandle = <0xc3>;
			};

			top_qup2_se6_uart_active {
				config = <0x4e 0xc80011 0x4f 0xc80011 0x50 0xc80011 0x51 0xc80011>;
				phandle = <0xc4>;
			};

			top_qup2_se6_uart_sleep {
				config = <0x4e 0xc80005 0x4f 0xc80005 0x50 0xc80005 0x51 0xc80005>;
				phandle = <0xc5>;
			};

			top_qup2_se7_i2c_active {
				config = <0x52 0xc80209 0x53 0xc80209>;
				phandle = <0xc6>;
			};

			top_qup2_se7_i2c_sleep {
				config = <0x52 0xc80021 0x53 0xc80021>;
				phandle = <0xc7>;
			};

			top_qup2_se7_spi_active {
				config = <0x52 0x2580011 0x53 0x2580011 0x54 0x2580011 0x55 0x2580011>;
				phandle = <0xc8>;
			};

			top_qup2_se7_spi_sleep {
				config = <0x52 0xc80021 0x53 0xc80021 0x54 0xc80021 0x55 0xc80021>;
				phandle = <0xc9>;
			};

			top_qup2_se7_uart_active {
				config = <0x52 0xc80011 0x53 0xc80011 0x54 0xc80011 0x55 0xc80011>;
				phandle = <0xca>;
			};

			top_qup2_se7_uart_sleep {
				config = <0x52 0xc80005 0x53 0xc80005 0x54 0xc80005 0x55 0xc80005>;
				phandle = <0xcb>;
			};
		};

		ufs0@1D80000 {
			compatible = "qcom,ufs";
			reg = <0x1d80000 0x7000>;
			RefClock = <0x249f000>;
			FUA_Value = [01];
			LinkStartupRetryCount = [05];
			Deemph_vendor_list = [01 ce];
			BatteryThresholdMv = <0xe10>;
			phandle = <0xdb>;

			timeout_values {
				fDeviceInitTimeoutUs = <0x2625a0>;
				UTRDPollTimeoutUs = <0x1c9c380>;
			};

			init_speed_params {
				EnableHighSpeed = [01];
				NumGears = [05];
				NumLanes = [02];
				Rate = [02];
			};

			perf_speed_params {
				EnableHighSpeed = [01];
				NumGears = [05];
				NumLanes = [02];
				Rate = [02];
			};

			ufs_clk0 {
				clk_name = "gcc_ufs_phy_axi_clk";
				config = <0x00 0x00 0x5f5e100 0xc02a560 0x18054ac0 0x18054ac0>;
			};

			ufs_clk1 {
				clk_name = "gcc_ufs_phy_ice_core_clk";
				config = <0x00 0x00 0x5f5e100 0xc02a560 0x18054ac0 0x18054ac0>;
			};

			ufs_clk2 {
				clk_name = "gcc_ufs_phy_unipro_core_clk";
				config = <0x00 0x00 0x5f5e100 0xc02a560 0x18054ac0 0x18054ac0>;
			};

			ufs_clk3 {
				clk_name = "gcc_aggre_ufs_phy_axi_clk";
				config = <0x00 0x00 0x00 0x00 0x00 0x00>;
			};

			ufs_clk4 {
				clk_name = "gcc_ufs_phy_ahb_clk";
				config = <0x00 0x00 0x00 0x00 0x00 0x00>;
			};

			ufs_clk5 {
				clk_name = "gcc_ufs_phy_phy_aux_clk";
				config = <0x00 0x00 0x00 0x00 0x00 0x00>;
			};

			ufs_clk6 {
				clk_name = "gcc_ufs_phy_tx_symbol_0_clk";
				config = <0x00 0x00 0x00 0x00 0x00 0x00>;
			};

			ufs_clk7 {
				clk_name = "gcc_ufs_phy_rx_symbol_0_clk";
				config = <0x00 0x00 0x00 0x00 0x00 0x00>;
			};

			ufs_clk8 {
				clk_name = "gcc_ufs_phy_rx_symbol_1_clk";
				config = <0x00 0x00 0x00 0x00 0x00 0x00>;
			};

			volt_regs {
				vcc_name = "ldob17";
				vccq_name = "ldod1";
				vdda_name = "ldog3";
				vdda_core_name = "ldoj1";
				qref_name = "ldoi3";
				vdda_csi_name = "ldof1";

				vcc_on {
					mVolt = <0x9c8>;
					en = [01];
					mode = [07];
				};

				vcc_off {
					mVolt = <0x00>;
					en = [00];
					mode = [05];
				};

				vcc_sleep {
					mVolt = <0x00>;
					en = [00];
					mode = [05];
				};

				vccq_on {
					mVolt = <0x4b0>;
					en = [01];
					mode = [07];
				};

				vccq_off {
					mVolt = <0x4b0>;
					en = [01];
					mode = [05];
				};

				vdda_on {
					mVolt = <0x4b0>;
					en = [01];
					mode = [07];
				};

				vdda_off {
					mVolt = <0x00>;
					en = [00];
					mode = [05];
				};

				vdda_core_on {
					mVolt = <0x390>;
					en = [01];
					mode = [07];
				};

				vdda_core_off {
					mVolt = <0x4b0>;
					en = [01];
					mode = [05];
				};

				qref_on {
					mVolt = <0x370>;
					en = [01];
					mode = [07];
				};

				qref_off {
					mVolt = <0x00>;
					en = [00];
					mode = [05];
				};

				vdda_csi_on {
					mVolt = <0x370>;
					en = [01];
					mode = [07];
				};

				vdda_csi_off {
					mVolt = <0x00>;
					en = [00];
					mode = [05];
				};
			};

			ufs_phy_cfg {
				MphyInitTable = <0x408 0x10000 0x4040001 0x5fc 0xa0000 0x11000d9 0x174 0x160000 0x3c0011 0x9c 0x00 0x1200001 0x124 0x600000 0xf4001f 0xf8 0x1f0000 0xfc0007 0x100 0x200000 0x1400004 0x13c 0x400000 0x2680006 0x88 0x410000 0x700006 0x74 0x180000 0x780014 0x26c 0x60000 0x2700018 0x274 0x140000 0x80007f 0x84 0x60000 0x580092 0x5c 0x1e0000 0x28004c 0x10 0x60000 0x140018 0x18 0x140000 0x2780006 0x27c 0x180000 0x2800014 0x20 0x990000 0x240007 0x50 0xbe0000 0x540023 0x107c 0x00 0x10300007 0x1034 0x170000 0x12d4000c 0x12dc 0xc0000 0x12f00004 0x13cc 0x140000 0x12f40007 0x13d4 0xe0000 0x12540002 0x1210 0x1c0000 0x12240006 0x1378 0x8e0000 0x13b4000f 0x1418 0xc20000 0x141c00c2 0x1424 0x1e0000 0x14300060 0x1434 0x60000 0x1448009a 0x1454 0xe20000 0x14580006 0x1460 0x1b0000 0x1464001b 0x1468 0x980000 0x146c009b 0x1470 0x2a0000 0x14740012 0x147c 0x60000 0x14800001 0x1484 0x930000 0x14880093 0x148c 0x600000 0x14900099 0x1494 0x5f0000 0x14980092 0x149c 0xe30000 0x14a00006 0x14a8 0x9b0000 0x14ac009b 0x14b0 0x600000 0x14b40099 0x14b8 0x5f0000 0x14bc0092 0x14c0 0xfb0000 0x14c40006 0x1228 0x1f0000 0x12580094 0x12c4 0xfa0000 0x15480030 0x1580 0x778000 0x00>;
				MphyInitEndTable = <0x5f4 0x430001 0x4200040 0x20420 0x410000 0x42c0033 0x474 0x50000 0x4bc0005 0x430 0xf0000 0x58c0068 0x52c 0x4d0000 0x620009e 0x640 0xe0000 0x6440012 0x648 0x150000 0x64c0019 0x550 0x3f0000 0x5540018 0x408 0x8000 0x00>;
				MphyLaneInitTable = [00 00 18 7c 00 00 00 00 18 30 00 07 00 00 18 34 00 17 00 00 1a d4 00 0c 00 00 1a dc 00 0c 00 00 1a f0 00 04 00 00 1b cc 00 14 00 00 1a f4 00 07 00 00 1b d4 00 0e 00 00 1a 54 00 02 00 00 1a 10 00 1c 00 00 1a 24 00 06 00 00 1b 78 00 8e 00 00 1b b4 00 0f 00 00 1c 18 00 c2 00 00 1c 1c 00 c2 00 00 1c 24 00 1e 00 00 1c 30 00 60 00 00 1c 34 00 06 00 00 1c 48 00 9a 00 00 1c 54 00 e2 00 00 1c 58 00 06 00 00 1c 60 00 1b 00 00 1c 64 00 1b 00 00 1c 68 00 98 00 00 1c 6c 00 9b 00 00 1c 70 00 2a 00 00 1c 74 00 12 00 00 1c 7c 00 06 00 00 1c 80 00 01 00 00 1c 84 00 93 00 00 1c 88 00 93 00 00 1c 8c 00 60 00 00 1c 90 00 99 00 00 1c 94 00 5f 00 00 1c 98 00 92 00 00 1c 9c 00 e3 00 00 1c a0 00 06 00 00 1c a8 00 9b 00 00 1c ac 00 9b 00 00 1c b0 00 60 00 00 1c b4 00 99 00 00 1c b8 00 5f 00 00 1c bc 00 92 00 00 1c c0 00 fb 00 00 1c c4 00 06 00 00 1a 28 00 1f 00 00 1a 58 00 94 00 00 1a c4 00 fa 00 00 1d 48 00 30 00 00 1d 80 00 77 00 00 05 fc 00 02 80 00 00 00 00 00];
				MphyEOMTable = [80 00 00 00 00 00];
				MphyLaneEOMTable = [80 00 00 00 00 00];
			};
		};

		BootTempBsp {
			compatible = "qcom,BootTempBsp";

			BootTempThres {
				nUpperThresholdDegC = <0x96>;
				nLowerThresholdDegC = <0xffffff6a>;
				uMaxNumIterations = <0x28>;
				uWaitPerIterationMicroSec = <0x7a120>;
				uSensor = <0x00>;
			};
		};

		TsensBspSettings {
			compatible = "qcom,TsensBspSettings";

			controllerconfigs {

				controllerconfigs_0 {
					pucTsensSROTPhys = <0x00 0xc222000>;
					pucTsensTMPhys = <0x00 0xc228000>;
					pauTbcbReqs = <0x00 0x00>;
					uTsensSROTSize = <0x1000>;
					uTsensTMSize = <0x1000>;
					uNumTbcbClients = <0x00>;
					uPeriodActive = <0x00>;
					uPeriodSleep = <0x40>;
					uTSControl = <0x20000000>;
					uTSConfig = <0x00>;
					uSidebandEnMask = <0x7fff>;
					uWatchdogLoadVal = <0x267a>;
					uZeroCEnMask = <0x7fff>;
					nsZeroCSetDeciDegC = [00 32];
					nsZeroCResetDeciDegC = [00 64];
					bPSHoldResetEn = [01];
					bAutoAdjustPeriod = [01];
					bStandAlone = [00];
					bPWMEn = [00];
					bWatchdogEn = [01];
					bWatchdogResetEn = [01];
				};

				controllerconfigs_1 {
					pucTsensSROTPhys = <0x00 0xc223000>;
					pucTsensTMPhys = <0x00 0xc229000>;
					pauTbcbReqs = <0x00 0x00>;
					uTsensSROTSize = <0x1000>;
					uTsensTMSize = <0x1000>;
					uNumTbcbClients = <0x00>;
					uPeriodActive = <0x00>;
					uPeriodSleep = <0x40>;
					uTSControl = <0x20000000>;
					uTSConfig = <0x00>;
					uSidebandEnMask = <0x7fff>;
					uWatchdogLoadVal = <0x267a>;
					uZeroCEnMask = <0x7fff>;
					nsZeroCSetDeciDegC = [00 32];
					nsZeroCResetDeciDegC = [00 64];
					bPSHoldResetEn = [01];
					bAutoAdjustPeriod = [01];
					bStandAlone = [00];
					bPWMEn = [00];
					bWatchdogEn = [01];
					bWatchdogResetEn = [01];
				};

				controllerconfigs_2 {
					pucTsensSROTPhys = <0x00 0xc224000>;
					pucTsensTMPhys = <0x00 0xc22a000>;
					pauTbcbReqs = <0x00 0x00>;
					uTsensSROTSize = <0x1000>;
					uTsensTMSize = <0x1000>;
					uNumTbcbClients = <0x00>;
					uPeriodActive = <0x00>;
					uPeriodSleep = <0x40>;
					uTSControl = <0x20000000>;
					uTSConfig = <0x00>;
					uSidebandEnMask = <0xffff>;
					uWatchdogLoadVal = <0x267a>;
					uZeroCEnMask = <0xffff>;
					nsZeroCSetDeciDegC = [00 32];
					nsZeroCResetDeciDegC = [00 64];
					bPSHoldResetEn = [01];
					bAutoAdjustPeriod = [01];
					bStandAlone = [00];
					bPWMEn = [00];
					bWatchdogEn = [01];
					bWatchdogResetEn = [01];
				};

				controllerconfigs_3 {
					pucTsensSROTPhys = <0x00 0xc225000>;
					pucTsensTMPhys = <0x00 0xc22b000>;
					pauTbcbReqs = <0x00 0x00>;
					uTsensSROTSize = <0x1000>;
					uTsensTMSize = <0x1000>;
					uNumTbcbClients = <0x00>;
					uPeriodActive = <0x00>;
					uPeriodSleep = <0x40>;
					uTSControl = <0x20000000>;
					uTSConfig = <0x00>;
					uSidebandEnMask = <0x01>;
					uWatchdogLoadVal = <0x267a>;
					uZeroCEnMask = <0x01>;
					nsZeroCSetDeciDegC = [00 32];
					nsZeroCResetDeciDegC = [00 64];
					bPSHoldResetEn = [01];
					bAutoAdjustPeriod = [01];
					bStandAlone = [00];
					bPWMEn = [00];
					bWatchdogEn = [01];
					bWatchdogResetEn = [01];
				};
			};

			sensorconfigs {

				sensorconfigs_0 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [00];
					ucChannel = [00];
					ucSensorID = [00];
					ucFuseIdx = [00];
				};

				sensorconfigs_1 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [00];
					ucChannel = [01];
					ucSensorID = [01];
					ucFuseIdx = [01];
				};

				sensorconfigs_2 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [00];
					ucChannel = [02];
					ucSensorID = [02];
					ucFuseIdx = [02];
				};

				sensorconfigs_3 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [00];
					ucChannel = [03];
					ucSensorID = [03];
					ucFuseIdx = [03];
				};

				sensorconfigs_4 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [00];
					ucChannel = [04];
					ucSensorID = [04];
					ucFuseIdx = [04];
				};

				sensorconfigs_5 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [00];
					ucChannel = [05];
					ucSensorID = [05];
					ucFuseIdx = [05];
				};

				sensorconfigs_6 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [00];
					ucChannel = [06];
					ucSensorID = [06];
					ucFuseIdx = [06];
				};

				sensorconfigs_7 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [00];
					ucChannel = [07];
					ucSensorID = [07];
					ucFuseIdx = [07];
				};

				sensorconfigs_8 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [00];
					ucChannel = [08];
					ucSensorID = [08];
					ucFuseIdx = [08];
				};

				sensorconfigs_9 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [00];
					ucChannel = [09];
					ucSensorID = [09];
					ucFuseIdx = [09];
				};

				sensorconfigs_10 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [00];
					ucChannel = [0a];
					ucSensorID = [0a];
					ucFuseIdx = [0a];
				};

				sensorconfigs_11 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [00];
					ucChannel = [0b];
					ucSensorID = [0b];
					ucFuseIdx = [0b];
				};

				sensorconfigs_12 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [00];
					ucChannel = [0c];
					ucSensorID = [0c];
					ucFuseIdx = [0c];
				};

				sensorconfigs_13 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [00];
					ucChannel = [0d];
					ucSensorID = [0d];
					ucFuseIdx = [0d];
				};

				sensorconfigs_14 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [00];
					ucChannel = [0e];
					ucSensorID = [0e];
					ucFuseIdx = [0e];
				};

				sensorconfigs_15 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [01];
					ucChannel = [00];
					ucSensorID = [00];
					ucFuseIdx = [0f];
				};

				sensorconfigs_16 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [01];
					ucChannel = [01];
					ucSensorID = [01];
					ucFuseIdx = [10];
				};

				sensorconfigs_17 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [01];
					ucChannel = [02];
					ucSensorID = [02];
					ucFuseIdx = [11];
				};

				sensorconfigs_18 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [01];
					ucChannel = [03];
					ucSensorID = [03];
					ucFuseIdx = [12];
				};

				sensorconfigs_19 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [01];
					ucChannel = [04];
					ucSensorID = [04];
					ucFuseIdx = [13];
				};

				sensorconfigs_20 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [01];
					ucChannel = [05];
					ucSensorID = [05];
					ucFuseIdx = [14];
				};

				sensorconfigs_21 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [01];
					ucChannel = [06];
					ucSensorID = [06];
					ucFuseIdx = [15];
				};

				sensorconfigs_22 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [01];
					ucChannel = [07];
					ucSensorID = [07];
					ucFuseIdx = [16];
				};

				sensorconfigs_23 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [01];
					ucChannel = [08];
					ucSensorID = [08];
					ucFuseIdx = [17];
				};

				sensorconfigs_24 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [01];
					ucChannel = [09];
					ucSensorID = [09];
					ucFuseIdx = [18];
				};

				sensorconfigs_25 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [01];
					ucChannel = [0a];
					ucSensorID = [0a];
					ucFuseIdx = [19];
				};

				sensorconfigs_26 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [01];
					ucChannel = [0b];
					ucSensorID = [0b];
					ucFuseIdx = [1a];
				};

				sensorconfigs_27 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [01];
					ucChannel = [0c];
					ucSensorID = [0c];
					ucFuseIdx = [1b];
				};

				sensorconfigs_28 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [01];
					ucChannel = [0d];
					ucSensorID = [0d];
					ucFuseIdx = [1c];
				};

				sensorconfigs_29 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [01];
					ucChannel = [0e];
					ucSensorID = [0e];
					ucFuseIdx = [1d];
				};

				sensorconfigs_30 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [02];
					ucChannel = [00];
					ucSensorID = [00];
					ucFuseIdx = [1e];
				};

				sensorconfigs_31 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [02];
					ucChannel = [01];
					ucSensorID = [01];
					ucFuseIdx = [1f];
				};

				sensorconfigs_32 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [02];
					ucChannel = [02];
					ucSensorID = [02];
					ucFuseIdx = [20];
				};

				sensorconfigs_33 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [02];
					ucChannel = [03];
					ucSensorID = [03];
					ucFuseIdx = [21];
				};

				sensorconfigs_34 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [02];
					ucChannel = [04];
					ucSensorID = [04];
					ucFuseIdx = [22];
				};

				sensorconfigs_35 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [02];
					ucChannel = [05];
					ucSensorID = [05];
					ucFuseIdx = [23];
				};

				sensorconfigs_36 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [02];
					ucChannel = [06];
					ucSensorID = [06];
					ucFuseIdx = [24];
				};

				sensorconfigs_37 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [02];
					ucChannel = [07];
					ucSensorID = [07];
					ucFuseIdx = [25];
				};

				sensorconfigs_38 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [02];
					ucChannel = [08];
					ucSensorID = [08];
					ucFuseIdx = [26];
				};

				sensorconfigs_39 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [02];
					ucChannel = [09];
					ucSensorID = [09];
					ucFuseIdx = [27];
				};

				sensorconfigs_40 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [02];
					ucChannel = [0a];
					ucSensorID = [0a];
					ucFuseIdx = [28];
				};

				sensorconfigs_41 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [02];
					ucChannel = [0b];
					ucSensorID = [0b];
					ucFuseIdx = [29];
				};

				sensorconfigs_42 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [02];
					ucChannel = [0c];
					ucSensorID = [0c];
					ucFuseIdx = [2a];
				};

				sensorconfigs_43 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [02];
					ucChannel = [0d];
					ucSensorID = [0d];
					ucFuseIdx = [2b];
				};

				sensorconfigs_44 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [02];
					ucChannel = [0e];
					ucSensorID = [0e];
					ucFuseIdx = [2c];
				};

				sensorconfigs_45 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [02];
					ucChannel = [0f];
					ucSensorID = [0f];
					ucFuseIdx = [2d];
				};

				sensorconfigs_46 {
					eCal = <0x00>;
					nsCalPoint1CodeDefault = [01 e0];
					nsCalPoint2CodeDefault = [02 ca];
					nsThresholdMinDeciDegC = [7f ff];
					nsThresholdLowerDeciDegC = [7f ff];
					nsThresholdUpperDeciDegC = [7f ff];
					nsThresholdCriticalDeciDegC = [7f ff];
					nsThresholdMaxDeciDegC = [04 b0];
					controller = [03];
					ucChannel = [00];
					ucSensorID = [00];
					ucFuseIdx = [2e];
				};
			};

			TsensBspType {
				uNumControllers = <0x04>;
				uNumSensors = <0x2f>;
				uSensorConvTime_us = <0x1e>;
				nCalPoint1DeciDegC = <0x12c>;
				nCalPoint2DeciDegC = <0x4b0>;
				uShift = <0x0a>;
			};
		};

		pil {
			ImageLoadInfoBase = <0x00 0x1468094c>;
			ImageLoadInfoSize = <0xc8>;
			AutoStartImages = [00];
			RetailImages = "ABL\0SPSS\0ImageFv\0FULL_ADSP\0FULL_ADSP_DTB";

			pil_proxy_vote {
				compatible = "qcom,pil-proxy-vote";
				phandle = <0xdc>;

				pil_proxy_vote_1 {
					subsys_id = <0x01>;
					client_name = "PIL_ADSP";
					rail_names = "/vcs/vdd_lpi_mx\0/vcs/vdd_lpi_cx";
					rail_voltage_levels = <0x100 0x100>;
					icb_name = "/icb/arbiter";
					icb_arb_master_slave = <0x19 0x00>;
					icb_arb_request_type = <0x04>;
					icb_arb_request_data = <0x00 0x5f5e100 0x00 0x5f5e100>;
					flag = <0x03 0x03>;
				};

				pil_proxy_vote_4 {
					subsys_id = <0x04>;
					client_name = "PIL_MODEM";
					rail_names = "/vcs/vdd_mx\0/vcs/vdd_cx\0/vcs/vdd_mxc";
					rail_voltage_levels = <0x100 0x100 0x100>;
					flag = <0x03 0x03>;
				};

				pil_proxy_vote_18 {
					subsys_id = <0x12>;
					client_name = "PIL_CDSP";
					rail_names = "/vcs/vdd_mx\0/vcs/vdd_cx\0/vcs/vdd_mxc\0/vcs/vdd_nsp\0/vcs/vdd_nsp2";
					rail_voltage_levels = <0x100 0x100 0x100 0x100 0x100>;
					icb_name = "/icb/arbiter";
					icb_arb_master_slave = <0xad 0x2f>;
					icb_arb_request_type = <0x04>;
					icb_arb_request_data = <0x00 0x5f5e100 0x00 0x5f5e100>;
					flag = <0x02 0x01>;
				};

				pil_proxy_vote_37 {
					subsys_id = <0x25>;
					client_name = "PIL_CDSP";
					rail_names = "/vcs/vdd_mx\0/vcs/vdd_cx\0/vcs/vdd_mxc\0/vcs/vdd_nsp\0/vcs/vdd_nsp2";
					rail_voltage_levels = <0x100 0x100 0x100 0x100 0x100>;
					icb_name = "/icb/arbiter";
					icb_arb_master_slave = <0xad 0x2f 0x9a 0x00>;
					icb_arb_request_type = <0x04 0x04>;
					icb_arb_request_data = <0x00 0x5f5e100 0x00 0x5f5e100 0x01 0x2a05f200 0x00 0xee6b2800>;
					flag = <0x11 0x12>;
				};
			};

			pil_images {
				compatible = "qcom,uefipil";

				FULL_ADSP_DTB_CFG {
					Version = <0x00 0x05>;
					Type = <0x02>;
					FwName = "FULL_ADSP_DTB";
					PartiLabel = [00];
					PartiRootGuid = <0x00 0x00 0x00 0x00>;
					PartiGuid = <0xebd0a0a2 0xb9e54433 0x87c068b6 0xb72699c7>;
					ImagePath = "\\image\\adsp_dtb";
					SubsysID = <0x24>;
					ResvRegionStart = <0x00 0x9ed80000>;
					ResvRegionSize = <0x00 0x80000>;
					ImageLoadInfo = <0x00>;
					Unlock = <0x00>;
					OverrideElfAddr = <0x01>;
					ProxyGuid = <0x00 0x00 0x00 0x00>;
					BackupPartiLabel = [00];
					BackupPartiRootGuid = <0x00 0x00 0x00 0x00>;
					BackupPartiGuid = <0x00 0x00 0x00 0x00>;
					PreImage = [00];
					PostImage = [00];
					MediaType = [00];
					IsFileCompressed = <0x00>;
					NonFatal = <0x00>;
				};

				FULL_ADSP_CFG {
					Version = <0x00 0x05>;
					Type = <0x02>;
					FwName = "FULL_ADSP";
					PartiLabel = [00];
					PartiRootGuid = <0x00 0x00 0x00 0x00>;
					PartiGuid = <0xebd0a0a2 0xb9e54433 0x87c068b6 0xb72699c7>;
					ImagePath = "\\image\\adsp";
					SubsysID = <0x01>;
					ResvRegionStart = <0x00 0x9ee00000>;
					ResvRegionSize = <0x00 0x5a80000>;
					ImageLoadInfo = <0x01>;
					Unlock = <0x00>;
					OverrideElfAddr = <0x01>;
					ProxyGuid = <0x36fe27e1 0x33e945ad 0x98dac884 0x38ca8816>;
					BackupPartiLabel = [00];
					BackupPartiRootGuid = <0x00 0x00 0x00 0x00>;
					BackupPartiGuid = <0x00 0x00 0x00 0x00>;
					PreImage = "FULL_ADSP_DTB";
					PostImage = [00];
					MediaType = [00];
					IsFileCompressed = <0x00>;
					NonFatal = <0x00>;
				};

				FULL_CDSP_DTB_CFG {
					Version = <0x00 0x05>;
					Type = <0x02>;
					FwName = "FULL_CDSP_DTB";
					PartiLabel = [00];
					PartiRootGuid = <0x00 0x00 0x00 0x00>;
					PartiGuid = <0xebd0a0a2 0xb9e54433 0x87c068b6 0xb72699c7>;
					ImagePath = "\\image\\cdsp_dtb";
					SubsysID = <0x25>;
					ResvRegionStart = <0x00 0x9eb00000>;
					ResvRegionSize = <0x00 0x80000>;
					ImageLoadInfo = <0x00>;
					Unlock = <0x00>;
					OverrideElfAddr = <0x01>;
					ProxyGuid = <0x973f30f9 0xb6964252 0xa840f4eb 0x99fd130f>;
					BackupPartiLabel = [00];
					BackupPartiRootGuid = <0x00 0x00 0x00 0x00>;
					BackupPartiGuid = <0x00 0x00 0x00 0x00>;
					PreImage = [00];
					PostImage = [00];
					MediaType = [00];
					IsFileCompressed = <0x00>;
					NonFatal = <0x00>;
				};

				FULL_CDSP_CFG {
					Version = <0x00 0x05>;
					Type = <0x02>;
					FwName = "FULL_CDSP";
					PartiLabel = [00];
					PartiRootGuid = <0x00 0x00 0x00 0x00>;
					PartiGuid = <0xebd0a0a2 0xb9e54433 0x87c068b6 0xb72699c7>;
					ImagePath = "\\image\\cdsp";
					SubsysID = <0x12>;
					ResvRegionStart = <0x00 0x9d200000>;
					ResvRegionSize = <0x00 0x1900000>;
					ImageLoadInfo = <0x01>;
					Unlock = <0x00>;
					OverrideElfAddr = <0x01>;
					ProxyGuid = <0x45e14c04 0xd1344ee4 0xac137098 0xf0a9f261>;
					BackupPartiLabel = [00];
					BackupPartiRootGuid = <0x00 0x00 0x00 0x00>;
					BackupPartiGuid = <0x00 0x00 0x00 0x00>;
					PreImage = "FULL_CDSP_DTB";
					PostImage = [00];
					MediaType = [00];
					IsFileCompressed = <0x00>;
					NonFatal = <0x00>;
				};

				FULL_MODEM_DTB_CFG {
					Version = <0x00 0x05>;
					Type = <0x02>;
					FwName = "FULL_MODEM_DTB";
					PartiLabel = [00];
					PartiRootGuid = <0x00 0x00 0x00 0x00>;
					PartiGuid = <0xebd0a0a2 0xb9e54433 0x87c068b6 0xb72699c7>;
					ImagePath = "\\image\\modem_dtb";
					SubsysID = <0x26>;
					ResvRegionStart = <0x00 0x9b000000>;
					ResvRegionSize = <0x00 0x80000>;
					ImageLoadInfo = <0x00>;
					Unlock = <0x00>;
					OverrideElfAddr = <0x00>;
					ProxyGuid = <0x00 0x00 0x00 0x00>;
					BackupPartiLabel = [00];
					BackupPartiRootGuid = <0x00 0x00 0x00 0x00>;
					BackupPartiGuid = <0x00 0x00 0x00 0x00>;
					PreImage = [00];
					PostImage = [00];
					MediaType = [00];
					IsFileCompressed = <0x00>;
					NonFatal = <0x00>;
				};

				FULL_MODEM_CFG {
					Version = <0x00 0x05>;
					Type = <0x02>;
					FwName = "FULL_MODEM";
					PartiLabel = [00];
					PartiRootGuid = <0x00 0x00 0x00 0x00>;
					PartiGuid = <0xebd0a0a2 0xb9e54433 0x87c068b6 0xb72699c7>;
					ImagePath = "\\image\\modem";
					SubsysID = <0x04>;
					ResvRegionStart = <0x00 0x8ba00000>;
					ResvRegionSize = <0x00 0xf600000>;
					ImageLoadInfo = <0x01>;
					Unlock = <0x00>;
					OverrideElfAddr = <0x00>;
					ProxyGuid = <0x61513695 0xe0c64f07 0xbf41a51a 0x7770640e>;
					BackupPartiLabel = [00];
					BackupPartiRootGuid = <0x00 0x00 0x00 0x00>;
					BackupPartiGuid = <0x00 0x00 0x00 0x00>;
					PreImage = "FULL_MODEM_DTB";
					PostImage = [00];
					MediaType = [00];
					IsFileCompressed = <0x00>;
					NonFatal = <0x00>;
				};

				FULL_SOCCP_CFG {
					Version = <0x00 0x05>;
					Type = <0x03>;
					FwName = "FULL_SOCCP";
					PartiLabel = [00];
					PartiRootGuid = <0x00 0x00 0x00 0x00>;
					PartiGuid = <0xebd0a0a2 0xb9e54433 0x87c068b6 0xb72699c7>;
					ImagePath = "\\image\\soccp.mbn";
					SubsysID = <0x33>;
					ResvRegionStart = <0x00 0x9ec00000>;
					ResvRegionSize = <0x00 0x180000>;
					ImageLoadInfo = <0x00>;
					Unlock = <0x00>;
					OverrideElfAddr = <0x00>;
					ProxyGuid = <0x00 0x00 0x00 0x00>;
					BackupPartiLabel = [00];
					BackupPartiRootGuid = <0x00 0x00 0x00 0x00>;
					BackupPartiGuid = <0x00 0x00 0x00 0x00>;
					PreImage = [00];
					PostImage = [00];
					MediaType = [00];
					IsFileCompressed = <0x00>;
					NonFatal = <0x00>;
				};

				CORE_SOCCP_CFG {
					Version = <0x00 0x05>;
					Type = <0x03>;
					FwName = "CORE_SOCCP";
					PartiLabel = [00];
					PartiRootGuid = <0x00 0x00 0x00 0x00>;
					PartiGuid = <0xebd0a0a2 0xb9e54433 0x87c068b6 0xb72699c7>;
					ImagePath = "\\image\\soccp.mbn";
					SubsysID = <0x33>;
					ResvRegionStart = <0x00 0x9ec00000>;
					ResvRegionSize = <0x00 0x180000>;
					ImageLoadInfo = <0x00>;
					Unlock = <0x00>;
					OverrideElfAddr = <0x00>;
					ProxyGuid = <0x00 0x00 0x00 0x00>;
					BackupPartiLabel = [00];
					BackupPartiRootGuid = <0x00 0x00 0x00 0x00>;
					BackupPartiGuid = <0x00 0x00 0x00 0x00>;
					PreImage = [00];
					PostImage = [00];
					MediaType = [00];
					IsFileCompressed = <0x00>;
					NonFatal = <0x00>;
				};

				CORE_ADSP_DTB_CFG {
					Version = <0x00 0x05>;
					Type = <0x02>;
					FwName = "CORE_ADSP_DTB";
					PartiLabel = "core_nhlos_a";
					PartiRootGuid = <0x00 0x00 0x00 0x00>;
					PartiGuid = <0x00 0x00 0x00 0x00>;
					ImagePath = "\\image\\adsp_dtb";
					SubsysID = <0x24>;
					ResvRegionStart = <0x00 0x9ed80000>;
					ResvRegionSize = <0x00 0x80000>;
					ImageLoadInfo = <0x00>;
					Unlock = <0x00>;
					OverrideElfAddr = <0x01>;
					ProxyGuid = <0x00 0x00 0x00 0x00>;
					BackupPartiLabel = [00];
					BackupPartiRootGuid = <0x00 0x00 0x00 0x00>;
					BackupPartiGuid = <0x00 0x00 0x00 0x00>;
					PreImage = [00];
					PostImage = [00];
					MediaType = [00];
					IsFileCompressed = <0x00>;
					NonFatal = <0x00>;
				};

				CORE_ADSP_CFG {
					Version = <0x00 0x05>;
					Type = <0x02>;
					FwName = "CORE_ADSP";
					PartiLabel = "core_nhlos_a";
					PartiRootGuid = <0x00 0x00 0x00 0x00>;
					PartiGuid = <0x00 0x00 0x00 0x00>;
					ImagePath = "\\image\\adsp";
					SubsysID = <0x01>;
					ResvRegionStart = <0x00 0x9ee00000>;
					ResvRegionSize = <0x00 0x5a80000>;
					ImageLoadInfo = <0x01>;
					Unlock = <0x00>;
					OverrideElfAddr = <0x01>;
					ProxyGuid = <0x36fe27e1 0x33e945ad 0x98dac884 0x38ca8816>;
					BackupPartiLabel = [00];
					BackupPartiRootGuid = <0x00 0x00 0x00 0x00>;
					BackupPartiGuid = <0x00 0x00 0x00 0x00>;
					PreImage = "CORE_ADSP_DTB";
					PostImage = [00];
					MediaType = [00];
					IsFileCompressed = <0x00>;
					NonFatal = <0x00>;
				};

				CORE_CDSP_DTB_CFG {
					Version = <0x00 0x05>;
					Type = <0x02>;
					FwName = "CORE_CDSP_DTB";
					PartiLabel = "core_nhlos_a";
					PartiRootGuid = <0x00 0x00 0x00 0x00>;
					PartiGuid = <0x00 0x00 0x00 0x00>;
					ImagePath = "\\image\\cdsp_dtb";
					SubsysID = <0x25>;
					ResvRegionStart = <0x00 0x9eb00000>;
					ResvRegionSize = <0x00 0x80000>;
					ImageLoadInfo = <0x00>;
					Unlock = <0x00>;
					OverrideElfAddr = <0x01>;
					ProxyGuid = <0x973f30f9 0xb6964252 0xa840f4eb 0x99fd130f>;
					BackupPartiLabel = [00];
					BackupPartiRootGuid = <0x00 0x00 0x00 0x00>;
					BackupPartiGuid = <0x00 0x00 0x00 0x00>;
					PreImage = [00];
					PostImage = [00];
					MediaType = [00];
					IsFileCompressed = <0x00>;
					NonFatal = <0x00>;
				};

				CORE_CDSP_CFG {
					Version = <0x00 0x05>;
					Type = <0x02>;
					FwName = "CORE_CDSP";
					PartiLabel = "core_nhlos_a";
					PartiRootGuid = <0x00 0x00 0x00 0x00>;
					PartiGuid = <0x00 0x00 0x00 0x00>;
					ImagePath = "\\image\\cdsp";
					SubsysID = <0x12>;
					ResvRegionStart = <0x00 0x9d200000>;
					ResvRegionSize = <0x00 0x1900000>;
					ImageLoadInfo = <0x01>;
					Unlock = <0x00>;
					OverrideElfAddr = <0x01>;
					ProxyGuid = <0x45e14c04 0xd1344ee4 0xac137098 0xf0a9f261>;
					BackupPartiLabel = [00];
					BackupPartiRootGuid = <0x00 0x00 0x00 0x00>;
					BackupPartiGuid = <0x00 0x00 0x00 0x00>;
					PreImage = "CORE_CDSP_DTB";
					PostImage = [00];
					MediaType = [00];
					IsFileCompressed = <0x00>;
					NonFatal = <0x00>;
				};

				CORE_MODEM_DTB_CFG {
					Version = <0x00 0x05>;
					Type = <0x02>;
					FwName = "CORE_MODEM_DTB";
					PartiLabel = "core_nhlos_a";
					PartiRootGuid = <0x00 0x00 0x00 0x00>;
					PartiGuid = <0x00 0x00 0x00 0x00>;
					ImagePath = "\\image\\modem_dtb";
					SubsysID = <0x26>;
					ResvRegionStart = <0x00 0x9b000000>;
					ResvRegionSize = <0x00 0x80000>;
					ImageLoadInfo = <0x00>;
					Unlock = <0x00>;
					OverrideElfAddr = <0x00>;
					ProxyGuid = <0x00 0x00 0x00 0x00>;
					BackupPartiLabel = [00];
					BackupPartiRootGuid = <0x00 0x00 0x00 0x00>;
					BackupPartiGuid = <0x00 0x00 0x00 0x00>;
					PreImage = [00];
					PostImage = [00];
					MediaType = [00];
					IsFileCompressed = <0x00>;
					NonFatal = <0x00>;
				};

				CORE_MODEM_CFG {
					Version = <0x00 0x05>;
					Type = <0x02>;
					FwName = "CORE_MODEM";
					PartiLabel = "core_nhlos_a";
					PartiRootGuid = <0x00 0x00 0x00 0x00>;
					PartiGuid = <0x00 0x00 0x00 0x00>;
					ImagePath = "\\image\\modem";
					SubsysID = <0x04>;
					ResvRegionStart = <0x00 0x8ba00000>;
					ResvRegionSize = <0x00 0xf600000>;
					ImageLoadInfo = <0x01>;
					Unlock = <0x00>;
					OverrideElfAddr = <0x00>;
					ProxyGuid = <0x61513695 0xe0c64f07 0xbf41a51a 0x7770640e>;
					BackupPartiLabel = [00];
					BackupPartiRootGuid = <0x00 0x00 0x00 0x00>;
					BackupPartiGuid = <0x00 0x00 0x00 0x00>;
					PreImage = "CORE_MODEM_DTB";
					PostImage = [00];
					MediaType = [00];
					IsFileCompressed = <0x00>;
					NonFatal = <0x00>;
				};

				SPSS_CFG {
					Version = <0x00 0x05>;
					Type = <0x02>;
					FwName = "SPSS";
					PartiLabel = [00];
					PartiRootGuid = <0x00 0x00 0x00 0x00>;
					PartiGuid = <0xebd0a0a2 0xb9e54433 0x87c068b6 0xb72699c7>;
					ImagePath = "\\image\\spss1t";
					SubsysID = <0x0e>;
					ResvRegionStart = <0x00 0x9b0a0000>;
					ResvRegionSize = <0x00 0x1e0000>;
					ImageLoadInfo = <0x01>;
					Unlock = <0x00>;
					OverrideElfAddr = <0x01>;
					ProxyGuid = <0x2b4de7e9 0xb7964fe7 0xb21049f1 0x1c6babc2>;
					BackupPartiLabel = [00];
					BackupPartiRootGuid = <0x00 0x00 0x00 0x00>;
					BackupPartiGuid = <0x00 0x00 0x00 0x00>;
					PreImage = [00];
					PostImage = [00];
					MediaType = [00];
					IsFileCompressed = <0x00>;
					NonFatal = <0x00>;
				};

				ABL_CFG {
					Version = <0x00 0x05>;
					Type = <0x01>;
					FwName = "ABL";
					PartiLabel = [00];
					PartiRootGuid = <0x00 0x00 0x00 0x00>;
					PartiGuid = <0xbd6928a1 0x4ce0a038 0x4f3a1495 0xe3eddffb>;
					ImagePath = [00];
					SubsysID = <0x15>;
					ResvRegionStart = <0x00 0x00>;
					ResvRegionSize = <0x00 0x00>;
					ImageLoadInfo = <0x00>;
					Unlock = <0x01>;
					OverrideElfAddr = <0x00>;
					ProxyGuid = <0x00 0x00 0x00 0x00>;
					BackupPartiLabel = [00];
					BackupPartiRootGuid = <0x00 0x00 0x00 0x00>;
					BackupPartiGuid = <0x00 0x00 0x00 0x00>;
					PreImage = [00];
					PostImage = [00];
					MediaType = [00];
					IsFileCompressed = <0x00>;
					NonFatal = <0x00>;
				};

				IMAGEFV_CFG {
					Version = <0x00 0x05>;
					Type = <0x01>;
					FwName = "ImageFv";
					PartiLabel = [00];
					PartiRootGuid = <0x00 0x00 0x00 0x00>;
					PartiGuid = <0x17911177 0xc9e64372 0x933c804b 0x678e666f>;
					ImagePath = [00];
					SubsysID = <0x14>;
					ResvRegionStart = <0x00 0x00>;
					ResvRegionSize = <0x00 0x00>;
					ImageLoadInfo = <0x00>;
					Unlock = <0x01>;
					OverrideElfAddr = <0x00>;
					ProxyGuid = <0x00 0x00 0x00 0x00>;
					BackupPartiLabel = [00];
					BackupPartiRootGuid = <0x00 0x00 0x00 0x00>;
					BackupPartiGuid = <0x00 0x00 0x00 0x00>;
					PreImage = [00];
					PostImage = [00];
					MediaType = [00];
					IsFileCompressed = <0x00>;
					NonFatal = <0x00>;
				};
			};
		};

		bam@1C9C000 {
			compatible = "qcom,bam-controller";
			reg = <0x1c9c000 0x40000>;

			bam_config_1 {
				bam_pa = <0x00 0x1dc4000>;
				options = <0x100>;
				cfg_bits = <0xfffff004>;
				ee = [00];
				sec_config = <0x00 0x00>;
				size = <0x40000>;
			};

			bam_config_2 {
				bam_pa = <0x00 0x00>;
				options = <0x00>;
				cfg_bits = <0x00>;
				ee = [00];
				sec_config = <0x00 0x00>;
				size = <0x00>;
			};
		};

		iort {
			compatible = "qcom,iort";
			Signature = <0x54524f49>;
			Revision = <0x01>;
			Checksum = <0x00>;
			OEMID = "QCOM";
			OEMTableID = <0x51434f4d 0x45444b32>;
			OEMRevision = <0x8998>;
			CreatorID = <0x51434f4d>;
			CreatorRevision = <0x01>;
			NumberofIORTNodes = <0x19>;
			Reserved = <0x00>;
			instance_handles = <0x56 0x57>;

			APPS_MMU500_SMMU_APP {
				Type = <0x03>;
				Revision = <0x01>;
				Reserved = <0x00>;
				NumberofMappings = <0x00>;
				BaseAddress = <0x15000000>;
				Span = <0x80000>;
				Flags = <0x03>;
				Model = <0x03>;
				NumContextInterrupts = <0x70>;
				NumPMUInterrupts = <0x00>;
				NSGIRPT_GSIV = <0x61>;
				NSGIRPT_FLAGS = <0x00>;
				NSGCFGIRPT_GSIV = <0x00>;
				NSGCFGIRPT_FLAGS = <0x00>;
				ContextInterrupts = <0x81 0x82 0x83 0x84 0x85 0x86 0x87 0x88 0x89 0x8a 0x8b 0x8c 0x8d 0x8e 0x8f 0x90 0x91 0x92 0x93 0x94 0x95 0x96 0xd5 0xd6 0xd7 0xd8 0xd9 0xda 0xdb 0xdc 0xdd 0xde 0xdf 0xe0 0x15b 0x15c 0x15d 0x15e 0x15f 0x160 0x161 0x162 0x163 0x164 0x165 0x166 0x167 0x168 0x169 0x16a 0x16b 0x16c 0x16d 0x16e 0x16f 0x170 0x171 0x172 0x173 0x174 0x175 0x176 0x177 0x178 0x179 0x1ab 0x1ac 0x1ad 0x1ae 0x1af 0x1b0 0x1b1 0x1b2 0x1b3 0x1b4 0x1b5 0x1b6 0x1b7 0x1b8 0x1b9 0x1c2 0x1c3 0x1bc 0x1c5 0x2e3 0x1c7 0x1c8 0x1c9 0x2d2 0x2d3 0x2d4 0x2d5 0x2d6 0x2d7 0x2d8 0x2d9 0x1ba 0x208 0x209 0x20a 0x20b 0x20c 0x20d 0x20e 0x20f 0x210 0x211 0x212 0x213 0x214 0x215 0x216>;
				ContextInterruptFlags = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
				PMUInterrupts = <0x00>;
				PMUInterruptFlags = <0x00>;
				SIDMAPPING = <0x00>;
				phandle = <0x56>;
			};

			GPU_GFX_MMU500_SMMU_GFX {
				Type = <0x03>;
				Revision = <0x01>;
				Reserved = <0x00>;
				NumberofMappings = <0x00>;
				BaseAddress = <0x3da0000>;
				Span = <0x20000>;
				Flags = <0x03>;
				Model = <0x03>;
				NumContextInterrupts = <0x19>;
				NumPMUInterrupts = <0x00>;
				NSGIRPT_GSIV = <0x2c2>;
				NSGIRPT_FLAGS = <0x00>;
				NSGCFGIRPT_GSIV = <0x00>;
				NSGCFGIRPT_FLAGS = <0x00>;
				ContextInterrupts = <0x2c6 0x2c7 0x2c8 0x2c9 0x2ca 0x2cb 0x2cc 0x2cd 0x2ce 0x2cf 0x2d0 0x1c6 0x1fc 0x25e 0x25f 0x260 0x261 0x2b4 0x2b6 0x2b9 0x2ba 0x2bb 0x2bd 0x2be 0x2dc>;
				ContextInterruptFlags = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
				PMUInterrupts = <0x00>;
				PMUInterruptFlags = <0x00>;
				SIDMAPPING = <0x00>;
				phandle = <0x57>;
			};

			NAMEDNODE_CRYPTO {
				Type = <0x01>;
				Revision = <0x01>;
				Reserved = <0x00>;
				NumberofMappings = <0x03>;
				NodeFlags = <0x00>;
				CacheCoherency = <0x00>;
				AllocationHints = <0x00>;
				Reserved1 = <0x00>;
				MemAccessFlags = <0x00>;
				DeviceMemAddressSize = <0x24>;
				DevObjectName = "CRYPTO";

				SIDMappings {

					SIDMappings_1 {
						InputBase = <0x3000001>;
						NumIDs = <0x01>;
						OutputBase = <0x481>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_2 {
						InputBase = <0x3000002>;
						NumIDs = <0x01>;
						OutputBase = <0x480>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_3 {
						InputBase = <0x3000003>;
						NumIDs = <0x01>;
						OutputBase = <0x483>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};
				};
			};

			NAMEDNODE_Camera {
				Type = <0x01>;
				Revision = <0x01>;
				Reserved = <0x00>;
				NumberofMappings = <0x0f>;
				NodeFlags = <0x00>;
				CacheCoherency = <0x00>;
				AllocationHints = <0x00>;
				Reserved1 = <0x00>;
				MemAccessFlags = <0x00>;
				DeviceMemAddressSize = <0x24>;
				DevObjectName = "CAMERA";

				SIDMappings {

					SIDMappings_0 {
						InputBase = <0x3000000>;
						NumIDs = <0x01>;
						OutputBase = <0x1c00>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_1 {
						InputBase = <0x3000001>;
						NumIDs = <0x01>;
						OutputBase = <0x1c08>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_3 {
						InputBase = <0x3000003>;
						NumIDs = <0x01>;
						OutputBase = <0x1820>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_4 {
						InputBase = <0x3000004>;
						NumIDs = <0x01>;
						OutputBase = <0x201808>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_7 {
						InputBase = <0x3000007>;
						NumIDs = <0x01>;
						OutputBase = <0xc01800>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_8 {
						InputBase = <0x3000008>;
						NumIDs = <0x01>;
						OutputBase = <0x18c2>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_10 {
						InputBase = <0x300000a>;
						NumIDs = <0x01>;
						OutputBase = <0x1980>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_11 {
						InputBase = <0x300000b>;
						NumIDs = <0x01>;
						OutputBase = <0x1982>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_12 {
						InputBase = <0x300000c>;
						NumIDs = <0x01>;
						OutputBase = <0x18a0>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_13 {
						InputBase = <0x300000d>;
						NumIDs = <0x01>;
						OutputBase = <0x1860>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_14 {
						InputBase = <0x300000e>;
						NumIDs = <0x01>;
						OutputBase = <0x1861>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_15 {
						InputBase = <0x300000f>;
						NumIDs = <0x01>;
						OutputBase = <0x1841>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_16 {
						InputBase = <0x3000010>;
						NumIDs = <0x01>;
						OutputBase = <0x1881>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_17 {
						InputBase = <0x3000011>;
						NumIDs = <0x01>;
						OutputBase = <0x18e0>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_18 {
						InputBase = <0x3000012>;
						NumIDs = <0x01>;
						OutputBase = <0x18e8>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};
				};
			};

			NAMEDNODE_Compute {
				Type = <0x01>;
				Revision = <0x01>;
				Reserved = <0x00>;
				NumberofMappings = <0x31>;
				NodeFlags = <0x00>;
				CacheCoherency = <0x00>;
				AllocationHints = <0x00>;
				Reserved1 = <0x00>;
				MemAccessFlags = <0x00>;
				DeviceMemAddressSize = <0x24>;
				DevObjectName = "COMPUTE";

				SIDMappings {

					SIDMappings_0 {
						InputBase = <0x3000000>;
						NumIDs = <0x01>;
						OutputBase = <0x1961>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_1 {
						InputBase = <0x3000001>;
						NumIDs = <0x01>;
						OutputBase = <0x1962>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_2 {
						InputBase = <0x3000002>;
						NumIDs = <0x01>;
						OutputBase = <0x1963>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_3 {
						InputBase = <0x3000003>;
						NumIDs = <0x01>;
						OutputBase = <0x1964>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_4 {
						InputBase = <0x3000004>;
						NumIDs = <0x01>;
						OutputBase = <0x1965>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_5 {
						InputBase = <0x3000005>;
						NumIDs = <0x01>;
						OutputBase = <0x1966>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_6 {
						InputBase = <0x3000006>;
						NumIDs = <0x01>;
						OutputBase = <0x1967>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_7 {
						InputBase = <0x3000007>;
						NumIDs = <0x01>;
						OutputBase = <0x1968>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_8 {
						InputBase = <0x3000008>;
						NumIDs = <0x01>;
						OutputBase = <0x1969>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_9 {
						InputBase = <0x3000009>;
						NumIDs = <0x01>;
						OutputBase = <0x196c>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_10 {
						InputBase = <0x300000a>;
						NumIDs = <0x01>;
						OutputBase = <0x196d>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_11 {
						InputBase = <0x300000b>;
						NumIDs = <0x01>;
						OutputBase = <0x196e>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_12 {
						InputBase = <0x300000c>;
						NumIDs = <0x01>;
						OutputBase = <0xc21>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_13 {
						InputBase = <0x300000d>;
						NumIDs = <0x01>;
						OutputBase = <0x200c02>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_14 {
						InputBase = <0x300000e>;
						NumIDs = <0x01>;
						OutputBase = <0xc23>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_15 {
						InputBase = <0x300000f>;
						NumIDs = <0x01>;
						OutputBase = <0xc24>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_16 {
						InputBase = <0x3000010>;
						NumIDs = <0x01>;
						OutputBase = <0xc25>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_17 {
						InputBase = <0x3000011>;
						NumIDs = <0x01>;
						OutputBase = <0x200c06>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_18 {
						InputBase = <0x3000012>;
						NumIDs = <0x01>;
						OutputBase = <0xc27>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_19 {
						InputBase = <0x3000013>;
						NumIDs = <0x01>;
						OutputBase = <0x200c08>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_20 {
						InputBase = <0x3000014>;
						NumIDs = <0x01>;
						OutputBase = <0xc29>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_21 {
						InputBase = <0x3000015>;
						NumIDs = <0x01>;
						OutputBase = <0xc2c>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_22 {
						InputBase = <0x3000016>;
						NumIDs = <0x01>;
						OutputBase = <0x200c0d>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_23 {
						InputBase = <0x3000017>;
						NumIDs = <0x01>;
						OutputBase = <0xc2e>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_24 {
						InputBase = <0x3000018>;
						NumIDs = <0x01>;
						OutputBase = <0x400c01>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_25 {
						InputBase = <0x3000019>;
						NumIDs = <0x01>;
						OutputBase = <0xc42>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_26 {
						InputBase = <0x300001a>;
						NumIDs = <0x01>;
						OutputBase = <0x400c03>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_27 {
						InputBase = <0x300001b>;
						NumIDs = <0x01>;
						OutputBase = <0x400c04>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_28 {
						InputBase = <0x300001c>;
						NumIDs = <0x01>;
						OutputBase = <0x400c05>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_29 {
						InputBase = <0x300001d>;
						NumIDs = <0x01>;
						OutputBase = <0xc46>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_30 {
						InputBase = <0x300001e>;
						NumIDs = <0x01>;
						OutputBase = <0x400c07>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_31 {
						InputBase = <0x300001f>;
						NumIDs = <0x01>;
						OutputBase = <0xc48>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_32 {
						InputBase = <0x3000020>;
						NumIDs = <0x01>;
						OutputBase = <0x400c09>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_33 {
						InputBase = <0x3000021>;
						NumIDs = <0x01>;
						OutputBase = <0x400c0c>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_34 {
						InputBase = <0x3000022>;
						NumIDs = <0x01>;
						OutputBase = <0xc4d>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_35 {
						InputBase = <0x3000023>;
						NumIDs = <0x01>;
						OutputBase = <0x400c0e>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_38 {
						InputBase = <0x3000026>;
						NumIDs = <0x01>;
						OutputBase = <0xc0b>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_39 {
						InputBase = <0x3000027>;
						NumIDs = <0x01>;
						OutputBase = <0x19c1>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_40 {
						InputBase = <0x3000028>;
						NumIDs = <0x01>;
						OutputBase = <0x19c2>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_41 {
						InputBase = <0x3000029>;
						NumIDs = <0x01>;
						OutputBase = <0x19c3>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_42 {
						InputBase = <0x300002a>;
						NumIDs = <0x01>;
						OutputBase = <0x19c4>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_43 {
						InputBase = <0x300002b>;
						NumIDs = <0x01>;
						OutputBase = <0x19c5>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_44 {
						InputBase = <0x300002c>;
						NumIDs = <0x01>;
						OutputBase = <0x19c6>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_45 {
						InputBase = <0x300002d>;
						NumIDs = <0x01>;
						OutputBase = <0x19c7>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_46 {
						InputBase = <0x300002e>;
						NumIDs = <0x01>;
						OutputBase = <0x19c8>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_47 {
						InputBase = <0x300002f>;
						NumIDs = <0x01>;
						OutputBase = <0x19c9>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_48 {
						InputBase = <0x3000030>;
						NumIDs = <0x01>;
						OutputBase = <0x19cc>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_49 {
						InputBase = <0x3000031>;
						NumIDs = <0x01>;
						OutputBase = <0x19cd>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_50 {
						InputBase = <0x3000032>;
						NumIDs = <0x01>;
						OutputBase = <0x19ce>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};
				};
			};

			NAMEDNODE_Display {
				Type = <0x01>;
				Revision = <0x01>;
				Reserved = <0x00>;
				NumberofMappings = <0x03>;
				NodeFlags = <0x00>;
				CacheCoherency = <0x00>;
				AllocationHints = <0x00>;
				Reserved1 = <0x00>;
				MemAccessFlags = <0x00>;
				DeviceMemAddressSize = <0x24>;
				DevObjectName = "DISPLAY";

				SIDMappings {

					SIDMappings_0 {
						InputBase = <0x3000000>;
						NumIDs = <0x01>;
						OutputBase = <0x20800>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_2 {
						InputBase = <0x3000002>;
						NumIDs = <0x01>;
						OutputBase = <0x801>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_3 {
						InputBase = <0x3000003>;
						NumIDs = <0x01>;
						OutputBase = <0x20804>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};
				};
			};

			NAMEDNODE_ECATS_95TEST {
				Type = <0x01>;
				Revision = <0x01>;
				Reserved = <0x00>;
				NumberofMappings = <0x02>;
				NodeFlags = <0x00>;
				CacheCoherency = <0x00>;
				AllocationHints = <0x00>;
				Reserved1 = <0x00>;
				MemAccessFlags = <0x00>;
				DeviceMemAddressSize = <0x24>;
				DevObjectName = "ECATS_TEST";

				SIDMappings {

					SIDMappings_0 {
						InputBase = <0x3000000>;
						NumIDs = <0x01>;
						OutputBase = <0x400>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_1 {
						InputBase = <0x3000001>;
						NumIDs = <0x01>;
						OutputBase = <0x401>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};
				};
			};

			NAMEDNODE_EVA {
				Type = <0x01>;
				Revision = <0x01>;
				Reserved = <0x00>;
				NumberofMappings = <0x05>;
				NodeFlags = <0x00>;
				CacheCoherency = <0x00>;
				AllocationHints = <0x00>;
				Reserved1 = <0x00>;
				MemAccessFlags = <0x00>;
				DeviceMemAddressSize = <0x24>;
				DevObjectName = "EVA";

				SIDMappings {

					SIDMappings_0 {
						InputBase = <0x3000000>;
						NumIDs = <0x01>;
						OutputBase = <0x201900>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_1 {
						InputBase = <0x3000001>;
						NumIDs = <0x01>;
						OutputBase = <0x201901>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_3 {
						InputBase = <0x3000003>;
						NumIDs = <0x01>;
						OutputBase = <0x201904>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_4 {
						InputBase = <0x3000004>;
						NumIDs = <0x01>;
						OutputBase = <0x1923>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_5 {
						InputBase = <0x3000005>;
						NumIDs = <0x01>;
						OutputBase = <0x1925>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};
				};
			};

			NAMEDNODE_GPU {
				Type = <0x01>;
				Revision = <0x01>;
				Reserved = <0x00>;
				NumberofMappings = <0x06>;
				NodeFlags = <0x00>;
				CacheCoherency = <0x00>;
				AllocationHints = <0x00>;
				Reserved1 = <0x00>;
				MemAccessFlags = <0x00>;
				DeviceMemAddressSize = <0x24>;
				DevObjectName = "GPU";

				SIDMappings {

					SIDMappings_0 {
						InputBase = <0x3000000>;
						NumIDs = <0x01>;
						OutputBase = <0x00>;
						Flags = <0x00>;
						OutputReference = <0x57>;
					};

					SIDMappings_1 {
						InputBase = <0x3000001>;
						NumIDs = <0x01>;
						OutputBase = <0x01>;
						Flags = <0x00>;
						OutputReference = <0x57>;
					};

					SIDMappings_2 {
						InputBase = <0x3000002>;
						NumIDs = <0x01>;
						OutputBase = <0x02>;
						Flags = <0x00>;
						OutputReference = <0x57>;
					};

					SIDMappings_4 {
						InputBase = <0x3000004>;
						NumIDs = <0x01>;
						OutputBase = <0x04>;
						Flags = <0x00>;
						OutputReference = <0x57>;
					};

					SIDMappings_5 {
						InputBase = <0x3000005>;
						NumIDs = <0x01>;
						OutputBase = <0x05>;
						Flags = <0x00>;
						OutputReference = <0x57>;
					};

					SIDMappings_6 {
						InputBase = <0x3000006>;
						NumIDs = <0x01>;
						OutputBase = <0x07>;
						Flags = <0x00>;
						OutputReference = <0x57>;
					};
				};
			};

			NAMEDNODE_IPA {
				Type = <0x01>;
				Revision = <0x01>;
				Reserved = <0x00>;
				NumberofMappings = <0x05>;
				NodeFlags = <0x00>;
				CacheCoherency = <0x00>;
				AllocationHints = <0x00>;
				Reserved1 = <0x00>;
				MemAccessFlags = <0x00>;
				DeviceMemAddressSize = <0x24>;
				DevObjectName = "IPA";

				SIDMappings {

					SIDMappings_0 {
						InputBase = <0x3000000>;
						NumIDs = <0x01>;
						OutputBase = <0x4a0>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_1 {
						InputBase = <0x3000001>;
						NumIDs = <0x01>;
						OutputBase = <0x4a1>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_2 {
						InputBase = <0x3000002>;
						NumIDs = <0x01>;
						OutputBase = <0x4a2>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_3 {
						InputBase = <0x3000003>;
						NumIDs = <0x01>;
						OutputBase = <0x4a3>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_4 {
						InputBase = <0x3000004>;
						NumIDs = <0x01>;
						OutputBase = <0x4a4>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};
				};
			};

			NAMEDNODE_LPASS {
				Type = <0x01>;
				Revision = <0x01>;
				Reserved = <0x00>;
				NumberofMappings = <0x10>;
				NodeFlags = <0x00>;
				CacheCoherency = <0x00>;
				AllocationHints = <0x00>;
				Reserved1 = <0x00>;
				MemAccessFlags = <0x00>;
				DeviceMemAddressSize = <0x24>;
				DevObjectName = "LPASS";

				SIDMappings {

					SIDMappings_1 {
						InputBase = <0x3000001>;
						NumIDs = <0x01>;
						OutputBase = <0x801001>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_2 {
						InputBase = <0x3000002>;
						NumIDs = <0x01>;
						OutputBase = <0x801003>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_3 {
						InputBase = <0x3000003>;
						NumIDs = <0x01>;
						OutputBase = <0x801004>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_4 {
						InputBase = <0x3000004>;
						NumIDs = <0x01>;
						OutputBase = <0x801005>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_5 {
						InputBase = <0x3000005>;
						NumIDs = <0x01>;
						OutputBase = <0x801006>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_6 {
						InputBase = <0x3000006>;
						NumIDs = <0x01>;
						OutputBase = <0x401007>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_7 {
						InputBase = <0x3000007>;
						NumIDs = <0x01>;
						OutputBase = <0x801008>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_8 {
						InputBase = <0x3000008>;
						NumIDs = <0x01>;
						OutputBase = <0x100b>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_15 {
						InputBase = <0x300000f>;
						NumIDs = <0x01>;
						OutputBase = <0x201041>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_16 {
						InputBase = <0x3000010>;
						NumIDs = <0x01>;
						OutputBase = <0x201043>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_17 {
						InputBase = <0x3000011>;
						NumIDs = <0x01>;
						OutputBase = <0x201044>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_18 {
						InputBase = <0x3000012>;
						NumIDs = <0x01>;
						OutputBase = <0x201045>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_19 {
						InputBase = <0x3000013>;
						NumIDs = <0x01>;
						OutputBase = <0x201046>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_20 {
						InputBase = <0x3000014>;
						NumIDs = <0x01>;
						OutputBase = <0x1067>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_21 {
						InputBase = <0x3000015>;
						NumIDs = <0x01>;
						OutputBase = <0x201048>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_24 {
						InputBase = <0x3000018>;
						NumIDs = <0x01>;
						OutputBase = <0x1087>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};
				};
			};

			NAMEDNODE_PCIE0 {
				Type = <0x01>;
				Revision = <0x01>;
				Reserved = <0x00>;
				NumberofMappings = <0x01>;
				NodeFlags = <0x00>;
				CacheCoherency = <0x00>;
				AllocationHints = <0x00>;
				Reserved1 = <0x00>;
				MemAccessFlags = <0x00>;
				DeviceMemAddressSize = <0x24>;
				DevObjectName = "PCIE0";

				SIDMappings {

					SIDMappings_0 {
						InputBase = <0x3000000>;
						NumIDs = <0x01>;
						OutputBase = <0x7f1400>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};
				};
			};

			NAMEDNODE_QDSS {
				Type = <0x01>;
				Revision = <0x01>;
				Reserved = <0x00>;
				NumberofMappings = <0x02>;
				NodeFlags = <0x00>;
				CacheCoherency = <0x00>;
				AllocationHints = <0x00>;
				Reserved1 = <0x00>;
				MemAccessFlags = <0x00>;
				DeviceMemAddressSize = <0x24>;
				DevObjectName = "QDSS";

				SIDMappings {

					SIDMappings_0 {
						InputBase = <0x3000000>;
						NumIDs = <0x01>;
						OutputBase = <0x4e0>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_1 {
						InputBase = <0x3000001>;
						NumIDs = <0x01>;
						OutputBase = <0x500>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};
				};
			};

			NAMEDNODE_QUP0 {
				Type = <0x01>;
				Revision = <0x01>;
				Reserved = <0x00>;
				NumberofMappings = <0x03>;
				NodeFlags = <0x00>;
				CacheCoherency = <0x00>;
				AllocationHints = <0x00>;
				Reserved1 = <0x00>;
				MemAccessFlags = <0x00>;
				DeviceMemAddressSize = <0x24>;
				DevObjectName = "QUP0";

				SIDMappings {

					SIDMappings_1 {
						InputBase = <0x3000001>;
						NumIDs = <0x01>;
						OutputBase = <0x536>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_2 {
						InputBase = <0x3000002>;
						NumIDs = <0x01>;
						OutputBase = <0x538>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_4 {
						InputBase = <0x3000004>;
						NumIDs = <0x01>;
						OutputBase = <0x523>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};
				};
			};

			NAMEDNODE_QUP1 {
				Type = <0x01>;
				Revision = <0x01>;
				Reserved = <0x00>;
				NumberofMappings = <0x03>;
				NodeFlags = <0x00>;
				CacheCoherency = <0x00>;
				AllocationHints = <0x00>;
				Reserved1 = <0x00>;
				MemAccessFlags = <0x00>;
				DeviceMemAddressSize = <0x24>;
				DevObjectName = "QUP1";

				SIDMappings {

					SIDMappings_1 {
						InputBase = <0x3000001>;
						NumIDs = <0x01>;
						OutputBase = <0xb6>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_2 {
						InputBase = <0x3000002>;
						NumIDs = <0x01>;
						OutputBase = <0xb8>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_4 {
						InputBase = <0x3000004>;
						NumIDs = <0x01>;
						OutputBase = <0xa3>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};
				};
			};

			NAMEDNODE_QUP2 {
				Type = <0x01>;
				Revision = <0x01>;
				Reserved = <0x00>;
				NumberofMappings = <0x03>;
				NodeFlags = <0x00>;
				CacheCoherency = <0x00>;
				AllocationHints = <0x00>;
				Reserved1 = <0x00>;
				MemAccessFlags = <0x00>;
				DeviceMemAddressSize = <0x24>;
				DevObjectName = "QUP2";

				SIDMappings {

					SIDMappings_1 {
						InputBase = <0x3000001>;
						NumIDs = <0x01>;
						OutputBase = <0x436>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_2 {
						InputBase = <0x3000002>;
						NumIDs = <0x01>;
						OutputBase = <0x438>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_4 {
						InputBase = <0x3000004>;
						NumIDs = <0x01>;
						OutputBase = <0x423>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};
				};
			};

			NAMEDNODE_QUP3 {
				Type = <0x01>;
				Revision = <0x01>;
				Reserved = <0x00>;
				NumberofMappings = <0x03>;
				NodeFlags = <0x00>;
				CacheCoherency = <0x00>;
				AllocationHints = <0x00>;
				Reserved1 = <0x00>;
				MemAccessFlags = <0x00>;
				DeviceMemAddressSize = <0x24>;
				DevObjectName = "QUP3";

				SIDMappings {

					SIDMappings_1 {
						InputBase = <0x3000001>;
						NumIDs = <0x01>;
						OutputBase = <0x136>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_2 {
						InputBase = <0x3000002>;
						NumIDs = <0x01>;
						OutputBase = <0x138>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_4 {
						InputBase = <0x3000004>;
						NumIDs = <0x01>;
						OutputBase = <0x123>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};
				};
			};

			NAMEDNODE_SDC2 {
				Type = <0x01>;
				Revision = <0x01>;
				Reserved = <0x00>;
				NumberofMappings = <0x01>;
				NodeFlags = <0x00>;
				CacheCoherency = <0x00>;
				AllocationHints = <0x00>;
				Reserved1 = <0x00>;
				MemAccessFlags = <0x00>;
				DeviceMemAddressSize = <0x24>;
				DevObjectName = "SDC2";

				SIDMappings {

					SIDMappings_0 {
						InputBase = <0x3000000>;
						NumIDs = <0x01>;
						OutputBase = <0x540>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};
				};
			};

			NAMEDNODE_SDC4 {
				Type = <0x01>;
				Revision = <0x01>;
				Reserved = <0x00>;
				NumberofMappings = <0x01>;
				NodeFlags = <0x00>;
				CacheCoherency = <0x00>;
				AllocationHints = <0x00>;
				Reserved1 = <0x00>;
				MemAccessFlags = <0x00>;
				DeviceMemAddressSize = <0x24>;
				DevObjectName = "SDC4";

				SIDMappings {

					SIDMappings_0 {
						InputBase = <0x3000000>;
						NumIDs = <0x01>;
						OutputBase = <0x80>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};
				};
			};

			NAMEDNODE_SOCCP {
				Type = <0x01>;
				Revision = <0x01>;
				Reserved = <0x00>;
				NumberofMappings = <0x01>;
				NodeFlags = <0x00>;
				CacheCoherency = <0x00>;
				AllocationHints = <0x00>;
				Reserved1 = <0x00>;
				MemAccessFlags = <0x00>;
				DeviceMemAddressSize = <0x24>;
				DevObjectName = "SOCCP";

				SIDMappings {

					SIDMappings_2 {
						InputBase = <0x3000002>;
						NumIDs = <0x01>;
						OutputBase = <0x10562>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};
				};
			};

			NAMEDNODE_Sensors {
				Type = <0x01>;
				Revision = <0x01>;
				Reserved = <0x00>;
				NumberofMappings = <0x02>;
				NodeFlags = <0x00>;
				CacheCoherency = <0x00>;
				AllocationHints = <0x00>;
				Reserved1 = <0x00>;
				MemAccessFlags = <0x00>;
				DeviceMemAddressSize = <0x24>;
				DevObjectName = "SENSORS";

				SIDMappings {

					SIDMappings_3 {
						InputBase = <0x3000003>;
						NumIDs = <0x01>;
						OutputBase = <0x10c3>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_4 {
						InputBase = <0x3000004>;
						NumIDs = <0x01>;
						OutputBase = <0x10d6>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};
				};
			};

			NAMEDNODE_UFS_95MEM {
				Type = <0x01>;
				Revision = <0x01>;
				Reserved = <0x00>;
				NumberofMappings = <0x01>;
				NodeFlags = <0x00>;
				CacheCoherency = <0x00>;
				AllocationHints = <0x00>;
				Reserved1 = <0x00>;
				MemAccessFlags = <0x00>;
				DeviceMemAddressSize = <0x24>;
				DevObjectName = "UFS_MEM";

				SIDMappings {

					SIDMappings_0 {
						InputBase = <0x3000000>;
						NumIDs = <0x01>;
						OutputBase = <0x60>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};
				};
			};

			NAMEDNODE_USB0 {
				Type = <0x01>;
				Revision = <0x01>;
				Reserved = <0x00>;
				NumberofMappings = <0x01>;
				NodeFlags = <0x00>;
				CacheCoherency = <0x00>;
				AllocationHints = <0x00>;
				Reserved1 = <0x00>;
				MemAccessFlags = <0x00>;
				DeviceMemAddressSize = <0x24>;
				DevObjectName = "USB0";

				SIDMappings {

					SIDMappings_0 {
						InputBase = <0x3000000>;
						NumIDs = <0x01>;
						OutputBase = <0x40>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};
				};
			};

			NAMEDNODE_UWBCP {
				Type = <0x01>;
				Revision = <0x01>;
				Reserved = <0x00>;
				NumberofMappings = <0x02>;
				NodeFlags = <0x00>;
				CacheCoherency = <0x00>;
				AllocationHints = <0x00>;
				Reserved1 = <0x00>;
				MemAccessFlags = <0x00>;
				DeviceMemAddressSize = <0x24>;
				DevObjectName = "UWBCP";

				SIDMappings {

					SIDMappings_0 {
						InputBase = <0x3000000>;
						NumIDs = <0x01>;
						OutputBase = <0x32000>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_1 {
						InputBase = <0x3000001>;
						NumIDs = <0x01>;
						OutputBase = <0x32004>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};
				};
			};

			NAMEDNODE_Video {
				Type = <0x01>;
				Revision = <0x01>;
				Reserved = <0x00>;
				NumberofMappings = <0x05>;
				NodeFlags = <0x00>;
				CacheCoherency = <0x00>;
				AllocationHints = <0x00>;
				Reserved1 = <0x00>;
				MemAccessFlags = <0x00>;
				DeviceMemAddressSize = <0x24>;
				DevObjectName = "VIDEO";

				SIDMappings {

					SIDMappings_0 {
						InputBase = <0x3000000>;
						NumIDs = <0x01>;
						OutputBase = <0x1940>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_1 {
						InputBase = <0x3000001>;
						NumIDs = <0x01>;
						OutputBase = <0x41941>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_3 {
						InputBase = <0x3000003>;
						NumIDs = <0x01>;
						OutputBase = <0x1943>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_4 {
						InputBase = <0x3000004>;
						NumIDs = <0x01>;
						OutputBase = <0x1944>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};

					SIDMappings_5 {
						InputBase = <0x3000005>;
						NumIDs = <0x01>;
						OutputBase = <0x1947>;
						Flags = <0x00>;
						OutputReference = <0x56>;
					};
				};
			};
		};

		clock-controller@1760000 {
			compatible = "qcom,cam_bist_mclk_cc-pakala\0qcom,cc-pakala";
			reg = <0x1760000 0x6000 0x1760000 0x1000 0x1762000 0x400 0x1763000 0x400 0x1764000 0x2000>;
			reg-names = "CAM_BIST_CC_CAM_BIST_MCLK_CC\0CAM_BIST_CC_CAM_BIST_MCLK_CC_PLL0_CAM_BIST_MCLK_CC_PLL0_CM_PLL_RIVIAN_COMMON\0CAM_BIST_CC_CAM_BIST_MCLK_CC_CAM_BIST_MCLK_CC_AHB2PHY_SWMAN\0CAM_BIST_CC_CAM_BIST_MCLK_CC_CAM_BIST_MCLK_CC_AHB2PHY_BROADCAST_SWMAN\0CAM_BIST_CC_CAM_BIST_MCLK_CC_CAM_BIST_MCLK_CC_CAM_BIST_MCLK_CC_REG";
			#clock-cells = <0x01>;
			phandle = <0xdd>;
		};

		clock-controller@ade0000 {
			compatible = "qcom,cam_cc-pakala\0qcom,cc-pakala";
			reg = <0xade0000 0x1000 0xade1000 0x1000 0xade2000 0x1000 0xade3000 0x1000 0xade4000 0x1000 0xade5000 0x1000 0xade6000 0x1000 0xadee000 0x400 0xadef000 0x400 0xadf0000 0x10000>;
			reg-names = "CAM_CC_PLL0_CM_PLL_TAYCAN_COMMON\0CAM_CC_PLL1_CM_PLL_TAYCAN_COMMON\0CAM_CC_PLL2_CM_PLL_TAYCAN_COMMON\0CAM_CC_PLL3_CM_PLL_TAYCAN_COMMON\0CAM_CC_PLL4_CM_PLL_TAYCAN_COMMON\0CAM_CC_PLL5_CM_PLL_TAYCAN_COMMON\0CAM_CC_PLL6_CM_PLL_TAYCAN_COMMON\0CAM_CC_AHB2PHY_SWMAN\0CAM_CC_AHB2PHY_BROADCAST_SWMAN\0CAM_CC_CAM_CC_REG";
			#clock-cells = <0x01>;
			phandle = <0xde>;
		};

		clock-controller@af00000 {
			compatible = "qcom,disp_cc-pakala\0qcom,cc-pakala";
			reg = <0xaf00000 0x1000 0xaf01000 0x1000 0xaf02000 0x1000 0xaf06000 0x400 0xaf07000 0x400 0xaf08000 0x18000>;
			reg-names = "DISP_CC_PLL0_CM_PLL_TAYCAN_COMMON\0DISP_CC_PLL1_CM_PLL_TAYCAN_COMMON\0DISP_CC_PLL2_CM_PLL_PONGO_COMMON\0DISP_CC_AHB2PHY_SWMAN\0DISP_CC_AHB2PHY_BROADCAST_SWMAN\0DISP_CC_DISP_CC_REG";
			#clock-cells = <0x01>;
			phandle = <0xdf>;
		};

		clock-controller@abf0000 {
			compatible = "qcom,eva_cc-pakala\0qcom,cc-pakala";
			reg = <0xabf0000 0x1000 0xabf6000 0x400 0xabf7000 0x400 0xabf8000 0x8000>;
			reg-names = "EVA_CVP_EVA_CC_PLL0_EVA_CC_PLL0_CM_PLL_TAYCAN_COMMON\0EVA_CVP_EVA_CC_EVA_CC_AHB2PHY_SWMAN\0EVA_CVP_EVA_CC_EVA_CC_AHB2PHY_BROADCAST_SWMAN\0EVA_CVP_EVA_CC_EVA_CC_EVA_CC_REG";
			#clock-cells = <0x01>;
			phandle = <0xe0>;
		};

		clock-controller@100000 {
			compatible = "qcom,gcc-pakala\0qcom,cc-pakala";
			reg = <0x100000 0x1000 0x101000 0x1000 0x102000 0x1000 0x103000 0x1000 0x104000 0x1000 0x105000 0x1000 0x106000 0x1000 0x107000 0x1000 0x108000 0x1000 0x109000 0x1000 0x10a000 0x1000 0x10e000 0x400 0x10f000 0x400 0x110000 0x1e0000 0x2f0000 0x4200 0x2f0000 0x4200>;
			reg-names = "GCC_GPLL0_CM_PLL_TAYCAN_COMMON\0GCC_GPLL1_CM_PLL_TAYCAN_COMMON\0GCC_GPLL2_CM_PLL_TAYCAN_COMMON\0GCC_GPLL3_CM_PLL_TAYCAN_COMMON\0GCC_GPLL4_CM_PLL_TAYCAN_COMMON\0GCC_GPLL5_CM_PLL_TAYCAN_COMMON\0GCC_GPLL6_CM_PLL_TAYCAN_COMMON\0GCC_GPLL7_CM_PLL_TAYCAN_COMMON\0GCC_GPLL8_CM_PLL_TAYCAN_COMMON\0GCC_GPLL9_CM_PLL_TAYCAN_COMMON\0GCC_JBIST_CM_PLL_JBIST4_COMMON\0GCC_AHB2PHY_SWMAN\0GCC_AHB2PHY_BROADCAST_SWMAN\0GCC_CLK_CTL_REG\0GCC_RPU_RPUQ7_200_CL36L12_LE\0GCC_RPU_XPU4";
			#clock-cells = <0x01>;
			phandle = <0xe1>;
		};

		clock-controller@3d90000 {
			compatible = "qcom,gpu_cc-pakala\0qcom,cc-pakala";
			reg = <0x3d90000 0x1000 0x3d92000 0x400 0x3d93000 0x400 0x3d94000 0x5800>;
			reg-names = "GPUCC_GPU_CC_PLL0_GPU_CC_PLL0_CM_PLL_TAYCAN_COMMON\0GPUCC_GPU_CC_GPU_CC_AHB2PHY_SWMAN\0GPUCC_GPU_CC_GPU_CC_AHB2PHY_BROADCAST_SWMAN\0GPUCC_GPU_CC_GPU_CC_GPU_CC_REG";
			#clock-cells = <0x01>;
			phandle = <0xe2>;
		};

		clock-controller@3d64000 {
			compatible = "qcom,gx_clkctl-pakala\0qcom,cc-pakala";
			reg = <0x3d64000 0x1000 0x3d66000 0x400 0x3d67000 0x400 0x3d68000 0x1000>;
			reg-names = "GPU_GX_CLKCTL_PLL0_GX_CLKCTL_PLL0_CM_PLL_TAYCAN_COMMON\0GPU_GX_CLKCTL_GX_CLKCTL_AHB2PHY_SWMAN\0GPU_GX_CLKCTL_GX_CLKCTL_AHB2PHY_BROADCAST_SWMAN\0GPU_GX_CLKCTL_GX_CLKCTL_GX_CLKCTL_REG";
			#clock-cells = <0x01>;
			phandle = <0xe3>;
		};

		clock-controller@f200000 {
			compatible = "qcom,tcsr_cc-pakala\0qcom,cc-pakala";
			reg = <0xf100000 0xf00000>;
			reg-names = "TLMM_REG";
			#clock-cells = <0x01>;
			phandle = <0xe4>;
		};

		clock-controller@aaf0000 {
			compatible = "qcom,video_cc-pakala\0qcom,cc-pakala";
			reg = <0xaaf0000 0x1000 0xaaf6000 0x400 0xaaf7000 0x400 0xaaf8000 0x8000>;
			reg-names = "IRIS_VCODEC_VIDEO_CC_PLL0_VIDEO_CC_PLL0_CM_PLL_TAYCAN_COMMON\0IRIS_VCODEC_VIDEO_CC_VIDEO_CC_AHB2PHY_SWMAN\0IRIS_VCODEC_VIDEO_CC_VIDEO_CC_AHB2PHY_BROADCAST_SWMAN\0IRIS_VCODEC_VIDEO_CC_VIDEO_CC_VIDEO_CC_REG";
			#clock-cells = <0x01>;
			phandle = <0xe5>;
		};

		cesta@adcce00 {
			compatible = "qcom,cam_cesta-pakala\0qcom,cc-pakala";
			reg = <0xadcce00 0x400 0xadcd200 0x400 0xadcd600 0x2000 0xadcf600 0x700 0xadcfd00 0x100>;
			reg-names = "TITAN_CRMB\0TITAN_CRMB_PT\0TITAN_CRMC\0TITAN_CRMV\0TITAN_CRM_COMMON";
			phandle = <0xe6>;
		};

		cesta@af27000 {
			compatible = "qcom,disp_cesta-pakala\0qcom,cc-pakala";
			reg = <0xaf27000 0x400 0xaf27400 0x400 0xaf27800 0x2000 0xaf29800 0x700 0xaf29f00 0x100>;
			reg-names = "SDE_CRMB\0SDE_CRMB_PT\0SDE_CRMC\0SDE_CRMV\0SDE_CRM_COMMON";
			phandle = <0xe7>;
		};

		cesta@a908000 {
			compatible = "qcom,mm_cesta-pakala\0qcom,cc-pakala";
			reg = <0xa908000 0x400 0xa908400 0x400 0xa908800 0x2000 0xa90a800 0x700 0xa90af00 0x100>;
			reg-names = "MM_RSCC_CRMB\0MM_RSCC_CRMB_PT\0MM_RSCC_CRMC\0MM_RSCC_CRMV\0MM_RSCC_CRM_COMMON";
			phandle = <0xe8>;
		};

		cesta@1d03000 {
			compatible = "qcom,pcie_cesta-pakala\0qcom,cc-pakala";
			reg = <0x1d03000 0x400 0x1d03400 0x400 0x1d03800 0x2000 0x1d05800 0x700 0x1d05f00 0x100>;
			reg-names = "PCIE_RSCC_CRMB\0PCIE_RSCC_CRMB_PT\0PCIE_RSCC_CRMC\0PCIE_RSCC_CRMV\0PCIE_RSCC_CRM_COMMON";
			phandle = <0xe9>;
		};

		vdd_mxa {
			compatible = "qcom,rpmh-arc-regulator";
			regulator-name = "/vcs/vdd_mxa\0/vcs/vdd_mx";
			qcom,resource-name = "mx.lvl";
			qcom,drv-id = <0x02>;
			phandle = <0xea>;
		};

		vdd_mxc {
			compatible = "qcom,rpmh-arc-regulator";
			regulator-name = "/vcs/vdd_mxc";
			qcom,resource-name = "mxc.lvl";
			qcom,drv-id = <0x02>;
			phandle = <0xeb>;
		};

		vdd_cx {
			compatible = "qcom,rpmh-arc-regulator";
			regulator-name = "/vcs/vdd_cx";
			qcom,resource-name = "cx.lvl";
			qcom,drv-id = <0x02>;
			phandle = <0xec>;
		};

		vdd_mm {
			compatible = "qcom,rpmh-arc-regulator";
			regulator-name = "/vcs/vdd_mm";
			qcom,resource-name = "mmcx.lvl";
			qcom,drv-id = <0x02>;
			phandle = <0xed>;
		};

		vdd_gx {
			compatible = "qcom,rpmh-arc-regulator";
			regulator-name = "/vcs/vdd_gx";
			qcom,resource-name = "gfx.lvl";
			qcom,drv-id = <0x02>;
			phandle = <0xee>;
		};

		vdd_lpi_mx {
			compatible = "qcom,rpmh-arc-regulator";
			regulator-name = "/vcs/vdd_lpi_mx\0/vcs/vdd_ssc_mx";
			qcom,resource-name = "lmx.lvl";
			qcom,drv-id = <0x02>;
			phandle = <0xef>;
		};

		vdd_lpi_cx {
			compatible = "qcom,rpmh-arc-regulator";
			regulator-name = "/vcs/vdd_lpi_cx\0/vcs/vdd_ssc_int";
			qcom,resource-name = "lcx.lvl";
			qcom,drv-id = <0x02>;
			phandle = <0xf0>;
		};

		vdd_nsp {
			compatible = "qcom,rpmh-arc-regulator";
			regulator-name = "/vcs/vdd_nsp";
			qcom,resource-name = "nsp.lvl";
			qcom,drv-id = <0x02>;
			phandle = <0xf1>;
		};

		vdd_nsp2 {
			compatible = "qcom,rpmh-arc-regulator";
			regulator-name = "/vcs/vdd_nsp2";
			qcom,resource-name = "nsp2.lvl";
			qcom,drv-id = <0x02>;
			phandle = <0xf2>;
		};

		vdd_gmxc {
			compatible = "qcom,rpmh-arc-regulator";
			regulator-name = "/vcs/vdd_gmxc";
			qcom,resource-name = "gmxc.lvl";
			qcom,drv-id = <0x02>;
			phandle = <0xf3>;
		};

		TOP_QUP_0 {
			compatible = "qcom,qup-controller";
			qup_id = [00];
			core_base_addr = <0x900000>;
			common_base_addr = <0x9c0000>;
			se_wrapper_base_addr = <0x980000>;
			core_frequency = <0x5f5e100>;
			qup_flags = <0x00>;
			num_se = [0a];
			status = "okay";

			TOP_QUP_0_SE_0 {
				status = "disabled";
				core_offset = <0x00>;
				se_flags = <0x10000b8>;
				se_index = [00];
				FIFO_MODE = [01];
				protocol_supported = [08];
				interface_supported = [02];
				gpi_index = [ff];
				core_irq = [00 00];
				pdc_irq = [00 00];
				gpio_int_num = [00 00];
				i2c_hub = [01];
				i2c_mm = [00];
				SE_EXCLUSIVE = [01];
				pinctrl-names = "i2c-default\0i2c-sleep";
				pinctrl-0 = <0x58>;
				pinctrl-1 = <0x59>;
				se_clock = "gcc_qupv3_i2c_s0_clk";
			};

			TOP_QUP_0_SE_1 {
				status = "okay";
				core_offset = <0x4000>;
				se_flags = <0x10000b8>;
				se_index = [01];
				FIFO_MODE = [01];
				protocol_supported = [08];
				interface_supported = [02];
				gpi_index = [ff];
				core_irq = [00 00];
				pdc_irq = [00 00];
				gpio_int_num = [00 00];
				i2c_hub = [01];
				i2c_mm = [00];
				SE_EXCLUSIVE = [01];
				pinctrl-names = "i2c-default\0i2c-sleep";
				pinctrl-0 = <0x5a>;
				pinctrl-1 = <0x5b>;
				se_clock = "gcc_qupv3_i2c_s1_clk";
			};

			TOP_QUP_0_SE_2 {
				status = "okay";
				core_offset = <0x8000>;
				se_flags = <0x10000b8>;
				se_index = [02];
				FIFO_MODE = [01];
				protocol_supported = [08];
				interface_supported = [02];
				gpi_index = [ff];
				core_irq = [00 00];
				pdc_irq = [00 00];
				gpio_int_num = [00 00];
				i2c_hub = [01];
				i2c_mm = [00];
				SE_EXCLUSIVE = [01];
				pinctrl-names = "i2c-default\0i2c-sleep";
				pinctrl-0 = <0x5c>;
				pinctrl-1 = <0x5d>;
				se_clock = "gcc_qupv3_i2c_s2_clk";
			};

			TOP_QUP_0_SE_3 {
				status = "disabled";
				core_offset = <0xc000>;
				se_flags = <0x10000b8>;
				se_index = [03];
				FIFO_MODE = [01];
				protocol_supported = [08];
				interface_supported = [02];
				gpi_index = [ff];
				core_irq = [00 00];
				pdc_irq = [00 00];
				gpio_int_num = [00 00];
				i2c_hub = [01];
				i2c_mm = [00];
				SE_EXCLUSIVE = [01];
				pinctrl-names = "i2c-default\0i2c-sleep";
				pinctrl-0 = <0x5e>;
				pinctrl-1 = <0x5f>;
				se_clock = "gcc_qupv3_i2c_s3_clk";
			};

			TOP_QUP_0_SE_4 {
				status = "okay";
				core_offset = <0x10000>;
				se_flags = <0x10000b8>;
				se_index = [04];
				FIFO_MODE = [01];
				protocol_supported = [08];
				interface_supported = [02];
				gpi_index = [ff];
				core_irq = [00 00];
				pdc_irq = [00 00];
				gpio_int_num = [00 00];
				i2c_hub = [01];
				i2c_mm = [00];
				SE_EXCLUSIVE = [01];
				pinctrl-names = "i2c-default\0i2c-sleep";
				pinctrl-0 = <0x60>;
				pinctrl-1 = <0x61>;
				se_clock = "gcc_qupv3_i2c_s4_clk";
			};

			TOP_QUP_0_SE_5 {
				status = "disabled";
				core_offset = <0x14000>;
				se_flags = <0x10000b8>;
				se_index = [05];
				FIFO_MODE = [01];
				protocol_supported = [08];
				interface_supported = [02];
				gpi_index = [ff];
				core_irq = [00 00];
				pdc_irq = [00 00];
				gpio_int_num = [00 00];
				i2c_hub = [01];
				i2c_mm = [00];
				SE_EXCLUSIVE = [01];
				pinctrl-names = "i2c-default\0i2c-sleep";
				pinctrl-0 = <0x62>;
				pinctrl-1 = <0x63>;
				se_clock = "gcc_qupv3_i2c_s5_clk";
			};

			TOP_QUP_0_SE_6 {
				status = "disabled";
				core_offset = <0x18000>;
				se_flags = <0x10000b8>;
				se_index = [06];
				FIFO_MODE = [01];
				protocol_supported = [08];
				interface_supported = [02];
				gpi_index = [ff];
				core_irq = [00 00];
				pdc_irq = [00 00];
				gpio_int_num = [00 00];
				i2c_hub = [01];
				i2c_mm = [00];
				SE_EXCLUSIVE = [01];
				pinctrl-names = "i2c-default\0i2c-sleep";
				pinctrl-0 = <0x64>;
				pinctrl-1 = <0x65>;
				se_clock = "gcc_qupv3_i2c_s6_clk";
			};

			TOP_QUP_0_SE_7 {
				status = "disabled";
				core_offset = <0x1c000>;
				se_flags = <0x10000b8>;
				se_index = [07];
				FIFO_MODE = [01];
				protocol_supported = [08];
				interface_supported = [02];
				gpi_index = [ff];
				core_irq = [00 00];
				pdc_irq = [00 00];
				gpio_int_num = [00 00];
				i2c_hub = [01];
				i2c_mm = [00];
				SE_EXCLUSIVE = [01];
				pinctrl-names = "i2c-default\0i2c-sleep";
				pinctrl-0 = <0x66>;
				pinctrl-1 = <0x67>;
				se_clock = "gcc_qupv3_i2c_s7_clk";
			};

			TOP_QUP_0_SE_8 {
				status = "okay";
				core_offset = <0x20000>;
				se_flags = <0x10000b8>;
				se_index = [08];
				FIFO_MODE = [01];
				protocol_supported = [08];
				interface_supported = [02];
				gpi_index = [ff];
				core_irq = [00 00];
				pdc_irq = [00 00];
				gpio_int_num = [00 00];
				i2c_hub = [01];
				i2c_mm = [00];
				SE_EXCLUSIVE = [01];
				pinctrl-names = "i2c-default\0i2c-sleep";
				pinctrl-0 = <0x68>;
				pinctrl-1 = <0x69>;
				se_clock = "gcc_qupv3_i2c_s8_clk";
			};

			TOP_QUP_0_SE_9 {
				status = "disabled";
				core_offset = <0x24000>;
				se_flags = <0x10000b8>;
				se_index = [09];
				FIFO_MODE = [01];
				protocol_supported = [08];
				interface_supported = [02];
				gpi_index = [ff];
				core_irq = [00 00];
				pdc_irq = [00 00];
				gpio_int_num = [00 00];
				i2c_hub = [01];
				i2c_mm = [00];
				SE_EXCLUSIVE = [01];
				pinctrl-names = "i2c-default\0i2c-sleep";
				pinctrl-0 = <0x6a>;
				pinctrl-1 = <0x6b>;
				se_clock = "gcc_qupv3_i2c_s9_clk";
			};
		};

		TOP_QUP_1 {
			compatible = "qcom,qup-controller";
			qup_id = [01];
			core_base_addr = <0xa00000>;
			common_base_addr = <0xac0000>;
			se_wrapper_base_addr = <0xa80000>;
			core_frequency = <0x5f5e100>;
			qup_flags = <0x00>;
			num_se = [08];
			status = "okay";

			TOP_QUP_1_SE_0 {
				status = "okay";
				core_offset = <0x00>;
				se_flags = <0x10000b8>;
				se_index = [00];
				FIFO_MODE = [01];
				protocol_supported = [0e];
				interface_supported = [02];
				gpi_index = [ff];
				core_irq = [00 00];
				pdc_irq = [00 00];
				gpio_int_num = [00 00];
				i2c_hub = [00];
				i2c_mm = [00];
				SE_EXCLUSIVE = [01];
				pinctrl-names = "i2c-default\0i2c-sleep\0spi-default\0spi-sleep\0uart-default\0uart-sleep";
				pinctrl-0 = <0x6c>;
				pinctrl-1 = <0x6d>;
				pinctrl-2 = <0x6e>;
				pinctrl-3 = <0x6f>;
				pinctrl-4 = <0x70>;
				pinctrl-5 = <0x71>;
				se_clock = "gcc_qupv3_wrap1_s0_clk";
			};

			TOP_QUP_1_SE_1 {
				status = "disabled";
				core_offset = <0x4000>;
				se_flags = <0x10000b8>;
				se_index = [01];
				FIFO_MODE = [01];
				protocol_supported = [0e];
				interface_supported = [02];
				gpi_index = [ff];
				core_irq = [00 00];
				pdc_irq = [00 00];
				gpio_int_num = [00 00];
				i2c_hub = [00];
				i2c_mm = [00];
				SE_EXCLUSIVE = [01];
				pinctrl-names = "i2c-default\0i2c-sleep\0spi-default\0spi-sleep\0uart-default\0uart-sleep";
				pinctrl-0 = <0x72>;
				pinctrl-1 = <0x73>;
				pinctrl-2 = <0x74>;
				pinctrl-3 = <0x75>;
				pinctrl-4 = <0x76>;
				pinctrl-5 = <0x77>;
				se_clock = "gcc_qupv3_wrap1_s1_clk";
			};

			TOP_QUP_1_SE_2 {
				status = "disabled";
				core_offset = <0x8000>;
				se_flags = <0x10000b8>;
				se_index = [02];
				FIFO_MODE = [01];
				protocol_supported = [0e];
				interface_supported = [02];
				gpi_index = [ff];
				core_irq = [00 00];
				pdc_irq = [00 00];
				gpio_int_num = [00 00];
				i2c_hub = [00];
				i2c_mm = [00];
				SE_EXCLUSIVE = [01];
				pinctrl-names = "i2c-default\0i2c-sleep\0spi-default\0spi-sleep\0uart-default\0uart-sleep";
				pinctrl-0 = <0x78>;
				pinctrl-1 = <0x79>;
				pinctrl-2 = <0x7a>;
				pinctrl-3 = <0x7b>;
				pinctrl-4 = <0x7c>;
				pinctrl-5 = <0x7d>;
				se_clock = "gcc_qupv3_wrap1_s2_clk";
			};

			TOP_QUP_1_SE_3 {
				status = "okay";
				core_offset = <0xc000>;
				se_flags = <0x10000b8>;
				se_index = [03];
				FIFO_MODE = [01];
				protocol_supported = [0e];
				interface_supported = [02];
				gpi_index = [ff];
				core_irq = [00 00];
				pdc_irq = [00 00];
				gpio_int_num = [00 00];
				i2c_hub = [00];
				i2c_mm = [00];
				SE_EXCLUSIVE = [01];
				pinctrl-names = "i2c-default\0i2c-sleep\0spi-default\0spi-sleep\0uart-default\0uart-sleep";
				pinctrl-0 = <0x7e>;
				pinctrl-1 = <0x7f>;
				pinctrl-2 = <0x80>;
				pinctrl-3 = <0x81>;
				pinctrl-4 = <0x82>;
				pinctrl-5 = <0x83>;
				se_clock = "gcc_qupv3_wrap1_s3_clk";
			};

			TOP_QUP_1_SE_4 {
				status = "disabled";
				core_offset = <0x10000>;
				se_flags = <0x10000b8>;
				se_index = [04];
				FIFO_MODE = [01];
				protocol_supported = [0e];
				interface_supported = [02];
				gpi_index = [ff];
				core_irq = [00 00];
				pdc_irq = [00 00];
				gpio_int_num = [00 00];
				i2c_hub = [00];
				i2c_mm = [00];
				SE_EXCLUSIVE = [01];
				pinctrl-names = "i2c-default\0i2c-sleep\0spi-default\0spi-sleep\0uart-default\0uart-sleep";
				pinctrl-0 = <0x84>;
				pinctrl-1 = <0x85>;
				pinctrl-2 = <0x86>;
				pinctrl-3 = <0x87>;
				pinctrl-4 = <0x88>;
				pinctrl-5 = <0x89>;
				se_clock = "gcc_qupv3_wrap1_s4_clk";
			};

			TOP_QUP_1_SE_5 {
				status = "okay";
				core_offset = <0x14000>;
				se_flags = <0x10000b8>;
				se_index = [05];
				FIFO_MODE = [01];
				protocol_supported = [0e];
				interface_supported = [02];
				gpi_index = [ff];
				core_irq = [00 00];
				pdc_irq = [00 00];
				gpio_int_num = [00 00];
				i2c_hub = [00];
				i2c_mm = [00];
				SE_EXCLUSIVE = [01];
				pinctrl-names = "i2c-default\0i2c-sleep\0spi-default\0spi-sleep\0uart-default\0uart-sleep";
				pinctrl-0 = <0x8a>;
				pinctrl-1 = <0x8b>;
				pinctrl-2 = <0x8c>;
				pinctrl-3 = <0x8d>;
				pinctrl-4 = <0x8e>;
				pinctrl-5 = <0x8f>;
				se_clock = "gcc_qupv3_wrap1_s5_clk";
			};

			TOP_QUP_1_SE_6 {
				status = "disabled";
				core_offset = <0x18000>;
				se_flags = <0x10000b8>;
				se_index = [06];
				FIFO_MODE = [01];
				protocol_supported = [0e];
				interface_supported = [02];
				gpi_index = [ff];
				core_irq = [00 00];
				pdc_irq = [00 00];
				gpio_int_num = [00 00];
				i2c_hub = [00];
				i2c_mm = [00];
				SE_EXCLUSIVE = [01];
				pinctrl-names = "i2c-default\0i2c-sleep\0spi-default\0spi-sleep\0uart-default\0uart-sleep";
				pinctrl-0 = <0x90>;
				pinctrl-1 = <0x91>;
				pinctrl-2 = <0x92>;
				pinctrl-3 = <0x93>;
				pinctrl-4 = <0x94>;
				pinctrl-5 = <0x95>;
				se_clock = "gcc_qupv3_wrap1_s6_clk";
			};

			TOP_QUP_1_SE_7 {
				status = "disabled";
				core_offset = <0x1c000>;
				se_flags = <0x10000b8>;
				se_index = [07];
				FIFO_MODE = [01];
				protocol_supported = [0e];
				interface_supported = [02];
				gpi_index = [ff];
				core_irq = [00 00];
				pdc_irq = [00 00];
				gpio_int_num = [00 00];
				i2c_hub = [00];
				i2c_mm = [00];
				SE_EXCLUSIVE = [01];
				pinctrl-names = "i2c-default\0i2c-sleep\0spi-default\0spi-sleep\0uart-default\0uart-sleep";
				pinctrl-0 = <0x96>;
				pinctrl-1 = <0x97>;
				pinctrl-2 = <0x98>;
				pinctrl-3 = <0x99>;
				pinctrl-4 = <0x9a>;
				pinctrl-5 = <0x9b>;
				se_clock = "gcc_qupv3_wrap1_s7_clk";
			};
		};

		TOP_QUP_2 {
			compatible = "qcom,qup-controller";
			qup_id = [02];
			core_base_addr = <0x800000>;
			common_base_addr = <0x8c0000>;
			se_wrapper_base_addr = <0x880000>;
			core_frequency = <0x5f5e100>;
			qup_flags = <0x00>;
			num_se = [08];
			status = "okay";

			TOP_QUP_2_SE_0 {
				status = "okay";
				core_offset = <0x00>;
				se_flags = <0x10000b8>;
				se_index = [00];
				FIFO_MODE = [01];
				protocol_supported = [0e];
				interface_supported = [02];
				gpi_index = [ff];
				core_irq = [00 00];
				pdc_irq = [00 00];
				gpio_int_num = [00 00];
				i2c_hub = [00];
				i2c_mm = [00];
				SE_EXCLUSIVE = [01];
				pinctrl-names = "i2c-default\0i2c-sleep\0spi-default\0spi-sleep\0uart-default\0uart-sleep";
				pinctrl-0 = <0x9c>;
				pinctrl-1 = <0x9d>;
				pinctrl-2 = <0x9e>;
				pinctrl-3 = <0x9f>;
				pinctrl-4 = <0xa0>;
				pinctrl-5 = <0xa1>;
				se_clock = "gcc_qupv3_wrap2_s0_clk";
			};

			TOP_QUP_2_SE_1 {
				status = "disabled";
				core_offset = <0x4000>;
				se_flags = <0x10000b8>;
				se_index = [01];
				FIFO_MODE = [01];
				protocol_supported = [0e];
				interface_supported = [02];
				gpi_index = [ff];
				core_irq = [00 00];
				pdc_irq = [00 00];
				gpio_int_num = [00 00];
				i2c_hub = [00];
				i2c_mm = [00];
				SE_EXCLUSIVE = [01];
				pinctrl-names = "i2c-default\0i2c-sleep\0spi-default\0spi-sleep\0uart-default\0uart-sleep";
				pinctrl-0 = <0xa2>;
				pinctrl-1 = <0xa3>;
				pinctrl-2 = <0xa4>;
				pinctrl-3 = <0xa5>;
				pinctrl-4 = <0xa6>;
				pinctrl-5 = <0xa7>;
				se_clock = "gcc_qupv3_wrap2_s1_clk";
			};

			TOP_QUP_2_SE_2 {
				status = "okay";
				core_offset = <0x8000>;
				se_flags = <0x10000b8>;
				se_index = [02];
				FIFO_MODE = [01];
				protocol_supported = [0e];
				interface_supported = [02];
				gpi_index = [ff];
				core_irq = [00 00];
				pdc_irq = [00 00];
				gpio_int_num = [00 00];
				i2c_hub = [00];
				i2c_mm = [00];
				SE_EXCLUSIVE = [01];
				pinctrl-names = "i2c-default\0i2c-sleep\0spi-default\0spi-sleep\0uart-default\0uart-sleep";
				pinctrl-0 = <0xa8>;
				pinctrl-1 = <0xa9>;
				pinctrl-2 = <0xaa>;
				pinctrl-3 = <0xab>;
				pinctrl-4 = <0xac>;
				pinctrl-5 = <0xad>;
				se_clock = "gcc_qupv3_wrap2_s2_clk";
			};

			TOP_QUP_2_SE_3 {
				status = "okay";
				core_offset = <0xc000>;
				se_flags = <0x10000b8>;
				se_index = [03];
				FIFO_MODE = [01];
				protocol_supported = [0e];
				interface_supported = [02];
				gpi_index = [ff];
				core_irq = [00 00];
				pdc_irq = [00 00];
				gpio_int_num = [00 00];
				i2c_hub = [00];
				i2c_mm = [00];
				SE_EXCLUSIVE = [01];
				pinctrl-names = "i2c-default\0i2c-sleep\0spi-default\0spi-sleep\0uart-default\0uart-sleep";
				pinctrl-0 = <0xae>;
				pinctrl-1 = <0xaf>;
				pinctrl-2 = <0xb0>;
				pinctrl-3 = <0xb1>;
				pinctrl-4 = <0xb2>;
				pinctrl-5 = <0xb3>;
				se_clock = "gcc_qupv3_wrap2_s3_clk";
			};

			TOP_QUP_2_SE_4 {
				status = "disabled";
				core_offset = <0x10000>;
				se_flags = <0x10000b8>;
				se_index = [04];
				FIFO_MODE = [01];
				protocol_supported = [0e];
				interface_supported = [02];
				gpi_index = [ff];
				core_irq = [00 00];
				pdc_irq = [00 00];
				gpio_int_num = [00 00];
				i2c_hub = [00];
				i2c_mm = [00];
				SE_EXCLUSIVE = [01];
				pinctrl-names = "i2c-default\0i2c-sleep\0spi-default\0spi-sleep\0uart-default\0uart-sleep";
				pinctrl-0 = <0xb4>;
				pinctrl-1 = <0xb5>;
				pinctrl-2 = <0xb6>;
				pinctrl-3 = <0xb7>;
				pinctrl-4 = <0xb8>;
				pinctrl-5 = <0xb9>;
				se_clock = "gcc_qupv3_wrap2_s4_clk";
			};

			TOP_QUP_2_SE_5 {
				status = "disabled";
				core_offset = <0x14000>;
				se_flags = <0x10000b8>;
				se_index = [05];
				FIFO_MODE = [01];
				protocol_supported = [0e];
				interface_supported = [02];
				gpi_index = [ff];
				core_irq = [00 00];
				pdc_irq = [00 00];
				gpio_int_num = [00 00];
				i2c_hub = [00];
				i2c_mm = [00];
				SE_EXCLUSIVE = [01];
				pinctrl-names = "i2c-default\0i2c-sleep\0spi-default\0spi-sleep\0uart-default\0uart-sleep";
				pinctrl-0 = <0xba>;
				pinctrl-1 = <0xbb>;
				pinctrl-2 = <0xbc>;
				pinctrl-3 = <0xbd>;
				pinctrl-4 = <0xbe>;
				pinctrl-5 = <0xbf>;
				se_clock = "gcc_qupv3_wrap2_s5_clk";
			};

			TOP_QUP_2_SE_6 {
				status = "disabled";
				core_offset = <0x18000>;
				se_flags = <0x10000b8>;
				se_index = [06];
				FIFO_MODE = [01];
				protocol_supported = [0e];
				interface_supported = [02];
				gpi_index = [ff];
				core_irq = [00 00];
				pdc_irq = [00 00];
				gpio_int_num = [00 00];
				i2c_hub = [00];
				i2c_mm = [00];
				SE_EXCLUSIVE = [01];
				pinctrl-names = "i2c-default\0i2c-sleep\0spi-default\0spi-sleep\0uart-default\0uart-sleep";
				pinctrl-0 = <0xc0>;
				pinctrl-1 = <0xc1>;
				pinctrl-2 = <0xc2>;
				pinctrl-3 = <0xc3>;
				pinctrl-4 = <0xc4>;
				pinctrl-5 = <0xc5>;
				se_clock = "gcc_qupv3_wrap2_s6_clk";
			};

			TOP_QUP_2_SE_7 {
				status = "disabled";
				core_offset = <0x1c000>;
				se_flags = <0x10000b8>;
				se_index = [07];
				FIFO_MODE = [01];
				protocol_supported = [0e];
				interface_supported = [02];
				gpi_index = [ff];
				core_irq = [00 00];
				pdc_irq = [00 00];
				gpio_int_num = [00 00];
				i2c_hub = [00];
				i2c_mm = [00];
				SE_EXCLUSIVE = [01];
				pinctrl-names = "i2c-default\0i2c-sleep\0spi-default\0spi-sleep\0uart-default\0uart-sleep";
				pinctrl-0 = <0xc6>;
				pinctrl-1 = <0xc7>;
				pinctrl-2 = <0xc8>;
				pinctrl-3 = <0xc9>;
				pinctrl-4 = <0xca>;
				pinctrl-5 = <0xcb>;
				se_clock = "gcc_qupv3_wrap2_s7_clk";
			};
		};

		sdc1@8804000 {
			compatible = "qcom,sdcc";
			reg = <0x8804000 0x1000>;
			enable-logging = [00];
			tlmm-hdrv-pull-addr = <0xf1db000>;
			drive-strength = <0x1fe4>;
			max-speed-mode = [05];
			smmu-mask = <0x3000000>;
			phandle = <0xf4>;

			hsr-settings {
				dll-config = <0x7442c>;
				dll-config3 = <0x08>;
				dll-test-ctrl = <0x1800000>;
				ddr-config = <0x80040868>;
				dll-user-ctrl = <0x90106c0>;
				dll-config2 = <0x5400>;

				sdr-104 {
					dll-config2 = <0xa800>;
					dll-config3 = <0x10>;
				};

				sdr-50 {
					dll-config2 = <0x5400>;
					dll-config3 = <0x08>;
				};
			};

			sdcc-clocks-array {

				sdcc-clk0 {
					clk-name = "gcc_sdcc2_apps_clk";
					clock-id = <0x00>;
					clock-freq = <0x00 0x00 0x5f5e100 0x5f5e100 0xc0a4680 0xc0a4680>;
				};

				sdcc-clk1 {
					clk-name = "gcc_sdcc2_ahb_clk";
					clock-id = <0x00>;
					clock-freq = <0x00 0x00 0x00 0x00 0x00 0x00>;
				};
			};

			volt-regs {
				sd-mmc-vdd-name = "ldob9";
				vcca-ls-sdc-name = "ldoi2";
				vccb-ls-sdc-name = "ldob8";

				sd-mmc-vdd-on {
					mVolt = <0xb90>;
					en = [01];
					mode = [07];
				};

				sd-mmc-vdd-off {
					mVolt = <0x00>;
					en = [00];
					mode = [00];
				};

				vcca-ls-sdc-on {
					mVolt = <0x4b0>;
					en = [01];
					mode = [07];
				};

				vcca-ls-sdc-off {
					mVolt = <0x00>;
					en = [00];
					mode = [00];
				};

				vccb-ls-sdc-on {
					mVolt = <0xb90>;
					en = [01];
					mode = [07];
				};

				vccb-ls-sdc-lower {
					mVolt = <0x708>;
					en = [01];
					mode = [07];
				};

				vccb-ls-sdc-off {
					mVolt = <0x00>;
					en = [00];
					mode = [00];
				};
			};
		};

		usb0 {
			compatible = "qcom,usb";

			usb_overwrite_cfg {
				status = "disabled";
				max_device_speed = <0x05>;
				cc_lane = <0x00>;
				usb_mode = <0x03>;
				slt_enable = <0x00>;
			};

			repeater_cfg {
				status = "okay";
				model = "PM8550B";
				table = <0xfd51 0x0a 0xfd54 0x03 0xfd55 0x03 0xfd57 0x03>;

				usb_spmi_cfg {
					status = "okay";
					bus_idx = <0x00>;
					target_idx = <0x07>;
				};
			};

			redriver_cfg {
				status = "disabled";
			};

			hs_phy_cfg {
				table = <0xffffffff 0x00 0xffffffff 0x00 0xffffffff 0x00 0xffffffff 0x00>;
			};

			ss_phy_cfg {
				table = <0x88e8008 0x01 0x88e9e40 0x01 0x88e9000 0xc0 0x88e9004 0x01 0x88e9010 0x02 0x88e9014 0x16 0x88e9018 0x36 0x88e901c 0x04 0x88e9020 0x16 0x88e9024 0x41 0x88e9028 0x41 0x88e902c 0x00 0x88e9030 0x55 0x88e9034 0x75 0x88e9038 0x01 0x88e903c 0x01 0x88e9048 0x25 0x88e904c 0x02 0x88e9050 0x5c 0x88e9054 0x0f 0x88e9058 0x5c 0x88e905c 0x0f 0x88e9060 0xc0 0x88e9064 0x01 0x88e9070 0x02 0x88e9074 0x16 0x88e9078 0x36 0x88e9080 0x08 0x88e9084 0x1a 0x88e9088 0x41 0x88e908c 0x00 0x88e9090 0x55 0x88e9094 0x75 0x88e9098 0x01 0x88e90a8 0x25 0x88e90ac 0x02 0x88e90bc 0x0a 0x88e90c0 0x01 0x88e90cc 0x62 0x88e90d0 0x02 0x88e90e8 0x0c 0x88e9110 0x1a 0x88e9124 0x14 0x88e9140 0x04 0x88e9170 0x20 0x88e9174 0x16 0x88e91a4 0xb6 0x88e91a8 0x4a 0x88e91ac 0x36 0x88e91b4 0x0c 0x88e9434 0x00 0x88e9438 0x00 0x88e943c 0x1f 0x88e9440 0x09 0x88e9484 0xf5 0x88e948c 0x11 0x88e9490 0x31 0x88e9494 0x5f 0x88e94a4 0x12 0x88e94e4 0x21 0x88e9608 0x0a 0x88e9614 0x06 0x88e9630 0x2f 0x88e9634 0x7f 0x88e963c 0xff 0x88e9640 0x0f 0x88e9644 0x99 0x88e964c 0x08 0x88e9650 0x08 0x88e9654 0x00 0x88e9658 0x0a 0x88e9660 0x20 0x88e96d4 0x54 0x88e96d8 0x0f 0x88e96dc 0x13 0x88e96ec 0x0e 0x88e96f0 0x4a 0x88e96f4 0x0a 0x88e96f8 0x07 0x88e96fc 0x00 0x88e9710 0x27 0x88e9718 0x0c 0x88e971c 0x04 0x88e9724 0x0e 0x88e975c 0x3f 0x88e9760 0xbf 0x88e9764 0xff 0x88e9768 0xdf 0x88e976c 0xed 0x88e9770 0x19 0x88e9774 0x09 0x88e9778 0x91 0x88e977c 0xb7 0x88e9780 0xaa 0x88e97a0 0x04 0x88e97a4 0x38 0x88e97a8 0x0c 0x88e97b0 0x10 0x88e97e4 0x14 0x88e97f8 0x08 0x88e9834 0x00 0x88e9838 0x00 0x88e983c 0x1f 0x88e9840 0x09 0x88e9884 0xf5 0x88e988c 0x11 0x88e9890 0x31 0x88e9894 0x5f 0x88e98a4 0x12 0x88e98e4 0x05 0x88e9a08 0x0a 0x88e9a14 0x06 0x88e9a30 0x2f 0x88e9a34 0x7f 0x88e9a3c 0xff 0x88e9a40 0x0f 0x88e9a44 0x99 0x88e9a4c 0x08 0x88e9a50 0x08 0x88e9a54 0x00 0x88e9a58 0x0a 0x88e9a60 0x20 0x88e9ad4 0x54 0x88e9ad8 0x0f 0x88e9adc 0x13 0x88e9aec 0x0e 0x88e9af0 0x4a 0x88e9af4 0x0a 0x88e9af8 0x07 0x88e9afc 0x00 0x88e9b10 0x27 0x88e9b18 0x0c 0x88e9b1c 0x04 0x88e9b24 0x0e 0x88e9b5c 0x3f 0x88e9b60 0xbf 0x88e9b64 0xff 0x88e9b68 0xdf 0x88e9b6c 0xed 0x88e9b70 0x19 0x88e9b74 0x09 0x88e9b78 0x91 0x88e9b7c 0xb7 0x88e9b80 0xaa 0x88e9ba0 0x04 0x88e9ba4 0x38 0x88e9ba8 0x0c 0x88e9bb0 0x10 0x88e9be4 0x14 0x88e9bf8 0x08 0x88e9ec4 0xc4 0x88e9ec8 0x89 0x88e9ecc 0x20 0x88e9ed8 0x13 0x88e9edc 0x21 0x88e9f88 0x55 0x88e9f90 0xe7 0x88e9f94 0x03 0x88e9fb0 0x0a 0x88e9fc0 0x88 0x88e9fc4 0x13 0x88e9fd0 0x0c 0x88e9fdc 0x4b 0x88e9fec 0x10 0x88ea118 0xf8 0x88ea13c 0x07 0x88ea140 0x40 0x88ea144 0x00 0x00 0x00>;
			};

			wcd_cfg {
				status = "okay";
				model = "WCD9390";
				reset_gpio = <0x98>;

				usb_i2c_cfg {
					status = "okay";
					instance = <0x0e>;
					slave_address = <0x0e>;
					address_len = <0x01>;
					bus_frequency_khz = <0x64>;
					max_clock_stretch_us = <0x1f4>;
				};
			};
		};

		ssr {
			compatible = "qcom,ssr";
			max_subsys_configured = <0x04>;

			smp2p_err_fatal {
				entry_name = "slave-kernel";
				bit = <0x00>;
				phandle = <0xcc>;
			};

			smp2p_err_ready {
				entry_name = "slave-kernel";
				bit = <0x01>;
				phandle = <0xce>;
			};

			smp2p_proxy_unvote {
				entry_name = "slave-kernel";
				bit = <0x02>;
				phandle = <0xcd>;
			};

			smp2p_stop_ack {
				entry_name = "slave-kernel";
				bit = <0x03>;
				phandle = <0xcf>;
			};

			ssr_subsys_config_1 {
				subsys_name = "lpass";
				subsys_id = <0x01>;
				host = <0x02>;
				sfr_type = <0x1a7>;
				wdog_intr = <0x206 0x00>;
				err_fatal = <0xcc>;
				proxy_unvote = <0xcd>;
				err_ready = <0xce>;
				stop_ack_bit = <0xcf>;
				qmi_svc_ins = <0x14>;
			};

			ssr_subsys_config_2 {
				subsys_name = "cdsp";
				subsys_id = <0x12>;
				host = <0x05>;
				sfr_type = <0x259>;
				wdog_intr = <0x262 0x00>;
				err_fatal = <0xcc>;
				proxy_unvote = <0xcd>;
				err_ready = <0xce>;
				stop_ack_bit = <0xcf>;
				qmi_svc_ins = <0x17>;
			};

			ssr_subsys_config_3 {
				subsys_name = "mpss";
				subsys_id = <0x04>;
				host = <0x01>;
				sfr_type = <0x1a5>;
				wdog_intr = <0x128 0x00>;
				err_fatal = <0xcc>;
				proxy_unvote = <0xcd>;
				err_ready = <0xce>;
				stop_ack_bit = <0xcf>;
				qmi_svc_ins = <0x12>;
			};

			ssr_subsys_config_4 {
				subsys_name = "soccp";
				subsys_id = <0x33>;
				host = <0x13>;
				sfr_type = <0x290>;
				wdog_intr = <0xc7 0x00>;
				err_fatal = <0xcc>;
				proxy_unvote = <0xcd>;
				err_ready = <0xce>;
				stop_ack_bit = <0xcf>;
				qmi_svc_ins = <0x00>;
			};
		};

		memorymap {
			compatible = "qcom,uefimem";
			#address-cells = <0x02>;
			#size-cells = <0x02>;

			memory@80000000 {
				device_type = "memory";
				reg = <0x00 0x80000000 0x00 0x1960000>;
				mem-label = "NOMAP";
				resource-attribute = <0x400>;
				build-hob = [09];
				resource-type = [05];
				memory-type = [00];
				cache-attributes = [25];
			};

			memory@81960000 {
				device_type = "memory";
				reg = <0x00 0x81960000 0x00 0xa0000>;
				mem-label = "RSRV0";
				resource-attribute = <0x703c07>;
				build-hob = [00];
				resource-type = [00];
				memory-type = [00];
				cache-attributes = [22];
			};

			memory@81A00000 {
				device_type = "memory";
				reg = <0x00 0x81a00000 0x00 0x40000>;
				mem-label = "XBL_DT";
				resource-attribute = <0x703c07>;
				build-hob = [00];
				resource-type = [05];
				memory-type = [00];
				cache-attributes = [22];
			};

			memory@81C00000 {
				device_type = "memory";
				reg = <0x00 0x81c00000 0x00 0xa0000>;
				mem-label = "AOP";
				resource-attribute = <0x400>;
				build-hob = [00];
				resource-type = [05];
				memory-type = [00];
				cache-attributes = [25];
			};

			memory@81CE4000 {
				device_type = "memory";
				reg = <0x00 0x81ce4000 0x00 0x10000>;
				mem-label = "UEFI_Log";
				resource-attribute = <0x400>;
				build-hob = [00];
				resource-type = [05];
				memory-type = [00];
				cache-attributes = [25];
			};

			memory@81D00000 {
				device_type = "memory";
				reg = <0x00 0x81d00000 0x00 0x200000>;
				mem-label = "SMEM";
				resource-attribute = <0x400>;
				build-hob = [00];
				resource-type = [05];
				memory-type = [00];
				cache-attributes = [25];
			};

			memory@81F00000 {
				device_type = "memory";
				reg = <0x00 0x81f00000 0x00 0x100000>;
				mem-label = "PDP_NS";
				resource-attribute = <0x400>;
				build-hob = [00];
				resource-type = [05];
				memory-type = [00];
				cache-attributes = [09];
			};

			memory@824A0000 {
				device_type = "memory";
				reg = <0x00 0x824a0000 0x00 0x100000>;
				mem-label = "PvmFw";
				resource-attribute = <0x703c07>;
				build-hob = [00];
				resource-type = [00];
				memory-type = [00];
				cache-attributes = [22];
			};

			memory@89E00000 {
				device_type = "memory";
				reg = <0x00 0x89e00000 0x00 0x19700000>;
				mem-label = "PIL_Reserved";
				resource-attribute = <0x400>;
				build-hob = [00];
				resource-type = [05];
				memory-type = [00];
				cache-attributes = [25];
			};

			memory@A3500000 {
				device_type = "memory";
				reg = <0x00 0xa3500000 0x00 0x2c80000>;
				mem-label = "Display_Demura";
				resource-attribute = <0x703c07>;
				build-hob = [00];
				resource-type = [05];
				memory-type = [00];
				cache-attributes = [20];
			};

			memory@A7000000 {
				device_type = "memory";
				reg = <0x00 0xa7000000 0x00 0x400000>;
				mem-label = "UEFI_FD";
				resource-attribute = <0x703c07>;
				build-hob = [00];
				resource-type = [00];
				memory-type = [04];
				cache-attributes = [02];
			};

			memory@A7400000 {
				device_type = "memory";
				reg = <0x00 0xa7400000 0x00 0x200000>;
				mem-label = "UEFI_FD_Reserved";
				resource-attribute = <0x703c07>;
				build-hob = [00];
				resource-type = [00];
				memory-type = [04];
				cache-attributes = [02];
			};

			memory@A7600000 {
				device_type = "memory";
				reg = <0x00 0xa7600000 0x00 0x1000>;
				mem-label = "CPU_Vectors";
				resource-attribute = <0x703c07>;
				build-hob = [00];
				resource-type = [00];
				memory-type = [04];
				cache-attributes = [02];
			};

			memory@A7601000 {
				device_type = "memory";
				reg = <0x00 0xa7601000 0x00 0x1000>;
				mem-label = "Info_Blk";
				resource-attribute = <0x703c07>;
				build-hob = [00];
				resource-type = [00];
				memory-type = [06];
				cache-attributes = [22];
			};

			memory@A7602000 {
				device_type = "memory";
				reg = <0x00 0xa7602000 0x00 0x3000>;
				mem-label = "MMU_PageTables";
				resource-attribute = <0x703c07>;
				build-hob = [00];
				resource-type = [00];
				memory-type = [04];
				cache-attributes = [22];
			};

			memory@A7605000 {
				device_type = "memory";
				reg = <0x00 0xa7605000 0x00 0x8000>;
				mem-label = "Log_Buffer";
				resource-attribute = <0x703c07>;
				build-hob = [00];
				resource-type = [00];
				memory-type = [06];
				cache-attributes = [22];
			};

			memory@A760D000 {
				device_type = "memory";
				reg = <0x00 0xa760d000 0x00 0x40000>;
				mem-label = "UEFI_Stack";
				resource-attribute = <0x703c07>;
				build-hob = [00];
				resource-type = [00];
				memory-type = [04];
				cache-attributes = [22];
			};

			memory@A764D000 {
				device_type = "memory";
				reg = <0x00 0xa764d000 0x00 0x8c000>;
				mem-label = "SEC_Heap";
				resource-attribute = <0x703c07>;
				build-hob = [00];
				resource-type = [00];
				memory-type = [04];
				cache-attributes = [22];
			};

			memory@A76D9000 {
				device_type = "memory";
				reg = <0x00 0xa76d9000 0x00 0x400000>;
				mem-label = "Sched_Heap";
				resource-attribute = <0x703c07>;
				build-hob = [00];
				resource-type = [00];
				memory-type = [04];
				cache-attributes = [22];
			};

			memory@A7AD9000 {
				device_type = "memory";
				reg = <0x00 0xa7ad9000 0x00 0x400000>;
				mem-label = "FV_Region";
				resource-attribute = <0x703c07>;
				build-hob = [00];
				resource-type = [00];
				memory-type = [04];
				cache-attributes = [22];
			};

			memory@A7ED9000 {
				device_type = "memory";
				reg = <0x00 0xa7ed9000 0x00 0x127000>;
				mem-label = "UEFI_RESV";
				resource-attribute = <0x703c07>;
				build-hob = [00];
				resource-type = [00];
				memory-type = [04];
				cache-attributes = [22];
			};

			memory@A8000000 {
				device_type = "memory";
				reg = <0x00 0xa8000000 0x00 0x10000000>;
				mem-label = "Kernel";
				resource-attribute = <0x703c07>;
				build-hob = [00];
				resource-type = [00];
				memory-type = [00];
				cache-attributes = [22];
			};

			memory@B8000000 {
				device_type = "memory";
				reg = <0x00 0xb8000000 0x00 0x1c0000>;
				mem-label = "XBL_Ramdump";
				resource-attribute = <0x400>;
				build-hob = [00];
				resource-type = [05];
				memory-type = [00];
				cache-attributes = [25];
			};

			memory@B81C0000 {
				device_type = "memory";
				reg = <0x00 0xb81c0000 0x00 0xf00000>;
				mem-label = "DBI_Dump";
				resource-attribute = <0x02>;
				build-hob = [04];
				resource-type = [01];
				memory-type = [07];
				cache-attributes = [25];
			};

			memory@B90C0000 {
				device_type = "memory";
				reg = <0x00 0xb90c0000 0x00 0x1d500000>;
				mem-label = "DXE_Heap";
				resource-attribute = <0x703c07>;
				build-hob = [00];
				resource-type = [00];
				memory-type = [07];
				cache-attributes = [22];
			};

			memory@FC800000 {
				device_type = "memory";
				reg = <0x00 0xfc800000 0x00 0x2b00000>;
				mem-label = "Display_Reserved";
				resource-attribute = <0x703c07>;
				build-hob = [00];
				resource-type = [05];
				memory-type = [00];
				cache-attributes = [20];
			};
		};

		registermap {
			compatible = "qcom,uefimem";
			#address-cells = <0x02>;
			#size-cells = <0x02>;

			memory@14680000 {
				device_type = "memory";
				reg = <0x00 0x14680000 0x00 0x2a000>;
				mem-label = "IMEM_Base";
				resource-attribute = <0x02>;
				build-hob = [04];
				resource-type = [01];
				memory-type = [07];
				cache-attributes = [09];
			};

			memory@146AA000 {
				device_type = "memory";
				reg = <0x00 0x146aa000 0x00 0x16000>;
				mem-label = "IMEM_Cookie_Base";
				resource-attribute = <0x02>;
				build-hob = [05];
				resource-type = [01];
				memory-type = [07];
				cache-attributes = [09];
			};

			memory@400000 {
				device_type = "memory";
				reg = <0x00 0x400000 0x00 0x100000>;
				mem-label = "IPC_ROUTER_TOP";
				resource-attribute = <0x400>;
				build-hob = [05];
				resource-type = [01];
				memory-type = [0b];
				cache-attributes = [09];
			};

			memory@780000 {
				device_type = "memory";
				reg = <0x00 0x780000 0x00 0x7000>;
				mem-label = "SECURITY_CONTROL";
				resource-attribute = <0x400>;
				build-hob = [05];
				resource-type = [01];
				memory-type = [0b];
				cache-attributes = [09];
			};

			memory@800000 {
				device_type = "memory";
				reg = <0x00 0x800000 0x00 0x300000>;
				mem-label = "QUP";
				resource-attribute = <0x400>;
				build-hob = [05];
				resource-type = [01];
				memory-type = [0b];
				cache-attributes = [09];
			};

			memory@10C0000 {
				device_type = "memory";
				reg = <0x00 0x10c0000 0x00 0xc000>;
				mem-label = "PRNG_CFG_PRNG";
				resource-attribute = <0x400>;
				build-hob = [05];
				resource-type = [01];
				memory-type = [0b];
				cache-attributes = [09];
			};

			memory@1DC0000 {
				device_type = "memory";
				reg = <0x00 0x1dc0000 0x00 0x40000>;
				mem-label = "CRYPTO0_CRYPTO";
				resource-attribute = <0x400>;
				build-hob = [05];
				resource-type = [01];
				memory-type = [0b];
				cache-attributes = [09];
			};

			memory@1F00000 {
				device_type = "memory";
				reg = <0x00 0x1f00000 0x00 0x100000>;
				mem-label = "CLK_TCSR_TCSR_REGS";
				resource-attribute = <0x400>;
				build-hob = [05];
				resource-type = [01];
				memory-type = [0b];
				cache-attributes = [09];
			};

			memory@8800000 {
				device_type = "memory";
				reg = <0x00 0x8800000 0x00 0x100000>;
				mem-label = "PERIPH_SS";
				resource-attribute = <0x400>;
				build-hob = [05];
				resource-type = [01];
				memory-type = [0b];
				cache-attributes = [09];
			};

			memory@A600000 {
				device_type = "memory";
				reg = <0x00 0xa600000 0x00 0x200000>;
				mem-label = "USB";
				resource-attribute = <0x400>;
				build-hob = [05];
				resource-type = [01];
				memory-type = [0b];
				cache-attributes = [09];
			};

			memory@B000000 {
				device_type = "memory";
				reg = <0x00 0xb000000 0x00 0x4000000>;
				mem-label = "AOSS";
				resource-attribute = <0x400>;
				build-hob = [05];
				resource-type = [01];
				memory-type = [0b];
				cache-attributes = [09];
			};

			memory@F000000 {
				device_type = "memory";
				reg = <0x00 0xf000000 0x00 0x1000000>;
				mem-label = "TLMM";
				resource-attribute = <0x400>;
				build-hob = [05];
				resource-type = [01];
				memory-type = [0b];
				cache-attributes = [09];
			};

			memory@15000000 {
				device_type = "memory";
				reg = <0x00 0x15000000 0x00 0x200000>;
				mem-label = "SMMU";
				resource-attribute = <0x400>;
				build-hob = [05];
				resource-type = [01];
				memory-type = [0b];
				cache-attributes = [09];
			};

			memory@16000000 {
				device_type = "memory";
				reg = <0x00 0x16000000 0x00 0x6000000>;
				mem-label = "APSS_HM";
				resource-attribute = <0x400>;
				build-hob = [05];
				resource-type = [01];
				memory-type = [0b];
				cache-attributes = [09];
			};
		};

		qntm_tz_memmap {
			compatible = "qcom,qntm_tz_memmap";
			#address-cells = <0x02>;
			#size-cells = <0x02>;

			memory@14680000 {
				device_type = "memory";
				reg = <0x00 0x14680000 0x00 0x2c000>;
				MemLabel = "IMEM";
				SharedImemOffset = <0x00>;
				ImemHypOffset = <0xb20>;
				ImemTzDiagOffset = <0x720>;
				SystemImemTzOffset = <0x13000>;
				SystemImemTzSize = <0x14000>;
				TzbspCpuCount = <0x08>;
			};

			memory@80000000 {
				device_type = "memory";
				reg = <0x00 0x80000000 0x00 0x80000000>;
				MemLabel = "DDR";
				SclTzDdrOffset = <0x580e0000>;
				SclTzDdrSize = <0x520000>;
				TzAppsRegionSize = <0xb1b0000>;
			};
		};

		systemcache@24800000 {
			compatible = "qcom,systemcache";
			reg = <0x24800000 0x200000 0x24c00000 0x200000 0x25800000 0x200000 0x25c00000 0x200000 0x26800000 0x200000 0x26c00000 0x200000>;
			reg-names = "llcc0_base\0llcc1_base\0llcc2_base\0llcc3_base\0llcc_bcast_or_base\0llcc_bcast_and_base";
			llcc-common-reg = <0x64000>;
			phandle = <0xd0>;
		};

		systemcache-config {
			compatible = "qcom,systemcache-config";
			llccs = <0xd0>;

			sc-table {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				scid@0 {
					client-id = <0x00>;
					reg = <0x00>;
					max-capacity = <0x00>;
					priority = <0x00>;
					fixed-size;
					bonus-ways = <0x00>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-write;
				};

				scid@1 {
					client-id = <0x01>;
					reg = <0x01>;
					max-capacity = <0x500000>;
					priority = <0x01>;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-write;
					activate;
				};

				scid@2 {
					client-id = <0x02>;
					reg = <0x02>;
					max-capacity = <0x80000>;
					priority = <0x04>;
					fixed-size;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-write;
				};

				scid@3 {
					client-id = <0x2d>;
					reg = <0x03>;
					max-capacity = <0x300000>;
					priority = <0x01>;
					fixed-size;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x02>;
					enable-write;
				};

				scid@4 {
					client-id = <0x40>;
					reg = <0x04>;
					max-capacity = <0x40000>;
					priority = <0x04>;
					fixed-size;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-write;
				};

				scid@5 {
					client-id = <0x46>;
					reg = <0x05>;
					max-capacity = <0x600000>;
					in-a-group;
					parent-scid = <0x21>;
					priority = <0x04>;
					fixed-size;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x02>;
					enable-write;
				};

				scid@6 {
					client-id = <0x59>;
					reg = <0x06>;
					max-capacity = <0x200000>;
					priority = <0x01>;
					fixed-size;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-write;
					activate;
				};

				scid@7 {
					client-id = <0x4a>;
					reg = <0x07>;
					max-capacity = <0x380000>;
					in-a-group;
					parent-scid = <0x21>;
					priority = <0x03>;
					fixed-size;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-write;
					enable-stale;
				};

				scid@8 {
					client-id = <0x1c>;
					reg = <0x08>;
					max-capacity = <0xc8000>;
					in-a-group;
					parent-scid = <0x21>;
					priority = <0x05>;
					fixed-size;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-write;
				};

				scid@9 {
					client-id = <0x0c>;
					reg = <0x09>;
					max-capacity = <0x580000>;
					priority = <0x01>;
					fixed-size;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-write;
				};

				scid@b {
					client-id = <0x0b>;
					reg = <0x0b>;
					max-capacity = <0x80000>;
					priority = <0x01>;
					fixed-size;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-write;
				};

				scid@c {
					client-id = <0x2e>;
					reg = <0x0c>;
					max-capacity = <0x7c0000>;
					priority = <0x07>;
					fixed-size;
					bonus-ways = <0x00>;
					reserved-ways = <0x7fffffff>;
					cache-mode = <0x00>;
					enable-write;
				};

				scid@d {
					client-id = <0x48>;
					reg = <0x0d>;
					max-capacity = <0x100000>;
					in-a-group;
					parent-scid = <0x21>;
					priority = <0x04>;
					fixed-size;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-write;
					enable-stale;
				};

				scid@e {
					client-id = <0x49>;
					reg = <0x0e>;
					max-capacity = <0x600000>;
					in-a-group;
					parent-scid = <0x21>;
					priority = <0x04>;
					fixed-size;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-write;
					enable-stale;
				};

				scid@f {
					client-id = <0x27>;
					reg = <0x0f>;
					max-capacity = <0x40000>;
					priority = <0x04>;
					fixed-size;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-write;
				};

				scid@10 {
					client-id = <0x10>;
					reg = <0x10>;
					max-capacity = <0x700000>;
					priority = <0x01>;
					fixed-size;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x02>;
					enable-write;
					enable-stale;
				};

				scid@11 {
					client-id = <0x11>;
					reg = <0x11>;
					max-capacity = <0x00>;
					priority = <0x04>;
					fixed-size;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-write;
				};

				scid@12 {
					client-id = <0x0d>;
					reg = <0x12>;
					max-capacity = <0xc0000>;
					priority = <0x01>;
					fixed-size;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-write;
					activate;
				};

				scid@13 {
					client-id = <0x20>;
					reg = <0x13>;
					max-capacity = <0x10000>;
					priority = <0x04>;
					fixed-size;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-write;
				};

				scid@14 {
					client-id = <0x12>;
					reg = <0x14>;
					max-capacity = <0x00>;
					priority = <0x04>;
					fixed-size;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-write;
				};

				scid@15 {
					client-id = <0x4b>;
					reg = <0x15>;
					max-capacity = <0x600000>;
					in-a-group;
					parent-scid = <0x21>;
					priority = <0x01>;
					fixed-size;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-write;
					enable-stale;
				};

				scid@16 {
					client-id = <0x16>;
					reg = <0x16>;
					max-capacity = <0x80000>;
					priority = <0x01>;
					fixed-size;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-write;
				};

				scid@17 {
					client-id = <0x35>;
					reg = <0x17>;
					max-capacity = <0x80000>;
					priority = <0x04>;
					fixed-size;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-write;
				};

				scid@18 {
					client-id = <0x14>;
					reg = <0x18>;
					max-capacity = <0x100000>;
					priority = <0x05>;
					fixed-size;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-write;
				};

				scid@19 {
					client-id = <0x07>;
					reg = <0x19>;
					max-capacity = <0x100000>;
					priority = <0x05>;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-write;
				};

				scid@1a {
					client-id = <0x09>;
					reg = <0x1a>;
					max-capacity = <0x100000>;
					priority = <0x01>;
					fixed-size;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-write;
				};

				scid@1b {
					client-id = <0x15>;
					reg = <0x1b>;
					max-capacity = <0x40000>;
					priority = <0x05>;
					fixed-size;
					bonus-ways = <0xf0000000>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-write;
				};

				scid@1d {
					client-id = <0x1d>;
					reg = <0x1d>;
					max-capacity = <0x40000>;
					priority = <0x01>;
					fixed-size;
					bonus-ways = <0xf0000000>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-write;
					enable-alloc-one-way;
				};

				scid@1e {
					client-id = <0x28>;
					reg = <0x1e>;
					max-capacity = <0x20000>;
					priority = <0x05>;
					fixed-size;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-alloc-one-way;
					activate;
				};

				scid@1f {
					client-id = <0x1f>;
					reg = <0x1f>;
					max-capacity = <0x80000>;
					priority = <0x01>;
					fixed-size;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					activate;
				};

				scid@21 {
					client-id = <0x47>;
					reg = <0x21>;
					max-capacity = <0x600000>;
					in-a-group;
					parent-scid = <0x21>;
					priority = <0x04>;
					fixed-size;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-write;
					enable-stale;
				};

				scid@22 {
					client-id = <0x0a>;
					reg = <0x22>;
					max-capacity = <0x400000>;
					priority = <0x01>;
					fixed-size;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-write;
				};

				scid@23 {
					client-id = <0x06>;
					reg = <0x23>;
					max-capacity = <0x80000>;
					priority = <0x01>;
					fixed-size;
					bonus-ways = <0xffffffff>;
					reserved-ways = <0x00>;
					cache-mode = <0x00>;
					enable-write;
				};
			};
		};
	};

	sw {
		phandle = <0xf5>;

		boot {
			compatible = "qcom,boot";
			config = <0x00 0x00 0x00>;
			force_dump_to_usb = <0x00>;
			test_mode = <0x00>;
			xbl_sc_wdog = <0x01>;
			xbl_ramdump_wdog = <0x00>;
			skip_ddr_init_in_EDL = <0x00>;
			vibration = <0x00>;
			save_logs_to_media = <0x02>;

			forced_download {
				feature = <0x01>;
				check_usb_option = <0x02>;
				check_dp_timeout = <0x2710>;
				ignore_pwr_key = <0x01>;
			};

			fedl_timeout {
				ver = <0x01>;
				action = <0x01>;
			};
		};

		pmic {

			psi {
				compatible = "qcom,pm-psi";

				pm-psi-variant {
					major = [00 00];
					minor = [00 00];
				};

				pm-psi-clogic {
					clogic-version = <0x01>;
					clogic-data = <0x00 0x00 0x00 0x10 0xff 0x52 0x01>;
				};

				pm-psi-seq {
					opsi-settings-version = <0x01>;
					post-device-opsi = <0x00 0x00 0x04 0x00 0x00 0x00 0x00 0x00 0x00>;
				};
			};

			adc {
			};

			pon {
				compatible = "qcom,pm-pon";

				pshold {
					enable = [01];
					reset-type = [01];
				};

				smpl {
					enable = [01];
					smpl-delay = <0x320>;
				};

				s2-kpdpwr {
					enable = [00];
					reset-type = [00];
					s1-ms = <0x2810>;
					s2-ms = <0x7d0>;
				};

				s2-kpdpwr-resin {
					enable = [01];
					reset-type = [01];
					s1-ms = <0x2810>;
					s2-ms = <0x1f4>;
				};

				s2-resin {
					enable = [00];
					reset-type = [01];
					s1-ms = <0x2810>;
					s2-ms = <0x7d0>;
				};

				s3-reset {
					enable = [01];
					s3-src = [02];
					timer-value-ms = <0x3e80>;
				};

				uvlo-config {
					config-value = <0x00>;
				};

				ovlo-config {
					config-value = <0x00>;
				};

				long-pwrkey-dbnc-chk {
					dbnc-time-ms = <0x898>;
					chk-at = [01];
				};
			};

			display {
				compatible = "qcom,pm-display";
				apply-default-volt = [00];
				default-elvss = <0xfffff060>;
				default-elvdd = <0x11f8>;
				default-oledb = <0x1900>;
				swire-map-index = [00];
			};

			haptics {
				compatible = "qcom,pm-haptics";
				ext-boost-vdd = <0x01>;
				vmax-hdrm = <0x0a>;
				vmax-mv = <0x578>;
				tlra-ol = <0x477>;
				autores-cfg = <0x01>;
				vbatt-min = <0x00>;
				boost-cfg-bob = <0x00>;
				lra-resistance = <0x24>;
				swr-io-volt = <0x01>;
			};

			oplus_vibr {

				vibr_0 {
					support_project = <0x5d0d 0x5d55 0x5dd2 0x5dd3>;
					vibr_min_vbatt = <0x1900>;
					vibr_scheme = <0x01>;
					PmicDeviceIndex = <0x07>;
					vibr_time_us = <0x30d40>;
					vmax = <0x960>;
					tlra_ol = <0x602>;
				};

				vibr_1 {
					support_project = <0x5dc1 0x5dc2 0x5e89 0x611d>;
					vibr_min_vbatt = <0xc80>;
					vibr_scheme = <0x01>;
					PmicDeviceIndex = <0x07>;
					vibr_time_us = <0x30d40>;
					vmax = <0x47e>;
					tlra_ol = <0x353>;
				};

				vibr_2 {
					support_project = <0x6018 0x605f 0x605e 0x60eb 0x602c>;
					vibr_min_vbatt = <0x1900>;
					vibr_scheme = <0x01>;
					PmicDeviceIndex = <0x07>;
					vibr_time_us = <0x30d40>;
					vmax = <0x500>;
					tlra_ol = <0x477>;
				};
			};

			charger {
				compatible = "qcom,pm-charger";
				parallel-charger = [01];
				charger-pmic-index = <0x07>;
				charger-bus-index = <0x00>;
				loader-dbc-threshold = <0x00>;
				dbc-sdp-thd-inc = <0x64>;
				skip-loader-dbc = [01];
				core-dbc-threshold = <0x00>;
				battery-type = <0x01>;
				skip-core-dbc = [00];
				dbc-max-timer-sec = <0x00>;
				uv-oc-1s-threshold = <0x960>;
				uv-oc-2s-threshold = <0x1388>;
				bcl-lvl1-mv = <0x00>;
				bcl-lvl2-mv = <0x00>;
				p2f-threshold = <0xc1c>;
				apply-ichg-fs = [01];
				ichg-fs = <0x00>;
				batt-2s-option = <0x01>;
				batt-1s2p-id2 = [00];
				batt-1s2p-therm2 = [00];
				enable-too-hot-afp = [00];
				enable-too-cold-afp = [00];
				enable-hot-cold-hard = [00];
				jeita-thresholds-c = <0x37 0x2d 0x0a 0x00 0x46 0xffffffec>;
				apply-boot-wo-batt = [01];
				boot-wo-batt = [01];
				icl-boot-wo-batt = <0x3e8>;
				float-voltage-mv = <0x1176>;
				pre-charge-ma = <0x12c>;
				fast-charge-ma = <0x12c>;
				icl-ma = <0x7d0>;
				float-charger-icl-ma = <0x00>;
				vsysmin = <0xce4>;
				usb-suspend = [00];
				wls-usb-prior-swap = <0x01>;
				batt-detect-src = <0x00>;
				max-dbg-board-id = <0x2af8>;
				min-dbg-board-id = <0xbb8>;
				detect-jig-by-therm = [00];
				max-therm = <0x30c>;
				min-therm = <0x50>;
				jig-icl-ma = <0x5dc>;
				uvp-recover-delay = <0xbb8>;
				ignore-temp-in-dbc = [01];
				batt-therm-pull-up = <0x02>;
				ibat-via-ext-sense = [00];
				ext-rsns-adc-scale = <0x00>;
				vbat-thd-rtc-pon = <0xe10>;
				vsys-min-recover-mv = <0xfa0>;
				vflt-recover-mv = <0xf3c>;
				use-primary-charger-fg = [00];
				blink-during-charging = [01];
				blink-during-shutdown = [00];
				rgb-dim-level = <0x4000000>;
				hbst-enable = [01];
			};

			camera {
				compatible = "qcom,pm-camera";
				rst-signal = <0x07 0x0b>;
			};

			sw-config {
				compatible = "qcom,pm-sw";
				verbose = <0x00>;
				driver-post-init = <0x05 0x00 0x01 0x08 0x01 0x3f 0x00 0x05 0x04 0x01 0x3f 0x00 0x03 0x04 0x01 0x3f 0x00 0x09 0x04 0x01 0x07 0x00 0x00 0x00 0x01 0x3d 0x00 0x01 0x07 0x01 0x3f 0x00 0x01 0x07 0x02 0x3e 0x00 0x01 0x07 0x01 0x3c 0x00 0x01 0x07 0x01 0x3d 0x00 0x01 0x09 0x01 0x3f 0x00 0x01 0x09 0x02 0x3e 0x00 0x01 0x09 0x01 0x3c 0x00 0x01 0x09 0x01 0x01 0x00 0x0d 0x02 0xaf0 0x01 0x00 0x0d 0x03 0xaf0 0x01 0x00 0x0d 0x04 0xaf0 0x01 0x00 0x0c 0x06 0xaf0 0x01 0x00 0x0d 0x05 0x708 0x01 0x00 0x0c 0x05 0x708 0x3c 0x00 0x07 0x05 0x00 0x3c 0x00 0x07 0x11 0x00 0x3f 0x00 0x07 0x02 0x01 0x3f 0x00 0x07 0x03 0x01 0x06 0x00 0x0d 0x04 0x00 0x06 0x00 0x0c 0x05 0x01 0x3f 0x00 0x08 0x02 0x01 0x3f 0x00 0x08 0x06 0x01 0x3f 0x00 0x09 0x02 0x01 0x3f 0x00 0x09 0x03 0x01 0x05 0x00 0x01 0x07 0x01 0x3f 0x00 0x01 0x01 0x01 0x64 0x00 0x00 0x00 0x0a>;
				apply-rsns-trim = <0x00>;
				rsns-trim-value = <0x00>;
				device-pre-init = <0x85 0x00 0x00 0x00 0x00>;
			};

			arb {

				access {
					none;
					ssc;
					secpro;
					invalid;
					aop;
					adsp;
					apps = <0x00 0x00 0x08 0x01 0x00 0x05 0x8e 0x01 0x00 0x06 0x8a 0x01 0x00 0x07 0x91 0x01 0x00 0x07 0x93 0x01 0x00 0x07 0x92 0x01 0x00 0x07 0x8e 0x01 0x00 0x07 0x95 0x01 0x00 0x05 0x8b 0x01 0x00 0x05 0x8f 0x01 0x00 0x01 0x89 0x01>;
					tz;
					mss;
					uefi = <0x00 0x00 0x5c 0x01 0x00 0x08 0xc1 0x01 0x00 0x01 0xca 0x01 0x00 0x07 0x8f 0x01 0x00 0x01 0xc1 0x01 0x00 0x01 0xca 0x01 0x00 0x07 0x08 0x01>;
				};

				mgpi {
					compatible = "qcom,arb_mgpi";
				};

				pvc {
					compatible = "qcom,arb_pvc";
				};
			};

			qcom-chgr-cfg {
				compatible = "qcom,pm-charger-config";

				plt-common {
					sw-flsh-min-vbatt-mv = <0xe10>;
					en-chgr-fw = [01];

					chgr-lib-cfg-data {
						boot-to-hlos-thresh-mv = <0xd16>;
						boot-to-hlos-thresh-soc-pct = <0x07>;
						en-soc-bsed-boot = [00];
						en-no-chg-wait = [01];
						vbatt-high-dlt = <0xe6>;
						emgcy-shtdwn-vbatt-mv = <0xa8c>;
						emgcy-shtdwn-vbatt-2s-mv = <0xfa0>;
						unkwn-batt-behav = [03];
						dbg-brd-behav = [02];
						en-sw-therm-mitgn = [00];
						chgr-led-cfg = [01];
						en-chgr-wdog = [02];
						vbatt-thresh-mrgin-mv = <0x32>;
						en-chgr-lim = [00];
						chgr-lim-target-soc-pct = <0x50>;
						chgr-lim-dlta = <0x05>;
						en-batt-auth = [00];
						en-unauth-batt-chgr = [01];
						en-chgr-app-dbg-msg-file = [00];
						en-chgr-app-dbg-msg = [00];
						en-chgr-fg-dmp = [00];
						file-log-dbg-lvl-msk = <0x80000042>;
						tsns-hgh-tmp-degc = [55];
						tsns-extrm-tmp-degc = [5a];
						tsns-low-tmp-degc = [4b];
						tsns-tout-min = [5a];
						en-ship-mode = [00];
						batt-id-tol-pct = [08];
						dbg-brd-batt-id-min-ohm = <0x7d0>;
						dbg-brd-batt-id-max-ohm = <0x36b0>;
						reg-batt-id-min-ohm = <0x3a98>;
						reg-batt-id-max-ohm = <0x21728>;
						smrt-batt-id-min-ohm = <0x3a980>;
						smrt-batt-id-max-ohm = <0x4c4b40>;
						en-dbg-accss = [01];
						en-fmb = [00];
					};

					chgr-pd-log-data {
						chgr-pd-log-catg = <0x0e 0x8000>;
						chgr-pd-log-lvl = [04];
						chgr-pd-log-size = <0x2000>;
						chgr-pd-read-intv-sec = <0x00>;
						en-chgr-pd-qbg-dmp = [01];
					};
				};

				plt-mtp {
					chgr-fcc-max-ma = <0x1f4>;
					chgr-fv-max-mv = <0x1153>;
					jeita-crit-low-degc = <0xfffffe70>;
					jeita-hard-cold-degc = <0x00>;
					jeita-soft-cold-degc = <0x0f>;
					jeita-soft-hot-degc = <0x2d>;
					jeita-hard-hot-degc = <0x37>;
					jeita-crit-high-degc = <0x302>;
					vbat-empty-mv = <0xb22>;
					batt-id-pull-up = [00];
				};

				plt-qrd {
					chgr-fcc-max-ma = <0x7d0>;
					chgr-fv-max-mv = <0x10fe>;
					jeita-crit-low-degc = <0xffffffee>;
					jeita-hard-cold-degc = <0x00>;
					jeita-soft-cold-degc = <0x0a>;
					jeita-soft-hot-degc = <0x28>;
					jeita-hard-hot-degc = <0x2d>;
					jeita-crit-high-degc = <0x44>;
					vbat-empty-mv = <0xb22>;
					batt-id-pull-up = [00];
				};
			};
		};

		ufs_eom {
			compatible = "qcom,ufs_eom";
			ConfigureCoarseCodes = [00];
			EyeHeightSupported = [01];
		};

		ufs_sw {
			compatible = "qcom,ufs_sw";
			EnableLogging = [00];
			LogLevelEnabled = [07];
		};

		smem {
			compatible = "qcom,smem";
			smem-vers = <0xc0000>;
			smem-toc-vers = <0x01>;
			smem-max-items = <0x296>;

			smem-partitions {

				part-01 {
					size = <0x60000>;
					flags = <0x03>;
					host0 = <0x00>;
					host1 = <0x02>;
					size-cacheline = <0x20>;
					exclusion-sizes = <0x00 0x00 0x00 0x00>;
				};

				part-02 {
					size = <0x20000>;
					flags = <0x03>;
					host0 = <0x00>;
					host1 = <0x05>;
					size-cacheline = <0x20>;
					exclusion-sizes = <0x00 0x00 0x00 0x00>;
				};

				part-03 {
					size = <0x8000>;
					flags = <0x03>;
					host0 = <0x00>;
					host1 = <0x08>;
					size-cacheline = <0x20>;
					exclusion-sizes = <0x00 0x00 0x00 0x00>;
				};

				part-04 {
					size = <0x8000>;
					flags = <0x03>;
					host0 = <0x07>;
					host1 = <0x0b>;
					size-cacheline = <0x20>;
					exclusion-sizes = <0x00 0x00 0x00 0x00>;
				};

				part-05 {
					size = <0x2000>;
					flags = <0x03>;
					host0 = <0x07>;
					host1 = <0x05>;
					size-cacheline = <0x20>;
					exclusion-sizes = <0x00 0x00 0x00 0x00>;
				};

				part-06 {
					size = <0x4000>;
					flags = <0x03>;
					host0 = <0x07>;
					host1 = <0x02>;
					size-cacheline = <0x20>;
					exclusion-sizes = <0x00 0x00 0x00 0x00>;
				};

				part-07 {
					size = <0x2000>;
					flags = <0x03>;
					host0 = <0x07>;
					host1 = <0x01>;
					size-cacheline = <0x20>;
					exclusion-sizes = <0x00 0x00 0x00 0x00>;
				};

				part-08 {
					size = <0x4000>;
					flags = <0x03>;
					host0 = <0x01>;
					host1 = <0x0b>;
					size-cacheline = <0x20>;
					exclusion-sizes = <0x00 0x00 0x00 0x00>;
				};

				part-09 {
					size = <0x7c000>;
					flags = <0x03>;
					host0 = <0x00>;
					host1 = <0x01>;
					size-cacheline = <0x20>;
					exclusion-sizes = <0x00 0x00 0x00 0x00>;
				};

				part-10 {
					size = <0x30000>;
					flags = <0x03>;
					host0 = <0x01>;
					host1 = <0x02>;
					size-cacheline = <0x20>;
					exclusion-sizes = <0x00 0x00 0x00 0x00>;
				};

				part-11 {
					size = <0x2000>;
					flags = <0x03>;
					host0 = <0x00>;
					host1 = <0x0e>;
					size-cacheline = <0x20>;
					exclusion-sizes = <0x00 0x00 0x00 0x00>;
				};

				part-12 {
					size = <0x3000>;
					flags = <0x03>;
					host0 = <0x01>;
					host1 = <0x0e>;
					size-cacheline = <0x20>;
					exclusion-sizes = <0x00 0x00 0x00 0x00>;
				};

				part-13 {
					size = <0xa000>;
					flags = <0x03>;
					host0 = <0x00>;
					host1 = <0x13>;
					size-cacheline = <0x20>;
					exclusion-sizes = <0x00 0x00 0x00 0x00>;
				};

				part-14 {
					size = <0x00>;
					flags = <0x00>;
					host0 = <0xffff>;
					host1 = <0xffff>;
					size-cacheline = <0x00>;
					exclusion-sizes = <0x00 0x00 0x00 0x00>;
				};
			};
		};

		seclib {
			compatible = "qcom,seclib";

			lcp_dare {
				smmu_pt = <0x08>;
				svms = <0x0a>;
			};
		};

		oplus_chg {

			chg_1 {
				support_project = <0x5dc1 0x5dc2 0x5e89 0x611d>;
				support_get_temp_by_subboard_ntc = [00];
				support_get_temp_by_subboard_ntc_adc_channel = [02];
				apply-float-voltage = [01];
				cold-bat-decidegc = [0a];
				float-voltage-mv = <0x1176>;
				over_high_temp_thr = [3c];
				vbat-little-cold-threshold = <0x258>;
				vbat-little-cool-threshold = <0x1f4>;
				vbat-normal-threshold = <0x190>;
				silicon_recheck_bootthd = <0x01>;
				silicon_support_lfc = <0x01>;
				prechg1-thd-mv = <0xbb8>;
				prechg1-current-ma = <0x1f4>;
				battery-type-str = "silicon_1";
				gauge-ic = <0x01>;
				max-term-voltage-mv = <0xd16>;
				min-term-voltage-mv = <0xbb8>;
				dcp-boot-thd-inc-mv = <0xffffffce>;
				cdp-boot-thd-inc-mv = <0x32>;
				sdp-boot-thd-inc-mv = <0x32>;
				wls-boot-thd-inc-mv = <0x32>;
				nochg-boot-thd-inc-mv = <0x32>;
				max-boot-thd-mv = <0xd48>;
				min-boot-thd-mv = <0xc1c>;
				dcp-max-boot-thd-mv = <0xd48>;
				dcp-min-boot-thd-mv = <0xc1c>;
				temp-thd-inc-array = <0xffffffec 0x1f4 0xfffffff6 0x12c 0x00 0x12c 0x14 0x64>;
				pmic-write-reg-data = <0x00 0x07 0x4749 0x16 0xff 0x00 0x07 0x474a 0x0e 0xff>;
			};

			chg_2 {
				support_project = <0x5d0d>;
				support_smooth_fcc_zero_check = <0x01>;
				silicon_recheck_bootthd = <0x01>;
				silicon_support_lfc = <0x01>;
				support_get_temp_by_subboard_ntc = [01];
				support_get_temp_by_subboard_ntc_adc_channel = [01];
				support_identify_battery_by_adc = [01];
				over_high_temp_thr = [3c];
				vbat-little-cold-threshold = <0x258>;
				vbat-little-cool-threshold = <0x1f4>;
				vbat-normal-threshold = <0x190>;
				battery-type-str = "default";

				silicon_1 {
					battery-type-str = "silicon_p_770";
					silicon-battery-min = <0x00>;
					silicon-battery-max = <0x1adb0>;
					prechg1-thd-mv = <0x1770>;
					prechg1-current-ma = <0xfa>;
					max-term-voltage-mv = <0xd16>;
					min-term-voltage-mv = <0xbb8>;
					dcp-boot-thd-inc-mv = <0xffffff9c>;
					cdp-boot-thd-inc-mv = <0x32>;
					sdp-boot-thd-inc-mv = <0x32>;
					wls-boot-thd-inc-mv = <0x32>;
					nochg-boot-thd-inc-mv = <0x32>;
					max-boot-thd-mv = <0xd48>;
					min-boot-thd-mv = <0xc4e>;
					dcp-max-boot-thd-mv = <0xd48>;
					dcp-min-boot-thd-mv = <0xbea>;
					temp-thd-inc-array = <0xffffffec 0x1f4 0xfffffff6 0x1f4 0x00 0x1f4 0x14 0x64>;
					pmic-write-reg-data = <0x00 0x07 0x4749 0x16 0xff 0x00 0x07 0x474a 0x0a 0xff 0x00 0x07 0xf073 0x30 0xff>;
				};

				silicon_2 {
					battery-type-str = "silicon_p_740";
					silicon-battery-min = <0x1adb0>;
					silicon-battery-max = <0x61a80>;
					prechg1-thd-mv = <0x1770>;
					prechg1-current-ma = <0xfa>;
					max-term-voltage-mv = <0xd48>;
					min-term-voltage-mv = <0xbb8>;
					dcp-boot-thd-inc-mv = <0xfffffed4>;
					cdp-boot-thd-inc-mv = <0x32>;
					sdp-boot-thd-inc-mv = <0x32>;
					wls-boot-thd-inc-mv = <0x32>;
					nochg-boot-thd-inc-mv = <0x32>;
					max-boot-thd-mv = <0xd7a>;
					min-boot-thd-mv = <0xbb8>;
					dcp-max-boot-thd-mv = <0xd7a>;
					dcp-min-boot-thd-mv = <0xbb8>;
					temp-thd-inc-array = <0xffffffec 0x1f4 0xfffffff6 0x12c 0x00 0x12c 0x14 0x64>;
					pmic-write-reg-data = <0x00 0x07 0x4749 0x16 0xff 0x00 0x07 0x474a 0x0a 0xff 0x00 0x07 0xf073 0x30 0xff>;
				};
			};

			chg_3 {
				support_project = <0x6018 0x605f>;
				support_smooth_fcc_zero_check = <0x01>;
				silicon_recheck_bootthd = <0x01>;
				silicon_support_lfc = <0x01>;
				support_get_temp_by_subboard_ntc = [01];
				support_get_temp_by_subboard_ntc_adc_channel = [01];
				support_identify_battery_by_adc = [01];
				over_high_temp_thr = [3c];
				vbat-little-cold-threshold = <0x258>;
				vbat-little-cool-threshold = <0x1f4>;
				vbat-normal-threshold = <0x190>;
				battery-type-str = "default";

				silicon_1 {
					battery-type-str = "silicon_p_x24";
					silicon-battery-min = <0x9e98>;
					silicon-battery-max = <0x155cc>;
					prechg1-thd-mv = <0x1770>;
					prechg1-current-ma = <0xfa>;
					max-term-voltage-mv = <0xd16>;
					min-term-voltage-mv = <0xbb8>;
					dcp-boot-thd-inc-mv = <0xffffff9c>;
					cdp-boot-thd-inc-mv = <0x32>;
					sdp-boot-thd-inc-mv = <0x32>;
					nochg-boot-thd-inc-mv = <0x32>;
					max-boot-thd-mv = <0xd48>;
					min-boot-thd-mv = <0xc26>;
					dcp-max-boot-thd-mv = <0xd48>;
					dcp-min-boot-thd-mv = <0xbea>;
					temp-thd-inc-array = <0xffffffec 0x1f4 0xfffffff6 0x1f4 0x00 0x1f4 0x14 0x64>;
					pmic-write-reg-data = <0x00 0x07 0x4749 0x16 0xff 0x00 0x07 0x474a 0x0e 0xff>;
				};

				silicon_2 {
					battery-type-str = "silicon_p_x23";
					silicon-battery-min = <0x16508>;
					silicon-battery-max = <0x30d40>;
					prechg1-thd-mv = <0x1770>;
					prechg1-current-ma = <0xfa>;
					max-term-voltage-mv = <0xd48>;
					min-term-voltage-mv = <0xbb8>;
					dcp-boot-thd-inc-mv = <0xfffffed4>;
					cdp-boot-thd-inc-mv = <0x32>;
					sdp-boot-thd-inc-mv = <0x32>;
					nochg-boot-thd-inc-mv = <0x32>;
					max-boot-thd-mv = <0xd7a>;
					min-boot-thd-mv = <0xbb8>;
					dcp-max-boot-thd-mv = <0xd7a>;
					dcp-min-boot-thd-mv = <0xbb8>;
					temp-thd-inc-array = <0xffffffec 0x1f4 0xfffffff6 0x12c 0x00 0x12c 0x14 0x64>;
					pmic-write-reg-data = <0x00 0x07 0x4749 0x16 0xff 0x00 0x07 0x474a 0x0e 0xff>;
				};
			};

			chg_4 {
				support_project = <0x60eb>;
				support_get_temp_by_subboard_ntc = [01];
				support_get_temp_by_subboard_ntc_adc_channel = [01];
				apply-float-voltage = [01];
				cold-bat-decidegc = [0a];
				float-voltage-mv = <0x1176>;
				over_high_temp_thr = [3c];
				battery-type-str = "silicon_1";
				support_2s_battery_with_1s_pmic = [01];
				silicon_support_lfc = <0x01>;
				silicon_recheck_bootthd = <0x01>;
				prechg1-thd-mv = <0x1770>;
				prechg1-current-ma = <0xfa>;
				vbat-little-cold-threshold = <0x258>;
				vbat-little-cool-threshold = <0x1f4>;
				vbat-normal-threshold = <0x190>;
				max-term-voltage-mv = <0xce4>;
				min-term-voltage-mv = <0xbb8>;
				nochg-boot-thd-inc-mv = <0x32>;
				dcp-boot-thd-inc-mv = <0xfffffed4>;
				cdp-boot-thd-inc-mv = <0x32>;
				sdp-boot-thd-inc-mv = <0x32>;
				wls-boot-thd-inc-mv = <0x32>;
				max-boot-thd-mv = <0xd48>;
				min-boot-thd-mv = <0xc4e>;
				dcp-max-boot-thd-mv = <0xd48>;
				dcp-min-boot-thd-mv = <0xbea>;
				temp-thd-inc-array = <0xffffffec 0x1f4 0xfffffff6 0x1f4 0x00 0x1f4 0x14 0x64>;
				pmic-write-reg-data = <0x00 0x07 0x4749 0x16 0xff 0x00 0x07 0x474a 0x0a 0xff 0x00 0x07 0xf073 0x30 0xff>;
			};

			chg_5 {
				support_project = <0x605e>;
				support_smooth_fcc_zero_check = <0x01>;
				silicon_recheck_bootthd = <0x01>;
				silicon_support_lfc = <0x01>;
				support_get_temp_by_subboard_ntc = [01];
				support_get_temp_by_subboard_ntc_adc_channel = [01];
				support_identify_battery_by_adc = [01];
				over_high_temp_thr = [3c];
				vbat-little-cold-threshold = <0x258>;
				vbat-little-cool-threshold = <0x1f4>;
				vbat-normal-threshold = <0x190>;
				battery-type-str = "default";

				silicon_1 {
					battery-type-str = "silicon_p_x24";
					silicon-battery-min = <0x6590>;
					silicon-battery-max = <0x155cc>;
					prechg1-thd-mv = <0x1770>;
					prechg1-current-ma = <0xfa>;
					max-term-voltage-mv = <0xd16>;
					min-term-voltage-mv = <0xbb8>;
					dcp-boot-thd-inc-mv = <0xffffff9c>;
					cdp-boot-thd-inc-mv = <0x32>;
					sdp-boot-thd-inc-mv = <0x32>;
					nochg-boot-thd-inc-mv = <0x32>;
					max-boot-thd-mv = <0xd48>;
					min-boot-thd-mv = <0xc4e>;
					dcp-max-boot-thd-mv = <0xd48>;
					dcp-min-boot-thd-mv = <0xbea>;
					temp-thd-inc-array = <0xffffffec 0x1f4 0xfffffff6 0x1f4 0x00 0x1f4 0x14 0x64>;
					pmic-write-reg-data = <0x00 0x07 0x4749 0x16 0xff 0x00 0x07 0x474a 0x0e 0xff>;
				};

				silicon_2 {
					battery-type-str = "silicon_p_divo";
					silicon-battery-min = <0x16508>;
					silicon-battery-max = <0x30d40>;
					prechg1-thd-mv = <0x1770>;
					prechg1-current-ma = <0xfa>;
					max-term-voltage-mv = <0xd7a>;
					min-term-voltage-mv = <0xbb8>;
					dcp-boot-thd-inc-mv = <0xfffffed4>;
					cdp-boot-thd-inc-mv = <0x32>;
					sdp-boot-thd-inc-mv = <0x32>;
					nochg-boot-thd-inc-mv = <0x32>;
					max-boot-thd-mv = <0xdac>;
					min-boot-thd-mv = <0xbb8>;
					dcp-max-boot-thd-mv = <0xdac>;
					dcp-min-boot-thd-mv = <0xbb8>;
					temp-thd-inc-array = <0xffffffec 0x1f4 0xfffffff6 0x12c 0x00 0x12c 0x14 0x64>;
					pmic-write-reg-data = <0x00 0x07 0x4749 0x16 0xff 0x00 0x07 0x474a 0x0e 0xff>;
				};
			};

			chg_6 {
				support_project = <0x602c>;
				support_get_temp_by_subboard_ntc = [01];
				support_get_temp_by_subboard_ntc_adc_channel = [01];
				apply-float-voltage = [01];
				cold-bat-decidegc = [0a];
				float-voltage-mv = <0x1176>;
				over_high_temp_thr = [3c];
				battery-type-str = "silicon_p_x24";
				support_2s_battery_with_1s_pmic = [01];
				silicon_support_lfc = <0x01>;
				silicon_recheck_bootthd = <0x01>;
				prechg1-thd-mv = <0x1770>;
				prechg1-current-ma = <0xfa>;
				vbat-little-cold-threshold = <0x258>;
				vbat-little-cool-threshold = <0x1f4>;
				vbat-normal-threshold = <0x190>;
				max-term-voltage-mv = <0xd16>;
				min-term-voltage-mv = <0xbb8>;
				nochg-boot-thd-inc-mv = <0x32>;
				dcp-boot-thd-inc-mv = <0xffffff9c>;
				cdp-boot-thd-inc-mv = <0x32>;
				sdp-boot-thd-inc-mv = <0x32>;
				wls-boot-thd-inc-mv = <0x32>;
				max-boot-thd-mv = <0xd48>;
				min-boot-thd-mv = <0xc26>;
				dcp-max-boot-thd-mv = <0xd48>;
				dcp-min-boot-thd-mv = <0xbea>;
				temp-thd-inc-array = <0xffffffec 0x1f4 0xfffffff6 0x1f4 0x00 0x1f4 0x14 0x64>;
				pmic-write-reg-data = <0x00 0x07 0x4749 0x16 0xff 0x00 0x07 0x474a 0x0a 0xff 0x00 0x07 0xf073 0x30 0xff 0x00 0x07 0x2b50 0x02 0xff>;
			};

			chg_7 {
				support_project = <0x5d55 0x5d56 0x5d57>;
				support_smooth_fcc_zero_check = <0x01>;
				silicon_recheck_bootthd = <0x01>;
				silicon_support_lfc = <0x01>;
				support_get_temp_by_subboard_ntc = [01];
				support_get_temp_by_subboard_ntc_adc_channel = [01];
				support_identify_battery_by_adc = [01];
				over_high_temp_thr = [3c];
				vbat-little-cold-threshold = <0x258>;
				vbat-little-cool-threshold = <0x1f4>;
				vbat-normal-threshold = <0x190>;
				battery-type-str = "default";

				silicon_1 {
					battery-type-str = "silicon_p_770";
					silicon-battery-min = <0x00>;
					silicon-battery-max = <0x1adb0>;
					prechg1-thd-mv = <0x1770>;
					prechg1-current-ma = <0xfa>;
					max-term-voltage-mv = <0xce4>;
					min-term-voltage-mv = <0xbb8>;
					dcp-boot-thd-inc-mv = <0xffffff9c>;
					cdp-boot-thd-inc-mv = <0x32>;
					sdp-boot-thd-inc-mv = <0x32>;
					wls-boot-thd-inc-mv = <0x32>;
					nochg-boot-thd-inc-mv = <0x32>;
					max-boot-thd-mv = <0xd16>;
					min-boot-thd-mv = <0xc4e>;
					dcp-max-boot-thd-mv = <0xd16>;
					dcp-min-boot-thd-mv = <0xbea>;
					temp-thd-inc-array = <0xffffffec 0x1f4 0xfffffff6 0x1f4 0x00 0x1f4 0x14 0x64>;
					pmic-write-reg-data = <0x00 0x07 0x4749 0x16 0xff 0x00 0x07 0x474a 0x0a 0xff 0x00 0x07 0xf073 0x30 0xff>;
				};

				silicon_2 {
					battery-type-str = "silicon_p_740";
					silicon-battery-min = <0x1adb0>;
					silicon-battery-max = <0x61a80>;
					prechg1-thd-mv = <0x1770>;
					prechg1-current-ma = <0xfa>;
					max-term-voltage-mv = <0xd48>;
					min-term-voltage-mv = <0xbb8>;
					dcp-boot-thd-inc-mv = <0xfffffed4>;
					cdp-boot-thd-inc-mv = <0x32>;
					sdp-boot-thd-inc-mv = <0x32>;
					wls-boot-thd-inc-mv = <0x32>;
					nochg-boot-thd-inc-mv = <0x32>;
					max-boot-thd-mv = <0xd7a>;
					min-boot-thd-mv = <0xbb8>;
					dcp-max-boot-thd-mv = <0xd7a>;
					dcp-min-boot-thd-mv = <0xbb8>;
					temp-thd-inc-array = <0xffffffec 0x1f4 0xfffffff6 0x12c 0x00 0x12c 0x14 0x64>;
					pmic-write-reg-data = <0x00 0x07 0x4749 0x16 0xff 0x00 0x07 0x474a 0x0a 0xff 0x00 0x07 0xf073 0x30 0xff>;
				};
			};
		};

		uefi {
			compatible = "qcom,uefi";

			int_param {
				MaxCount = <0x00 0x29>;
				StrMaxCount = <0x00 0x0a>;
				EnableShell = <0x00 0x01>;
				SecPagePoolCount = <0x00 0x1800>;
				EnableSecurityHoleForSplashPartition = <0x00 0x01>;
				SharedIMEMBaseAddr = <0x00 0x14680000>;
				DloadCookieAddr = <0x00 0x1fd9000>;
				DloadCookieValue = <0x00 0x10>;
				SkipDBISetup = <0x00 0x00>;
				PilSubsysDbgCookieAddr = <0x00 0x146806dc>;
				PilSubsysDbgCookieVal = <0x00 0x53444247>;
				NumCpus = <0x00 0x08>;
				NumActiveCores = <0x00 0x08>;
				MaxLogFileSize = <0x00 0x400000>;
				UefiMemUseThreshold = <0x00 0xe1>;
				USBHS1_Config = <0x00 0x00>;
				UsbFnIoRevNum = <0x00 0x10001>;
				PwrBtnShutdownFlag = <0x00 0x00>;
				Sdc1GpioConfigOn = <0x00 0x1e92>;
				Sdc2GpioConfigOn = <0x00 0x1e92>;
				Sdc1GpioConfigOff = <0x00 0xa00>;
				Sdc2GpioConfigOff = <0x00 0xa00>;
				EnableSDHCSwitch = <0x00 0x01>;
				EnableUfsIOC = <0x00 0x01>;
				UfsSmmuConfigForOtherBootDev = <0x00 0x01>;
				SecurityFlag = <0x00 0xc4>;
				EnableLogFsSyncInRetail = <0x00 0x00>;
				DetectRetailUserAttentionHotkey = <0x00 0x00>;
				DetectRetailUserAttentionHotkeyCode = <0x00 0x17>;
				ShmBridgememSize = <0x00 0xa00000>;
				MaxCoreCount = <0x00 0x08>;
				EnableMultiThreading = <0x00 0x01>;
				EarlyInitCoreCnt = <0x00 0x02>;
				IsFunctionalCoreCountToOverrideFlag = <0x00 0x00>;
				EnableUefiSecAppDebugLogDump = <0x00 0x00>;
				AllowNonPersistentVarsInRetail = <0x00 0x01>;
				EnableDisplayThread = <0x00 0x01>;
				EnableDisplayImageFv = <0x00 0x00>;
				DDRInfoNotifyFlag = <0x00 0x00>;
				EnableMultiCoreFvDecompression = <0x00 0x01>;
				EnableVariablePolicyEngine = <0x00 0x00>;
				EnableACPIFallback = <0x00 0x00>;
				DRAM_CLK_PERIOD_ADDR = <0x00 0x240ba050>;
			};

			str_param {
				PlatConfigFileName = "uefiplatLA.cfg";
				OsTypeString = "LA";
				SpecialLogPartition = "LOGFS:\\";
				DefaultChargerApp = "QcomChargerApp";
				DefaultBDSBootApp = "LinuxLoader";
			};
		};

		qntm_def {
			compatible = "qcom,qntm_def";

			qntm_dym_sid_info_type_1 {
				subsys = <0x00>;
				share_method = <0x01>;
				avmid = <0x00>;
				subsys_name = <0x00>;
				sid = <0x00>;
				input_base = <0x00>;
				csid = <0x00>;
				mask = <0x00>;
			};

			qntm_dym_sid_info_type_2 {
				subsys = <0x01>;
				share_method = <0x01>;
				avmid = <0x00>;
				subsys_name = <0x00>;
				sid = <0x00>;
				input_base = <0x00>;
				csid = <0x00>;
				mask = <0x00>;
			};

			qntm_dym_sid_info_type_3 {
				subsys = <0x02>;
				share_method = <0x02>;
				avmid = <0x00>;
				subsys_name = "LPASS";
				sid = <0x1083>;
				input_base = <0x3000002>;
				csid = <0x03>;
				mask = <0x80>;
			};

			qntm_dym_sid_info_type_4 {
				subsys = <0x03>;
				share_method = <0x01>;
				avmid = <0x00>;
				subsys_name = <0x00>;
				sid = <0x00>;
				input_base = <0x00>;
				csid = <0x00>;
				mask = <0x00>;
			};

			qntm_dym_sid_info_type_5 {
				subsys = <0x04>;
				share_method = <0x02>;
				avmid = <0x00>;
				subsys_name = "COMPUTE";
				sid = <0xc21>;
				input_base = <0x300000c>;
				csid = <0x01>;
				mask = <0x20>;
			};

			qntm_dym_sid_info_type_6 {
				subsys = <0x05>;
				share_method = <0x03>;
				avmid = <0x0f>;
				subsys_name = <0x00>;
				sid = <0x00>;
				input_base = <0x00>;
				csid = <0x00>;
				mask = <0x00>;
			};

			qntm_dym_sid_info_type_7 {
				subsys = <0x06>;
				share_method = <0x01>;
				avmid = <0x00>;
				subsys_name = <0x00>;
				sid = <0x00>;
				input_base = <0x00>;
				csid = <0x00>;
				mask = <0x00>;
			};

			qntm_dym_sid_info_type_8 {
				subsys = <0x07>;
				share_method = <0x01>;
				avmid = <0x00>;
				subsys_name = <0x00>;
				sid = <0x00>;
				input_base = <0x00>;
				csid = <0x00>;
				mask = <0x00>;
			};
		};

		quantum {
			compatible = "qcom,quantum";
			enter_quantum = <0x00>;
		};

		smp2p {
			compatible = "qcom,smp2p";
			fflags = <0x01>;
			max-entries = <0x10>;

			smp2p-interrupts {

				intr-01 {
					dest = <0x02>;
					proc = <0x03>;
					irq = <0x02>;
				};

				intr-02 {
					dest = <0x05>;
					proc = <0x06>;
					irq = <0x02>;
				};

				intr-03 {
					dest = <0x01>;
					proc = <0x02>;
					irq = <0x02>;
				};

				intr-04 {
					dest = <0x13>;
					proc = <0x2e>;
					irq = <0x02>;
				};

				intr-05 {
					dest = <0xffff>;
					proc = <0x8c>;
					irq = <0xffffffff>;
				};
			};
		};

		glink {
			compatible = "qcom,glink";

			xport-smem-config {

				edge-01 {
					remote-host = <0x02>;
					fifo-size = <0x4000>;
					mtu-size = <0x1000>;
					irq-out = <0x03 0x00>;
					default-qos = <0x01>;
					custom-fifo-alloc = <0x00>;
					clear-interrupt = <0x00>;
				};

				edge-02 {
					remote-host = <0x05>;
					fifo-size = <0x4000>;
					mtu-size = <0x1000>;
					irq-out = <0x06 0x00>;
					default-qos = <0x01>;
					custom-fifo-alloc = <0x00>;
					clear-interrupt = <0x00>;
				};

				edge-03 {
					remote-host = <0x01>;
					fifo-size = <0x4000>;
					mtu-size = <0x1000>;
					irq-out = <0x02 0x00>;
					default-qos = <0x01>;
					custom-fifo-alloc = <0x00>;
					clear-interrupt = <0x00>;
				};

				edge-04 {
					remote-host = <0x13>;
					fifo-size = <0x4000>;
					mtu-size = <0x1000>;
					irq-out = <0x2e 0x00>;
					default-qos = <0x01>;
					custom-fifo-alloc = <0x00>;
					clear-interrupt = <0x00>;
				};
			};
		};

		mailbox {
			compatible = "qcom,mailbox";

			mailbox-config {

				remote-01 {
					tx_pa = <0x00 0x18980000>;
					rx_pa = <0x00 0x16420000>;
					tx_size = <0x300>;
					tx_idr_offset = <0x00>;
					tx_cmd_offset = <0x100>;
					rx_size = <0x4c08>;
					rx_idr_offset = <0x00>;
					rx_cmd_offset = <0x100>;
					rx_map_offset = <0x4000>;
					rx_stat_offset = <0x4400>;
					rx_clear_offset = <0x4800>;
					rx_en_offset = <0x4c00>;
					irq = <0x40 0x00>;
					tx_sec_access = [00];
					rx_sec_access = [00];
					is_pdp = [01];
					remote = "pdp0";
				};

				remote-02 {
					tx_pa = <0x00 0x19980000>;
					rx_pa = <0x00 0x16420000>;
					tx_size = <0x300>;
					tx_idr_offset = <0x00>;
					tx_cmd_offset = <0x100>;
					rx_size = <0x4c08>;
					rx_idr_offset = <0x00>;
					rx_cmd_offset = <0x100>;
					rx_map_offset = <0x4000>;
					rx_stat_offset = <0x4400>;
					rx_clear_offset = <0x4800>;
					rx_en_offset = <0x4c00>;
					irq = <0x40 0x00>;
					tx_sec_access = [00];
					rx_sec_access = [00];
					is_pdp = [01];
					remote = "pdp1";
				};

				remote-03 {
					tx_pa = <0x00 0x17830000>;
					rx_pa = <0x00 0x16430000>;
					tx_size = <0x300>;
					tx_idr_offset = <0x00>;
					tx_cmd_offset = <0x100>;
					rx_size = <0x4c08>;
					rx_idr_offset = <0x00>;
					rx_cmd_offset = <0x100>;
					rx_map_offset = <0x4000>;
					rx_stat_offset = <0x4400>;
					rx_clear_offset = <0x4800>;
					rx_en_offset = <0x4c00>;
					irq = <0x3a 0x00>;
					tx_sec_access = [00];
					rx_sec_access = [00];
					is_pdp = [00];
					remote = "cpucp";
				};
			};

			channels {

				pdp0 {

					client-01 {
						tx_ch_id = [00];
						rx_ch_id = [00];
						ch_name = "scmi";
					};

					client-02 {
						tx_ch_id = [06];
						rx_ch_id = [ff];
						ch_name = "test";
					};

					client-03 {
						tx_ch_id = [ff];
						rx_ch_id = [0a];
						ch_name = "test2";
					};
				};

				pdp1 {

					client-01 {
						tx_ch_id = [00];
						rx_ch_id = [01];
						ch_name = "scmi";
					};
				};

				cpucp {

					client-01 {
						tx_ch_id = [00];
						rx_ch_id = [00];
						ch_name = "scmi";
					};

					client-02 {
						tx_ch_id = [ff];
						rx_ch_id = [ff];
						ch_name = "test";
					};
				};
			};
		};
	};

	__symbols__ {
		soc = "/soc";
		pmic0 = "/soc/spmi_bus@c400000/pmk8550@0";
		therm_table = "/soc/spmi_bus@c400000/pmk8550@0/spmi-vadc@92/therm_table";
		tlmm = "/soc/pinctrl@f100000";
		qup2_se0_l0 = "/soc/pinctrl@f100000/qup2_se0_l0";
		qup2_se0_l1 = "/soc/pinctrl@f100000/qup2_se0_l1";
		qup2_se0_l2 = "/soc/pinctrl@f100000/qup2_se0_l2";
		qup2_se0_l3 = "/soc/pinctrl@f100000/qup2_se0_l3";
		qup2_se1_l0 = "/soc/pinctrl@f100000/qup2_se1_l0";
		qup2_se1_l1 = "/soc/pinctrl@f100000/qup2_se1_l1";
		qup2_se1_l2 = "/soc/pinctrl@f100000/qup2_se1_l2";
		qup2_se1_l3 = "/soc/pinctrl@f100000/qup2_se1_l3";
		qup2_se2_l0 = "/soc/pinctrl@f100000/qup2_se2_l0";
		qup2_se2_l1 = "/soc/pinctrl@f100000/qup2_se2_l1";
		qup2_se2_l2 = "/soc/pinctrl@f100000/qup2_se2_l2";
		qup2_se2_l3 = "/soc/pinctrl@f100000/qup2_se2_l3";
		qup2_se3_l0 = "/soc/pinctrl@f100000/qup2_se3_l0";
		qup2_se2_l6 = "/soc/pinctrl@f100000/qup2_se2_l6";
		qup2_se3_l1 = "/soc/pinctrl@f100000/qup2_se3_l1";
		qup2_se2_l4 = "/soc/pinctrl@f100000/qup2_se2_l4";
		qup2_se3_l2 = "/soc/pinctrl@f100000/qup2_se3_l2";
		qup2_se3_l3 = "/soc/pinctrl@f100000/qup2_se3_l3";
		qup2_se2_l5 = "/soc/pinctrl@f100000/qup2_se2_l5";
		qup2_se4_l0 = "/soc/pinctrl@f100000/qup2_se4_l0";
		qup2_se4_l1 = "/soc/pinctrl@f100000/qup2_se4_l1";
		qup2_se4_l2 = "/soc/pinctrl@f100000/qup2_se4_l2";
		qup2_se4_l3 = "/soc/pinctrl@f100000/qup2_se4_l3";
		qup2_se5_l0 = "/soc/pinctrl@f100000/qup2_se5_l0";
		qup2_se5_l1 = "/soc/pinctrl@f100000/qup2_se5_l1";
		qup2_se5_l2 = "/soc/pinctrl@f100000/qup2_se5_l2";
		qup2_se5_l3 = "/soc/pinctrl@f100000/qup2_se5_l3";
		qup2_se5_l6 = "/soc/pinctrl@f100000/qup2_se5_l6";
		qup2_se6_l0 = "/soc/pinctrl@f100000/qup2_se6_l0";
		qup2_se6_l1 = "/soc/pinctrl@f100000/qup2_se6_l1";
		qup2_se6_l2 = "/soc/pinctrl@f100000/qup2_se6_l2";
		qup2_se6_l3 = "/soc/pinctrl@f100000/qup2_se6_l3";
		qup2_se7_l0 = "/soc/pinctrl@f100000/qup2_se7_l0";
		qup2_se7_l1 = "/soc/pinctrl@f100000/qup2_se7_l1";
		qup2_se7_l2 = "/soc/pinctrl@f100000/qup2_se7_l2";
		qup2_se7_l3 = "/soc/pinctrl@f100000/qup2_se7_l3";
		qup1_se0_l0 = "/soc/pinctrl@f100000/qup1_se0_l0";
		qup1_se0_l1 = "/soc/pinctrl@f100000/qup1_se0_l1";
		qup1_se0_l2 = "/soc/pinctrl@f100000/qup1_se0_l2";
		qup1_se0_l3 = "/soc/pinctrl@f100000/qup1_se0_l3";
		qup1_se1_l0 = "/soc/pinctrl@f100000/qup1_se1_l0";
		qup1_se1_l1 = "/soc/pinctrl@f100000/qup1_se1_l1";
		qup1_se1_l2 = "/soc/pinctrl@f100000/qup1_se1_l2";
		qup1_se1_l3 = "/soc/pinctrl@f100000/qup1_se1_l3";
		qup1_se2_l0 = "/soc/pinctrl@f100000/qup1_se2_l0";
		qup1_se2_l1 = "/soc/pinctrl@f100000/qup1_se2_l1";
		qup1_se2_l2 = "/soc/pinctrl@f100000/qup1_se2_l2";
		qup1_se2_l3 = "/soc/pinctrl@f100000/qup1_se2_l3";
		qup1_se3_l0 = "/soc/pinctrl@f100000/qup1_se3_l0";
		qup1_se3_l1 = "/soc/pinctrl@f100000/qup1_se3_l1";
		qup1_se3_l2 = "/soc/pinctrl@f100000/qup1_se3_l2";
		qup1_se3_l3 = "/soc/pinctrl@f100000/qup1_se3_l3";
		qup1_se4_l0 = "/soc/pinctrl@f100000/qup1_se4_l0";
		qup1_se4_l1 = "/soc/pinctrl@f100000/qup1_se4_l1";
		qup1_se4_l2 = "/soc/pinctrl@f100000/qup1_se4_l2";
		qup1_se4_l3 = "/soc/pinctrl@f100000/qup1_se4_l3";
		qup1_se5_l0 = "/soc/pinctrl@f100000/qup1_se5_l0";
		qup1_se5_l1 = "/soc/pinctrl@f100000/qup1_se5_l1";
		qup1_se5_l2 = "/soc/pinctrl@f100000/qup1_se5_l2";
		qup1_se5_l3 = "/soc/pinctrl@f100000/qup1_se5_l3";
		qup1_se6_l0 = "/soc/pinctrl@f100000/qup1_se6_l0";
		qup1_se6_l1 = "/soc/pinctrl@f100000/qup1_se6_l1";
		qup1_se6_l2 = "/soc/pinctrl@f100000/qup1_se6_l2";
		qup1_se6_l3 = "/soc/pinctrl@f100000/qup1_se6_l3";
		qup1_se7_l0 = "/soc/pinctrl@f100000/qup1_se7_l0";
		qup1_se7_l1 = "/soc/pinctrl@f100000/qup1_se7_l1";
		qup1_se7_l2 = "/soc/pinctrl@f100000/qup1_se7_l2";
		qup1_se7_l3 = "/soc/pinctrl@f100000/qup1_se7_l3";
		i2chub0_se0_l0 = "/soc/pinctrl@f100000/i2chub0_se0_l0";
		i2chub0_se0_l1 = "/soc/pinctrl@f100000/i2chub0_se0_l1";
		i2chub0_se1_l0 = "/soc/pinctrl@f100000/i2chub0_se1_l0";
		i2chub0_se1_l1 = "/soc/pinctrl@f100000/i2chub0_se1_l1";
		i2chub0_se2_l0 = "/soc/pinctrl@f100000/i2chub0_se2_l0";
		i2chub0_se2_l1 = "/soc/pinctrl@f100000/i2chub0_se2_l1";
		i2chub0_se3_l0 = "/soc/pinctrl@f100000/i2chub0_se3_l0";
		i2chub0_se3_l1 = "/soc/pinctrl@f100000/i2chub0_se3_l1";
		i2chub0_se4_l0 = "/soc/pinctrl@f100000/i2chub0_se4_l0";
		i2chub0_se4_l1 = "/soc/pinctrl@f100000/i2chub0_se4_l1";
		i2chub0_se5_l0 = "/soc/pinctrl@f100000/i2chub0_se5_l0";
		i2chub0_se5_l1 = "/soc/pinctrl@f100000/i2chub0_se5_l1";
		i2chub0_se6_l0 = "/soc/pinctrl@f100000/i2chub0_se6_l0";
		i2chub0_se6_l1 = "/soc/pinctrl@f100000/i2chub0_se6_l1";
		i2chub0_se9_l0 = "/soc/pinctrl@f100000/i2chub0_se9_l0";
		i2chub0_se9_l1 = "/soc/pinctrl@f100000/i2chub0_se9_l1";
		i2chub0_se7_l0 = "/soc/pinctrl@f100000/i2chub0_se7_l0";
		i2chub0_se7_l1 = "/soc/pinctrl@f100000/i2chub0_se7_l1";
		qup1_se2_l4 = "/soc/pinctrl@f100000/qup1_se2_l4";
		qup1_se2_l5 = "/soc/pinctrl@f100000/qup1_se2_l5";
		qup1_se2_l6 = "/soc/pinctrl@f100000/qup1_se2_l6";
		i2chub0_se8_l0 = "/soc/pinctrl@f100000/i2chub0_se8_l0";
		i2chub0_se8_l1 = "/soc/pinctrl@f100000/i2chub0_se8_l1";
		top_qup0_se0_i2c_active = "/soc/pinctrl@f100000/top_qup0_se0_i2c_active";
		top_qup0_se0_i2c_sleep = "/soc/pinctrl@f100000/top_qup0_se0_i2c_sleep";
		top_qup0_se1_i2c_active = "/soc/pinctrl@f100000/top_qup0_se1_i2c_active";
		top_qup0_se1_i2c_sleep = "/soc/pinctrl@f100000/top_qup0_se1_i2c_sleep";
		top_qup0_se2_i2c_active = "/soc/pinctrl@f100000/top_qup0_se2_i2c_active";
		top_qup0_se2_i2c_sleep = "/soc/pinctrl@f100000/top_qup0_se2_i2c_sleep";
		top_qup0_se3_i2c_active = "/soc/pinctrl@f100000/top_qup0_se3_i2c_active";
		top_qup0_se3_i2c_sleep = "/soc/pinctrl@f100000/top_qup0_se3_i2c_sleep";
		top_qup0_se4_i2c_active = "/soc/pinctrl@f100000/top_qup0_se4_i2c_active";
		top_qup0_se4_i2c_sleep = "/soc/pinctrl@f100000/top_qup0_se4_i2c_sleep";
		top_qup0_se5_i2c_active = "/soc/pinctrl@f100000/top_qup0_se5_i2c_active";
		top_qup0_se5_i2c_sleep = "/soc/pinctrl@f100000/top_qup0_se5_i2c_sleep";
		top_qup0_se6_i2c_active = "/soc/pinctrl@f100000/top_qup0_se6_i2c_active";
		top_qup0_se6_i2c_sleep = "/soc/pinctrl@f100000/top_qup0_se6_i2c_sleep";
		top_qup0_se7_i2c_active = "/soc/pinctrl@f100000/top_qup0_se7_i2c_active";
		top_qup0_se7_i2c_sleep = "/soc/pinctrl@f100000/top_qup0_se7_i2c_sleep";
		top_qup0_se8_i2c_active = "/soc/pinctrl@f100000/top_qup0_se8_i2c_active";
		top_qup0_se8_i2c_sleep = "/soc/pinctrl@f100000/top_qup0_se8_i2c_sleep";
		top_qup0_se9_i2c_active = "/soc/pinctrl@f100000/top_qup0_se9_i2c_active";
		top_qup0_se9_i2c_sleep = "/soc/pinctrl@f100000/top_qup0_se9_i2c_sleep";
		top_qup1_se0_i2c_active = "/soc/pinctrl@f100000/top_qup1_se0_i2c_active";
		top_qup1_se0_i2c_sleep = "/soc/pinctrl@f100000/top_qup1_se0_i2c_sleep";
		top_qup1_se0_spi_active = "/soc/pinctrl@f100000/top_qup1_se0_spi_active";
		top_qup1_se0_spi_sleep = "/soc/pinctrl@f100000/top_qup1_se0_spi_sleep";
		top_qup1_se0_uart_active = "/soc/pinctrl@f100000/top_qup1_se0_uart_active";
		top_qup1_se0_uart_sleep = "/soc/pinctrl@f100000/top_qup1_se0_uart_sleep";
		top_qup1_se1_i2c_active = "/soc/pinctrl@f100000/top_qup1_se1_i2c_active";
		top_qup1_se1_i2c_sleep = "/soc/pinctrl@f100000/top_qup1_se1_i2c_sleep";
		top_qup1_se1_spi_active = "/soc/pinctrl@f100000/top_qup1_se1_spi_active";
		top_qup1_se1_spi_sleep = "/soc/pinctrl@f100000/top_qup1_se1_spi_sleep";
		top_qup1_se1_uart_active = "/soc/pinctrl@f100000/top_qup1_se1_uart_active";
		top_qup1_se1_uart_sleep = "/soc/pinctrl@f100000/top_qup1_se1_uart_sleep";
		top_qup1_se2_i2c_active = "/soc/pinctrl@f100000/top_qup1_se2_i2c_active";
		top_qup1_se2_i2c_sleep = "/soc/pinctrl@f100000/top_qup1_se2_i2c_sleep";
		top_qup1_se2_spi_active = "/soc/pinctrl@f100000/top_qup1_se2_spi_active";
		top_qup1_se2_spi_sleep = "/soc/pinctrl@f100000/top_qup1_se2_spi_sleep";
		top_qup1_se2_uart_active = "/soc/pinctrl@f100000/top_qup1_se2_uart_active";
		top_qup1_se2_uart_sleep = "/soc/pinctrl@f100000/top_qup1_se2_uart_sleep";
		top_qup1_se3_i2c_active = "/soc/pinctrl@f100000/top_qup1_se3_i2c_active";
		top_qup1_se3_i2c_sleep = "/soc/pinctrl@f100000/top_qup1_se3_i2c_sleep";
		top_qup1_se3_spi_active = "/soc/pinctrl@f100000/top_qup1_se3_spi_active";
		top_qup1_se3_spi_sleep = "/soc/pinctrl@f100000/top_qup1_se3_spi_sleep";
		top_qup1_se3_uart_active = "/soc/pinctrl@f100000/top_qup1_se3_uart_active";
		top_qup1_se3_uart_sleep = "/soc/pinctrl@f100000/top_qup1_se3_uart_sleep";
		top_qup1_se4_i2c_active = "/soc/pinctrl@f100000/top_qup1_se4_i2c_active";
		top_qup1_se4_i2c_sleep = "/soc/pinctrl@f100000/top_qup1_se4_i2c_sleep";
		top_qup1_se4_spi_active = "/soc/pinctrl@f100000/top_qup1_se4_spi_active";
		top_qup1_se4_spi_sleep = "/soc/pinctrl@f100000/top_qup1_se4_spi_sleep";
		top_qup1_se4_uart_active = "/soc/pinctrl@f100000/top_qup1_se4_uart_active";
		top_qup1_se4_uart_sleep = "/soc/pinctrl@f100000/top_qup1_se4_uart_sleep";
		top_qup1_se5_i2c_active = "/soc/pinctrl@f100000/top_qup1_se5_i2c_active";
		top_qup1_se5_i2c_sleep = "/soc/pinctrl@f100000/top_qup1_se5_i2c_sleep";
		top_qup1_se5_spi_active = "/soc/pinctrl@f100000/top_qup1_se5_spi_active";
		top_qup1_se5_spi_sleep = "/soc/pinctrl@f100000/top_qup1_se5_spi_sleep";
		top_qup1_se5_uart_active = "/soc/pinctrl@f100000/top_qup1_se5_uart_active";
		top_qup1_se5_uart_sleep = "/soc/pinctrl@f100000/top_qup1_se5_uart_sleep";
		top_qup1_se6_i2c_active = "/soc/pinctrl@f100000/top_qup1_se6_i2c_active";
		top_qup1_se6_i2c_sleep = "/soc/pinctrl@f100000/top_qup1_se6_i2c_sleep";
		top_qup1_se6_spi_active = "/soc/pinctrl@f100000/top_qup1_se6_spi_active";
		top_qup1_se6_spi_sleep = "/soc/pinctrl@f100000/top_qup1_se6_spi_sleep";
		top_qup1_se6_uart_active = "/soc/pinctrl@f100000/top_qup1_se6_uart_active";
		top_qup1_se6_uart_sleep = "/soc/pinctrl@f100000/top_qup1_se6_uart_sleep";
		top_qup1_se7_i2c_active = "/soc/pinctrl@f100000/top_qup1_se7_i2c_active";
		top_qup1_se7_i2c_sleep = "/soc/pinctrl@f100000/top_qup1_se7_i2c_sleep";
		top_qup1_se7_spi_active = "/soc/pinctrl@f100000/top_qup1_se7_spi_active";
		top_qup1_se7_spi_sleep = "/soc/pinctrl@f100000/top_qup1_se7_spi_sleep";
		top_qup1_se7_uart_active = "/soc/pinctrl@f100000/top_qup1_se7_uart_active";
		top_qup1_se7_uart_sleep = "/soc/pinctrl@f100000/top_qup1_se7_uart_sleep";
		top_qup2_se0_i2c_active = "/soc/pinctrl@f100000/top_qup2_se0_i2c_active";
		top_qup2_se0_i2c_sleep = "/soc/pinctrl@f100000/top_qup2_se0_i2c_sleep";
		top_qup2_se0_spi_active = "/soc/pinctrl@f100000/top_qup2_se0_spi_active";
		top_qup2_se0_spi_sleep = "/soc/pinctrl@f100000/top_qup2_se0_spi_sleep";
		top_qup2_se0_uart_active = "/soc/pinctrl@f100000/top_qup2_se0_uart_active";
		top_qup2_se0_uart_sleep = "/soc/pinctrl@f100000/top_qup2_se0_uart_sleep";
		top_qup2_se1_i2c_active = "/soc/pinctrl@f100000/top_qup2_se1_i2c_active";
		top_qup2_se1_i2c_sleep = "/soc/pinctrl@f100000/top_qup2_se1_i2c_sleep";
		top_qup2_se1_spi_active = "/soc/pinctrl@f100000/top_qup2_se1_spi_active";
		top_qup2_se1_spi_sleep = "/soc/pinctrl@f100000/top_qup2_se1_spi_sleep";
		top_qup2_se1_uart_active = "/soc/pinctrl@f100000/top_qup2_se1_uart_active";
		top_qup2_se1_uart_sleep = "/soc/pinctrl@f100000/top_qup2_se1_uart_sleep";
		top_qup2_se2_i2c_active = "/soc/pinctrl@f100000/top_qup2_se2_i2c_active";
		top_qup2_se2_i2c_sleep = "/soc/pinctrl@f100000/top_qup2_se2_i2c_sleep";
		top_qup2_se2_spi_active = "/soc/pinctrl@f100000/top_qup2_se2_spi_active";
		top_qup2_se2_spi_sleep = "/soc/pinctrl@f100000/top_qup2_se2_spi_sleep";
		top_qup2_se2_uart_active = "/soc/pinctrl@f100000/top_qup2_se2_uart_active";
		top_qup2_se2_uart_sleep = "/soc/pinctrl@f100000/top_qup2_se2_uart_sleep";
		top_qup2_se3_i2c_active = "/soc/pinctrl@f100000/top_qup2_se3_i2c_active";
		top_qup2_se3_i2c_sleep = "/soc/pinctrl@f100000/top_qup2_se3_i2c_sleep";
		top_qup2_se3_spi_active = "/soc/pinctrl@f100000/top_qup2_se3_spi_active";
		top_qup2_se3_spi_sleep = "/soc/pinctrl@f100000/top_qup2_se3_spi_sleep";
		top_qup2_se3_uart_active = "/soc/pinctrl@f100000/top_qup2_se3_uart_active";
		top_qup2_se3_uart_sleep = "/soc/pinctrl@f100000/top_qup2_se3_uart_sleep";
		top_qup2_se4_i2c_active = "/soc/pinctrl@f100000/top_qup2_se4_i2c_active";
		top_qup2_se4_i2c_sleep = "/soc/pinctrl@f100000/top_qup2_se4_i2c_sleep";
		top_qup2_se4_spi_active = "/soc/pinctrl@f100000/top_qup2_se4_spi_active";
		top_qup2_se4_spi_sleep = "/soc/pinctrl@f100000/top_qup2_se4_spi_sleep";
		top_qup2_se4_uart_active = "/soc/pinctrl@f100000/top_qup2_se4_uart_active";
		top_qup2_se4_uart_sleep = "/soc/pinctrl@f100000/top_qup2_se4_uart_sleep";
		top_qup2_se5_i2c_active = "/soc/pinctrl@f100000/top_qup2_se5_i2c_active";
		top_qup2_se5_i2c_sleep = "/soc/pinctrl@f100000/top_qup2_se5_i2c_sleep";
		top_qup2_se5_spi_active = "/soc/pinctrl@f100000/top_qup2_se5_spi_active";
		top_qup2_se5_spi_sleep = "/soc/pinctrl@f100000/top_qup2_se5_spi_sleep";
		top_qup2_se5_uart_active = "/soc/pinctrl@f100000/top_qup2_se5_uart_active";
		top_qup2_se5_uart_sleep = "/soc/pinctrl@f100000/top_qup2_se5_uart_sleep";
		top_qup2_se6_i2c_active = "/soc/pinctrl@f100000/top_qup2_se6_i2c_active";
		top_qup2_se6_i2c_sleep = "/soc/pinctrl@f100000/top_qup2_se6_i2c_sleep";
		top_qup2_se6_spi_active = "/soc/pinctrl@f100000/top_qup2_se6_spi_active";
		top_qup2_se6_spi_sleep = "/soc/pinctrl@f100000/top_qup2_se6_spi_sleep";
		top_qup2_se6_uart_active = "/soc/pinctrl@f100000/top_qup2_se6_uart_active";
		top_qup2_se6_uart_sleep = "/soc/pinctrl@f100000/top_qup2_se6_uart_sleep";
		top_qup2_se7_i2c_active = "/soc/pinctrl@f100000/top_qup2_se7_i2c_active";
		top_qup2_se7_i2c_sleep = "/soc/pinctrl@f100000/top_qup2_se7_i2c_sleep";
		top_qup2_se7_spi_active = "/soc/pinctrl@f100000/top_qup2_se7_spi_active";
		top_qup2_se7_spi_sleep = "/soc/pinctrl@f100000/top_qup2_se7_spi_sleep";
		top_qup2_se7_uart_active = "/soc/pinctrl@f100000/top_qup2_se7_uart_active";
		top_qup2_se7_uart_sleep = "/soc/pinctrl@f100000/top_qup2_se7_uart_sleep";
		ufs = "/soc/ufs0@1D80000";
		pil_proxy_vote = "/soc/pil/pil_proxy_vote";
		APPS_MMU500_SMMU_APP_handle = "/soc/iort/APPS_MMU500_SMMU_APP";
		GPU_GFX_MMU500_SMMU_GFX_handle = "/soc/iort/GPU_GFX_MMU500_SMMU_GFX";
		cam_bist_mclk_cc = "/soc/clock-controller@1760000";
		cam_cc = "/soc/clock-controller@ade0000";
		disp_cc = "/soc/clock-controller@af00000";
		eva_cc = "/soc/clock-controller@abf0000";
		gcc = "/soc/clock-controller@100000";
		gpu_cc = "/soc/clock-controller@3d90000";
		gx_clkctl = "/soc/clock-controller@3d64000";
		tcsr_cc = "/soc/clock-controller@f200000";
		video_cc = "/soc/clock-controller@aaf0000";
		cam_cesta = "/soc/cesta@adcce00";
		disp_cesta = "/soc/cesta@af27000";
		mm_cesta = "/soc/cesta@a908000";
		pcie_cesta = "/soc/cesta@1d03000";
		vdd_mxa = "/soc/vdd_mxa";
		vdd_mxc = "/soc/vdd_mxc";
		vdd_cx = "/soc/vdd_cx";
		vdd_mm = "/soc/vdd_mm";
		vdd_gx = "/soc/vdd_gx";
		vdd_lpi_mx = "/soc/vdd_lpi_mx";
		vdd_lpi_cx = "/soc/vdd_lpi_cx";
		vdd_nsp = "/soc/vdd_nsp";
		vdd_nsp2 = "/soc/vdd_nsp2";
		vdd_gmxc = "/soc/vdd_gmxc";
		sdcc = "/soc/sdc1@8804000";
		smp2p_err_fatal_handle = "/soc/ssr/smp2p_err_fatal";
		smp2p_err_ready_handle = "/soc/ssr/smp2p_err_ready";
		smp2p_proxy_unvote_handle = "/soc/ssr/smp2p_proxy_unvote";
		smp2p_stop_ack_handle = "/soc/ssr/smp2p_stop_ack";
		systemcache0 = "/soc/systemcache@24800000";
		sw = "/sw";
	};
};
