
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003631                       # Number of seconds simulated
sim_ticks                                  3630722500                       # Number of ticks simulated
final_tick                                 3630722500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 292027                       # Simulator instruction rate (inst/s)
host_op_rate                                   292027                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              212053694                       # Simulator tick rate (ticks/s)
host_mem_usage                                 637024                       # Number of bytes of host memory used
host_seconds                                    17.12                       # Real time elapsed on the host
sim_insts                                     5000000                       # Number of instructions simulated
sim_ops                                       5000000                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           88704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          244224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             332928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        88704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         88704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        32896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           32896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             3816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           514                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                514                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           24431501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           67265951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              91697451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      24431501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         24431501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         9060456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              9060456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         9060456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          24431501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          67265951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            100757907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5202                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        514                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5202                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      514                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 332800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   31936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  332928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                32896                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                3                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3629567000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5202                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  514                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.764376                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.921839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          250     20.29%     20.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          394     31.98%     52.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          346     28.08%     80.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           49      3.98%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           38      3.08%     87.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           16      1.30%     88.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           14      1.14%     89.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      1.06%     90.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          112      9.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1232                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           28                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     185.678571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     76.503267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    583.241901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            22     78.57%     78.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            5     17.86%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      3.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            28                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           28                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.821429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.804899                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.772374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     10.71%     10.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      3.57%     14.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               23     82.14%     96.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      3.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            28                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     48576500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               146076500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26000000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9341.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28091.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        91.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         8.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     91.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      9.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.36                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4125                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     341                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.34                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     634983.73                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4195800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2289375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                17854200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                1717200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            236988960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            930729915                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1360761750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             2554537200                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            703.990586                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   2259533000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     121160000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1248896500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5118120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2792625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                22698000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1516320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            236988960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1512383850                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            850539000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             2632036875                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            725.348287                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1406428250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     121160000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2101078000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                  265557                       # Number of BP lookups
system.cpu.branchPred.condPredicted             48838                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2700                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               152795                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  145193                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.024706                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  106804                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 17                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       473767                       # DTB read hits
system.cpu.dtb.read_misses                        215                       # DTB read misses
system.cpu.dtb.read_acv                             1                       # DTB read access violations
system.cpu.dtb.read_accesses                   473982                       # DTB read accesses
system.cpu.dtb.write_hits                       58211                       # DTB write hits
system.cpu.dtb.write_misses                       257                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                   58468                       # DTB write accesses
system.cpu.dtb.data_hits                       531978                       # DTB hits
system.cpu.dtb.data_misses                        472                       # DTB misses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_accesses                   532450                       # DTB accesses
system.cpu.itb.fetch_hits                      619527                       # ITB hits
system.cpu.itb.fetch_misses                       137                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  619664                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   59                       # Number of system calls
system.cpu.numCycles                          7261446                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             655486                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5083799                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      265557                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             251997                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6478568                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6004                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   77                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          5385                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    619527                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1848                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7142518                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.711766                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.916749                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6070955     85.00%     85.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4594      0.06%     85.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   291258      4.08%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3645      0.05%     89.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   363618      5.09%     94.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     3071      0.04%     94.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   112332      1.57%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2425      0.03%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   290620      4.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7142518                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.036571                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.700108                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   246319                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6249153                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     36999                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                607917                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2130                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               108477                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   897                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                5066016                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  3579                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   2130                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   350647                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3096955                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          17193                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    419579                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3256014                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5060522                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   310                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3067193                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    239                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  66826                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4825598                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               7299658                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1061749                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           6237828                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4794252                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    31245                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                543                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            419                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4151875                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               471096                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               60534                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              2842                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1127                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5035346                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 737                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5031602                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               410                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           35982                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        17338                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             95                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7142518                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.704458                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.811585                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3311512     46.36%     46.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2924342     40.94%     87.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              675155      9.45%     96.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              202227      2.83%     99.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8786      0.12%     99.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               12568      0.18%     99.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4512      0.06%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2115      0.03%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1301      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7142518                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     780      3.05%      3.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      3.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                19102     74.67%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3409     13.33%     91.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2291      8.96%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                526463     10.46%     10.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  144      0.00%     10.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     10.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2647416     52.62%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  11      0.00%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1323541     26.30%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               474986      9.44%     98.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               59041      1.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5031602                       # Type of FU issued
system.cpu.iq.rate                           0.692920                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       25582                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005084                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            8353206                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            640283                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       592126                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             8878507                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            4431970                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      4429641                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 608346                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 4448838                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2508                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         6479                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          198                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         5010                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5137                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2130                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  752835                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                234093                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5052004                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1003                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                471096                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                60534                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                395                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  95473                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 17647                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            198                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            541                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1644                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 2185                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5028569                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                473983                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3032                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         15921                       # number of nop insts executed
system.cpu.iew.exec_refs                       532452                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   258781                       # Number of branches executed
system.cpu.iew.exec_stores                      58469                       # Number of stores executed
system.cpu.iew.exec_rate                     0.692502                       # Inst execution rate
system.cpu.iew.wb_sent                        5022706                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       5021767                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4242241                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5243659                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.691566                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.809023                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           37272                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             642                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1828                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7136634                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.702502                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.324338                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4344151     60.87%     60.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1716504     24.05%     84.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       720732     10.10%     95.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       157170      2.20%     97.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3046      0.04%     97.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        52810      0.74%     98.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1674      0.02%     98.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        26633      0.37%     98.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       113914      1.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7136634                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5013499                       # Number of instructions committed
system.cpu.commit.committedOps                5013499                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         520132                       # Number of memory references committed
system.cpu.commit.loads                        464608                       # Number of loads committed
system.cpu.commit.membars                         292                       # Number of memory barriers committed
system.cpu.commit.branches                     254985                       # Number of branches committed
system.cpu.commit.fp_insts                    4428917                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1027906                       # Number of committed integer instructions.
system.cpu.commit.function_calls               105674                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        13499      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           509022     10.15%     10.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             138      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        2647016     52.80%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              8      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       1323392     26.40%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          464900      9.27%     98.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          55524      1.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5013499                       # Class of committed instruction
system.cpu.commit.bw_lim_events                113914                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12071762                       # The number of ROB reads
system.cpu.rob.rob_writes                    10107577                       # The number of ROB writes
system.cpu.timesIdled                            1424                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          118928                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5000000                       # Number of Instructions Simulated
system.cpu.committedOps                       5000000                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.452289                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.452289                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.688568                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.688568                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1040096                       # number of integer regfile reads
system.cpu.int_regfile_writes                  407312                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   6236451                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4403527                       # number of floating regfile writes
system.cpu.misc_regfile_reads                     663                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    584                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              3568                       # number of replacements
system.cpu.dcache.tags.tagsinuse           507.818457                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              513476                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4080                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            125.851961                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         114184750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   507.818457                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.991833                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991833                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          412                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2092752                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2092752                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       465162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          465162                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        47732                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47732                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          291                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          291                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          291                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          291                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        512894                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           512894                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       512894                       # number of overall hits
system.cpu.dcache.overall_hits::total          512894                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1180                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1180                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         7501                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7501                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           11                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         8681                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8681                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         8681                       # number of overall misses
system.cpu.dcache.overall_misses::total          8681                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     70962250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     70962250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    513219299                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    513219299                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       244500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       244500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    584181549                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    584181549                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    584181549                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    584181549                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       466342                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       466342                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          291                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          291                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       521575                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       521575                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       521575                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       521575                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002530                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002530                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.135806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.135806                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.036424                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.036424                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.016644                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016644                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.016644                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016644                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 60137.500000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60137.500000                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 68420.117184                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68420.117184                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 22227.272727                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 22227.272727                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 67294.268978                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67294.268978                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 67294.268978                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67294.268978                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        33441                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               723                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.253112                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         3261                       # number of writebacks
system.cpu.dcache.writebacks::total              3261                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          393                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          393                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         4216                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4216                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         4609                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4609                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         4609                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4609                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          787                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          787                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3285                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3285                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         4072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         4072                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4072                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     49284500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     49284500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    238600407                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    238600407                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        92000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        92000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    287884907                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    287884907                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    287884907                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    287884907                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001688                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001688                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.059475                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.059475                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.026490                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026490                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007807                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007807                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007807                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007807                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62623.252859                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62623.252859                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72633.305023                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72633.305023                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        11500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70698.651031                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70698.651031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70698.651031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70698.651031                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              1388                       # number of replacements
system.cpu.icache.tags.tagsinuse           506.817772                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              616964                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1899                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            324.888889                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   506.817772                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.989878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2480007                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2480007                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       616964                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          616964                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        616964                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           616964                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       616964                       # number of overall hits
system.cpu.icache.overall_hits::total          616964                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2563                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2563                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2563                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2563                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2563                       # number of overall misses
system.cpu.icache.overall_misses::total          2563                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    149133498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    149133498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    149133498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    149133498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    149133498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    149133498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       619527                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       619527                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       619527                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       619527                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       619527                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       619527                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004137                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004137                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004137                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004137                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004137                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004137                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 58187.084666                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58187.084666                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 58187.084666                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58187.084666                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 58187.084666                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58187.084666                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          461                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    76.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          664                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          664                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          664                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          664                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          664                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          664                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1899                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1899                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1899                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1899                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1899                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1899                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    108720252                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    108720252                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    108720252                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    108720252                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    108720252                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    108720252                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003065                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003065                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003065                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003065                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003065                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003065                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 57251.317536                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57251.317536                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 57251.317536                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57251.317536                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 57251.317536                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57251.317536                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.l2.tags.replacements                       882                       # number of replacements
system.l2.tags.tagsinuse                  3306.545643                       # Cycle average of tags in use
system.l2.tags.total_refs                        1257                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4698                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.267561                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1697.687210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1159.901197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        448.957237                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.414474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.283179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.109609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.807262                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3816                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3356                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     81903                       # Number of tag accesses
system.l2.tags.data_accesses                    81903                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                  513                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                  205                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     718                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3261                       # number of Writeback hits
system.l2.Writeback_hits::total                  3261                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                 59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    59                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                   513                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   264                       # number of demand (read+write) hits
system.l2.demand_hits::total                      777                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  513                       # number of overall hits
system.l2.overall_hits::cpu.data                  264                       # number of overall hits
system.l2.overall_hits::total                     777                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               1386                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                590                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1976                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             3226                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3226                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                1386                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                3816                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5202                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1386                       # number of overall misses
system.l2.overall_misses::cpu.data               3816                       # number of overall misses
system.l2.overall_misses::total                  5202                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    101416500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     46355000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       147771500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    234556000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     234556000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     101416500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     280911000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        382327500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    101416500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    280911000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       382327500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             1899                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              795                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                2694                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3261                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3261                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3285                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3285                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1899                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              4080                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5979                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1899                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             4080                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5979                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.729858                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.742138                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.733482                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.982040                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.982040                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.729858                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.935294                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.870045                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.729858                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.935294                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.870045                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 73172.077922                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 78567.796610                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 74783.147773                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 72707.997520                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72707.997520                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 73172.077922                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 73613.993711                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73496.251442                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 73172.077922                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 73613.993711                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73496.251442                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  514                       # number of writebacks
system.l2.writebacks::total                       514                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          1386                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           590                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1976                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3226                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3226                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1386                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           3816                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5202                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1386                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          3816                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5202                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     85540500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     39618000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    125158500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    197769000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    197769000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     85540500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    237387000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    322927500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     85540500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    237387000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    322927500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.729858                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.742138                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.733482                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.982040                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.982040                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.729858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.935294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.870045                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.729858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.935294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.870045                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 61717.532468                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 67149.152542                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 63339.321862                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 61304.711717                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61304.711717                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 61717.532468                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 62208.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62077.566321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 61717.532468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 62208.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62077.566321                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1976                       # Transaction distribution
system.membus.trans_dist::ReadResp               1976                       # Transaction distribution
system.membus.trans_dist::Writeback               514                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3226                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3226                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       365824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  365824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              5716                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5716    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5716                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3886000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14094000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               2694                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              2694                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             3261                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3285                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3285                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3798                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        11421                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 15219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       121536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       469824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 591360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             9240                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9240    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               9240                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7881000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3164248                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6894000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
