

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_13_x2'
================================================================
* Date:           Tue Sep  6 09:40:20 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.317 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4615|     4615|  15.382 us|  15.382 us|  4615|  4615|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                            Loop Name                                           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L1_out_13_x2_loop_1_C_drain_IO_L1_out_13_x2_loop_2                                 |     3073|     3073|         5|          3|          1|  1024|       yes|
        |- C_drain_IO_L1_out_13_x2_loop_4_C_drain_IO_L1_out_13_x2_loop_5_C_drain_IO_L1_out_13_x2_loop_6  |     1538|     1538|         4|          1|          1|  1536|       yes|
        +------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 2
  Pipeline-0 : II = 3, D = 5, States = { 2 3 4 5 6 }
  Pipeline-1 : II = 1, D = 4, States = { 8 10 9 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 8 
8 --> 12 10 
9 --> 11 
10 --> 9 
11 --> 8 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_11_x2133, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_10_x2132, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_10_1_x2106, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%local_C_V = alloca i64 1" [./dut.cpp:17409]   --->   Operation 16 'alloca' 'local_C_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buf_data_split_V = alloca i64 1" [./dut.cpp:17411]   --->   Operation 17 'alloca' 'buf_data_split_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln17409 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:17409]   --->   Operation 18 'specmemcore' 'specmemcore_ln17409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln17410 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:17410]   --->   Operation 19 'specmemcore' 'specmemcore_ln17410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr = getelementptr i32 %buf_data_split_V, i64 0, i64 1"   --->   Operation 20 'getelementptr' 'buf_data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_131 = getelementptr i32 %buf_data_split_V, i64 0, i64 0"   --->   Operation 21 'getelementptr' 'buf_data_split_V_addr_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln17417 = br void" [./dut.cpp:17417]   --->   Operation 22 'br' 'br_ln17417' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %add_ln890, void %.split11"   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%c6_V = phi i7 0, void, i7 %select_ln890_586, void %.split11"   --->   Operation 24 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c7_V = phi i5 0, void, i5 %add_ln691_525, void %.split11"   --->   Operation 25 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.73ns)   --->   "%add_ln890 = add i11 %indvar_flatten, i11 1"   --->   Operation 26 'add' 'add_ln890' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.61ns)   --->   "%icmp_ln890 = icmp_eq  i11 %indvar_flatten, i11 1024"   --->   Operation 27 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split11, void %.preheader.preheader.preheader"   --->   Operation 28 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln691 = add i7 %c6_V, i7 1"   --->   Operation 29 'add' 'add_ln691' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.63ns)   --->   "%icmp_ln89052 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 30 'icmp' 'icmp_ln89052' <Predicate = (!icmp_ln890)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln89052, i5 0, i5 %c7_V"   --->   Operation 31 'select' 'select_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.30ns)   --->   "%select_ln890_586 = select i1 %icmp_ln89052, i7 %add_ln691, i7 %c6_V"   --->   Operation 32 'select' 'select_ln890_586' <Predicate = (!icmp_ln890)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%conv_i113_mid2_v = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln890_586, i32 1, i32 5"   --->   Operation 33 'partselect' 'conv_i113_mid2_v' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i7 %select_ln890_586"   --->   Operation 34 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln890, i5 %conv_i113_mid2_v" [./dut.cpp:17423]   --->   Operation 35 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln17423 = zext i10 %tmp_s" [./dut.cpp:17423]   --->   Operation 36 'zext' 'zext_ln17423' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%local_C_V_addr = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln17423" [./dut.cpp:17423]   --->   Operation 37 'getelementptr' 'local_C_V_addr' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.20ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:17423]   --->   Operation 38 'load' 'buf_data_V' <Predicate = (!icmp_ln890)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 3 <SV = 2> <Delay = 1.89>
ST_3 : Operation 39 [1/2] (1.20ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:17423]   --->   Operation 39 'load' 'buf_data_V' <Predicate = (!icmp_ln890)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i64 %buf_data_V"   --->   Operation 40 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.69ns)   --->   "%store_ln17425 = store i32 %trunc_ln674, i1 %buf_data_split_V_addr_131" [./dut.cpp:17425]   --->   Operation 41 'store' 'store_ln17425' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %buf_data_V, i32 32, i32 63"   --->   Operation 42 'partselect' 'p_Result_1' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.69ns)   --->   "%store_ln17425 = store i32 %p_Result_1, i1 %buf_data_split_V_addr" [./dut.cpp:17425]   --->   Operation 43 'store' 'store_ln17425' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i1 %trunc_ln890"   --->   Operation 44 'zext' 'zext_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.21ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_C_drain_PE_10_1_x2106" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'read' 'tmp' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_132 = getelementptr i32 %buf_data_split_V, i64 0, i64 %zext_ln890"   --->   Operation 46 'getelementptr' 'buf_data_split_V_addr_132' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.69ns)   --->   "%store_ln17435 = store i32 %tmp, i1 %buf_data_split_V_addr_132" [./dut.cpp:17435]   --->   Operation 47 'store' 'store_ln17435' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln691_525 = add i5 %select_ln890, i5 1"   --->   Operation 48 'add' 'add_ln691_525' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 49 [2/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_131"   --->   Operation 49 'load' 'v2_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 50 [2/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 50 'load' 'v1_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 6 <SV = 5> <Delay = 1.89>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_13_x2_loop_1_C_drain_IO_L1_out_13_x2_loop_2_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln17419 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_401" [./dut.cpp:17419]   --->   Operation 53 'specpipeline' 'specpipeline_ln17419' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln17419 = specloopname void @_ssdm_op_SpecLoopName, void @empty_151" [./dut.cpp:17419]   --->   Operation 54 'specloopname' 'specloopname_ln17419' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 55 [1/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_131"   --->   Operation 55 'load' 'v2_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 56 [1/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 56 'load' 'v1_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %v1_V, i32 %v2_V"   --->   Operation 57 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.20ns)   --->   "%store_ln17437 = store i64 %p_Result_s, i9 %local_C_V_addr" [./dut.cpp:17437]   --->   Operation 58 'store' 'store_ln17437' <Predicate = (!icmp_ln890)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.38>
ST_7 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln17440 = br void %.preheader.preheader" [./dut.cpp:17440]   --->   Operation 60 'br' 'br_ln17440' <Predicate = true> <Delay = 0.38>

State 8 <SV = 3> <Delay = 2.31>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%indvar_flatten22 = phi i11 %add_ln890_237, void, i11 0, void %.preheader.preheader.preheader"   --->   Operation 61 'phi' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %select_ln890_587, void, i4 10, void %.preheader.preheader.preheader"   --->   Operation 62 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i11 %select_ln890_591, void, i11 0, void %.preheader.preheader.preheader"   --->   Operation 63 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %select_ln890_590, void, i5 0, void %.preheader.preheader.preheader"   --->   Operation 64 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%c6_V_102 = phi i6 %add_ln691_528, void, i6 0, void %.preheader.preheader.preheader"   --->   Operation 65 'phi' 'c6_V_102' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.73ns)   --->   "%add_ln890_237 = add i11 %indvar_flatten22, i11 1"   --->   Operation 66 'add' 'add_ln890_237' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.61ns)   --->   "%icmp_ln890_383 = icmp_eq  i11 %indvar_flatten22, i11 1536"   --->   Operation 67 'icmp' 'icmp_ln890_383' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_383, void %.preheader, void"   --->   Operation 68 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.70ns)   --->   "%add_ln691_526 = add i4 %c4_V, i4 1"   --->   Operation 69 'add' 'add_ln691_526' <Predicate = (!icmp_ln890_383)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_13_x2_loop_4_C_drain_IO_L1_out_13_x2_loop_5_C_drain_IO_L1_out_13_x2_loop_6_str"   --->   Operation 70 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1536, i64 1536, i64 1536"   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.61ns)   --->   "%icmp_ln890_384 = icmp_eq  i11 %indvar_flatten8, i11 512"   --->   Operation 72 'icmp' 'icmp_ln890_384' <Predicate = (!icmp_ln890_383)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.27ns)   --->   "%select_ln17440 = select i1 %icmp_ln890_384, i5 0, i5 %c5_V" [./dut.cpp:17440]   --->   Operation 73 'select' 'select_ln17440' <Predicate = (!icmp_ln890_383)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.65ns)   --->   "%cmp_i_i_mid1 = icmp_eq  i4 %add_ln691_526, i4 10"   --->   Operation 74 'icmp' 'cmp_i_i_mid1' <Predicate = (!icmp_ln890_383)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.65ns)   --->   "%cmp_i_i53 = icmp_eq  i4 %c4_V, i4 10"   --->   Operation 75 'icmp' 'cmp_i_i53' <Predicate = (!icmp_ln890_383)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.27ns)   --->   "%select_ln17440_1 = select i1 %icmp_ln890_384, i1 %cmp_i_i_mid1, i1 %cmp_i_i53" [./dut.cpp:17440]   --->   Operation 76 'select' 'select_ln17440_1' <Predicate = (!icmp_ln890_383)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln17440)   --->   "%xor_ln17440 = xor i1 %icmp_ln890_384, i1 1" [./dut.cpp:17440]   --->   Operation 77 'xor' 'xor_ln17440' <Predicate = (!icmp_ln890_383)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.61ns)   --->   "%icmp_ln890_385 = icmp_eq  i6 %c6_V_102, i6 32"   --->   Operation 78 'icmp' 'icmp_ln890_385' <Predicate = (!icmp_ln890_383)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln17440 = and i1 %icmp_ln890_385, i1 %xor_ln17440" [./dut.cpp:17440]   --->   Operation 79 'and' 'and_ln17440' <Predicate = (!icmp_ln890_383)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.35ns)   --->   "%select_ln890_587 = select i1 %icmp_ln890_384, i4 %add_ln691_526, i4 %c4_V"   --->   Operation 80 'select' 'select_ln890_587' <Predicate = (!icmp_ln890_383)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.70ns)   --->   "%add_ln691_527 = add i5 %select_ln17440, i5 1"   --->   Operation 81 'add' 'add_ln691_527' <Predicate = (!icmp_ln890_383)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_13_x2_loop_5_C_drain_IO_L1_out_13_x2_loop_6_str"   --->   Operation 82 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_588)   --->   "%or_ln890 = or i1 %and_ln17440, i1 %icmp_ln890_384"   --->   Operation 83 'or' 'or_ln890' <Predicate = (!icmp_ln890_383)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln890_588 = select i1 %or_ln890, i6 0, i6 %c6_V_102"   --->   Operation 84 'select' 'select_ln890_588' <Predicate = (!icmp_ln890_383)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln17448)   --->   "%trunc_ln17448 = trunc i5 %add_ln691_527" [./dut.cpp:17448]   --->   Operation 85 'trunc' 'trunc_ln17448' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln17448)   --->   "%trunc_ln17448_1 = trunc i5 %c5_V" [./dut.cpp:17448]   --->   Operation 86 'trunc' 'trunc_ln17448_1' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln17448)   --->   "%select_ln17440_2 = select i1 %icmp_ln890_384, i4 0, i4 %trunc_ln17448_1" [./dut.cpp:17440]   --->   Operation 87 'select' 'select_ln17440_2' <Predicate = (!icmp_ln890_383)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln17448)   --->   "%select_ln890_589 = select i1 %and_ln17440, i4 %trunc_ln17448, i4 %select_ln17440_2"   --->   Operation 88 'select' 'select_ln890_589' <Predicate = (!icmp_ln890_383)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln17448)   --->   "%tmp_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln890_589, i5 0"   --->   Operation 89 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.27ns)   --->   "%select_ln890_590 = select i1 %and_ln17440, i5 %add_ln691_527, i5 %select_ln17440"   --->   Operation 90 'select' 'select_ln890_590' <Predicate = (!icmp_ln890_383)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln17448)   --->   "%zext_ln17448 = zext i6 %select_ln890_588" [./dut.cpp:17448]   --->   Operation 91 'zext' 'zext_ln17448' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln17448 = add i9 %tmp_cast, i9 %zext_ln17448" [./dut.cpp:17448]   --->   Operation 92 'add' 'add_ln17448' <Predicate = (!icmp_ln890_383)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln17448_1 = zext i9 %add_ln17448" [./dut.cpp:17448]   --->   Operation 93 'zext' 'zext_ln17448_1' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%local_C_V_addr_64 = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln17448_1" [./dut.cpp:17448]   --->   Operation 94 'getelementptr' 'local_C_V_addr_64' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln17445 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_401" [./dut.cpp:17445]   --->   Operation 95 'specpipeline' 'specpipeline_ln17445' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln17445 = specloopname void @_ssdm_op_SpecLoopName, void @empty_58" [./dut.cpp:17445]   --->   Operation 96 'specloopname' 'specloopname_ln17445' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln17447 = br i1 %select_ln17440_1, void, void" [./dut.cpp:17447]   --->   Operation 97 'br' 'br_ln17447' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.70ns)   --->   "%add_ln691_528 = add i6 %select_ln890_588, i6 1"   --->   Operation 98 'add' 'add_ln691_528' <Predicate = (!icmp_ln890_383)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.73ns)   --->   "%add_ln890_236 = add i11 %indvar_flatten8, i11 1"   --->   Operation 99 'add' 'add_ln890_236' <Predicate = (!icmp_ln890_383)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.30ns)   --->   "%select_ln890_591 = select i1 %icmp_ln890_384, i11 1, i11 %add_ln890_236"   --->   Operation 100 'select' 'select_ln890_591' <Predicate = (!icmp_ln890_383)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 5> <Delay = 1.21>
ST_9 : Operation 101 [1/1] (1.21ns)   --->   "%tmp_1242 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_11_x2133" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 101 'read' 'tmp_1242' <Predicate = (!icmp_ln890_383 & !select_ln17440_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_9 : Operation 102 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 102 'br' 'br_ln0' <Predicate = (!icmp_ln890_383 & !select_ln17440_1)> <Delay = 0.38>
ST_9 : Operation 103 [1/2] (1.20ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_64" [./dut.cpp:17448]   --->   Operation 103 'load' 'local_C_V_load' <Predicate = (!icmp_ln890_383 & select_ln17440_1)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_9 : Operation 104 [1/1] (0.38ns)   --->   "%br_ln17449 = br void" [./dut.cpp:17449]   --->   Operation 104 'br' 'br_ln17449' <Predicate = (!icmp_ln890_383 & select_ln17440_1)> <Delay = 0.38>

State 10 <SV = 4> <Delay = 1.20>
ST_10 : Operation 105 [2/2] (1.20ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_64" [./dut.cpp:17448]   --->   Operation 105 'load' 'local_C_V_load' <Predicate = (!icmp_ln890_383 & select_ln17440_1)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 11 <SV = 6> <Delay = 1.21>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%fifo_data_26 = phi i64 %local_C_V_load, void, i64 %tmp_1242, void"   --->   Operation 106 'phi' 'fifo_data_26' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_10_x2132, i64 %fifo_data_26" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 107 'write' 'write_ln174' <Predicate = (!icmp_ln890_383)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 108 'br' 'br_ln0' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln17456 = ret" [./dut.cpp:17456]   --->   Operation 109 'ret' 'ret_ln17456' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('add_ln890') [15]  (0.387 ns)

 <State 2>: 2.21ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('select_ln890_586') [16]  (0 ns)
	'add' operation ('add_ln691') [22]  (0.706 ns)
	'select' operation ('select_ln890_586') [27]  (0.308 ns)
	'getelementptr' operation ('local_C_V_addr', ./dut.cpp:17423) [33]  (0 ns)
	'load' operation ('buf_data.V', ./dut.cpp:17423) on array 'local_C.V', ./dut.cpp:17409 [36]  (1.2 ns)

 <State 3>: 1.9ns
The critical path consists of the following:
	'load' operation ('buf_data.V', ./dut.cpp:17423) on array 'local_C.V', ./dut.cpp:17409 [36]  (1.2 ns)
	'store' operation ('store_ln17425', ./dut.cpp:17425) of variable 'trunc_ln674' on array 'buf_data_split.V', ./dut.cpp:17411 [38]  (0.699 ns)

 <State 4>: 1.92ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_10_1_x2106' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [41]  (1.22 ns)
	'store' operation ('store_ln17435', ./dut.cpp:17435) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'buf_data_split.V', ./dut.cpp:17411 [43]  (0.699 ns)

 <State 5>: 0.699ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'buf_data_split.V', ./dut.cpp:17411 [44]  (0.699 ns)

 <State 6>: 1.9ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'buf_data_split.V', ./dut.cpp:17411 [44]  (0.699 ns)
	'store' operation ('store_ln17437', ./dut.cpp:17437) of variable '__Result__' on array 'local_C.V', ./dut.cpp:17409 [47]  (1.2 ns)

 <State 7>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten22') with incoming values : ('add_ln890_237') [53]  (0.387 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten8') with incoming values : ('select_ln890_591') [55]  (0 ns)
	'icmp' operation ('icmp_ln890_384') [65]  (0.617 ns)
	'select' operation ('select_ln17440', ./dut.cpp:17440) [66]  (0.278 ns)
	'add' operation ('add_ln691_527') [74]  (0.707 ns)
	'select' operation ('select_ln890_589') [81]  (0 ns)
	'add' operation ('add_ln17448', ./dut.cpp:17448) [85]  (0.715 ns)

 <State 9>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_C_drain_IO_L1_out_1_11_x2133' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [92]  (1.22 ns)

 <State 10>: 1.2ns
The critical path consists of the following:
	'load' operation ('local_C_V_load', ./dut.cpp:17448) on array 'local_C.V', ./dut.cpp:17409 [95]  (1.2 ns)

 <State 11>: 1.22ns
The critical path consists of the following:
	'phi' operation ('tmp') with incoming values : ('tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) ('local_C_V_load', ./dut.cpp:17448) [98]  (0 ns)
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_10_x2132' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [99]  (1.22 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
