library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Nand_Gate is
  port (
    x   : in  std_logic;
    y   : in  std_logic;
    z   : out std_logic
  );
end Nand_Gate;

architecture rtl of Nand_Gate is
  signal z_and : std_logic;
  begin
    z_and <= x nand y;
    z <= z_and;
end architecture rtl;