

================================================================
== Vivado HLS Report for 'jedi'
================================================================
* Date:           Sun Jul 18 14:03:09 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.845 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  7966730|  7966730| 46.566 ms | 46.566 ms |  7966730|  7966730|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%B_top = alloca [13920 x float], align 4" [../../nnet_utils/nnet_jedi.h:262->../jedi.cpp:58]   --->   Operation 9 'alloca' 'B_top' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%B_bot = alloca [13920 x float], align 4" [../../nnet_utils/nnet_jedi.h:263->../jedi.cpp:58]   --->   Operation 10 'alloca' 'B_bot' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%B = alloca [27840 x float], align 4" [../jedi.cpp:57]   --->   Operation 11 'alloca' 'B' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%E = alloca [6960 x float], align 4"   --->   Operation 12 'alloca' 'E' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "call fastcc void @"jedi_multiply<float, float, mult_1_struct>"([900 x float]* %I, [26100 x float]* %Rr, [13920 x float]* %B_top) nounwind" [../../nnet_utils/nnet_jedi.h:269->../jedi.cpp:58]   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "call fastcc void @"jedi_multiply<float, float, mult_1_struct>"([900 x float]* %I, [26100 x float]* %Rr, [13920 x float]* %B_top) nounwind" [../../nnet_utils/nnet_jedi.h:269->../jedi.cpp:58]   --->   Operation 14 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (0.00ns)   --->   "call fastcc void @"jedi_multiply<float, float, mult_2_struct>"([900 x float]* %I, [26100 x float]* %Rs, [13920 x float]* %B_bot) nounwind" [../../nnet_utils/nnet_jedi.h:270->../jedi.cpp:58]   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [1/2] (0.00ns)   --->   "call fastcc void @"jedi_multiply<float, float, mult_2_struct>"([900 x float]* %I, [26100 x float]* %Rs, [13920 x float]* %B_bot) nounwind" [../../nnet_utils/nnet_jedi.h:270->../jedi.cpp:58]   --->   Operation 16 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @"jedi_concat<float, float, concat_1_struct>"([13920 x float]* %B_top, [13920 x float]* %B_bot, [27840 x float]* %B) nounwind" [../../nnet_utils/nnet_jedi.h:271->../jedi.cpp:58]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 18 [1/2] (0.00ns)   --->   "call fastcc void @"jedi_concat<float, float, concat_1_struct>"([13920 x float]* %B_top, [13920 x float]* %B_bot, [27840 x float]* %B) nounwind" [../../nnet_utils/nnet_jedi.h:271->../jedi.cpp:58]   --->   Operation 18 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 19 [2/2] (0.00ns)   --->   "call fastcc void @"jedi_dnn1<float, float, dense1_config>"([27840 x float]* %B, [6960 x float]* %E) nounwind" [../jedi.cpp:62]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([900 x float]* %I) nounwind, !map !158"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([26100 x float]* %Rr) nounwind, !map !164"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([26100 x float]* %Rr_T) nounwind, !map !170"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([26100 x float]* %Rs) nounwind, !map !175"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x float]* %result) nounwind, !map !179"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @jedi_str) nounwind"   --->   Operation 25 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/2] (0.00ns)   --->   "call fastcc void @"jedi_dnn1<float, float, dense1_config>"([27840 x float]* %B, [6960 x float]* %E) nounwind" [../jedi.cpp:62]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [../jedi.cpp:73]   --->   Operation 27 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
