#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1d581a0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x1d97870_0 .var "Clk", 0 0;
v0x1d97bf0_0 .var "Reset", 0 0;
v0x1d97c70_0 .var "Start", 0 0;
v0x1d97cf0_0 .var/i "counter", 31 0;
v0x1d97d70_0 .var/i "flush", 31 0;
v0x1d97df0_0 .var/i "i", 31 0;
v0x1d97e70_0 .var/i "outfile", 31 0;
v0x1d97ef0_0 .var/i "stall", 31 0;
S_0x1d61700 .scope module, "CPU" "CPU" 2 13, 3 1, S_0x1d581a0;
 .timescale 0 0;
L_0x1d94500 .functor AND 1, L_0x1d9a890, v0x1d8d570_0, C4<1>, C4<1>;
L_0x1d98010 .functor OR 1, L_0x1d9a760, L_0x1d94500, C4<0>, C4<0>;
L_0x1d99b80 .functor AND 1, L_0x1d9a890, v0x1d8d570_0, C4<1>, C4<1>;
v0x1d95140_0 .net "ADDER_ADD_O", 31 0, L_0x1d9ad80; 1 drivers
v0x1d95210_0 .net "ADD_PC_DATA_O", 31 0, L_0x1d9ab80; 1 drivers
v0x1d95290_0 .net "ALU_CONTROL_ALUCTRL_O", 2 0, v0x1d5ad90_0; 1 drivers
v0x1d95360_0 .net "ALU_DATA_O", 31 0, v0x1d8b4a0_0; 1 drivers
v0x1d95430_0 .net "ALU_ZERO_O", 0 0, v0x1d8b2d0_0; 1 drivers
v0x1d954b0_0 .net "CONTROL_BRANCH_O", 0 0, L_0x1d9a890; 1 drivers
v0x1d95570_0 .net "CONTROL_JUMP_O", 0 0, L_0x1d9a760; 1 drivers
v0x1d95640_0 .net "CONTROL_MUX8_O", 7 0, L_0x1d9a930; 1 drivers
RS_0x7f7874b57c08 .resolv tri, L_0x1d985f0, L_0x1d98a10, L_0x1d98fa0, L_0x1d99550;
v0x1d95760_0 .net8 "DATAMEMORY_READ_DATA_O", 31 0, RS_0x7f7874b57c08; 4 drivers
v0x1d95830_0 .net "EQ_DATA_O", 0 0, v0x1d8d570_0; 1 drivers
v0x1d958b0_0 .net "EXMEM_ALU_O", 31 0, v0x1d937a0_0; 1 drivers
v0x1d95930_0 .net "EXMEM_MUX3_O", 4 0, v0x1d93ae0_0; 1 drivers
v0x1d959b0_0 .net "EXMEM_MUX7_O", 31 0, v0x1d93c80_0; 1 drivers
v0x1d95a30_0 .net "EXMEM_M_O", 1 0, v0x1d939e0_0; 1 drivers
v0x1d95b30_0 .net "EXMEM_WB_O", 1 0, v0x1d93d80_0; 1 drivers
v0x1d95c00_0 .net "FORWARDUNIT_MUX6_O", 1 0, v0x1d91670_0; 1 drivers
v0x1d95ab0_0 .net "FORWARDUNIT_MUX7_O", 1 0, v0x1d916f0_0; 1 drivers
v0x1d91020_2 .array/port v0x1d91020, 2;
v0x1d95d10_0 .net "HD_IFID_O", 0 0, v0x1d91020_2; 1 drivers
v0x1d91020_1 .array/port v0x1d91020, 1;
v0x1d95e30_0 .net "HD_MUX8_O", 0 0, v0x1d91020_1; 1 drivers
v0x1d91020_0 .array/port v0x1d91020, 0;
v0x1d95f00_0 .net "HD_PC_O", 0 0, v0x1d91020_0; 1 drivers
v0x1d96030_0 .net "IDEX_DATA1_O", 31 0, v0x1d94100_0; 1 drivers
v0x1d960b0_0 .net "IDEX_DATA2_O", 31 0, v0x1d94230_0; 1 drivers
v0x1d961f0_0 .net "IDEX_EX_O", 3 0, v0x1d94330_0; 1 drivers
v0x1d96270_0 .net "IDEX_M_O", 1 0, v0x1d94480_0; 1 drivers
v0x1d96130_0 .net "IDEX_RD_O", 4 0, v0x1d945e0_0; 1 drivers
v0x1d96410_0 .net "IDEX_RS_O", 4 0, v0x1d94710_0; 1 drivers
v0x1d96340_0 .net "IDEX_RT_O", 4 0, v0x1d948c0_0; 1 drivers
v0x1d96600_0 .net "IDEX_SIGNEXTEND_O", 31 0, v0x1d949d0_0; 1 drivers
v0x1d96490_0 .net "IDEX_WB_O", 1 0, v0x1d94af0_0; 1 drivers
v0x1d96770_0 .net "IF_ID_INST", 31 0, v0x1d94f40_0; 1 drivers
v0x1d966d0_0 .net "IF_ID_PC", 31 0, v0x1d95070_0; 1 drivers
v0x1d968f0_0 .net "MEMWB_ALU_O", 31 0, v0x1d92970_0; 1 drivers
v0x1d96840_0 .net "MEMWB_MUX3_O", 4 0, v0x1d93410_0; 1 drivers
v0x1d96a80_0 .net "MEMWB_READ_DATA_O", 31 0, v0x1d934e0_0; 1 drivers
v0x1d969c0_0 .net "MEMWB_WB_O", 1 0, v0x1d935b0_0; 1 drivers
v0x1d96c20_0 .net "MUX32_MUX1_O", 31 0, L_0x1d9aeb0; 1 drivers
v0x1d96b50_0 .net "MUX32_MUX2_O", 31 0, L_0x1d9b070; 1 drivers
v0x1d96dd0_0 .net "MUX32_MUX4_O", 31 0, L_0x1d9b620; 1 drivers
v0x1d96cf0_0 .net "MUX32_MUX5_O", 31 0, L_0x1d9b7f0; 1 drivers
v0x1d97020_0 .net "MUX3_DATA_O", 4 0, L_0x1d9b400; 1 drivers
v0x1d96e50_0 .net "MUX6_DATA_O", 31 0, v0x1d8e470_0; 1 drivers
v0x1d971f0_0 .net "MUX7_DATA_O", 31 0, v0x1d8ded0_0; 1 drivers
v0x1d970a0_0 .net "MUX8_MUX8_O", 7 0, v0x1d8d930_0; 1 drivers
v0x1d97120_0 .net "SHIFT_LEFT_0_27__28_31_O", 31 0, L_0x1d9b980; 1 drivers
v0x1d973e0_0 .net "SHIFT_LEFT_2_O", 31 0, L_0x1d9bb60; 1 drivers
v0x1d97460_0 .net "SIGN_EXTEND_DATA_O", 31 0, L_0x1d9bef0; 1 drivers
v0x1d97270_0 .net *"_s0", 0 0, L_0x1d94500; 1 drivers
v0x1d972f0_0 .net *"_s33", 3 0, L_0x1d9b1a0; 1 drivers
v0x1d97670_0 .net *"_s35", 27 0, L_0x1d9b240; 1 drivers
v0x1d976f0_0 .net "clk_i", 0 0, v0x1d97870_0; 1 drivers
v0x1d974e0_0 .net "inst", 31 0, L_0x1d9ca10; 1 drivers
v0x1d975b0_0 .net "inst_addr", 31 0, v0x1d8c6d0_0; 1 drivers
v0x1d97920_0 .net "registerout1", 31 0, L_0x1d9cb60; 1 drivers
v0x1d979a0_0 .net "registerout2", 31 0, L_0x1d9ccf0; 1 drivers
v0x1d97770_0 .net "rst_i", 0 0, v0x1d97bf0_0; 1 drivers
v0x1d977f0_0 .net "start_i", 0 0, v0x1d97c70_0; 1 drivers
L_0x1d980c0 .part v0x1d8d930_0, 6, 2;
L_0x1d981b0 .part v0x1d8d930_0, 4, 2;
L_0x1d98250 .part v0x1d8d930_0, 0, 4;
L_0x1d98380 .part v0x1d94f40_0, 21, 5;
L_0x1d98420 .part v0x1d94f40_0, 16, 5;
L_0x1d98550 .part v0x1d94f40_0, 11, 5;
L_0x1d99810 .part v0x1d939e0_0, 1, 1;
L_0x1d99900 .part v0x1d939e0_0, 0, 1;
L_0x1d999f0 .part v0x1d93d80_0, 1, 1;
L_0x1d99a90 .part v0x1d935b0_0, 1, 1;
L_0x1d9a670 .part v0x1d94480_0, 1, 1;
L_0x1d9a9d0 .part v0x1d94f40_0, 26, 6;
L_0x1d9b1a0 .part L_0x1d9aeb0, 28, 4;
L_0x1d9b240 .part L_0x1d9b980, 0, 28;
L_0x1d9b360 .concat [ 28 4 0 0], L_0x1d9b240, L_0x1d9b1a0;
L_0x1d9b4a0 .part v0x1d94330_0, 0, 1;
L_0x1d9b750 .part v0x1d94330_0, 3, 1;
L_0x1d9b890 .part v0x1d935b0_0, 0, 1;
L_0x1d9bfe0 .part v0x1d94f40_0, 0, 16;
L_0x1d9c510 .part v0x1d94f40_0, 0, 26;
RS_0x7f7874b565b8 .resolv tri, L_0x1d9c2a0, L_0x1d9c390, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
L_0x1d9b980 .part/pv RS_0x7f7874b565b8, 0, 28, 32;
L_0x1d9cde0 .part v0x1d94f40_0, 21, 5;
L_0x1d9c600 .part v0x1d94f40_0, 16, 5;
L_0x1d9cfe0 .part v0x1d935b0_0, 1, 1;
L_0x1d9ced0 .part v0x1d949d0_0, 0, 6;
L_0x1d9d270 .part v0x1d94330_0, 1, 2;
S_0x1d94c20 .scope module, "IFID" "IFID" 3 116, 4 1, S_0x1d61700;
 .timescale 0 0;
v0x1d94d10_0 .alias "add_pc_i", 31 0, v0x1d95210_0;
v0x1d94d90_0 .alias "clk_i", 0 0, v0x1d976f0_0;
v0x1d94e10_0 .net "flush_i", 0 0, L_0x1d98010; 1 drivers
v0x1d94e90_0 .alias "hazard_i", 0 0, v0x1d95d10_0;
v0x1d94f40_0 .var "inst_o", 31 0;
v0x1d94ff0_0 .alias "instruction_i", 31 0, v0x1d974e0_0;
v0x1d95070_0 .var "pc_o", 31 0;
S_0x1d93e00 .scope module, "IDEX" "IDEX" 3 126, 5 1, S_0x1d61700;
 .timescale 0 0;
v0x1d93ef0_0 .alias "add_pc_i", 31 0, v0x1d966d0_0;
v0x1d93f70_0 .alias "clk_i", 0 0, v0x1d976f0_0;
v0x1d94080_0 .alias "data1_i", 31 0, v0x1d97920_0;
v0x1d94100_0 .var "data1_o", 31 0;
v0x1d941b0_0 .alias "data2_i", 31 0, v0x1d979a0_0;
v0x1d94230_0 .var "data2_o", 31 0;
v0x1d942b0_0 .net "ex_i", 3 0, L_0x1d98250; 1 drivers
v0x1d94330_0 .var "ex_o", 3 0;
v0x1d94400_0 .net "m_i", 1 0, L_0x1d981b0; 1 drivers
v0x1d94480_0 .var "m_o", 1 0;
v0x1d94560_0 .net "rd_i", 4 0, L_0x1d98550; 1 drivers
v0x1d945e0_0 .var "rd_o", 4 0;
v0x1d94690_0 .net "rs_i", 4 0, L_0x1d98380; 1 drivers
v0x1d94710_0 .var "rs_o", 4 0;
v0x1d94840_0 .net "rt_i", 4 0, L_0x1d98420; 1 drivers
v0x1d948c0_0 .var "rt_o", 4 0;
v0x1d94790_0 .alias "signextend_i", 31 0, v0x1d97460_0;
v0x1d949d0_0 .var "signextend_o", 31 0;
v0x1d94940_0 .net "wb_i", 1 0, L_0x1d980c0; 1 drivers
v0x1d94af0_0 .var "wb_o", 1 0;
S_0x1d93630 .scope module, "EXMEM" "EXMEM" 3 150, 6 1, S_0x1d61700;
 .timescale 0 0;
v0x1d93720_0 .alias "alu_i", 31 0, v0x1d95360_0;
v0x1d937a0_0 .var "alu_o", 31 0;
v0x1d938b0_0 .alias "clk_i", 0 0, v0x1d976f0_0;
v0x1d93930_0 .alias "m_i", 1 0, v0x1d96270_0;
v0x1d939e0_0 .var "m_o", 1 0;
v0x1d93a60_0 .alias "mux3_i", 4 0, v0x1d97020_0;
v0x1d93ae0_0 .var "mux3_o", 4 0;
v0x1d93b60_0 .alias "mux7_i", 31 0, v0x1d971f0_0;
v0x1d93c80_0 .var "mux7_o", 31 0;
v0x1d93d00_0 .alias "wb_i", 1 0, v0x1d96490_0;
v0x1d93d80_0 .var "wb_o", 1 0;
S_0x1d93050 .scope module, "MEMWB" "MEMWB" 3 166, 7 1, S_0x1d61700;
 .timescale 0 0;
v0x1d92970_0 .var "alu_o", 31 0;
v0x1d93140_0 .alias "clk_i", 0 0, v0x1d976f0_0;
v0x1d93210_0 .alias "data_memory_readdata_i", 31 0, v0x1d95760_0;
v0x1d93290_0 .alias "exmem_alu_i", 31 0, v0x1d958b0_0;
v0x1d93310_0 .alias "exmem_mux3_i", 4 0, v0x1d95930_0;
v0x1d93390_0 .alias "exmem_wb_i", 1 0, v0x1d95b30_0;
v0x1d93410_0 .var "mux3_o", 4 0;
v0x1d934e0_0 .var "read_data_o", 31 0;
v0x1d935b0_0 .var "wb_o", 1 0;
S_0x1d91810 .scope module, "DATAMEMORY" "DATAMEMORY" 3 180, 8 1, S_0x1d61700;
 .timescale 0 0;
L_0x1d98910 .functor BUFZ 8, L_0x1d98690, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1d98ea0 .functor BUFZ 8, L_0x1d98b40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1d990e0 .functor BUFZ 8, L_0x1d99040, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1d99710 .functor BUFZ 8, L_0x1d995f0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1d91940_0 .net *"_s10", 31 0, L_0x1d987d0; 1 drivers
v0x1d91a00_0 .net *"_s13", 7 0, L_0x1d98910; 1 drivers
v0x1d91aa0_0 .net *"_s16", 7 0, L_0x1d98b40; 1 drivers
v0x1d91b40_0 .net *"_s18", 2 0, C4<010>; 1 drivers
v0x1d91bc0_0 .net *"_s2", 7 0, L_0x1d98690; 1 drivers
v0x1d91c60_0 .net *"_s22", 28 0, C4<00000000000000000000000000000>; 1 drivers
v0x1d91d00_0 .net *"_s23", 31 0, L_0x1d98be0; 1 drivers
v0x1d91da0_0 .net *"_s24", 31 0, L_0x1d98d10; 1 drivers
v0x1d91e90_0 .net *"_s27", 7 0, L_0x1d98ea0; 1 drivers
v0x1d91f30_0 .net *"_s30", 7 0, L_0x1d99040; 1 drivers
v0x1d91fd0_0 .net *"_s32", 1 0, C4<01>; 1 drivers
v0x1d92070_0 .net *"_s36", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x1d92110_0 .net *"_s37", 31 0, L_0x1d99140; 1 drivers
v0x1d921b0_0 .net *"_s38", 31 0, L_0x1d992b0; 1 drivers
v0x1d922d0_0 .net *"_s4", 2 0, C4<011>; 1 drivers
v0x1d92370_0 .net *"_s41", 7 0, L_0x1d990e0; 1 drivers
v0x1d92230_0 .net *"_s44", 7 0, L_0x1d995f0; 1 drivers
v0x1d924c0_0 .net *"_s47", 7 0, L_0x1d99710; 1 drivers
v0x1d925e0_0 .net *"_s8", 28 0, C4<00000000000000000000000000000>; 1 drivers
v0x1d92660_0 .net *"_s9", 31 0, L_0x1d98730; 1 drivers
v0x1d92540_0 .alias "exmem_alu_i", 31 0, v0x1d958b0_0;
v0x1d92790_0 .net "exmem_m_MR_i", 0 0, L_0x1d99900; 1 drivers
v0x1d926e0_0 .net "exmem_m_MW_i", 0 0, L_0x1d99810; 1 drivers
v0x1d928d0_0 .alias "exmem_mux7_i", 31 0, v0x1d959b0_0;
v0x1d92810 .array "out", 31 0, 7 0;
v0x1d92ef0_0 .alias "read_data_o", 31 0, v0x1d95760_0;
E_0x1d8e3f0 .event edge, v0x1d926e0_0, v0x1d928d0_0, v0x1d8dd50_0;
L_0x1d985f0 .part/pv L_0x1d98910, 24, 8, 32;
L_0x1d98690 .array/port v0x1d92810, L_0x1d987d0;
L_0x1d98730 .concat [ 3 29 0 0], C4<011>, C4<00000000000000000000000000000>;
L_0x1d987d0 .arith/sum 32, v0x1d937a0_0, L_0x1d98730;
L_0x1d98a10 .part/pv L_0x1d98ea0, 16, 8, 32;
L_0x1d98b40 .array/port v0x1d92810, L_0x1d98d10;
L_0x1d98be0 .concat [ 3 29 0 0], C4<010>, C4<00000000000000000000000000000>;
L_0x1d98d10 .arith/sum 32, v0x1d937a0_0, L_0x1d98be0;
L_0x1d98fa0 .part/pv L_0x1d990e0, 8, 8, 32;
L_0x1d99040 .array/port v0x1d92810, L_0x1d992b0;
L_0x1d99140 .concat [ 2 30 0 0], C4<01>, C4<000000000000000000000000000000>;
L_0x1d992b0 .arith/sum 32, v0x1d937a0_0, L_0x1d99140;
L_0x1d99550 .part/pv L_0x1d99710, 0, 8, 32;
L_0x1d995f0 .array/port v0x1d92810, v0x1d937a0_0;
S_0x1d911d0 .scope module, "FORWARDUNIT" "FORWARDUNIT" 3 190, 9 1, S_0x1d61700;
 .timescale 0 0;
v0x1d912c0_0 .alias "exmem_mux3_i", 4 0, v0x1d95930_0;
v0x1d91340_0 .net "exmem_wb_i", 0 0, L_0x1d999f0; 1 drivers
v0x1d913e0_0 .alias "idex_rs_i", 4 0, v0x1d96410_0;
v0x1d91480_0 .alias "idex_rt_i", 4 0, v0x1d96340_0;
v0x1d91530_0 .alias "memwb_mux3_i", 4 0, v0x1d96840_0;
v0x1d915b0_0 .net "memwb_wb_i", 0 0, L_0x1d99a90; 1 drivers
v0x1d91670_0 .var "to_mux6_o", 1 0;
v0x1d916f0_0 .var "to_mux7_o", 1 0;
E_0x1d90fb0/0 .event edge, v0x1d91340_0, v0x1d912c0_0, v0x1d913e0_0, v0x1d915b0_0;
E_0x1d90fb0/1 .event edge, v0x1d8b6a0_0, v0x1d8ed30_0;
E_0x1d90fb0 .event/or E_0x1d90fb0/0, E_0x1d90fb0/1;
S_0x1d90160 .scope module, "HD" "HD" 3 203, 10 1, S_0x1d61700;
 .timescale 0 0;
L_0x1d9a3d0 .functor OR 1, L_0x1d99e90, L_0x1d9a250, C4<0>, C4<0>;
L_0x1d9a4d0 .functor AND 1, L_0x1d9a3d0, L_0x1d9a670, C4<1>, C4<1>;
v0x1d90280_0 .net "HD", 0 0, L_0x1d9a580; 1 drivers
v0x1d90340_0 .net "RS", 0 0, L_0x1d99e90; 1 drivers
v0x1d903e0_0 .net "RT", 0 0, L_0x1d9a250; 1 drivers
v0x1d90480_0 .net *"_s10", 4 0, L_0x1d99d00; 1 drivers
v0x1d90530_0 .net *"_s11", 0 0, L_0x1d99da0; 1 drivers
v0x1d905d0_0 .net/s *"_s13", 0 0, C4<1>; 1 drivers
v0x1d906b0_0 .net/s *"_s15", 0 0, C4<0>; 1 drivers
v0x1d90750_0 .net *"_s20", 4 0, L_0x1d9a020; 1 drivers
v0x1d90840_0 .net *"_s21", 0 0, L_0x1d9a0c0; 1 drivers
v0x1d908e0_0 .net/s *"_s23", 0 0, C4<1>; 1 drivers
v0x1d909e0_0 .net/s *"_s25", 0 0, C4<0>; 1 drivers
v0x1d90a80_0 .net *"_s29", 0 0, L_0x1d9a3d0; 1 drivers
v0x1d90b90_0 .net *"_s31", 0 0, L_0x1d9a4d0; 1 drivers
v0x1d90c30_0 .net "idex_m_i", 0 0, L_0x1d9a670; 1 drivers
v0x1d90d50_0 .alias "idex_rt_i", 4 0, v0x1d96340_0;
v0x1d90dd0_0 .alias "ifid_inst_i", 31 0, v0x1d96770_0;
v0x1d90cb0_0 .alias "ifid_o", 0 0, v0x1d95d10_0;
v0x1d90f00_0 .alias "mux8_o", 0 0, v0x1d95e30_0;
v0x1d91020 .array "out", 0 2, 0 0;
v0x1d910a0_0 .alias "pc_o", 0 0, v0x1d95f00_0;
E_0x1d90250 .event edge, v0x1d90280_0;
L_0x1d99d00 .part v0x1d94f40_0, 21, 5;
L_0x1d99da0 .cmp/eq 5, v0x1d948c0_0, L_0x1d99d00;
L_0x1d99e90 .functor MUXZ 1, C4<0>, C4<1>, L_0x1d99da0, C4<>;
L_0x1d9a020 .part v0x1d94f40_0, 16, 5;
L_0x1d9a0c0 .cmp/eq 5, v0x1d948c0_0, L_0x1d9a020;
L_0x1d9a250 .functor MUXZ 1, C4<0>, C4<1>, L_0x1d9a0c0, C4<>;
L_0x1d9a580 .reduce/nor L_0x1d9a4d0;
S_0x1d8fcb0 .scope module, "Control" "Control" 3 212, 11 1, S_0x1d61700;
 .timescale 0 0;
v0x1d8fdf0_0 .net "Op_i", 5 0, L_0x1d9a9d0; 1 drivers
v0x1d8feb0_0 .alias "branch_o", 0 0, v0x1d954b0_0;
v0x1d8ff50_0 .alias "jump_o", 0 0, v0x1d95570_0;
v0x1d90000_0 .alias "mux8_o", 7 0, v0x1d95640_0;
v0x1d900e0_0 .var "out", 9 0;
E_0x1d8fda0 .event edge, v0x1d8fdf0_0;
L_0x1d9a760 .part v0x1d900e0_0, 9, 1;
L_0x1d9a890 .part v0x1d900e0_0, 8, 1;
L_0x1d9a930 .part v0x1d900e0_0, 0, 8;
S_0x1d8f9d0 .scope module, "Add_PC" "Adder" 3 219, 12 1, S_0x1d61700;
 .timescale 0 0;
v0x1d8fac0_0 .alias "data1_in", 31 0, v0x1d975b0_0;
v0x1d8fb90_0 .net "data2_in", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x1d8fc30_0 .alias "data_o", 31 0, v0x1d95210_0;
L_0x1d9ab80 .arith/sum 32, v0x1d8c6d0_0, C4<00000000000000000000000000000100>;
S_0x1d8f700 .scope module, "ADD" "Adder" 3 225, 12 1, S_0x1d61700;
 .timescale 0 0;
v0x1d8f7f0_0 .alias "data1_in", 31 0, v0x1d973e0_0;
v0x1d8f8a0_0 .alias "data2_in", 31 0, v0x1d966d0_0;
v0x1d8f920_0 .alias "data_o", 31 0, v0x1d95140_0;
L_0x1d9ad80 .arith/sum 32, L_0x1d9bb60, v0x1d95070_0;
S_0x1d8f370 .scope module, "MUX1" "MUX32" 3 231, 13 1, S_0x1d61700;
 .timescale 0 0;
v0x1d8f460_0 .alias "data1_i", 31 0, v0x1d95210_0;
v0x1d8f500_0 .alias "data2_i", 31 0, v0x1d95140_0;
v0x1d8f5a0_0 .alias "data_o", 31 0, v0x1d96c20_0;
v0x1d8f650_0 .net "select_i", 0 0, L_0x1d99b80; 1 drivers
L_0x1d9aeb0 .functor MUXZ 32, L_0x1d9ab80, L_0x1d9ad80, L_0x1d99b80, C4<>;
S_0x1d8efc0 .scope module, "MUX2" "MUX32" 3 238, 13 1, S_0x1d61700;
 .timescale 0 0;
v0x1d8f0b0_0 .alias "data1_i", 31 0, v0x1d96c20_0;
v0x1d8f170_0 .net "data2_i", 31 0, L_0x1d9b360; 1 drivers
v0x1d8f210_0 .alias "data_o", 31 0, v0x1d96b50_0;
v0x1d8f2c0_0 .alias "select_i", 0 0, v0x1d95570_0;
L_0x1d9b070 .functor MUXZ 32, L_0x1d9aeb0, L_0x1d9b360, L_0x1d9a760, C4<>;
S_0x1d8ec40 .scope module, "MUX3" "MUX5" 3 245, 14 1, S_0x1d61700;
 .timescale 0 0;
v0x1d8ed30_0 .alias "data1_i", 4 0, v0x1d96340_0;
v0x1d8edd0_0 .alias "data2_i", 4 0, v0x1d96130_0;
v0x1d8ee70_0 .alias "data_o", 4 0, v0x1d97020_0;
v0x1d8ef10_0 .net "select_i", 0 0, L_0x1d9b4a0; 1 drivers
L_0x1d9b400 .functor MUXZ 5, v0x1d948c0_0, v0x1d945e0_0, L_0x1d9b4a0, C4<>;
S_0x1d8e8a0 .scope module, "MUX4" "MUX32" 3 252, 13 1, S_0x1d61700;
 .timescale 0 0;
v0x1d8e990_0 .alias "data1_i", 31 0, v0x1d971f0_0;
v0x1d8ea60_0 .alias "data2_i", 31 0, v0x1d96600_0;
v0x1d8eae0_0 .alias "data_o", 31 0, v0x1d96dd0_0;
v0x1d8eb90_0 .net "select_i", 0 0, L_0x1d9b750; 1 drivers
L_0x1d9b620 .functor MUXZ 32, v0x1d8ded0_0, v0x1d949d0_0, L_0x1d9b750, C4<>;
S_0x1d8e5b0 .scope module, "MUX5" "MUX32" 3 259, 13 1, S_0x1d61700;
 .timescale 0 0;
v0x1d8e6a0_0 .alias "data1_i", 31 0, v0x1d968f0_0;
v0x1d8e720_0 .alias "data2_i", 31 0, v0x1d96a80_0;
v0x1d8e7a0_0 .alias "data_o", 31 0, v0x1d96cf0_0;
v0x1d8e820_0 .net "select_i", 0 0, L_0x1d9b890; 1 drivers
L_0x1d9b7f0 .functor MUXZ 32, v0x1d92970_0, v0x1d934e0_0, L_0x1d9b890, C4<>;
S_0x1d8e010 .scope module, "MUX6" "FORWARD_MUX" 3 268, 15 1, S_0x1d61700;
 .timescale 0 0;
v0x1d8e150_0 .alias "data_i", 31 0, v0x1d96030_0;
v0x1d8e210_0 .alias "data_o", 31 0, v0x1d96e50_0;
v0x1d8e2c0_0 .alias "exmem_i", 31 0, v0x1d958b0_0;
v0x1d8e370_0 .alias "memwb_i", 31 0, v0x1d96cf0_0;
v0x1d8e470_0 .var "out", 31 0;
v0x1d8e4f0_0 .alias "select_i", 1 0, v0x1d95ab0_0;
E_0x1d8de70 .event edge, v0x1d8df50_0, v0x1d8e150_0, v0x1d8dd50_0, v0x1d8b760_0;
S_0x1d8da80 .scope module, "MUX7" "FORWARD_MUX" 3 276, 15 1, S_0x1d61700;
 .timescale 0 0;
v0x1d8dbf0_0 .alias "data_i", 31 0, v0x1d960b0_0;
v0x1d8dcb0_0 .alias "data_o", 31 0, v0x1d971f0_0;
v0x1d8dd50_0 .alias "exmem_i", 31 0, v0x1d958b0_0;
v0x1d8ddf0_0 .alias "memwb_i", 31 0, v0x1d96cf0_0;
v0x1d8ded0_0 .var "out", 31 0;
v0x1d8df50_0 .alias "select_i", 1 0, v0x1d95ab0_0;
E_0x1d8db70 .event edge, v0x1d8df50_0, v0x1d8dbf0_0, v0x1d8dd50_0, v0x1d8b760_0;
S_0x1d8d5f0 .scope module, "MUX8" "MUX8" 3 284, 16 1, S_0x1d61700;
 .timescale 0 0;
v0x1d8d730_0 .alias "data1_i", 7 0, v0x1d95640_0;
v0x1d8d7f0_0 .net "data2_i", 7 0, C4<00000000>; 1 drivers
v0x1d8d890_0 .alias "data_o", 7 0, v0x1d970a0_0;
v0x1d8d930_0 .var "out", 7 0;
v0x1d8d9e0_0 .alias "select_i", 0 0, v0x1d95e30_0;
E_0x1d8d6e0 .event edge, v0x1d8d9e0_0, v0x1d8d7f0_0, v0x1d8d730_0;
S_0x1d8d290 .scope module, "EQ" "EQ" 3 291, 17 1, S_0x1d61700;
 .timescale 0 0;
v0x1d8d3f0_0 .alias "data1_i", 31 0, v0x1d97920_0;
v0x1d8d4c0_0 .alias "data2_i", 31 0, v0x1d979a0_0;
v0x1d8d570_0 .var "data_o", 0 0;
E_0x1d8d380 .event edge, v0x1d8b8a0_0, v0x1d8b9f0_0;
S_0x1d8cfd0 .scope module, "Shift_left_2" "Shift_left_2" 3 297, 18 1, S_0x1d61700;
 .timescale 0 0;
v0x1d8d0c0_0 .net *"_s0", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x1d8d160_0 .alias "data_i", 31 0, v0x1d97460_0;
v0x1d8d210_0 .alias "data_o", 31 0, v0x1d973e0_0;
L_0x1d9bb60 .arith/mult 32, L_0x1d9bef0, C4<00000000000000000000000000000100>;
S_0x1d8cc60 .scope module, "Sign_Extend" "Sign_Extend" 3 301, 19 1, S_0x1d61700;
 .timescale 0 0;
v0x1d8cd50_0 .net *"_s1", 0 0, L_0x1d9bd20; 1 drivers
v0x1d8ce10_0 .net *"_s2", 15 0, L_0x1d9bdc0; 1 drivers
v0x1d8ceb0_0 .net "data_i", 15 0, L_0x1d9bfe0; 1 drivers
v0x1d8cf50_0 .alias "data_o", 31 0, v0x1d97460_0;
L_0x1d9bd20 .part L_0x1d9bfe0, 15, 1;
LS_0x1d9bdc0_0_0 .concat [ 1 1 1 1], L_0x1d9bd20, L_0x1d9bd20, L_0x1d9bd20, L_0x1d9bd20;
LS_0x1d9bdc0_0_4 .concat [ 1 1 1 1], L_0x1d9bd20, L_0x1d9bd20, L_0x1d9bd20, L_0x1d9bd20;
LS_0x1d9bdc0_0_8 .concat [ 1 1 1 1], L_0x1d9bd20, L_0x1d9bd20, L_0x1d9bd20, L_0x1d9bd20;
LS_0x1d9bdc0_0_12 .concat [ 1 1 1 1], L_0x1d9bd20, L_0x1d9bd20, L_0x1d9bd20, L_0x1d9bd20;
L_0x1d9bdc0 .concat [ 4 4 4 4], LS_0x1d9bdc0_0_0, LS_0x1d9bdc0_0_4, LS_0x1d9bdc0_0_8, LS_0x1d9bdc0_0_12;
L_0x1d9bef0 .concat [ 16 16 0 0], L_0x1d9bfe0, L_0x1d9bdc0;
S_0x1d8c8f0 .scope module, "Shift_left_0_27__28_31" "Shift_left_0_27__28_31" 3 306, 20 1, S_0x1d61700;
 .timescale 0 0;
L_0x1d9a1f0 .functor BUFZ 26, L_0x1d9c510, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
v0x1d8c9e0_0 .net *"_s3", 25 0, L_0x1d9a1f0; 1 drivers
v0x1d8caa0_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v0x1d8cb40_0 .net "data_i", 25 0, L_0x1d9c510; 1 drivers
v0x1d8cbe0_0 .net8 "data_o", 27 0, RS_0x7f7874b565b8; 2 drivers
L_0x1d9c2a0 .part/pv L_0x1d9a1f0, 2, 26, 28;
L_0x1d9c390 .part/pv C4<00>, 0, 2, 28;
S_0x1d8c3b0 .scope module, "PC" "PC" 3 311, 21 1, S_0x1d61700;
 .timescale 0 0;
v0x1d8c4e0_0 .alias "clk_i", 0 0, v0x1d976f0_0;
v0x1d8c5b0_0 .alias "hazard_i", 0 0, v0x1d95f00_0;
v0x1d8c630_0 .alias "pc_i", 31 0, v0x1d96b50_0;
v0x1d8c6d0_0 .var "pc_o", 31 0;
v0x1d8c7b0_0 .alias "rst_i", 0 0, v0x1d97770_0;
v0x1d8c830_0 .alias "start_i", 0 0, v0x1d977f0_0;
E_0x1d8b920/0 .event negedge, v0x1d8c7b0_0;
E_0x1d8b920/1 .event posedge, v0x1d8bd00_0;
E_0x1d8b920 .event/or E_0x1d8b920/0, E_0x1d8b920/1;
S_0x1d8be80 .scope module, "Instruction_Memory" "Instruction_Memory" 3 321, 22 1, S_0x1d61700;
 .timescale 0 0;
L_0x1d9ca10 .functor BUFZ 32, L_0x1d9c700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1d8bf70_0 .net *"_s0", 31 0, L_0x1d9c700; 1 drivers
v0x1d8c030_0 .net *"_s2", 31 0, L_0x1d9c880; 1 drivers
v0x1d8c0d0_0 .net *"_s4", 29 0, L_0x1d9c7a0; 1 drivers
v0x1d8c170_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v0x1d8c1f0_0 .alias "addr_i", 31 0, v0x1d975b0_0;
v0x1d8c290_0 .alias "instr_o", 31 0, v0x1d974e0_0;
v0x1d8c330 .array "memory", 255 0, 31 0;
L_0x1d9c700 .array/port v0x1d8c330, L_0x1d9c880;
L_0x1d9c7a0 .part v0x1d8c6d0_0, 2, 30;
L_0x1d9c880 .concat [ 30 2 0 0], L_0x1d9c7a0, C4<00>;
S_0x1d8b540 .scope module, "Registers" "Registers" 3 326, 23 1, S_0x1d61700;
 .timescale 0 0;
L_0x1d9cb60 .functor BUFZ 32, L_0x1d9cac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1d9ccf0 .functor BUFZ 32, L_0x1d9cc50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1d8b6a0_0 .alias "RDaddr_i", 4 0, v0x1d96840_0;
v0x1d8b760_0 .alias "RDdata_i", 31 0, v0x1d96cf0_0;
v0x1d8b800_0 .net "RSaddr_i", 4 0, L_0x1d9cde0; 1 drivers
v0x1d8b8a0_0 .alias "RSdata_o", 31 0, v0x1d97920_0;
v0x1d8b950_0 .net "RTaddr_i", 4 0, L_0x1d9c600; 1 drivers
v0x1d8b9f0_0 .alias "RTdata_o", 31 0, v0x1d979a0_0;
v0x1d8bad0_0 .net "RegWrite_i", 0 0, L_0x1d9cfe0; 1 drivers
v0x1d8bb70_0 .net *"_s0", 31 0, L_0x1d9cac0; 1 drivers
v0x1d8bc60_0 .net *"_s4", 31 0, L_0x1d9cc50; 1 drivers
v0x1d8bd00_0 .alias "clk_i", 0 0, v0x1d976f0_0;
v0x1d8be00 .array "register", 31 0, 31 0;
E_0x1d8b630 .event posedge, v0x1d8bd00_0;
L_0x1d9cac0 .array/port v0x1d8be00, L_0x1d9cde0;
L_0x1d9cc50 .array/port v0x1d8be00, L_0x1d9c600;
S_0x1d8b0a0 .scope module, "ALU" "ALU" 3 354, 24 1, S_0x1d61700;
 .timescale 0 0;
v0x1d8b200_0 .alias "ALUCtrl_i", 2 0, v0x1d95290_0;
v0x1d8b2d0_0 .var "Zero_o", 0 0;
v0x1d8b350_0 .alias "data1_i", 31 0, v0x1d96e50_0;
v0x1d8b3f0_0 .alias "data2_i", 31 0, v0x1d96dd0_0;
v0x1d8b4a0_0 .var "data_o", 31 0;
E_0x1d8b190 .event edge, v0x1d5ad90_0, v0x1d8b3f0_0, v0x1d8b350_0;
S_0x1d4c7e0 .scope module, "ALU_Control" "ALU_Control" 3 362, 25 1, S_0x1d61700;
 .timescale 0 0;
v0x1d5ad90_0 .var "ALUCtrl_o", 2 0;
v0x1d8af60_0 .net "ALUOp_i", 1 0, L_0x1d9d270; 1 drivers
v0x1d8b000_0 .net "funct_i", 5 0, L_0x1d9ced0; 1 drivers
E_0x1d498f0 .event edge, v0x1d8af60_0, v0x1d8b000_0;
    .scope S_0x1d94c20;
T_0 ;
    %delay 5, 0;
    %set/v v0x1d95070_0, 0, 32;
    %set/v v0x1d94f40_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x1d94c20;
T_1 ;
    %wait E_0x1d8b630;
    %load/v 8, v0x1d94e10_0, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d95070_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d94f40_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x1d94e90_0, 1;
    %jmp/0xz  T_1.2, 8;
    %load/v 8, v0x1d94d10_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d95070_0, 0, 8;
    %load/v 8, v0x1d94ff0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d94f40_0, 0, 8;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1d93e00;
T_2 ;
    %delay 10, 0;
    %set/v v0x1d94af0_0, 0, 2;
    %set/v v0x1d94480_0, 0, 2;
    %set/v v0x1d94330_0, 0, 4;
    %set/v v0x1d94100_0, 0, 32;
    %set/v v0x1d94230_0, 0, 32;
    %set/v v0x1d949d0_0, 0, 32;
    %set/v v0x1d94710_0, 0, 5;
    %set/v v0x1d948c0_0, 0, 5;
    %set/v v0x1d945e0_0, 0, 5;
    %end;
    .thread T_2;
    .scope S_0x1d93e00;
T_3 ;
    %wait E_0x1d8b630;
    %load/v 8, v0x1d94940_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d94af0_0, 0, 8;
    %load/v 8, v0x1d94400_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d94480_0, 0, 8;
    %load/v 8, v0x1d942b0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d94330_0, 0, 8;
    %load/v 8, v0x1d94080_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d94100_0, 0, 8;
    %load/v 8, v0x1d941b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d94230_0, 0, 8;
    %load/v 8, v0x1d94790_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d949d0_0, 0, 8;
    %load/v 8, v0x1d94690_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d94710_0, 0, 8;
    %load/v 8, v0x1d94840_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d948c0_0, 0, 8;
    %load/v 8, v0x1d94560_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d945e0_0, 0, 8;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1d93630;
T_4 ;
    %delay 15, 0;
    %set/v v0x1d93d80_0, 0, 2;
    %set/v v0x1d939e0_0, 0, 2;
    %set/v v0x1d937a0_0, 0, 32;
    %set/v v0x1d93c80_0, 0, 32;
    %set/v v0x1d93ae0_0, 0, 5;
    %end;
    .thread T_4;
    .scope S_0x1d93630;
T_5 ;
    %wait E_0x1d8b630;
    %load/v 8, v0x1d93d00_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d93d80_0, 0, 8;
    %load/v 8, v0x1d93930_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d939e0_0, 0, 8;
    %load/v 8, v0x1d93720_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d937a0_0, 0, 8;
    %load/v 8, v0x1d93b60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d93c80_0, 0, 8;
    %load/v 8, v0x1d93a60_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d93ae0_0, 0, 8;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1d93050;
T_6 ;
    %delay 20, 0;
    %set/v v0x1d935b0_0, 0, 2;
    %set/v v0x1d92970_0, 0, 32;
    %set/v v0x1d934e0_0, 0, 32;
    %set/v v0x1d93410_0, 0, 5;
    %end;
    .thread T_6;
    .scope S_0x1d93050;
T_7 ;
    %wait E_0x1d8b630;
    %load/v 8, v0x1d93390_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d935b0_0, 0, 8;
    %load/v 8, v0x1d93210_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d934e0_0, 0, 8;
    %load/v 8, v0x1d93290_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d92970_0, 0, 8;
    %load/v 8, v0x1d93310_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d93410_0, 0, 8;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1d91810;
T_8 ;
    %wait E_0x1d8e3f0;
    %load/v 8, v0x1d926e0_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.2, 4;
    %load/x1p 8, v0x1d928d0_0, 8;
    %jmp T_8.3;
T_8.2 ;
    %mov 8, 2, 8;
T_8.3 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 3, 0;
    %load/vp0 16, v0x1d92540_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1d92810, 8, 8;
t_0 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.4, 4;
    %load/x1p 8, v0x1d928d0_0, 8;
    %jmp T_8.5;
T_8.4 ;
    %mov 8, 2, 8;
T_8.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 2, 0;
    %load/vp0 16, v0x1d92540_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1d92810, 8, 8;
t_1 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.6, 4;
    %load/x1p 8, v0x1d928d0_0, 8;
    %jmp T_8.7;
T_8.6 ;
    %mov 8, 2, 8;
T_8.7 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 1, 0;
    %load/vp0 16, v0x1d92540_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1d92810, 8, 8;
t_2 ;
    %load/v 8, v0x1d928d0_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0x1d92540_0;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1d92810, 8, 8;
t_3 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1d911d0;
T_9 ;
    %wait E_0x1d90fb0;
    %load/v 8, v0x1d91340_0, 1;
    %load/v 9, v0x1d912c0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1d912c0_0, 5;
    %load/v 14, v0x1d913e0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %movi 8, 2, 2;
    %set/v v0x1d91670_0, 8, 2;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0x1d915b0_0, 1;
    %load/v 9, v0x1d91530_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1d91530_0, 5;
    %load/v 14, v0x1d91480_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1d912c0_0, 5;
    %load/v 14, v0x1d913e0_0, 5;
    %cmp/u 9, 14, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %movi 8, 1, 2;
    %set/v v0x1d91670_0, 8, 2;
    %jmp T_9.3;
T_9.2 ;
    %set/v v0x1d916f0_0, 0, 2;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1d90160;
T_10 ;
    %wait E_0x1d90250;
    %load/v 8, v0x1d90280_0, 1;
    %ix/load 3, 2, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d91020, 0, 8;
t_4 ;
    %load/v 8, v0x1d90280_0, 1;
    %ix/load 3, 1, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d91020, 0, 8;
t_5 ;
    %load/v 8, v0x1d90280_0, 1;
    %ix/load 3, 0, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d91020, 0, 8;
t_6 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1d8fcb0;
T_11 ;
    %wait E_0x1d8fda0;
    %load/v 8, v0x1d8fdf0_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_11.0, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_11.1, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_11.2, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_11.3, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_11.4, 6;
    %movi 8, 512, 10;
    %set/v v0x1d900e0_0, 8, 10;
    %jmp T_11.6;
T_11.0 ;
    %movi 8, 135, 10;
    %set/v v0x1d900e0_0, 8, 10;
    %jmp T_11.6;
T_11.1 ;
    %movi 8, 259, 10;
    %set/v v0x1d900e0_0, 8, 10;
    %jmp T_11.6;
T_11.2 ;
    %movi 8, 136, 10;
    %set/v v0x1d900e0_0, 8, 10;
    %jmp T_11.6;
T_11.3 ;
    %movi 8, 232, 10;
    %set/v v0x1d900e0_0, 8, 10;
    %jmp T_11.6;
T_11.4 ;
    %movi 8, 24, 10;
    %set/v v0x1d900e0_0, 8, 10;
    %jmp T_11.6;
T_11.6 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1d8e010;
T_12 ;
    %wait E_0x1d8de70;
    %load/v 8, v0x1d8e4f0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_12.0, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_12.1, 6;
    %load/v 8, v0x1d8e370_0, 32;
    %set/v v0x1d8e470_0, 8, 32;
    %jmp T_12.3;
T_12.0 ;
    %load/v 8, v0x1d8e150_0, 32;
    %set/v v0x1d8e470_0, 8, 32;
    %jmp T_12.3;
T_12.1 ;
    %load/v 8, v0x1d8e2c0_0, 32;
    %set/v v0x1d8e470_0, 8, 32;
    %jmp T_12.3;
T_12.3 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1d8da80;
T_13 ;
    %wait E_0x1d8db70;
    %load/v 8, v0x1d8df50_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_13.0, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_13.1, 6;
    %load/v 8, v0x1d8ddf0_0, 32;
    %set/v v0x1d8ded0_0, 8, 32;
    %jmp T_13.3;
T_13.0 ;
    %load/v 8, v0x1d8dbf0_0, 32;
    %set/v v0x1d8ded0_0, 8, 32;
    %jmp T_13.3;
T_13.1 ;
    %load/v 8, v0x1d8dd50_0, 32;
    %set/v v0x1d8ded0_0, 8, 32;
    %jmp T_13.3;
T_13.3 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x1d8d5f0;
T_14 ;
    %wait E_0x1d8d6e0;
    %load/v 8, v0x1d8d9e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_14.0, 8;
    %load/v 8, v0x1d8d7f0_0, 8;
    %set/v v0x1d8d930_0, 8, 8;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0x1d8d730_0, 8;
    %set/v v0x1d8d930_0, 8, 8;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x1d8d290;
T_15 ;
    %wait E_0x1d8d380;
    %load/v 8, v0x1d8d3f0_0, 32;
    %load/v 40, v0x1d8d4c0_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_15.0, 4;
    %set/v v0x1d8d570_0, 1, 1;
    %jmp T_15.1;
T_15.0 ;
    %set/v v0x1d8d570_0, 0, 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x1d8c3b0;
T_16 ;
    %wait E_0x1d8b920;
    %load/v 8, v0x1d8c7b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_16.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d8c6d0_0, 0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0x1d8c830_0, 1;
    %load/v 9, v0x1d8c5b0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_16.2, 8;
    %load/v 8, v0x1d8c630_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d8c6d0_0, 0, 8;
    %jmp T_16.3;
T_16.2 ;
    %load/v 8, v0x1d8c6d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d8c6d0_0, 0, 8;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1d8b540;
T_17 ;
    %wait E_0x1d8b630;
    %load/v 8, v0x1d8bad0_0, 1;
    %jmp/0xz  T_17.0, 8;
    %load/v 8, v0x1d8b760_0, 32;
    %ix/getv 3, v0x1d8b6a0_0;
    %jmp/1 t_7, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d8be00, 0, 8;
t_7 ;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1d8b0a0;
T_18 ;
    %wait E_0x1d8b190;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.0, 4;
    %load/x1p 8, v0x1d8b200_0, 1;
    %jmp T_18.1;
T_18.0 ;
    %mov 8, 2, 1;
T_18.1 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.2, 4;
    %load/x1p 9, v0x1d8b200_0, 1;
    %jmp T_18.3;
T_18.2 ;
    %mov 9, 2, 1;
T_18.3 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %load/v 9, v0x1d8b200_0, 1; Only need 1 of 3 bits
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_18.4, 8;
    %load/v 8, v0x1d8b350_0, 32;
    %load/v 40, v0x1d8b3f0_0, 32;
    %add 8, 40, 32;
    %set/v v0x1d8b4a0_0, 8, 32;
    %load/v 8, v0x1d8b4a0_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_18.6, 4;
    %set/v v0x1d8b2d0_0, 1, 1;
    %jmp T_18.7;
T_18.6 ;
    %set/v v0x1d8b2d0_0, 0, 1;
T_18.7 ;
T_18.4 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.8, 4;
    %load/x1p 8, v0x1d8b200_0, 1;
    %jmp T_18.9;
T_18.8 ;
    %mov 8, 2, 1;
T_18.9 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.10, 4;
    %load/x1p 9, v0x1d8b200_0, 1;
    %jmp T_18.11;
T_18.10 ;
    %mov 9, 2, 1;
T_18.11 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %load/v 9, v0x1d8b200_0, 1; Only need 1 of 3 bits
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_18.12, 8;
    %load/v 8, v0x1d8b350_0, 32;
    %load/v 40, v0x1d8b3f0_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1d8b4a0_0, 8, 32;
    %load/v 8, v0x1d8b4a0_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_18.14, 4;
    %set/v v0x1d8b2d0_0, 1, 1;
    %jmp T_18.15;
T_18.14 ;
    %set/v v0x1d8b2d0_0, 0, 1;
T_18.15 ;
T_18.12 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.16, 4;
    %load/x1p 8, v0x1d8b200_0, 1;
    %jmp T_18.17;
T_18.16 ;
    %mov 8, 2, 1;
T_18.17 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.18, 4;
    %load/x1p 9, v0x1d8b200_0, 1;
    %jmp T_18.19;
T_18.18 ;
    %mov 9, 2, 1;
T_18.19 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1d8b200_0, 1; Only need 1 of 3 bits
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_18.20, 8;
    %load/v 8, v0x1d8b350_0, 32;
    %load/v 40, v0x1d8b3f0_0, 32;
    %and 8, 40, 32;
    %set/v v0x1d8b4a0_0, 8, 32;
    %load/v 8, v0x1d8b4a0_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_18.22, 4;
    %set/v v0x1d8b2d0_0, 1, 1;
    %jmp T_18.23;
T_18.22 ;
    %set/v v0x1d8b2d0_0, 0, 1;
T_18.23 ;
T_18.20 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.24, 4;
    %load/x1p 8, v0x1d8b200_0, 1;
    %jmp T_18.25;
T_18.24 ;
    %mov 8, 2, 1;
T_18.25 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.26, 4;
    %load/x1p 9, v0x1d8b200_0, 1;
    %jmp T_18.27;
T_18.26 ;
    %mov 9, 2, 1;
T_18.27 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1d8b200_0, 1; Only need 1 of 3 bits
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_18.28, 8;
    %load/v 8, v0x1d8b350_0, 32;
    %load/v 40, v0x1d8b3f0_0, 32;
    %or 8, 40, 32;
    %set/v v0x1d8b4a0_0, 8, 32;
    %load/v 8, v0x1d8b4a0_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_18.30, 4;
    %set/v v0x1d8b2d0_0, 1, 1;
    %jmp T_18.31;
T_18.30 ;
    %set/v v0x1d8b2d0_0, 0, 1;
T_18.31 ;
T_18.28 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.32, 4;
    %load/x1p 8, v0x1d8b200_0, 1;
    %jmp T_18.33;
T_18.32 ;
    %mov 8, 2, 1;
T_18.33 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.34, 4;
    %load/x1p 9, v0x1d8b200_0, 1;
    %jmp T_18.35;
T_18.34 ;
    %mov 9, 2, 1;
T_18.35 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1d8b200_0, 1; Only need 1 of 3 bits
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_18.36, 8;
    %load/v 8, v0x1d8b350_0, 32;
    %load/v 40, v0x1d8b3f0_0, 32;
    %mul 8, 40, 32;
    %set/v v0x1d8b4a0_0, 8, 32;
    %load/v 8, v0x1d8b4a0_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_18.38, 4;
    %set/v v0x1d8b2d0_0, 1, 1;
    %jmp T_18.39;
T_18.38 ;
    %set/v v0x1d8b2d0_0, 0, 1;
T_18.39 ;
T_18.36 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x1d4c7e0;
T_19 ;
    %wait E_0x1d498f0;
    %load/v 8, v0x1d8af60_0, 2;
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_19.0, 4;
    %load/v 8, v0x1d8b000_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_19.2, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_19.3, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_19.4, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_19.5, 6;
    %cmpi/u 8, 24, 6;
    %jmp/1 T_19.6, 6;
    %movi 8, 2, 3;
    %set/v v0x1d5ad90_0, 8, 3;
    %jmp T_19.8;
T_19.2 ;
    %movi 8, 2, 3;
    %set/v v0x1d5ad90_0, 8, 3;
    %jmp T_19.8;
T_19.3 ;
    %movi 8, 6, 3;
    %set/v v0x1d5ad90_0, 8, 3;
    %jmp T_19.8;
T_19.4 ;
    %set/v v0x1d5ad90_0, 0, 3;
    %jmp T_19.8;
T_19.5 ;
    %movi 8, 1, 3;
    %set/v v0x1d5ad90_0, 8, 3;
    %jmp T_19.8;
T_19.6 ;
    %movi 8, 4, 3;
    %set/v v0x1d5ad90_0, 8, 3;
    %jmp T_19.8;
T_19.8 ;
    %jmp T_19.1;
T_19.0 ;
    %movi 8, 2, 3;
    %set/v v0x1d5ad90_0, 8, 3;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x1d581a0;
T_20 ;
    %delay 25, 0;
    %load/v 8, v0x1d97870_0, 1;
    %inv 8, 1;
    %set/v v0x1d97870_0, 8, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1d581a0;
T_21 ;
    %vpi_call 2 20 "$dumpfile", "my_dump.vcd";
    %vpi_call 2 21 "$dumpvars";
    %set/v v0x1d97cf0_0, 0, 32;
    %set/v v0x1d97ef0_0, 0, 32;
    %set/v v0x1d97d70_0, 0, 32;
    %set/v v0x1d97df0_0, 0, 32;
T_21.0 ;
    %load/v 8, v0x1d97df0_0, 32;
   %cmpi/s 8, 256, 32;
    %jmp/0xz T_21.1, 5;
    %ix/getv/s 3, v0x1d97df0_0;
   %jmp/1 t_8, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1d8c330, 0, 32;
t_8 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1d97df0_0, 32;
    %set/v v0x1d97df0_0, 8, 32;
    %jmp T_21.0;
T_21.1 ;
    %set/v v0x1d97df0_0, 0, 32;
T_21.2 ;
    %load/v 8, v0x1d97df0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_21.3, 5;
    %ix/getv/s 3, v0x1d97df0_0;
   %jmp/1 t_9, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1d92810, 0, 8;
t_9 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1d97df0_0, 32;
    %set/v v0x1d97df0_0, 8, 32;
    %jmp T_21.2;
T_21.3 ;
    %set/v v0x1d97df0_0, 0, 32;
T_21.4 ;
    %load/v 8, v0x1d97df0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_21.5, 5;
    %ix/getv/s 3, v0x1d97df0_0;
   %jmp/1 t_10, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1d8be00, 0, 32;
t_10 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1d97df0_0, 32;
    %set/v v0x1d97df0_0, 8, 32;
    %jmp T_21.4;
T_21.5 ;
    %vpi_call 2 43 "$readmemb", "instruction.txt", v0x1d8c330;
    %vpi_func 2 46 "$fopen", 8, 32, "output.txt";
    %movi 40, 1, 32;
    %or 8, 40, 32;
    %set/v v0x1d97e70_0, 8, 32;
    %movi 8, 5, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1d92810, 8, 8;
    %set/v v0x1d97870_0, 1, 1;
    %set/v v0x1d97bf0_0, 0, 1;
    %set/v v0x1d97c70_0, 0, 1;
    %delay 12, 0;
    %set/v v0x1d97bf0_0, 1, 1;
    %set/v v0x1d97c70_0, 1, 1;
    %end;
    .thread T_21;
    .scope S_0x1d581a0;
T_22 ;
    %wait E_0x1d8b630;
    %load/v 8, v0x1d97cf0_0, 32;
    %cmpi/u 8, 10, 32;
    %jmp/0xz  T_22.0, 4;
    %vpi_call 2 64 "$stop";
T_22.0 ;
    %load/v 8, v0x1d90f00_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %load/v 9, v0x1d8ff50_0, 1;
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1d8feb0_0, 1;
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_22.2, 8;
    %load/v 8, v0x1d97ef0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x1d97ef0_0, 8, 32;
T_22.2 ;
    %load/v 8, v0x1d8ff50_0, 1;
    %load/v 9, v0x1d8feb0_0, 1;
    %load/v 10, v0x1d8d570_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_22.4, 8;
    %load/v 8, v0x1d97d70_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x1d97d70_0, 8, 32;
T_22.4 ;
    %vpi_call 2 71 "$fdisplay", v0x1d97e70_0, "cycle = %d, Start = %d, Stall = %d, Flush = %d\012PC = %d", v0x1d97cf0_0, v0x1d97c70_0, v0x1d97ef0_0, v0x1d97d70_0, v0x1d8c6d0_0;
    %vpi_call 2 74 "$fdisplay", v0x1d97e70_0, "Registers";
    %vpi_call 2 75 "$fdisplay", v0x1d97e70_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x1d8be00, 0>, &A<v0x1d8be00, 8>, &A<v0x1d8be00, 16>, &A<v0x1d8be00, 24>;
    %vpi_call 2 76 "$fdisplay", v0x1d97e70_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x1d8be00, 1>, &A<v0x1d8be00, 9>, &A<v0x1d8be00, 17>, &A<v0x1d8be00, 25>;
    %vpi_call 2 77 "$fdisplay", v0x1d97e70_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x1d8be00, 2>, &A<v0x1d8be00, 10>, &A<v0x1d8be00, 18>, &A<v0x1d8be00, 26>;
    %vpi_call 2 78 "$fdisplay", v0x1d97e70_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x1d8be00, 3>, &A<v0x1d8be00, 11>, &A<v0x1d8be00, 19>, &A<v0x1d8be00, 27>;
    %vpi_call 2 79 "$fdisplay", v0x1d97e70_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x1d8be00, 4>, &A<v0x1d8be00, 12>, &A<v0x1d8be00, 20>, &A<v0x1d8be00, 28>;
    %vpi_call 2 80 "$fdisplay", v0x1d97e70_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x1d8be00, 5>, &A<v0x1d8be00, 13>, &A<v0x1d8be00, 21>, &A<v0x1d8be00, 29>;
    %vpi_call 2 81 "$fdisplay", v0x1d97e70_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x1d8be00, 6>, &A<v0x1d8be00, 14>, &A<v0x1d8be00, 22>, &A<v0x1d8be00, 30>;
    %vpi_call 2 82 "$fdisplay", v0x1d97e70_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x1d8be00, 7>, &A<v0x1d8be00, 15>, &A<v0x1d8be00, 23>, &A<v0x1d8be00, 31>;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1d92810, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1d92810, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1d92810, 8;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1d92810, 8;
    %vpi_call 2 85 "$fdisplay", v0x1d97e70_0, "Data Memory: 0x00 = %d", T<8,32,u>;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1d92810, 8;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1d92810, 8;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1d92810, 8;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1d92810, 8;
    %vpi_call 2 86 "$fdisplay", v0x1d97e70_0, "Data Memory: 0x04 = %d", T<8,32,u>;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1d92810, 8;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1d92810, 8;
    %ix/load 3, 10, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1d92810, 8;
    %ix/load 3, 11, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1d92810, 8;
    %vpi_call 2 87 "$fdisplay", v0x1d97e70_0, "Data Memory: 0x08 = %d", T<8,32,u>;
    %ix/load 3, 12, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1d92810, 8;
    %ix/load 3, 13, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1d92810, 8;
    %ix/load 3, 14, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1d92810, 8;
    %ix/load 3, 15, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1d92810, 8;
    %vpi_call 2 88 "$fdisplay", v0x1d97e70_0, "Data Memory: 0x0c = %d", T<8,32,u>;
    %ix/load 3, 16, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1d92810, 8;
    %ix/load 3, 17, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1d92810, 8;
    %ix/load 3, 18, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1d92810, 8;
    %ix/load 3, 19, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1d92810, 8;
    %vpi_call 2 89 "$fdisplay", v0x1d97e70_0, "Data Memory: 0x10 = %d", T<8,32,u>;
    %ix/load 3, 20, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1d92810, 8;
    %ix/load 3, 21, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1d92810, 8;
    %ix/load 3, 22, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1d92810, 8;
    %ix/load 3, 23, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1d92810, 8;
    %vpi_call 2 90 "$fdisplay", v0x1d97e70_0, "Data Memory: 0x14 = %d", T<8,32,u>;
    %ix/load 3, 24, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1d92810, 8;
    %ix/load 3, 25, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1d92810, 8;
    %ix/load 3, 26, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1d92810, 8;
    %ix/load 3, 27, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1d92810, 8;
    %vpi_call 2 91 "$fdisplay", v0x1d97e70_0, "Data Memory: 0x18 = %d", T<8,32,u>;
    %ix/load 3, 28, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1d92810, 8;
    %ix/load 3, 29, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1d92810, 8;
    %ix/load 3, 30, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1d92810, 8;
    %ix/load 3, 31, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1d92810, 8;
    %vpi_call 2 92 "$fdisplay", v0x1d97e70_0, "Data Memory: 0x1c = %d", T<8,32,u>;
    %vpi_call 2 94 "$fdisplay", v0x1d97e70_0, "\012";
    %load/v 8, v0x1d97cf0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x1d97cf0_0, 8, 32;
    %jmp T_22;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "IFID.v";
    "IDEX.v";
    "EXMEM.v";
    "MEMWB.v";
    "DATAMEMORY.v";
    "FORWARDUNIT.v";
    "HD.v";
    "Control.v";
    "Adder.v";
    "MUX32.v";
    "MUX5.v";
    "FORWARD_MUX.v";
    "MUX8.v";
    "EQ.v";
    "Shift_left_2.v";
    "Sign_Extend.v";
    "Shift_left_0_27__28_31.v";
    "PC.v";
    "Instruction_Memory.v";
    "Registers.v";
    "ALU.v";
    "ALU_Control.v";
