==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_rtl -register_reset_num=3
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1539] 'factor' in '#pragma HLS array_partition' is ignored: pip_kernel.cpp:17:60
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-181] If array_partition pragma on TOP function argument, currently we can only support 1-dim complete/cyclic/block partition, in 'call' (pip_kernel.cpp:16:189)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:16:189)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1532.199 ; gain = 1099.777 ; free physical = 2510 ; free virtual = 18700
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1532.199 ; gain = 1099.777 ; free physical = 2510 ; free virtual = 18700
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1532.199 ; gain = 1099.777 ; free physical = 2500 ; free virtual = 18692
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1532.199 ; gain = 1099.777 ; free physical = 2490 ; free virtual = 18683
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:17) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:17) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:17) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:10:9) in function 'pip_crossing'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:16)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1532.199 ; gain = 1099.777 ; free physical = 2447 ; free virtual = 18641
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1532.199 ; gain = 1099.777 ; free physical = 2438 ; free virtual = 18632
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12 seconds; current allocated memory: 148.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 149.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:16) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 250.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 154.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 163.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_28s_19s_28_32_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 165.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'pip_kernel' is 6150 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 174.908 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pip_kernel_sdiv_28s_19s_28_32_0_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1532.199 ; gain = 1099.777 ; free physical = 2374 ; free virtual = 18592
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1539] 'factor' in '#pragma HLS array_partition' is ignored: pip_kernel.cpp:17:60
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-181] If array_partition pragma on TOP function argument, currently we can only support 1-dim complete/cyclic/block partition, in 'call' (pip_kernel.cpp:16:189)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:16:189)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2365 ; free virtual = 18556
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2365 ; free virtual = 18556
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2357 ; free virtual = 18550
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2348 ; free virtual = 18542
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:17) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:17) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:17) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:10:9) in function 'pip_crossing'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:16)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2317 ; free virtual = 18512
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2307 ; free virtual = 18503
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.14 seconds; current allocated memory: 148.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 209, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 213, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 215, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 216, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 217, Depth = 220.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 153.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 161.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1599] unexpected pragma parameter 'dataflow': pip_kernel.cpp:33:22
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:27:189)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1132 ; free virtual = 17319
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1132 ; free virtual = 17319
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1124 ; free virtual = 17313
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'pip_kernel' (pip_kernel.cpp:27) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1114 ; free virtual = 17304
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1084 ; free virtual = 17275
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1090 ; free virtual = 17282
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.35 seconds; current allocated memory: 133.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 133.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1599] unexpected pragma parameter 'dataflow': pip_kernel.cpp:33:22
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:27:189)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1154 ; free virtual = 17339
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1154 ; free virtual = 17339
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1149 ; free virtual = 17335
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1140 ; free virtual = 17327
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:25:1) in function 'pip_crossing2'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1107 ; free virtual = 17296
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1096 ; free virtual = 17285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 104.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.05 seconds; current allocated memory: 148.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 149.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln38', pip_kernel.cpp:38) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln38', pip_kernel.cpp:38) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln38', pip_kernel.cpp:38) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln38', pip_kernel.cpp:38) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between 'call' operation ('_ln38', pip_kernel.cpp:38) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between 'call' operation ('_ln38', pip_kernel.cpp:38) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between 'call' operation ('_ln38', pip_kernel.cpp:38) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'call' operation ('_ln38', pip_kernel.cpp:38) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'call' operation ('_ln38', pip_kernel.cpp:38) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'call' operation ('_ln38', pip_kernel.cpp:38) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'call' operation ('_ln38', pip_kernel.cpp:38) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1599] unexpected pragma parameter 'dataflow': pip_kernel.cpp:33:22
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:35:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:27:189)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1100 ; free virtual = 17298
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1100 ; free virtual = 17298
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1092 ; free virtual = 17291
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1083 ; free virtual = 17283
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:25:1) in function 'pip_crossing2'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1053 ; free virtual = 17255
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1042 ; free virtual = 17244
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 104.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.3 seconds; current allocated memory: 148.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 149.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln41', pip_kernel.cpp:41) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln41', pip_kernel.cpp:41) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln41', pip_kernel.cpp:41) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln41', pip_kernel.cpp:41) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between 'call' operation ('_ln41', pip_kernel.cpp:41) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between 'call' operation ('_ln41', pip_kernel.cpp:41) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between 'call' operation ('_ln41', pip_kernel.cpp:41) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'call' operation ('_ln41', pip_kernel.cpp:41) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'call' operation ('_ln41', pip_kernel.cpp:41) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'call' operation ('_ln41', pip_kernel.cpp:41) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'call' operation ('_ln41', pip_kernel.cpp:41) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1599] unexpected pragma parameter 'dataflow': pip_kernel.cpp:33:22
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:35:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:27:189)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1062 ; free virtual = 17265
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1062 ; free virtual = 17265
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1056 ; free virtual = 17260
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'pip_kernel' (pip_kernel.cpp:27) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1047 ; free virtual = 17253
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1020 ; free virtual = 17227
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1027 ; free virtual = 17234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.12 seconds; current allocated memory: 128.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 128.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1599] unexpected pragma parameter 'dataflow': pip_kernel.cpp:33:22
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:36:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:27:189)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1037 ; free virtual = 17234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1037 ; free virtual = 17234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1029 ; free virtual = 17227
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1019 ; free virtual = 17219
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:24:5) in function 'pip_crossing2'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:27)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 987 ; free virtual = 17188
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 977 ; free virtual = 17179
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.72 seconds; current allocated memory: 149.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 149.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:27) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 250.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 154.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 163.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_28s_19s_28_32_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 164.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'pip_kernel' is 6150 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 174.626 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pip_kernel_sdiv_28s_19s_28_32_0_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 965 ; free virtual = 17191
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1599] unexpected pragma parameter 'dataflow': pip_kernel.cpp:33:22
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:36:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:27:189)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1033 ; free virtual = 17218
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1033 ; free virtual = 17218
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1025 ; free virtual = 17211
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1015 ; free virtual = 17203
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:24:5) in function 'pip_crossing2'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:27)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 983 ; free virtual = 17172
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 974 ; free virtual = 17164
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.14 seconds; current allocated memory: 149.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 149.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:27) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 250.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 154.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 163.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_28s_19s_28_32_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 164.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'pip_kernel' is 6150 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 174.627 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pip_kernel_sdiv_28s_19s_28_32_0_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 908 ; free virtual = 17120
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1599] unexpected pragma parameter 'dataflow': pip_kernel.cpp:33:22
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:36:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:27:189)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1026 ; free virtual = 17212
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1026 ; free virtual = 17212
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1018 ; free virtual = 17205
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1009 ; free virtual = 17197
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:24:5) in function 'pip_crossing2'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:27)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 977 ; free virtual = 17166
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 969 ; free virtual = 17159
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.06 seconds; current allocated memory: 149.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 149.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:27) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 250.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 154.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 163.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_28s_19s_28_32_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 164.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'pip_kernel' is 6150 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 174.627 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pip_kernel_sdiv_28s_19s_28_32_0_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 900 ; free virtual = 17113
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:36:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:27:189)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 905 ; free virtual = 17092
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 905 ; free virtual = 17092
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 896 ; free virtual = 17085
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 887 ; free virtual = 17076
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:24:5) in function 'pip_crossing2'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:27)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 855 ; free virtual = 17046
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 845 ; free virtual = 17036
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.78 seconds; current allocated memory: 149.072 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 149.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:27) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 250.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 154.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 163.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_28s_19s_28_32_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 164.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'pip_kernel' is 5912 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 174.591 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pip_kernel_sdiv_28s_19s_28_32_0_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 776 ; free virtual = 16991
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'false' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:34:52
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:27:189)
INFO: [HLS 214-115] Burst write of length 25 and bit width 32 has been inferred on port 'gmem' (pip_kernel.cpp:32:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 888 ; free virtual = 17084
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 888 ; free virtual = 17084
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 879 ; free virtual = 17077
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 870 ; free virtual = 17068
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:24:5) in function 'pip_crossing2'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:27)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 838 ; free virtual = 17038
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 830 ; free virtual = 17030
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.24 seconds; current allocated memory: 148.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 149.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:27) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 42, Depth = 151.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 153.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 161.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_28s_19s_28_32_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 162.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 170.352 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pip_kernel_sdiv_28s_19s_28_32_0_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 777 ; free virtual = 16993
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total elapsed time: 16.08 seconds; peak allocated memory: 170.352 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:27:189)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:28:9)
INFO: [HLS 214-115] Burst write of length 25 and bit width 32 has been inferred on port 'gmem' (pip_kernel.cpp:32:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 883 ; free virtual = 17122
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 883 ; free virtual = 17122
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 875 ; free virtual = 17115
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 865 ; free virtual = 17107
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:24:5) in function 'pip_crossing2'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:27)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 835 ; free virtual = 17078
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 824 ; free virtual = 17068
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.43 seconds; current allocated memory: 148.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:27) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 42, Depth = 151.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 153.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 161.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_28s_19s_28_32_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 162.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 170.304 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pip_kernel_sdiv_28s_19s_28_32_0_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 766 ; free virtual = 17030
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:33:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:27:189)
INFO: [HLS 214-115] Burst write of length 25 and bit width 32 has been inferred on port 'gmem' (pip_kernel.cpp:32:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 870 ; free virtual = 17107
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 870 ; free virtual = 17107
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 861 ; free virtual = 17101
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 852 ; free virtual = 17092
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:24:5) in function 'pip_crossing2'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:27)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 820 ; free virtual = 17061
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 809 ; free virtual = 17051
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.01 seconds; current allocated memory: 148.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:27) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 42, Depth = 151.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 153.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 161.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_28s_19s_28_32_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 162.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 170.366 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pip_kernel_sdiv_28s_19s_28_32_0_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 760 ; free virtual = 17020
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:33:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-115] Burst write of length 25 and bit width 32 has been inferred on port 'gmem' (pip_kernel.cpp:32:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 893 ; free virtual = 17111
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 893 ; free virtual = 17111
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 885 ; free virtual = 17105
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 876 ; free virtual = 17096
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:24:5) in function 'pip_crossing2'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:27)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 843 ; free virtual = 17065
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 834 ; free virtual = 17057
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.05 seconds; current allocated memory: 148.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 149.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:27) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 42, Depth = 151.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 153.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 161.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_28s_19s_28_32_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 162.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 170.334 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pip_kernel_sdiv_28s_19s_28_32_0_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 779 ; free virtual = 17024
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total elapsed time: 16.89 seconds; peak allocated memory: 170.334 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:33:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-115] Burst write of length 5 and bit width 64 has been inferred on port 'gmem' (pip_kernel.cpp:32:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 894 ; free virtual = 17112
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 894 ; free virtual = 17112
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 885 ; free virtual = 17106
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 876 ; free virtual = 17098
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:24:5) in function 'pip_crossing2'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:27)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 845 ; free virtual = 17069
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 834 ; free virtual = 17059
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.99 seconds; current allocated memory: 149.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:27) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 42, Depth = 151.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 153.858 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 161.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_28s_19s_28_32_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 163.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 170.973 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pip_kernel_sdiv_28s_19s_28_32_0_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 772 ; free virtual = 17018
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total elapsed time: 16.74 seconds; peak allocated memory: 170.973 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:33:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:27:185)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:28:9)
INFO: [HLS 214-115] Burst write of length 5 and bit width 64 has been inferred on port 'gmem' (pip_kernel.cpp:32:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 898 ; free virtual = 17119
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 898 ; free virtual = 17119
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 890 ; free virtual = 17112
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 880 ; free virtual = 17103
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:24:5) in function 'pip_crossing2'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:27)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 848 ; free virtual = 17073
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 839 ; free virtual = 17065
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.15 seconds; current allocated memory: 149.040 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 149.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:27) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 42, Depth = 151.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 153.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 161.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_28s_19s_28_32_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 163.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 170.975 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pip_kernel_sdiv_28s_19s_28_32_0_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 780 ; free virtual = 17027
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:56:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:50:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:51:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(ap_uint<8>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:49:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 887 ; free virtual = 17040
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 887 ; free virtual = 17040
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 872 ; free virtual = 17027
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 854 ; free virtual = 17011
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' in function 'pip_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:46:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:43) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 814 ; free virtual = 16974
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_I' (pip_kernel.cpp:53:6) in function 'pip_kernel' the outer loop is not a perfect loop.
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'gmem'.
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 798 ; free virtual = 16959
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.83 seconds; current allocated memory: 174.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 175.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_J'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:63) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 153.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 176.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 178.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18s_18s_36_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 179.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' to AXI-Lite port control.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:56:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:50:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:51:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_int<18>)' into 'fast_div(ap_int<18>, ap_int<18>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'fast_div(ap_int<18>, ap_int<18>)' into 'pip_crossing2(ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>)' (pip_kernel.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(ap_uint<8>*, ap_int<18>*, ap_int<18>*)' (pip_kernel.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'pip_crossing2(ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>)' into 'pip_kernel(ap_uint<8>*, ap_int<18>*, ap_int<18>*)' (pip_kernel.cpp:49:0)
INFO: [HLS 214-115] Burst write of length 5 and bit width 64 has been inferred on port 'gmem' (pip_kernel.cpp:55:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2648 ; free virtual = 18190
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2648 ; free virtual = 18190
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2640 ; free virtual = 18183
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2631 ; free virtual = 18175
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:53) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:53) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:53) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:53:6) in function 'pip_kernel'... converting 31 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:49)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2599 ; free virtual = 18144
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2598 ; free virtual = 18144
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:49) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 42, Depth = 120.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.05 seconds; current allocated memory: 145.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 152.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:56:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:50:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:51:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_int<18>)' into 'fast_div(ap_int<18>, ap_int<18>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'fast_div(ap_int<18>, ap_int<18>)' into 'pip_crossing2(ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>)' (pip_kernel.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(ap_uint<8>*, ap_int<18>*, ap_int<18>*)' (pip_kernel.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'pip_crossing2(ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>)' into 'pip_kernel(ap_uint<8>*, ap_int<18>*, ap_int<18>*)' (pip_kernel.cpp:49:0)
INFO: [HLS 214-115] Burst write of length 5 and bit width 64 has been inferred on port 'gmem' (pip_kernel.cpp:55:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2607 ; free virtual = 18150
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2607 ; free virtual = 18150
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2599 ; free virtual = 18143
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2590 ; free virtual = 18135
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:53) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:53) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:53) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:53:6) in function 'pip_kernel'... converting 31 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:49)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2558 ; free virtual = 18105
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2566 ; free virtual = 18113
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:49) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 42, Depth = 120.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.19 seconds; current allocated memory: 145.021 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 152.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:56:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:50:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:51:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_int<18>)' into 'fast_div(ap_int<18>, ap_int<18>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'fast_div(ap_int<18>, ap_int<18>)' into 'pip_crossing2(ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>)' (pip_kernel.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(ap_uint<8>*, ap_int<18>*, ap_int<18>*)' (pip_kernel.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'pip_crossing2(ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>)' into 'pip_kernel(ap_uint<8>*, ap_int<18>*, ap_int<18>*)' (pip_kernel.cpp:49:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2655 ; free virtual = 18197
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2655 ; free virtual = 18197
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2647 ; free virtual = 18190
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2637 ; free virtual = 18182
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:53) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:53) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:53) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:53:6) in function 'pip_kernel'... converting 31 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:49)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2605 ; free virtual = 18151
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2605 ; free virtual = 18151
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem' (pip_kernel.cpp:57).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem' (pip_kernel.cpp:57).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem' (pip_kernel.cpp:57).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem' (pip_kernel.cpp:57).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem' (pip_kernel.cpp:57).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1599] unexpected pragma parameter 'dataflow': pip_kernel.cpp:71:22
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_int<18>)' into 'fast_div(ap_int<18>, ap_int<18>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'fast_div(ap_int<18>, ap_int<18>)' into 'pip_crossing2(ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>)' (pip_kernel.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(ap_uint<8>*, ap_int<18>*, ap_int<18>*)' (pip_kernel.cpp:61:0)
INFO: [HLS 214-178] Inlining function 'pip_crossing2(ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>)' into 'pip_kernel(ap_uint<8>*, ap_int<18>*, ap_int<18>*)' (pip_kernel.cpp:61:0)
INFO: [HLS 214-115] Burst write of length 5 and bit width 64 has been inferred on port 'gmem' (pip_kernel.cpp:70:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 2483 ; free virtual = 18038
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 2483 ; free virtual = 18038
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 2475 ; free virtual = 18031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 2466 ; free virtual = 18023
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:66) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:66) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:66) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:66:7) in function 'pip_kernel'... converting 31 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:61)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 2434 ; free virtual = 17993
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 2433 ; free virtual = 17992
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 42, Depth = 120.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.18 seconds; current allocated memory: 145.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 152.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:61:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_int<18>)' into 'fast_div(ap_int<18>, ap_int<18>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'fast_div(ap_int<18>, ap_int<18>)' into 'pip_crossing2(ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>)' (pip_kernel.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(ap_uint<8>*, ap_int<18>*, ap_int<18>*, ap_int<18>*)' (pip_kernel.cpp:60:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1738 ; free virtual = 17682
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1738 ; free virtual = 17682
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1727 ; free virtual = 17673
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'pip_crossing2' into 'pip_kernel' (pip_kernel.cpp:76) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1713 ; free virtual = 17660
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:66) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:66) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:60)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1679 ; free virtual = 17628
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'gmem'.
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
WARNING: [HLS 200-954] Cannot Rewind function pip_kernel because there are multiple loops inside the region (pip_kernel.cpp:60)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1668 ; free virtual = 17617
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.64 seconds; current allocated memory: 158.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 158.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'call' operation ('ref_tmp_0_2', pip_kernel.cpp:76) to 'pip_crossing2' and 'call' operation ('ref_tmp', pip_kernel.cpp:76) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'call' operation ('ref_tmp_0_3', pip_kernel.cpp:76) to 'pip_crossing2' and 'call' operation ('ref_tmp', pip_kernel.cpp:76) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1) between 'call' operation ('ref_tmp_0_3', pip_kernel.cpp:76) to 'pip_crossing2' and 'call' operation ('ref_tmp', pip_kernel.cpp:76) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'call' operation ('ref_tmp_0_3', pip_kernel.cpp:76) to 'pip_crossing2' and 'call' operation ('ref_tmp', pip_kernel.cpp:76) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 52, distance = 1, offset = 1) between 'call' operation ('ref_tmp_0_7', pip_kernel.cpp:76) to 'pip_crossing2' and 'call' operation ('ref_tmp', pip_kernel.cpp:76) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 66, distance = 1, offset = 1) between 'call' operation ('ref_tmp_0_9', pip_kernel.cpp:76) to 'pip_crossing2' and 'call' operation ('ref_tmp', pip_kernel.cpp:76) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 69, distance = 1, offset = 1) between 'call' operation ('ref_tmp_0_9', pip_kernel.cpp:76) to 'pip_crossing2' and 'call' operation ('ref_tmp', pip_kernel.cpp:76) to 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 20, Final II = 70, Depth = 216.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:61:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-115] Burst write of length 5 and bit width 64 has been inferred on port 'gmem' (pip_kernel.cpp:68:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1741 ; free virtual = 17686
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1741 ; free virtual = 17686
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1730 ; free virtual = 17677
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'pip_crossing' into 'pip_kernel' (pip_kernel.cpp:76) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1717 ; free virtual = 17665
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:66) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:66) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:60)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1683 ; free virtual = 17632
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'gmem'.
INFO: [XFORM 203-531] Rewinding loop 'LOOP_I' (pip_kernel.cpp:66) in function 'pip_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1675 ; free virtual = 17626
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=sub_ln69) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.05 seconds; current allocated memory: 157.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 158.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 20 cycles (II = 20).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' within the last 20 cycles (II = 20).
Please consider 1) removing the 'rewind' option in the pipeline, or 2) increasing the initiation interval of the pipeline.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:78) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-875] II = 21 is infeasible due to multiple pipeline iteration latency = 26 and incompatible II = 2 of 'call' operation ('ref_tmp', pip_kernel.cpp:76) to 'pip_crossing'.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 22 cycles (II = 22).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' within the last 22 cycles (II = 22).
Please consider 1) removing the 'rewind' option in the pipeline, or 2) increasing the initiation interval of the pipeline.
WARNING: [HLS 200-875] II = 23 is infeasible due to multiple pipeline iteration latency = 26 and incompatible II = 2 of 'call' operation ('ref_tmp', pip_kernel.cpp:76) to 'pip_crossing'.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 24 cycles (II = 24).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' within the last 24 cycles (II = 24).
Please consider 1) removing the 'rewind' option in the pipeline, or 2) increasing the initiation interval of the pipeline.
WARNING: [HLS 200-875] II = 25 is infeasible due to multiple pipeline iteration latency = 26 and incompatible II = 2 of 'call' operation ('ref_tmp', pip_kernel.cpp:76) to 'pip_crossing'.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 26 cycles (II = 26).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' within the last 26 cycles (II = 26).
Please consider 1) removing the 'rewind' option in the pipeline, or 2) increasing the initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' (pip_kernel.cpp:78) within the first 83 cycles (II = 83).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 54 cycles (II = 54).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' within the last 54 cycles (II = 54).
Please consider 1) removing the 'rewind' option in the pipeline, or 2) increasing the initiation interval of the pipeline.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:61:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-115] Burst write of length 5 and bit width 64 has been inferred on port 'gmem' (pip_kernel.cpp:68:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1714 ; free virtual = 17659
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1714 ; free virtual = 17659
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1705 ; free virtual = 17651
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'pip_crossing' into 'pip_kernel' (pip_kernel.cpp:76) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1693 ; free virtual = 17641
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:66) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:66) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:60)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1659 ; free virtual = 17609
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'gmem'.
INFO: [XFORM 203-531] Rewinding loop 'LOOP_I' (pip_kernel.cpp:66) in function 'pip_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1647 ; free virtual = 17598
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=sub_ln69) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.01 seconds; current allocated memory: 157.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 158.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first cycle (II = 1).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' within the last cycle (II = 1).
Please consider 1) removing the 'rewind' option in the pipeline, or 2) increasing the initiation interval of the pipeline.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 2 cycles (II = 2).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' within the last 2 cycles (II = 2).
Please consider 1) removing the 'rewind' option in the pipeline, or 2) increasing the initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 3 cycles (II = 3).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' within the last 3 cycles (II = 3).
Please consider 1) removing the 'rewind' option in the pipeline, or 2) increasing the initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 4 cycles (II = 4).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' within the last 4 cycles (II = 4).
Please consider 1) removing the 'rewind' option in the pipeline, or 2) increasing the initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 67 cycles (II = 67).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' within the last 67 cycles (II = 67).
Please consider 1) removing the 'rewind' option in the pipeline, or 2) increasing the initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 35 cycles (II = 35).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' within the last 35 cycles (II = 35).
Please consider 1) removing the 'rewind' option in the pipeline, or 2) increasing the initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 51 cycles (II = 51).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:85:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*)' (pip_kernel.cpp:104:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*)' (pip_kernel.cpp:97:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*)' (pip_kernel.cpp:98:14)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 930 ; free virtual = 16896
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 930 ; free virtual = 16896
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 917 ; free virtual = 16885
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 902 ; free virtual = 16872
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:0) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:90) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:10:9) in function 'pip_crossing'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:84)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 865 ; free virtual = 16837
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'out_V' (pip_kernel.cpp:84).
INFO: [XFORM 203-531] Rewinding loop 'LOOP_I' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:0) in function 'pip_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 854 ; free virtual = 16827
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.28 seconds; current allocated memory: 165.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 165.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read on port 'points_V' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) and axis read on port 'points_V' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 2 cycles (II = 2).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 3 cycles (II = 3).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 4 cycles (II = 4).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 67 cycles (II = 67).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 35 cycles (II = 35).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 51 cycles (II = 51).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:86:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:104:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:97:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:98:14)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 884 ; free virtual = 16580
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 884 ; free virtual = 16580
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 872 ; free virtual = 16570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 854 ; free virtual = 16555
INFO: [XFORM 203-510] Pipelining loop 'LOOP_STREAM' (pip_kernel.cpp:91) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:91) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:91) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:10:9) in function 'pip_crossing'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 817 ; free virtual = 16520
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'out_V' (pip_kernel.cpp:85).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 805 ; free virtual = 16508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.31 seconds; current allocated memory: 165.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 165.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read on port 'points_V' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) and axis read on port 'points_V' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 40, Depth = 149.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 169.858 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 176.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_28s_19s_28_32_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 178.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:86:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:104:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:97:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:98:14)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 922 ; free virtual = 16555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 922 ; free virtual = 16555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 909 ; free virtual = 16545
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 892 ; free virtual = 16529
INFO: [XFORM 203-510] Pipelining loop 'LOOP_STREAM' (pip_kernel.cpp:91) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:91) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:91) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:10:9) in function 'pip_crossing'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 854 ; free virtual = 16494
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'out_V' (pip_kernel.cpp:85).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 842 ; free virtual = 16483
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.16 seconds; current allocated memory: 165.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 165.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read on port 'points_V' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) and axis read on port 'points_V' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 40, Depth = 149.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 169.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 176.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_28s_19s_28_32_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 178.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:86:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:104:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:97:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:98:14)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:85:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 905 ; free virtual = 16542
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 905 ; free virtual = 16542
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 889 ; free virtual = 16529
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 871 ; free virtual = 16513
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' in function 'pip_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_STREAM' (pip_kernel.cpp:91) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:91) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:91) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 832 ; free virtual = 16477
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'out_V' (pip_kernel.cpp:85).
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 817 ; free virtual = 16463
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.59 seconds; current allocated memory: 176.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 177.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_0_1', pip_kernel.cpp:100) to 'pip_crossing2' and 'call' operation ('ref_tmp4', pip_kernel.cpp:100) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_0_1', pip_kernel.cpp:100) to 'pip_crossing2' and 'call' operation ('ref_tmp4', pip_kernel.cpp:100) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_0_1', pip_kernel.cpp:100) to 'pip_crossing2' and 'call' operation ('ref_tmp4', pip_kernel.cpp:100) to 'pip_crossing2'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:102:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:95:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:96:14)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:85:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 787 ; free virtual = 16192
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 787 ; free virtual = 16192
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 771 ; free virtual = 16179
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 753 ; free virtual = 16162
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' in function 'pip_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_STREAM' (pip_kernel.cpp:89) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:89) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:89) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 712 ; free virtual = 16124
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 698 ; free virtual = 16111
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.6 seconds; current allocated memory: 176.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 177.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_0_1', pip_kernel.cpp:98) to 'pip_crossing2' and 'call' operation ('ref_tmp4', pip_kernel.cpp:98) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_0_1', pip_kernel.cpp:98) to 'pip_crossing2' and 'call' operation ('ref_tmp4', pip_kernel.cpp:98) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_0_1', pip_kernel.cpp:98) to 'pip_crossing2' and 'call' operation ('ref_tmp4', pip_kernel.cpp:98) to 'pip_crossing2'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:102:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:95:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:96:14)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:85:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 937 ; free virtual = 16229
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 937 ; free virtual = 16229
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 921 ; free virtual = 16216
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 904 ; free virtual = 16201
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_STREAM' (pip_kernel.cpp:89) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:89) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:89) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 865 ; free virtual = 16164
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 849 ; free virtual = 16150
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.69 seconds; current allocated memory: 176.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 177.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_0_1', pip_kernel.cpp:98) to 'pip_crossing2' and 'call' operation ('ref_tmp4', pip_kernel.cpp:98) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_0_1', pip_kernel.cpp:98) to 'pip_crossing2' and 'call' operation ('ref_tmp4', pip_kernel.cpp:98) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_0_1', pip_kernel.cpp:98) to 'pip_crossing2' and 'call' operation ('ref_tmp4', pip_kernel.cpp:98) to 'pip_crossing2'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:103:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:95:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:96:14)
INFO: [HLS 214-186] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:97:13) in function 'pip_kernel' completely with a factor of 10 (pip_kernel.cpp:97:13)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:85:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 888 ; free virtual = 15936
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 888 ; free virtual = 15936
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 877 ; free virtual = 15924
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 860 ; free virtual = 15909
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 815 ; free virtual = 15868
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 799 ; free virtual = 15853
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.97 seconds; current allocated memory: 187.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 187.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_assign_1', pip_kernel.cpp:99) to 'pip_crossing2' and 'call' operation ('ref_tmp4_assign_s', pip_kernel.cpp:99) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_assign_1', pip_kernel.cpp:99) to 'pip_crossing2' and 'call' operation ('ref_tmp4_assign_s', pip_kernel.cpp:99) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_assign_1', pip_kernel.cpp:99) to 'pip_crossing2' and 'call' operation ('ref_tmp4_assign_s', pip_kernel.cpp:99) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_assign_1', pip_kernel.cpp:99) to 'pip_crossing2' and 'call' operation ('ref_tmp4_assign_s', pip_kernel.cpp:99) to 'pip_crossing2'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:103:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:95:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:96:14)
INFO: [HLS 214-186] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:97:13) in function 'pip_kernel' completely with a factor of 10 (pip_kernel.cpp:97:13)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:85:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 884 ; free virtual = 15658
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 884 ; free virtual = 15658
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 871 ; free virtual = 15649
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 848 ; free virtual = 15627
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 807 ; free virtual = 15589
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 792 ; free virtual = 15575
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.68 seconds; current allocated memory: 182.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 182.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_assign_1', pip_kernel.cpp:99) to 'pip_crossing2' and 'call' operation ('ref_tmp4_assign_s', pip_kernel.cpp:99) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_assign_1', pip_kernel.cpp:99) to 'pip_crossing2' and 'call' operation ('ref_tmp4_assign_s', pip_kernel.cpp:99) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_assign_1', pip_kernel.cpp:99) to 'pip_crossing2' and 'call' operation ('ref_tmp4_assign_s', pip_kernel.cpp:99) to 'pip_crossing2'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:103:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:95:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:96:14)
INFO: [HLS 214-186] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:97:13) in function 'pip_kernel' completely with a factor of 10 (pip_kernel.cpp:97:13)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:85:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 847 ; free virtual = 15431
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 847 ; free virtual = 15431
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 845 ; free virtual = 15432
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 810 ; free virtual = 15399
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 776 ; free virtual = 15367
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 760 ; free virtual = 15353
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.71 seconds; current allocated memory: 182.072 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 182.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 128, Final II = 128, Depth = 155.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 185.736 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 190.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:103:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:95:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:96:14)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:85:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 883 ; free virtual = 15468
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 883 ; free virtual = 15468
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 861 ; free virtual = 15450
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 844 ; free virtual = 15434
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:89) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_PIP' (pip_kernel.cpp:89) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:89) in function 'pip_kernel' completely with a factor of 128.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...127 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 798 ; free virtual = 15391
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 772 ; free virtual = 15366
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.75 seconds; current allocated memory: 194.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 195.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 128, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_0_15', pip_kernel.cpp:99) to 'pip_crossing2' and 'call' operation ('ref_tmp4', pip_kernel.cpp:99) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 129, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_0_15', pip_kernel.cpp:99) to 'pip_crossing2' and 'call' operation ('ref_tmp4', pip_kernel.cpp:99) to 'pip_crossing2'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:105:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:95:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:96:14)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:85:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 864 ; free virtual = 15424
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 864 ; free virtual = 15424
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 848 ; free virtual = 15411
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 835 ; free virtual = 15400
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:89) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_PIP' (pip_kernel.cpp:89) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:89) in function 'pip_kernel' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 787 ; free virtual = 15355
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 770 ; free virtual = 15340
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.61 seconds; current allocated memory: 178.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 178.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 128, Final II = 128, Depth = 205.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 184.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 194.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:105:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:95:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:96:14)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:85:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 849 ; free virtual = 15402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 849 ; free virtual = 15402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 833 ; free virtual = 15389
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 820 ; free virtual = 15378
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:89) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_PIP' (pip_kernel.cpp:89) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_PIP' (pip_kernel.cpp:89) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:89) in function 'pip_kernel' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 780 ; free virtual = 15341
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 762 ; free virtual = 15323
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.96 seconds; current allocated memory: 178.089 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 178.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 128, Final II = 128, Depth = 205.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 184.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:105:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:95:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:96:14)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:85:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 868 ; free virtual = 15387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 868 ; free virtual = 15387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 854 ; free virtual = 15375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 835 ; free virtual = 15358
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:89) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_PIP' (pip_kernel.cpp:89) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_PIP' (pip_kernel.cpp:89) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:89) in function 'pip_kernel' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 795 ; free virtual = 15321
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 779 ; free virtual = 15306
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.87 seconds; current allocated memory: 177.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 178.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 128, Final II = 128, Depth = 205.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 184.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 194.225 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:105:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:95:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:96:14)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:85:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 866 ; free virtual = 15385
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 866 ; free virtual = 15385
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 850 ; free virtual = 15372
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 833 ; free virtual = 15357
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:89) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_PIP' (pip_kernel.cpp:89) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_PIP' (pip_kernel.cpp:89) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:89) in function 'pip_kernel' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 793 ; free virtual = 15320
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 779 ; free virtual = 15306
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.33 seconds; current allocated memory: 177.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 178.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 128, Final II = 128, Depth = 205.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 184.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 194.220 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:105:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:95:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:96:14)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:85:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 849 ; free virtual = 15247
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 849 ; free virtual = 15247
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 833 ; free virtual = 15234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 816 ; free virtual = 15219
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:89) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_PIP' (pip_kernel.cpp:89) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_PIP' (pip_kernel.cpp:89) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:89) in function 'pip_kernel' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 776 ; free virtual = 15181
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 760 ; free virtual = 15167
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.28 seconds; current allocated memory: 177.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 178.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 128, Final II = 128, Depth = 205.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 184.147 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 194.179 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:106:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:95:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:96:14)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:85:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 880 ; free virtual = 15231
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 880 ; free virtual = 15231
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 864 ; free virtual = 15219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 847 ; free virtual = 15204
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:89) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:89) in function 'pip_kernel' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 807 ; free virtual = 15166
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 792 ; free virtual = 15152
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.61 seconds; current allocated memory: 177.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 178.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 128, Final II = 128, Depth = 205.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 184.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 194.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:108:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:111:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:111:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:109:14)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:99:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 892 ; free virtual = 15213
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 892 ; free virtual = 15213
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 876 ; free virtual = 15200
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 858 ; free virtual = 15184
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:103) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:99)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 817 ; free virtual = 15146
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 802 ; free virtual = 15131
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.78 seconds; current allocated memory: 177.724 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 178.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 128, Final II = 128, Depth = 205.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 184.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:108:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:111:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:111:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:109:14)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:99:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 903 ; free virtual = 15221
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 903 ; free virtual = 15221
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 887 ; free virtual = 15208
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 869 ; free virtual = 15191
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:103) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:99)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 828 ; free virtual = 15153
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 823 ; free virtual = 15149
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.72 seconds; current allocated memory: 177.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 178.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 128, Final II = 128, Depth = 205.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 184.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:111:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:114:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:114:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:112:14)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:101:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:103:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 928 ; free virtual = 15246
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 928 ; free virtual = 15246
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 911 ; free virtual = 15232
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 892 ; free virtual = 15215
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:100)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 854 ; free virtual = 15180
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 838 ; free virtual = 15165
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.22 seconds; current allocated memory: 177.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 178.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 128, Final II = 128, Depth = 205.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:111:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:114:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:114:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:112:14)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:101:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:103:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 909 ; free virtual = 15227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 909 ; free virtual = 15227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 893 ; free virtual = 15214
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 874 ; free virtual = 15198
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:100)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 834 ; free virtual = 15160
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 818 ; free virtual = 15145
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.72 seconds; current allocated memory: 177.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 178.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 96, distance = 1, offset = 1) between 'call' operation ('ref_tmp_i_0_11', pip_kernel.cpp:95) to 'pip_crossing2' and 'call' operation ('ref_tmp_i', pip_kernel.cpp:95) to 'pip_crossing2'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:111:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:114:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:114:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:112:14)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:101:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:103:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 844 ; free virtual = 15169
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 844 ; free virtual = 15169
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 828 ; free virtual = 15156
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 809 ; free virtual = 15140
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:100)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 770 ; free virtual = 15103
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 755 ; free virtual = 15089
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.65 seconds; current allocated memory: 177.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 178.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 96, distance = 1, offset = 1) between 'call' operation ('ref_tmp_i_0_11', pip_kernel.cpp:95) to 'pip_crossing2' and 'call' operation ('ref_tmp_i', pip_kernel.cpp:95) to 'pip_crossing2'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:111:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:114:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:114:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:112:14)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:101:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:103:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 883 ; free virtual = 15202
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 883 ; free virtual = 15202
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 867 ; free virtual = 15190
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 849 ; free virtual = 15173
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:100)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 809 ; free virtual = 15136
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 793 ; free virtual = 15121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.8 seconds; current allocated memory: 177.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 178.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 128, Final II = 128, Depth = 205.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:111:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:114:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:114:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:112:14)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:101:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:103:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 867 ; free virtual = 15187
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 867 ; free virtual = 15187
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 851 ; free virtual = 15173
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 834 ; free virtual = 15158
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 32.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:100)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 793 ; free virtual = 15120
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 778 ; free virtual = 15106
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.99 seconds; current allocated memory: 181.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 181.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 128, distance = 1, offset = 1) between 'call' operation ('ref_tmp_i_0_15', pip_kernel.cpp:95) to 'pip_crossing2' and 'call' operation ('ref_tmp_i', pip_kernel.cpp:95) to 'pip_crossing2'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:112:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:113:14)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:101:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:103:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 883 ; free virtual = 15140
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 883 ; free virtual = 15140
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 868 ; free virtual = 15128
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 850 ; free virtual = 15112
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 32.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:100)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 808 ; free virtual = 15072
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 793 ; free virtual = 15058
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.78 seconds; current allocated memory: 181.171 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 181.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 256, Final II = 256, Depth = 333.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:112:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:113:14)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:101:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:103:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 871 ; free virtual = 15125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 871 ; free virtual = 15125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 855 ; free virtual = 15112
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 836 ; free virtual = 15095
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 128.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:100)...127 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 785 ; free virtual = 15046
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 758 ; free virtual = 15020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.02 seconds; current allocated memory: 200.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 201.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:112:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:113:14)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:101:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:103:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 821 ; free virtual = 15081
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 821 ; free virtual = 15081
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 805 ; free virtual = 15068
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 787 ; free virtual = 15052
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 96.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:100)...95 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 739 ; free virtual = 15007
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 678 ; free virtual = 14964
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.34 seconds; current allocated memory: 193.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 194.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:112:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:113:14)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:101:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:103:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 974 ; free virtual = 15253
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 974 ; free virtual = 15253
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 959 ; free virtual = 15241
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 941 ; free virtual = 15224
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 64.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:100)...63 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 971 ; free virtual = 15246
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 957 ; free virtual = 15224
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.14 seconds; current allocated memory: 187.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 188.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:112:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:113:14)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:101:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:103:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 972 ; free virtual = 15234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 972 ; free virtual = 15234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 956 ; free virtual = 15221
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 937 ; free virtual = 15205
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 64.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:100)...63 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 907 ; free virtual = 15177
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 892 ; free virtual = 15164
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.95 seconds; current allocated memory: 187.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 188.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:112:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:113:14)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:101:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:103:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1042 ; free virtual = 15313
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1042 ; free virtual = 15313
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1024 ; free virtual = 15298
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1005 ; free virtual = 15280
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 128.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:100)...127 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 950 ; free virtual = 15231
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 920 ; free virtual = 15200
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.93 seconds; current allocated memory: 200.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 201.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:112:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:113:14)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:101:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:103:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 927 ; free virtual = 13583
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 927 ; free virtual = 13583
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 910 ; free virtual = 13569
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 891 ; free virtual = 13552
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 128.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:100)...127 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 840 ; free virtual = 13504
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 685 ; free virtual = 13352
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.77 seconds; current allocated memory: 200.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 201.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1501:650)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:793:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:767:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:767:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:759:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:754:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<41, 41, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:2221:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:2221:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:2221:3263)
INFO: [HLS 214-131] Inlining function 'ap_uint<20>::ap_uint<20, false>(ap_int_base<20, false> const&)' into 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1501:650)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:793:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<20, false>::operator==<20, false>(ap_int_base<20, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:767:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:767:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:759:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:754:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:21:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:24:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'init_div_table()' (pip_kernel.cpp:23:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:23:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:793:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:754:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<10, true>::operator++()' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:721:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>& ap_int_base<10, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<10, true>::operator++()' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:721:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::operator++()' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:853:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:869:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:869:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1042:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' into 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:29:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<36, 20, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1119:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<36>::ap_uint<36, false>(ap_int_base<36, false> const&)' into 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1501:650)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:793:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:767:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:767:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:759:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:759:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:754:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:719:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<37, 21, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1119:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<38, 22, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_uint<38>::ap_uint<38, false>(ap_int_base<38, false> const&)' into 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1501:650)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:793:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:767:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:767:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:759:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:759:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:754:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:719:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1352:555)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:45:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:37)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:13)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:70)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:55)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:86:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<8, false>(ap_int_base<8, false> const&)' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:95:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:112:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:112:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:113:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:113:14)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:101:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:103:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./pip_hls_kernel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name pip_kernel pip_kernel 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.317 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.928 seconds; peak allocated memory: 1.331 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./pip_hls_kernel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name pip_kernel pip_kernel 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 5.907 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.06 seconds; peak allocated memory: 1.449 GB.
into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 998.289 ; gain = 900.543
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 998.289 ; gain = 900.543
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 998.289 ; gain = 900.543
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 998.289 ; gain = 900.543
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 128.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:100)...127 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 998.289 ; gain = 900.543
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 998.289 ; gain = 900.543
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.093 seconds; current allocated memory: 227.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 228.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 434.393 seconds; current allocated memory: 266.289 MB.
INFO: [BIND 205-100] Starting micro-archit==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
ecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.777 seconds; current allocated memory: 360.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18s_18s_36_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111]  Elapsed time: 4.467 seconds; current allocated memory: 362.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges_a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges_b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/strm_len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'edges_a', 'edges_b', 'strm_len' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'pip_kernel' is 32800 from HDL expression: (1'b1 == ap_CS_fsm_state17)
INFO: [RTGEN 206-100] Generating core module 'sdiv_11ns_18ns_18_15_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111]  Elapsed time: 5.867 seconds; current allocated memory: 431.015 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pip_kernel_sdiv_11ns_18ns_18_15_1_div'
INFO: [RTMG 210-278] Implementing memory 'pip_kernel_div_table_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:08:09 ; elapsed = 00:08:33 . Memory (MB): peak = 998.289 ; gain = 900.543
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total elapsed time: 512.869 seconds; peak allocated memory: 431.015 MB.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./pip_hls_kernel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name pip_kernel pip_kernel 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.355 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.072 seconds; peak allocated memory: 1.494 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./pip_hls_kernel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name pip_kernel pip_kernel 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.395 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.765 seconds; peak allocated memory: 1.507 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./pip_hls_kernel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name pip_kernel pip_kernel 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.311 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.583 seconds; peak allocated memory: 1.505 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./pip_hls_kernel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name pip_kernel pip_kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 9.563 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:183:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb1EEC2EDq19_i' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi40ELb1EEC2EDq40_i' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1345:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<41, 41, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1378:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb1EEC2EDq20_i' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3263)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb0EEC2EDq20_j' into 'ap_int_base<20, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<20>::ap_uint<20, false>(ap_int_base<20, false> const&)' into 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<20, false>::operator==<20, false>(ap_int_base<20, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<20, false>::operator==<20, false>(ap_int_base<20, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:21:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'init_div_table()' (pip_kernel.cpp:23:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:23:30)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:387)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:335)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb0EEC2EDq19_j' into 'ap_int_base<19, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi10ELb1EEC2EDq10_i' into 'ap_int_base<10, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1029:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>& ap_int_base<10, true>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:106)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1243:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' into 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:29:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<36, 20, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi36ELb0EEC2EDq36_j' into 'ap_int_base<36, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<36>::ap_uint<36, false>(ap_int_base<36, false> const&)' into 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<37, 21, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<38, 22, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb0EEC2EDq38_j' into 'ap_int_base<38, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<38>::ap_uint<38, false>(ap_int_base<38, false> const&)' into 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:520)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:558)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:45:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:37)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:13)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:70)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:55)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:86:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<8, false>(ap_int_base<8, false> const&)' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:95:11)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:9)
INFO: [HLS 214-291] Loop 'LOOP_PIP' is marked as complete unroll implied by the pipeline pragma (pip_kernel.cpp:87:13)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'edges_b' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'edges_b_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (pip_kernel.cpp:104:9)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'edges_a' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'edges_a_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (pip_kernel.cpp:103:9)
INFO: [HLS 214-241] Aggregating maxi variable 'edges_b' with compact=none mode in 32-bits (pip_kernel.cpp:100:0)
INFO: [HLS 214-241] Aggregating maxi variable 'edges_a' with compact=none mode in 32-bits (pip_kernel.cpp:100:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:95:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:95:38)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:95:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:95:42)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.269 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.552 GB.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:86) in function 'pip_kernel' completely with a factor of 128.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:46:1) in function 'pip_crossing2'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:22:34)...127 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.924 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' (pip_kernel.cpp:24:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'LOOP_INIT_DIV_TABLE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.976 seconds; current allocated memory: 1.552 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8, function 'pip_crossing2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.552 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel_Pipeline_LOOP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'LOOP_STREAM': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 75 seconds. CPU system time: 0 seconds. Elapsed time: 75.186 seconds; current allocated memory: 1.552 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 9.129 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.234 seconds; current allocated memory: 1.552 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.771 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' pipeline 'LOOP_INIT_DIV_TABLE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_11ns_18ns_18_15_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.599 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18s_18s_36_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel_Pipeline_LOOP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'pip_kernel_Pipeline_LOOP_STREAM' is 16385 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel_Pipeline_LOOP_STREAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.948 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges_a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges_b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/strm_len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'edges_a', 'edges_b', 'strm_len' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'pip_kernel' is 15749 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 5.918 seconds; current allocated memory: 1.552 GB.
INFO: [RTMG 210-278] Implementing memory 'pip_kernel_div_table_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.066 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.552 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 107 seconds. CPU system time: 4 seconds. Elapsed time: 126.196 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 112 seconds. Total CPU system time: 5 seconds. Total elapsed time: 130.53 seconds; peak allocated memory: 1.552 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./pip_hls_kernel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name pip_kernel pip_kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.544 GB.
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.826 seconds; current allocated memory: 1.544 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:183:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb1EEC2EDq19_i' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi40ELb1EEC2EDq40_i' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1345:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<41, 41, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1378:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb1EEC2EDq20_i' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3263)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb0EEC2EDq20_j' into 'ap_int_base<20, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<20>::ap_uint<20, false>(ap_int_base<20, false> const&)' into 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<20, false>::operator==<20, false>(ap_int_base<20, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<20, false>::operator==<20, false>(ap_int_base<20, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:21:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'init_div_table()' (pip_kernel.cpp:23:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:23:30)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:387)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:335)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb0EEC2EDq19_j' into 'ap_int_base<19, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi10ELb1EEC2EDq10_i' into 'ap_int_base<10, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1029:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>& ap_int_base<10, true>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:106)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1243:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' into 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:29:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<36, 20, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi36ELb0EEC2EDq36_j' into 'ap_int_base<36, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<36>::ap_uint<36, false>(ap_int_base<36, false> const&)' into 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<37, 21, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<38, 22, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb0EEC2EDq38_j' into 'ap_int_base<38, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<38>::ap_uint<38, false>(ap_int_base<38, false> const&)' into 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:520)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:558)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:45:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:37)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:13)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:70)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:55)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:86:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<8, false>(ap_int_base<8, false> const&)' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:95:11)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:9)
INFO: [HLS 214-291] Loop 'LOOP_PIP' is marked as complete unroll implied by the pipeline pragma (pip_kernel.cpp:87:13)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'edges_b' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'edges_b_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (pip_kernel.cpp:104:9)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'edges_a' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'edges_a_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (pip_kernel.cpp:103:9)
INFO: [HLS 214-241] Aggregating maxi variable 'edges_b' with compact=none mode in 32-bits (pip_kernel.cpp:100:0)
INFO: [HLS 214-241] Aggregating maxi variable 'edges_a' with compact=none mode in 32-bits (pip_kernel.cpp:100:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:95:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:95:38)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:95:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:95:42)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.611 seconds; current allocated memory: 1.544 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.544 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.544 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.544 GB.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:86) in function 'pip_kernel' completely with a factor of 128.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:46:1) in function 'pip_crossing2'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:22:34)...127 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.918 seconds; current allocated memory: 1.544 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' (pip_kernel.cpp:24:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.544 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'LOOP_INIT_DIV_TABLE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.551 seconds; current allocated memory: 1.544 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.544 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8, function 'pip_crossing2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.544 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.544 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel_Pipeline_LOOP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'LOOP_STREAM': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 82 seconds. CPU system time: 0 seconds. Elapsed time: 82.477 seconds; current allocated memory: 1.544 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 9.151 seconds; current allocated memory: 1.544 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.215 seconds; current allocated memory: 1.544 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.782 seconds; current allocated memory: 1.544 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' pipeline 'LOOP_INIT_DIV_TABLE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_11ns_18ns_18_15_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.637 seconds; current allocated memory: 1.544 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18s_18s_36_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.544 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel_Pipeline_LOOP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'pip_kernel_Pipeline_LOOP_STREAM' is 16385 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel_Pipeline_LOOP_STREAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.992 seconds; current allocated memory: 1.544 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges_a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges_b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/strm_len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'edges_a', 'edges_b', 'strm_len' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'pip_kernel' is 15749 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 6.007 seconds; current allocated memory: 1.544 GB.
INFO: [RTMG 210-278] Implementing memory 'pip_kernel_div_table_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.475 seconds; current allocated memory: 1.544 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.151 seconds; current allocated memory: 1.544 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 116 seconds. CPU system time: 3 seconds. Elapsed time: 134.258 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 121 seconds. Total CPU system time: 4 seconds. Total elapsed time: 138.531 seconds; peak allocated memory: 1.544 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./pip_hls_kernel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name pip_kernel pip_kernel 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 5.143 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.581 seconds; peak allocated memory: 1.495 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./pip_hls_kernel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name pip_kernel pip_kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.519 GB.
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.752 seconds; current allocated memory: 1.519 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:183:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb1EEC2EDq19_i' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi40ELb1EEC2EDq40_i' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1345:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<41, 41, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1378:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb1EEC2EDq20_i' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3263)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb0EEC2EDq20_j' into 'ap_int_base<20, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<20>::ap_uint<20, false>(ap_int_base<20, false> const&)' into 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<20, false>::operator==<20, false>(ap_int_base<20, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<20, false>::operator==<20, false>(ap_int_base<20, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:21:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'init_div_table()' (pip_kernel.cpp:23:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:23:30)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:387)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:335)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb0EEC2EDq19_j' into 'ap_int_base<19, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi10ELb1EEC2EDq10_i' into 'ap_int_base<10, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1029:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>& ap_int_base<10, true>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:106)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1243:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' into 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:29:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<36, 20, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi36ELb0EEC2EDq36_j' into 'ap_int_base<36, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<36>::ap_uint<36, false>(ap_int_base<36, false> const&)' into 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<37, 21, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<38, 22, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb0EEC2EDq38_j' into 'ap_int_base<38, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<38>::ap_uint<38, false>(ap_int_base<38, false> const&)' into 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:520)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:558)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:45:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:37)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:13)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:70)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:55)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:86:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<8, false>(ap_int_base<8, false> const&)' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:95:11)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:9)
INFO: [HLS 214-291] Loop 'LOOP_PIP' is marked as complete unroll implied by the pipeline pragma (pip_kernel.cpp:87:13)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'edges_b' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'edges_b_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (pip_kernel.cpp:104:9)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'edges_a' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'edges_a_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (pip_kernel.cpp:103:9)
INFO: [HLS 214-241] Aggregating maxi variable 'edges_b' with compact=none mode in 32-bits (pip_kernel.cpp:100:0)
INFO: [HLS 214-241] Aggregating maxi variable 'edges_a' with compact=none mode in 32-bits (pip_kernel.cpp:100:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:95:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:95:38)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:95:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:95:42)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 7.173 seconds; current allocated memory: 1.519 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.519 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.519 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.519 GB.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:86) in function 'pip_kernel' completely with a factor of 128.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:46:1) in function 'pip_crossing2'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:22:34)...127 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.973 seconds; current allocated memory: 1.519 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' (pip_kernel.cpp:24:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.158 seconds; current allocated memory: 1.519 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'LOOP_INIT_DIV_TABLE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.928 seconds; current allocated memory: 1.519 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, function 'pip_crossing2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.519 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel_Pipeline_LOOP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel_Pipeline_LOOP_STREAM' (loop 'LOOP_STREAM'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'call' operation ('ref_tmp_i_0_31', pip_kernel.cpp:95) to 'pip_crossing2' and 'call' operation ('ref_tmp_i', pip_kernel.cpp:95) to 'pip_crossing2'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'LOOP_STREAM': unable to pipeline.
WARNING: [HLS 200-871] Estimated clock period (11.0224ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'pip_kernel_Pipeline_LOOP_STREAM' consists of the following:	bus read operation ('gmem_addr_254_read', pip_kernel.cpp:95) on port 'gmem' (pip_kernel.cpp:95) [1056]  (7.3 ns)
	'call' operation ('ref_tmp_i', pip_kernel.cpp:95) to 'pip_crossing2' [1059]  (3.72 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 77 seconds. CPU system time: 0 seconds. Elapsed time: 77.279 seconds; current allocated memory: 1.519 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 8.476 seconds; current allocated memory: 1.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.169 seconds; current allocated memory: 1.519 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.776 seconds; current allocated memory: 1.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' pipeline 'LOOP_INIT_DIV_TABLE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_11ns_18ns_18_15_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.651 seconds; current allocated memory: 1.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pip_crossing2' pipeline 'pip_crossing2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18s_18s_36_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel_Pipeline_LOOP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'pip_kernel_Pipeline_LOOP_STREAM' is 16401 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel_Pipeline_LOOP_STREAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.017 seconds; current allocated memory: 1.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges_a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges_b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/strm_len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'edges_a', 'edges_b', 'strm_len' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'pip_kernel' is 15749 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 5.969 seconds; current allocated memory: 1.519 GB.
INFO: [RTMG 210-278] Implementing memory 'pip_kernel_div_table_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.235 seconds; current allocated memory: 1.519 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.519 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.72 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 109 seconds. CPU system time: 3 seconds. Elapsed time: 127.074 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 114 seconds. Total CPU system time: 4 seconds. Total elapsed time: 131.462 seconds; peak allocated memory: 1.519 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./pip_hls_kernel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name pip_kernel pip_kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.551 GB.
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.732 seconds; current allocated memory: 1.551 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:183:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb1EEC2EDq19_i' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi40ELb1EEC2EDq40_i' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1345:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<41, 41, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1378:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb1EEC2EDq20_i' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3263)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb0EEC2EDq20_j' into 'ap_int_base<20, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<20>::ap_uint<20, false>(ap_int_base<20, false> const&)' into 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<20, false>::operator==<20, false>(ap_int_base<20, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<20, false>::operator==<20, false>(ap_int_base<20, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:21:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'init_div_table()' (pip_kernel.cpp:23:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:23:30)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:387)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:335)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb0EEC2EDq19_j' into 'ap_int_base<19, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi10ELb1EEC2EDq10_i' into 'ap_int_base<10, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1029:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>& ap_int_base<10, true>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:106)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1243:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' into 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:29:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<36, 20, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi36ELb0EEC2EDq36_j' into 'ap_int_base<36, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<36>::ap_uint<36, false>(ap_int_base<36, false> const&)' into 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<37, 21, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<38, 22, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb0EEC2EDq38_j' into 'ap_int_base<38, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<38>::ap_uint<38, false>(ap_int_base<38, false> const&)' into 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:520)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:558)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:45:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:37)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:13)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:70)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:55)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:86:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<8, false>(ap_int_base<8, false> const&)' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:95:11)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:9)
INFO: [HLS 214-291] Loop 'LOOP_PIP' is marked as complete unroll implied by the pipeline pragma (pip_kernel.cpp:87:13)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'edges_b' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'edges_b_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (pip_kernel.cpp:104:9)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'edges_a' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'edges_a_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (pip_kernel.cpp:103:9)
INFO: [HLS 214-241] Aggregating maxi variable 'edges_b' with compact=none mode in 32-bits (pip_kernel.cpp:100:0)
INFO: [HLS 214-241] Aggregating maxi variable 'edges_a' with compact=none mode in 32-bits (pip_kernel.cpp:100:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:95:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:95:38)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:95:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:95:42)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.066 seconds; current allocated memory: 1.551 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.551 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.551 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.551 GB.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:86) in function 'pip_kernel' completely with a factor of 128.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:46:1) in function 'pip_crossing2'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:22:34)...127 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.906 seconds; current allocated memory: 1.551 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' (pip_kernel.cpp:24:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.151 seconds; current allocated memory: 1.551 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, loop 'LOOP_INIT_DIV_TABLE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 12, function 'pip_crossing2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel_Pipeline_LOOP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'LOOP_STREAM': unable to pipeline.
WARNING: [HLS 200-871] Estimated clock period (6.13538ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'pip_kernel_Pipeline_LOOP_STREAM' consists of the following:	bus read operation ('gmem_addr_254_read', pip_kernel.cpp:95) on port 'gmem' (pip_kernel.cpp:95) [1056]  (3.65 ns)
	'call' operation ('ref_tmp_i', pip_kernel.cpp:95) to 'pip_crossing2' [1059]  (2.49 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 94 seconds. CPU system time: 0 seconds. Elapsed time: 93.875 seconds; current allocated memory: 1.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 14 seconds. CPU system time: 0 seconds. Elapsed time: 14.227 seconds; current allocated memory: 1.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.622 seconds; current allocated memory: 1.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.803 seconds; current allocated memory: 1.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' pipeline 'LOOP_INIT_DIV_TABLE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_11ns_18ns_18_15_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.649 seconds; current allocated memory: 1.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pip_crossing2' pipeline 'pip_crossing2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18s_18s_36_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel_Pipeline_LOOP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'pip_kernel_Pipeline_LOOP_STREAM' is 16401 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel_Pipeline_LOOP_STREAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.784 seconds; current allocated memory: 1.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges_a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges_b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/strm_len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'edges_a', 'edges_b', 'strm_len' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'pip_kernel' is 15749 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 6.64 seconds; current allocated memory: 1.551 GB.
INFO: [RTMG 210-278] Implementing memory 'pip_kernel_div_table_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.26 seconds; current allocated memory: 1.551 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.132 seconds; current allocated memory: 1.551 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 162.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 133 seconds. CPU system time: 3 seconds. Elapsed time: 151.131 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 138 seconds. Total CPU system time: 4 seconds. Total elapsed time: 155.41 seconds; peak allocated memory: 1.551 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./pip_hls_kernel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name pip_kernel pip_kernel 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.532 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.939 seconds; peak allocated memory: 1.501 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./pip_hls_kernel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name pip_kernel pip_kernel 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.868 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.316 seconds; peak allocated memory: 1.481 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./pip_hls_kernel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name pip_kernel pip_kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.783 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:183:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb1EEC2EDq19_i' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi40ELb1EEC2EDq40_i' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1345:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<41, 41, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1378:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb1EEC2EDq20_i' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3263)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb0EEC2EDq20_j' into 'ap_int_base<20, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<20>::ap_uint<20, false>(ap_int_base<20, false> const&)' into 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<20, false>::operator==<20, false>(ap_int_base<20, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<20, false>::operator==<20, false>(ap_int_base<20, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:21:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'init_div_table()' (pip_kernel.cpp:23:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:23:30)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:387)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:335)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb0EEC2EDq19_j' into 'ap_int_base<19, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi10ELb1EEC2EDq10_i' into 'ap_int_base<10, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1029:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>& ap_int_base<10, true>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:106)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1243:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' into 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:29:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<36, 20, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi36ELb0EEC2EDq36_j' into 'ap_int_base<36, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<36>::ap_uint<36, false>(ap_int_base<36, false> const&)' into 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<37, 21, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<38, 22, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb0EEC2EDq38_j' into 'ap_int_base<38, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<38>::ap_uint<38, false>(ap_int_base<38, false> const&)' into 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:520)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:558)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:45:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:37)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:13)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:70)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:55)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:101:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<8, false>(ap_int_base<8, false> const&)' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:110:11)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:130:9)
INFO: [HLS 214-291] Loop 'LOOP_PIP' is marked as complete unroll implied by the pipeline pragma (pip_kernel.cpp:102:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:102:13) in function 'pip_kernel' completely with a factor of 32 (pip_kernel.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'edges' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'edges_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (pip_kernel.cpp:119:9)
INFO: [HLS 214-241] Aggregating maxi variable 'edges' with compact=none mode in 32-bits (pip_kernel.cpp:115:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:110:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:110:38)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:110:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:110:42)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 9.872 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.536 GB.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:46:1) in function 'pip_crossing2'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:22:14)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' (pip_kernel.cpp:24:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'LOOP_INIT_DIV_TABLE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.536 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 8, Depth = 8, function 'pip_crossing2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.536 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel_Pipeline_LOOP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'LOOP_STREAM': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.473 seconds; current allocated memory: 1.536 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.81 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.157 seconds; current allocated memory: 1.536 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' pipeline 'LOOP_INIT_DIV_TABLE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_11ns_18ns_18_15_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18s_18s_36_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel_Pipeline_LOOP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel_Pipeline_LOOP_STREAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.061 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/strm_len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'edges', 'strm_len' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.954 seconds; current allocated memory: 1.536 GB.
INFO: [RTMG 210-278] Implementing memory 'pip_kernel_div_table_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.224 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.875 seconds; current allocated memory: 1.536 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16 seconds. CPU system time: 2 seconds. Elapsed time: 32.396 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 21 seconds. Total CPU system time: 3 seconds. Total elapsed time: 36.643 seconds; peak allocated memory: 1.536 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./pip_hls_kernel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name pip_kernel pip_kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.773 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:183:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb1EEC2EDq19_i' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi40ELb1EEC2EDq40_i' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1345:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<41, 41, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1378:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb1EEC2EDq20_i' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3263)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb0EEC2EDq20_j' into 'ap_int_base<20, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<20>::ap_uint<20, false>(ap_int_base<20, false> const&)' into 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<20, false>::operator==<20, false>(ap_int_base<20, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<20, false>::operator==<20, false>(ap_int_base<20, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:21:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'init_div_table()' (pip_kernel.cpp:23:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:23:30)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:387)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:335)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb0EEC2EDq19_j' into 'ap_int_base<19, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi10ELb1EEC2EDq10_i' into 'ap_int_base<10, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1029:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>& ap_int_base<10, true>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:106)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1243:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' into 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:29:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<36, 20, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi36ELb0EEC2EDq36_j' into 'ap_int_base<36, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<36>::ap_uint<36, false>(ap_int_base<36, false> const&)' into 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<37, 21, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<38, 22, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb0EEC2EDq38_j' into 'ap_int_base<38, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<38>::ap_uint<38, false>(ap_int_base<38, false> const&)' into 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:520)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:558)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:45:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:37)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:13)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:70)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:55)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:101:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<8, false>(ap_int_base<8, false> const&)' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:110:11)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:130:9)
INFO: [HLS 214-291] Loop 'LOOP_PIP' is marked as complete unroll implied by the pipeline pragma (pip_kernel.cpp:102:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:102:13) in function 'pip_kernel' completely with a factor of 32 (pip_kernel.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'edges' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'edges_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (pip_kernel.cpp:119:9)
INFO: [HLS 214-241] Aggregating maxi variable 'edges' with compact=none mode in 32-bits (pip_kernel.cpp:115:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:110:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:110:38)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:110:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:110:42)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 9.947 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.542 GB.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:46:1) in function 'pip_crossing2'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:22:14)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' (pip_kernel.cpp:24:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'LOOP_INIT_DIV_TABLE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.542 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 8, Depth = 8, function 'pip_crossing2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.542 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel_Pipeline_LOOP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'LOOP_STREAM': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.542 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.784 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.156 seconds; current allocated memory: 1.542 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' pipeline 'LOOP_INIT_DIV_TABLE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_11ns_18ns_18_15_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.686 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18s_18s_36_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel_Pipeline_LOOP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel_Pipeline_LOOP_STREAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.073 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/strm_len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'edges', 'strm_len' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.969 seconds; current allocated memory: 1.542 GB.
INFO: [RTMG 210-278] Implementing memory 'pip_kernel_div_table_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.205 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.888 seconds; current allocated memory: 1.542 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17 seconds. CPU system time: 2 seconds. Elapsed time: 32.541 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 21 seconds. Total CPU system time: 3 seconds. Total elapsed time: 36.735 seconds; peak allocated memory: 1.542 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./pip_hls_kernel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name pip_kernel pip_kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.766 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:183:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb1EEC2EDq19_i' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi40ELb1EEC2EDq40_i' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1345:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<41, 41, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1378:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb1EEC2EDq20_i' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3263)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb0EEC2EDq20_j' into 'ap_int_base<20, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<20>::ap_uint<20, false>(ap_int_base<20, false> const&)' into 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<20, false>::operator==<20, false>(ap_int_base<20, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<20, false>::operator==<20, false>(ap_int_base<20, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:21:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'init_div_table()' (pip_kernel.cpp:23:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:23:30)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:387)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:335)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb0EEC2EDq19_j' into 'ap_int_base<19, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi10ELb1EEC2EDq10_i' into 'ap_int_base<10, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1029:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>& ap_int_base<10, true>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:106)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1243:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' into 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:29:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<36, 20, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi36ELb0EEC2EDq36_j' into 'ap_int_base<36, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<36>::ap_uint<36, false>(ap_int_base<36, false> const&)' into 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<37, 21, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<38, 22, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb0EEC2EDq38_j' into 'ap_int_base<38, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<38>::ap_uint<38, false>(ap_int_base<38, false> const&)' into 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:520)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:558)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:45:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:37)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:13)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:70)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:55)
INFO: [HLS 214-131] Inlining function 'pip_edges_out(hls::stream<ap_uint<8>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:145:2)
INFO: [HLS 214-291] Loop 'LOOP_PIP' is marked as complete unroll implied by the pipeline pragma (pip_kernel.cpp:117:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:117:13) in function 'pip_kernel' completely with a factor of 32 (pip_kernel.cpp:130:0)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:130:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'edges' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'edges_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (pip_kernel.cpp:134:9)
INFO: [HLS 214-241] Aggregating maxi variable 'edges' with compact=none mode in 32-bits (pip_kernel.cpp:130:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:125:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:125:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:125:45)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:125:41)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.072 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.542 GB.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:46:1) in function 'pip_crossing2'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' (pip_kernel.cpp:24:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'LOOP_INIT_DIV_TABLE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.542 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 8, Depth = 8, function 'pip_crossing2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.542 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel_Pipeline_LOOP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'LOOP_STREAM': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.453 seconds; current allocated memory: 1.542 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.758 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.096 seconds; current allocated memory: 1.542 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' pipeline 'LOOP_INIT_DIV_TABLE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_11ns_18ns_18_15_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18s_18s_36_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel_Pipeline_LOOP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel_Pipeline_LOOP_STREAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.076 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/strm_len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'edges', 'strm_len' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.725 seconds; current allocated memory: 1.542 GB.
INFO: [RTMG 210-278] Implementing memory 'pip_kernel_div_table_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.105 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.882 seconds; current allocated memory: 1.542 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16 seconds. CPU system time: 2 seconds. Elapsed time: 32.176 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 21 seconds. Total CPU system time: 3 seconds. Total elapsed time: 36.35 seconds; peak allocated memory: 1.542 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./pip_hls_kernel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name pip_kernel pip_kernel 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.84 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.233 seconds; peak allocated memory: 1.501 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./pip_hls_kernel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name pip_kernel pip_kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 1.543 GB.
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.773 seconds; current allocated memory: 1.543 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:183:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb1EEC2EDq19_i' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi40ELb1EEC2EDq40_i' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1345:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<41, 41, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1378:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb1EEC2EDq20_i' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3263)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb0EEC2EDq20_j' into 'ap_int_base<20, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<20>::ap_uint<20, false>(ap_int_base<20, false> const&)' into 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<20, false>::operator==<20, false>(ap_int_base<20, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<20, false>::operator==<20, false>(ap_int_base<20, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:21:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'init_div_table()' (pip_kernel.cpp:23:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:23:30)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:387)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:335)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb0EEC2EDq19_j' into 'ap_int_base<19, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi10ELb1EEC2EDq10_i' into 'ap_int_base<10, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1029:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>& ap_int_base<10, true>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:106)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1243:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' into 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:29:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<36, 20, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi36ELb0EEC2EDq36_j' into 'ap_int_base<36, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<36>::ap_uint<36, false>(ap_int_base<36, false> const&)' into 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<37, 21, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<38, 22, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb0EEC2EDq38_j' into 'ap_int_base<38, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<38>::ap_uint<38, false>(ap_int_base<38, false> const&)' into 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:520)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:558)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:45:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:37)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:13)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:70)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:55)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:101:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<8, false>(ap_int_base<8, false> const&)' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:110:11)
INFO: [HLS 214-291] Loop 'LOOP_PIP' is marked as complete unroll implied by the pipeline pragma (pip_kernel.cpp:102:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:102:13) in function 'pip_edges' completely with a factor of 32 (pip_kernel.cpp:99:0)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:130:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'edges' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'edges_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (pip_kernel.cpp:134:9)
INFO: [HLS 214-241] Aggregating maxi variable 'edges' with compact=none mode in 32-bits (pip_kernel.cpp:130:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*) (.1)' (pip_kernel.cpp:110:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*) (.1)' (pip_kernel.cpp:110:38)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*) (.1)' (pip_kernel.cpp:110:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*) (.1)' (pip_kernel.cpp:110:42)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 9.45 seconds; current allocated memory: 1.543 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.543 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.543 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.543 GB.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:46:1) in function 'pip_crossing2'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_edges' (pip_kernel.cpp:110:42)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 1.543 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' (pip_kernel.cpp:24:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.543 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'LOOP_INIT_DIV_TABLE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.543 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 8, Depth = 8, function 'pip_crossing2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.543 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_edges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pip_edges'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'pip_edges': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.566 seconds; current allocated memory: 1.543 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.888 seconds; current allocated memory: 1.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel_Pipeline_LOOP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'LOOP_STREAM': contains subfunction 'pip_edges' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.191 seconds; current allocated memory: 1.543 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.543 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' pipeline 'LOOP_INIT_DIV_TABLE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_11ns_18ns_18_15_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.621 seconds; current allocated memory: 1.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18s_18s_36_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_edges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_edges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel_Pipeline_LOOP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel_Pipeline_LOOP_STREAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.396 seconds; current allocated memory: 1.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/strm_len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'edges', 'strm_len' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.701 seconds; current allocated memory: 1.543 GB.
INFO: [RTMG 210-278] Implementing memory 'pip_kernel_div_table_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.682 seconds; current allocated memory: 1.543 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.879 seconds; current allocated memory: 1.543 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17 seconds. CPU system time: 2 seconds. Elapsed time: 33.672 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 22 seconds. Total CPU system time: 3 seconds. Total elapsed time: 37.858 seconds; peak allocated memory: 1.543 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./pip_hls_kernel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name pip_kernel pip_kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.768 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:183:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb1EEC2EDq19_i' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi40ELb1EEC2EDq40_i' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1345:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<41, 41, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1378:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb1EEC2EDq20_i' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3263)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb0EEC2EDq20_j' into 'ap_int_base<20, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<20>::ap_uint<20, false>(ap_int_base<20, false> const&)' into 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<20, false>::operator==<20, false>(ap_int_base<20, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<20, false>::operator==<20, false>(ap_int_base<20, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:21:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'init_div_table()' (pip_kernel.cpp:23:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:23:30)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:387)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:335)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb0EEC2EDq19_j' into 'ap_int_base<19, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi10ELb1EEC2EDq10_i' into 'ap_int_base<10, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1029:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>& ap_int_base<10, true>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:106)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1243:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' into 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:29:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<36, 20, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi36ELb0EEC2EDq36_j' into 'ap_int_base<36, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<36>::ap_uint<36, false>(ap_int_base<36, false> const&)' into 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<37, 21, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<38, 22, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb0EEC2EDq38_j' into 'ap_int_base<38, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<38>::ap_uint<38, false>(ap_int_base<38, false> const&)' into 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:520)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:558)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:45:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:37)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:13)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:70)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:55)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:101:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<8, false>(ap_int_base<8, false> const&)' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:110:11)
INFO: [HLS 214-291] Loop 'LOOP_PIP' is marked as complete unroll implied by the pipeline pragma (pip_kernel.cpp:102:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:102:13) in function 'pip_edges' completely with a factor of 32 (pip_kernel.cpp:99:0)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:130:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'edges' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'edges_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (pip_kernel.cpp:134:9)
INFO: [HLS 214-241] Aggregating maxi variable 'edges' with compact=none mode in 32-bits (pip_kernel.cpp:130:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*) (.1)' (pip_kernel.cpp:110:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*) (.1)' (pip_kernel.cpp:110:38)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*) (.1)' (pip_kernel.cpp:110:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*) (.1)' (pip_kernel.cpp:110:42)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 9.437 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.529 GB.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:46:1) in function 'pip_crossing2'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_edges' (pip_kernel.cpp:110:42)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' (pip_kernel.cpp:24:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'LOOP_INIT_DIV_TABLE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.529 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8, function 'pip_crossing2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.529 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_edges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pip_edges'.
INFO: [HLS 200-1470] Pipelining result : Target II = 256, Final II = 256, Depth = 331, function 'pip_edges'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.61 seconds; current allocated memory: 1.529 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.895 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel_Pipeline_LOOP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 256, Final II = 256, Depth = 333, loop 'LOOP_STREAM'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.626 seconds; current allocated memory: 1.529 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.407 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.529 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' pipeline 'LOOP_INIT_DIV_TABLE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_11ns_18ns_18_15_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.602 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18s_18s_36_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_edges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pip_edges' pipeline 'pip_edges' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_edges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.295 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel_Pipeline_LOOP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pip_kernel_Pipeline_LOOP_STREAM' pipeline 'LOOP_STREAM' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'pip_kernel_Pipeline_LOOP_STREAM' is 8021 from HDL expression: (((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp610) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp609) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage255_11001_ignoreCallOp608) & (1'b1 == ap_CS_fsm_pp0_stage255)) | ((1'b0 == ap_block_pp0_stage254_11001_ignoreCallOp607) & (1'b1 == ap_CS_fsm_pp0_stage254)) | ((1'b0 == ap_block_pp0_stage253_11001_ignoreCallOp606) & (1'b1 == ap_CS_fsm_pp0_stage253)) | ((1'b0 == ap_block_pp0_stage252_11001_ignoreCallOp605) & (1'b1 == ap_CS_fsm_pp0_stage252)) | ((1'b0 == ap_block_pp0_stage251_11001_ignoreCallOp604) & (1'b1 == ap_CS_fsm_pp0_stage251)) | ((1'b0 == ap_block_pp0_stage250_11001_ignoreCallOp603) & (1'b1 == ap_CS_fsm_pp0_stage250)) | ((1'b0 == ap_block_pp0_stage249_11001_ignoreCallOp602) & (1'b1 == ap_CS_fsm_pp0_stage249)) | ((1'b0 == ap_block_pp0_stage248_11001_ignoreCallOp601) & (1'b1 == ap_CS_fsm_pp0_stage248)) | ((1'b0 == ap_block_pp0_stage247_11001_ignoreCallOp600) & (1'b1 == ap_CS_fsm_pp0_stage247)) | ((1'b0 == ap_block_pp0_stage246_11001_ignoreCallOp599) & (1'b1 == ap_CS_fsm_pp0_stage246)) | ((1'b0 == ap_block_pp0_stage245_11001_ignoreCallOp598) & (1'b1 == ap_CS_fsm_pp0_stage245)) | ((1'b0 == ap_block_pp0_stage244_11001_ignoreCallOp597) & (1'b1 == ap_CS_fsm_pp0_stage244)) | ((1'b0 == ap_block_pp0_stage243_11001_ignoreCallOp596) & (1'b1 == ap_CS_fsm_pp0_stage243)) | ((1'b0 == ap_block_pp0_stage242_11001_ignoreCallOp595) & (1'b1 == ap_CS_fsm_pp0_stage242)) | ((1'b0 == ap_block_pp0_stage241_11001_ignoreCallOp594) & (1'b1 == ap_CS_fsm_pp0_stage241)) | ((1'b0 == ap_block_pp0_stage240_11001_ignoreCallOp593) & (1'b1 == ap_CS_fsm_pp0_stage240)) | ((1'b0 == ap_block_pp0_stage239_11001_ignoreCallOp592) & (1'b1 == ap_CS_fsm_pp0_stage239)) | ((1'b0 == ap_block_pp0_stage238_11001_ignoreCallOp591) & (1'b1 == ap_CS_fsm_pp0_stage238)) | ((1'b0 == ap_block_pp0_stage237_11001_ignoreCallOp590) & (1'b1 == ap_CS_fsm_pp0_stage237)) | ((1'b0 == ap_block_pp0_stage236_11001_ignoreCallOp589) & (1'b1 == ap_CS_fsm_pp0_stage236)) | ((1'b0 == ap_block_pp0_stage235_11001_ignoreCallOp588) & (1'b1 == ap_CS_fsm_pp0_stage235)) | ((1'b0 == ap_block_pp0_stage234_11001_ignoreCallOp587) & (1'b1 == ap_CS_fsm_pp0_stage234)) | ((1'b0 == ap_block_pp0_stage233_11001_ignoreCallOp586) & (1'b1 == ap_CS_fsm_pp0_stage233)) | ((1'b0 == ap_block_pp0_stage232_11001_ignoreCallOp585) & (1'b1 == ap_CS_fsm_pp0_stage232)) | ((1'b0 == ap_block_pp0_stage231_11001_ignoreCallOp584) & (1'b1 == ap_CS_fsm_pp0_stage231)) | ((1'b0 == ap_block_pp0_stage230_11001_ignoreCallOp583) & (1'b1 == ap_CS_fsm_pp0_stage230)) | ((1'b0 == ap_block_pp0_stage229_11001_ignoreCallOp582) & (1'b1 == ap_CS_fsm_pp0_stage229)) | ((1'b0 == ap_block_pp0_stage228_11001_ignoreCallOp581) & (1'b1 == ap_CS_fsm_pp0_stage228)) | ((1'b0 == ap_block_pp0_stage227_11001_ignoreCallOp580) & (1'b1 == ap_CS_fsm_pp0_stage227)) | ((1'b0 == ap_block_pp0_stage226_11001_ignoreCallOp579) & (1'b1 == ap_CS_fsm_pp0_stage226)) | ((1'b0 == ap_block_pp0_stage225_11001_ignoreCallOp578) & (1'b1 == ap_CS_fsm_pp0_stage225)) | ((1'b0 == ap_block_pp0_stage224_11001_ignoreCallOp577) & (1'b1 == ap_CS_fsm_pp0_stage224)) | ((1'b0 == ap_block_pp0_stage223_11001_ignoreCallOp576) & (1'b1 == ap_CS_fsm_pp0_stage223)) | ((1'b0 == ap_block_pp0_stage222_11001_ignoreCallOp575) & (1'b1 == ap_CS_fsm_pp0_stage222)) | ((1'b0 == ap_block_pp0_stage221_11001_ignoreCallOp574) & (1'b1 == ap_CS_fsm_pp0_stage221)) | ((1'b0 == ap_block_pp0_stage220_11001_ignoreCallOp573) & (1'b1 == ap_CS_fsm_pp0_stage220)) | ((1'b0 == ap_block_pp0_stage219_11001_ignoreCallOp572) & (1'b1 == ap_CS_fsm_pp0_stage219)) | ((1'b0 == ap_block_pp0_stage218_11001_ignoreCallOp571) & (1'b1 == ap_CS_fsm_pp0_stage218)) | ((1'b0 == ap_block_pp0_stage217_11001_ignoreCallOp570) & (1'b1 == ap_CS_fsm_pp0_stage217)) | ((1'b0 == ap_block_pp0_stage216_11001_ignoreCallOp569) & (1'b1 == ap_CS_fsm_pp0_stage216)) | ((1'b0 == ap_block_pp0_stage215_11001_ignoreCallOp568) & (1'b1 == ap_CS_fsm_pp0_stage215)) | ((1'b0 == ap_block_pp0_stage214_11001_ignoreCallOp567) & (1'b1 == ap_CS_fsm_pp0_stage214)) | ((1'b0 == ap_block_pp0_stage213_11001_ignoreCallOp566) & (1'b1 == ap_CS_fsm_pp0_stage213)) | ((1'b0 == ap_block_pp0_stage212_11001_ignoreCallOp565) & (1'b1 == ap_CS_fsm_pp0_stage212)) | ((1'b0 == ap_block_pp0_stage211_11001_ignoreCallOp564) & (1'b1 == ap_CS_fsm_pp0_stage211)) | ((1'b0 == ap_block_pp0_stage210_11001_ignoreCallOp563) & (1'b1 == ap_CS_fsm_pp0_stage210)) | ((1'b0 == ap_block_pp0_stage209_11001_ignoreCallOp562) & (1'b1 == ap_CS_fsm_pp0_stage209)) | ((1'b0 == ap_block_pp0_stage208_11001_ignoreCallOp561) & (1'b1 == ap_CS_fsm_pp0_stage208)) | ((1'b0 == ap_block_pp0_stage207_11001_ignoreCallOp560) & (1'b1 == ap_CS_fsm_pp0_stage207)) | ((1'b0 == ap_block_pp0_stage206_11001_ignoreCallOp559) & (1'b1 == ap_CS_fsm_pp0_stage206)) | ((1'b0 == ap_block_pp0_stage205_11001_ignoreCallOp558) & (1'b1 == ap_CS_fsm_pp0_stage205)) | ((1'b0 == ap_block_pp0_stage204_11001_ignoreCallOp557) & (1'b1 == ap_CS_fsm_pp0_stage204)) | ((1'b0 == ap_block_pp0_stage203_11001_ignoreCallOp556) & (1'b1 == ap_CS_fsm_pp0_stage203)) | ((1'b0 == ap_block_pp0_stage202_11001_ignoreCallOp555) & (1'b1 == ap_CS_fsm_pp0_stage202)) | ((1'b0 == ap_block_pp0_stage201_11001_ignoreCallOp554) & (1'b1 == ap_CS_fsm_pp0_stage201)) | ((1'b0 == ap_block_pp0_stage200_11001_ignoreCallOp553) & (1'b1 == ap_CS_fsm_pp0_stage200)) | ((1'b0 == ap_block_pp0_stage199_11001_ignoreCallOp552) & (1'b1 == ap_CS_fsm_pp0_stage199)) | ((1'b0 == ap_block_pp0_stage198_11001_ignoreCallOp551) & (1'b1 == ap_CS_fsm_pp0_stage198)) | ((1'b0 == ap_block_pp0_stage197_11001_ignoreCallOp550) & (1'b1 == ap_CS_fsm_pp0_stage197)) | ((1'b0 == ap_block_pp0_stage196_11001_ignoreCallOp549) & (1'b1 == ap_CS_fsm_pp0_stage196)) | ((1'b0 == ap_block_pp0_stage195_11001_ignoreCallOp548) & (1'b1 == ap_CS_fsm_pp0_stage195)) | ((1'b0 == ap_block_pp0_stage194_11001_ignoreCallOp547) & (1'b1 == ap_CS_fsm_pp0_stage194)) | ((1'b0 == ap_block_pp0_stage193_11001_ignoreCallOp546) & (1'b1 == ap_CS_fsm_pp0_stage193)) | ((1'b0 == ap_block_pp0_stage192_11001_ignoreCallOp545) & (1'b1 == ap_CS_fsm_pp0_stage192)) | ((1'b0 == ap_block_pp0_stage191_11001_ignoreCallOp544) & (1'b1 == ap_CS_fsm_pp0_stage191)) | ((1'b0 == ap_block_pp0_stage190_11001_ignoreCallOp543) & (1'b1 == ap_CS_fsm_pp0_stage190)) | ((1'b0 == ap_block_pp0_stage189_11001_ignoreCallOp542) & (1'b1 == ap_CS_fsm_pp0_stage189)) | ((1'b0 == ap_block_pp0_stage188_11001_ignoreCallOp541) & (1'b1 == ap_CS_fsm_pp0_stage188)) | ((1'b0 == ap_block_pp0_stage187_11001_ignoreCallOp540) & (1'b1 == ap_CS_fsm_pp0_stage187)) | ((1'b0 == ap_block_pp0_stage186_11001_ignoreCallOp539) & (1'b1 == ap_CS_fsm_pp0_stage186)) | ((1'b0 == ap_block_pp0_stage185_11001_ignoreCallOp538) & (1'b1 == ap_CS_fsm_pp0_stage185)) | ((1'b0 == ap_block_pp0_stage184_11001_ignoreCallOp537) & (1'b1 == ap_CS_fsm_pp0_stage184)) | ((1'b0 == ap_block_pp0_stage183_11001_ignoreCallOp536) & (1'b1 == ap_CS_fsm_pp0_stage183)) | ((1'b0 == ap_block_pp0_stage182_11001_ignoreCallOp535) & (1'b1 == ap_CS_fsm_pp0_stage182)) | ((1'b0 == ap_block_pp0_stage181_11001_ignoreCallOp534) & (1'b1 == ap_CS_fsm_pp0_stage181)) | ((1'b0 == ap_block_pp0_stage180_11001_ignoreCallOp533) & (1'b1 == ap_CS_fsm_pp0_stage180)) | ((1'b0 == ap_block_pp0_stage179_11001_ignoreCallOp532) & (1'b1 == ap_CS_fsm_pp0_stage179)) | ((1'b0 == ap_block_pp0_stage178_11001_ignoreCallOp531) & (1'b1 == ap_CS_fsm_pp0_stage178)) | ((1'b0 == ap_block_pp0_stage177_11001_ignoreCallOp530) & (1'b1 == ap_CS_fsm_pp0_stage177)) | ((1'b0 == ap_block_pp0_stage176_11001_ignoreCallOp529) & (1'b1 == ap_CS_fsm_pp0_stage176)) | ((1'b0 == ap_block_pp0_stage175_11001_ignoreCallOp528) & (1'b1 == ap_CS_fsm_pp0_stage175)) | ((1'b0 == ap_block_pp0_stage174_11001_ignoreCallOp527) & (1'b1 == ap_CS_fsm_pp0_stage174)) | ((1'b0 == ap_block_pp0_stage173_11001_ignoreCallOp526) & (1'b1 == ap_CS_fsm_pp0_stage173)) | ((1'b0 == ap_block_pp0_stage172_11001_ignoreCallOp525) & (1'b1 == ap_CS_fsm_pp0_stage172)) | ((1'b0 == ap_block_pp0_stage171_11001_ignoreCallOp524) & (1'b1 == ap_CS_fsm_pp0_stage171)) | ((1'b0 == ap_block_pp0_stage170_11001_ignoreCallOp523) & (1'b1 == ap_CS_fsm_pp0_stage170)) | ((1'b0 == ap_block_pp0_stage169_11001_ignoreCallOp522) & (1'b1 == ap_CS_fsm_pp0_stage169)) | ((1'b0 == ap_block_pp0_stage168_11001_ignoreCallOp521) & (1'b1 == ap_CS_fsm_pp0_stage168)) | ((1'b0 == ap_block_pp0_stage167_11001_ignoreCallOp520) & (1'b1 == ap_CS_fsm_pp0_stage167)) | ((1'b0 == ap_block_pp0_stage166_11001_ignoreCallOp519) & (1'b1 == ap_CS_fsm_pp0_stage166)) | ((1'b0 == ap_block_pp0_stage165_11001_ignoreCallOp518) & (1'b1 == ap_CS_fsm_pp0_stage165)) | ((1'b0 == ap_block_pp0_stage164_11001_ignoreCallOp517) & (1'b1 == ap_CS_fsm_pp0_stage164)) | ((1'b0 == ap_block_pp0_stage163_11001_ignoreCallOp516) & (1'b1 == ap_CS_fsm_pp0_stage163)) | ((1'b0 == ap_block_pp0_stage162_11001_ignoreCallOp515) & (1'b1 == ap_CS_fsm_pp0_stage162)) | ((1'b0 == ap_block_pp0_stage161_11001_ignoreCallOp514) & (1'b1 == ap_CS_fsm_pp0_stage161)) | ((1'b0 == ap_block_pp0_stage160_11001_ignoreCallOp513) & (1'b1 == ap_CS_fsm_pp0_stage160)) | ((1'b0 == ap_block_pp0_stage159_11001_ignoreCallOp512) & (1'b1 == ap_CS_fsm_pp0_stage159)) | ((1'b0 == ap_block_pp0_stage158_11001_ignoreCallOp511) & (1'b1 == ap_CS_fsm_pp0_stage158)) | ((1'b0 == ap_block_pp0_stage157_11001_ignoreCallOp510) & (1'b1 == ap_CS_fsm_pp0_stage157)) | ((1'b0 == ap_block_pp0_stage156_11001_ignoreCallOp509) & (1'b1 == ap_CS_fsm_pp0_stage156)) | ((1'b0 == ap_block_pp0_stage155_11001_ignoreCallOp508) & (1'b1 == ap_CS_fsm_pp0_stage155)) | ((1'b0 == ap_block_pp0_stage154_11001_ignoreCallOp507) & (1'b1 == ap_CS_fsm_pp0_stage154)) | ((1'b0 == ap_block_pp0_stage153_11001_ignoreCallOp506) & (1'b1 == ap_CS_fsm_pp0_stage153)) | ((1'b0 == ap_block_pp0_stage152_11001_ignoreCallOp505) & (1'b1 == ap_CS_fsm_pp0_stage152)) | ((1'b0 == ap_block_pp0_stage151_11001_ignoreCallOp504) & (1'b1 == ap_CS_fsm_pp0_stage151)) | ((1'b0 == ap_block_pp0_stage150_11001_ignoreCallOp503) & (1'b1 == ap_CS_fsm_pp0_stage150)) | ((1'b0 == ap_block_pp0_stage149_11001_ignoreCallOp502) & (1'b1 == ap_CS_fsm_pp0_stage149)) | ((1'b0 == ap_block_pp0_stage148_11001_ignoreCallOp501) & (1'b1 == ap_CS_fsm_pp0_stage148)) | ((1'b0 == ap_block_pp0_stage147_11001_ignoreCallOp500) & (1'b1 == ap_CS_fsm_pp0_stage147)) | ((1'b0 == ap_block_pp0_stage146_11001_ignoreCallOp499) & (1'b1 == ap_CS_fsm_pp0_stage146)) | ((1'b0 == ap_block_pp0_stage145_11001_ignoreCallOp498) & (1'b1 == ap_CS_fsm_pp0_stage145)) | ((1'b0 == ap_block_pp0_stage144_11001_ignoreCallOp497) & (1'b1 == ap_CS_fsm_pp0_stage144)) | ((1'b0 == ap_block_pp0_stage143_11001_ignoreCallOp496) & (1'b1 == ap_CS_fsm_pp0_stage143)) | ((1'b0 == ap_block_pp0_stage142_11001_ignoreCallOp495) & (1'b1 == ap_CS_fsm_pp0_stage142)) | ((1'b0 == ap_block_pp0_stage141_11001_ignoreCallOp494) & (1'b1 == ap_CS_fsm_pp0_stage141)) | ((1'b0 == ap_block_pp0_stage140_11001_ignoreCallOp493) & (1'b1 == ap_CS_fsm_pp0_stage140)) | ((1'b0 == ap_block_pp0_stage139_11001_ignoreCallOp492) & (1'b1 == ap_CS_fsm_pp0_stage139)) | ((1'b0 == ap_block_pp0_stage138_11001_ignoreCallOp491) & (1'b1 == ap_CS_fsm_pp0_stage138)) | ((1'b0 == ap_block_pp0_stage137_11001_ignoreCallOp490) & (1'b1 == ap_CS_fsm_pp0_stage137)) | ((1'b0 == ap_block_pp0_stage136_11001_ignoreCallOp489) & (1'b1 == ap_CS_fsm_pp0_stage136)) | ((1'b0 == ap_block_pp0_stage135_11001_ignoreCallOp488) & (1'b1 == ap_CS_fsm_pp0_stage135)) | ((1'b0 == ap_block_pp0_stage134_11001_ignoreCallOp487) & (1'b1 == ap_CS_fsm_pp0_stage134)) | ((1'b0 == ap_block_pp0_stage133_11001_ignoreCallOp486) & (1'b1 == ap_CS_fsm_pp0_stage133)) | ((1'b0 == ap_block_pp0_stage132_11001_ignoreCallOp485) & (1'b1 == ap_CS_fsm_pp0_stage132)) | ((1'b0 == ap_block_pp0_stage131_11001_ignoreCallOp484) & (1'b1 == ap_CS_fsm_pp0_stage131)) | ((1'b0 == ap_block_pp0_stage130_11001_ignoreCallOp483) & (1'b1 == ap_CS_fsm_pp0_stage130)) | ((1'b0 == ap_block_pp0_stage129_11001_ignoreCallOp482) & (1'b1 == ap_CS_fsm_pp0_stage129)) | ((1'b0 == ap_block_pp0_stage128_11001_ignoreCallOp481) & (1'b1 == ap_CS_fsm_pp0_stage128)) | ((1'b0 == ap_block_pp0_stage127_11001_ignoreCallOp480) & (1'b1 == ap_CS_fsm_pp0_stage127)) | ((1'b0 == ap_block_pp0_stage126_11001_ignoreCallOp479) & (1'b1 == ap_CS_fsm_pp0_stage126)) | ((1'b0 == ap_block_pp0_stage125_11001_ignoreCallOp478) & (1'b1 == ap_CS_fsm_pp0_stage125)) | ((1'b0 == ap_block_pp0_stage124_11001_ignoreCallOp477) & (1'b1 == ap_CS_fsm_pp0_stage124)) | ((1'b0 == ap_block_pp0_stage123_11001_ignoreCallOp476) & (1'b1 == ap_CS_fsm_pp0_stage123)) | ((1'b0 == ap_block_pp0_stage122_11001_ignoreCallOp475) & (1'b1 == ap_CS_fsm_pp0_stage122)) | ((1'b0 == ap_block_pp0_stage121_11001_ignoreCallOp474) & (1'b1 == ap_CS_fsm_pp0_stage121)) | ((1'b0 == ap_block_pp0_stage120_11001_ignoreCallOp473) & (1'b1 == ap_CS_fsm_pp0_stage120)) | ((1'b0 == ap_block_pp0_stage119_11001_ignoreCallOp472) & (1'b1 == ap_CS_fsm_pp0_stage119)) | ((1'b0 == ap_block_pp0_stage118_11001_ignoreCallOp471) & (1'b1 == ap_CS_fsm_pp0_stage118)) | ((1'b0 == ap_block_pp0_stage117_11001_ignoreCallOp470) & (1'b1 == ap_CS_fsm_pp0_stage117)) | ((1'b0 == ap_block_pp0_stage116_11001_ignoreCallOp469) & (1'b1 == ap_CS_fsm_pp0_stage116)) | ((1'b0 == ap_block_pp0_stage115_11001_ignoreCallOp468) & (1'b1 == ap_CS_fsm_pp0_stage115)) | ((1'b0 == ap_block_pp0_stage114_11001_ignoreCallOp467) & (1'b1 == ap_CS_fsm_pp0_stage114)) | ((1'b0 == ap_block_pp0_stage113_11001_ignoreCallOp466) & (1'b1 == ap_CS_fsm_pp0_stage113)) | ((1'b0 == ap_block_pp0_stage112_11001_ignoreCallOp465) & (1'b1 == ap_CS_fsm_pp0_stage112)) | ((1'b0 == ap_block_pp0_stage111_11001_ignoreCallOp464) & (1'b1 == ap_CS_fsm_pp0_stage111)) | ((1'b0 == ap_block_pp0_stage110_11001_ignoreCallOp463) & (1'b1 == ap_CS_fsm_pp0_stage110)) | ((1'b0 == ap_block_pp0_stage109_11001_ignoreCallOp462) & (1'b1 == ap_CS_fsm_pp0_stage109)) | ((1'b0 == ap_block_pp0_stage108_11001_ignoreCallOp461) & (1'b1 == ap_CS_fsm_pp0_stage108)) | ((1'b0 == ap_block_pp0_stage107_11001_ignoreCallOp460) & (1'b1 == ap_CS_fsm_pp0_stage107)) | ((1'b0 == ap_block_pp0_stage106_11001_ignoreCallOp459) & (1'b1 == ap_CS_fsm_pp0_stage106)) | ((1'b0 == ap_block_pp0_stage105_11001_ignoreCallOp458) & (1'b1 == ap_CS_fsm_pp0_stage105)) | ((1'b0 == ap_block_pp0_stage104_11001_ignoreCallOp457) & (1'b1 == ap_CS_fsm_pp0_stage104)) | ((1'b0 == ap_block_pp0_stage103_11001_ignoreCallOp456) & (1'b1 == ap_CS_fsm_pp0_stage103)) | ((1'b0 == ap_block_pp0_stage102_11001_ignoreCallOp455) & (1'b1 == ap_CS_fsm_pp0_stage102)) | ((1'b0 == ap_block_pp0_stage101_11001_ignoreCallOp454) & (1'b1 == ap_CS_fsm_pp0_stage101)) | ((1'b0 == ap_block_pp0_stage100_11001_ignoreCallOp453) & (1'b1 == ap_CS_fsm_pp0_stage100)) | ((1'b0 == ap_block_pp0_stage99_11001_ignoreCallOp452) & (1'b1 == ap_CS_fsm_pp0_stage99)) | ((1'b0 == ap_block_pp0_stage98_11001_ignoreCallOp451) & (1'b1 == ap_CS_fsm_pp0_stage98)) | ((1'b0 == ap_block_pp0_stage97_11001_ignoreCallOp450) & (1'b1 == ap_CS_fsm_pp0_stage97)) | ((1'b0 == ap_block_pp0_stage96_11001_ignoreCallOp449) & (1'b1 == ap_CS_fsm_pp0_stage96)) | ((1'b0 == ap_block_pp0_stage95_11001_ignoreCallOp448) & (1'b1 == ap_CS_fsm_pp0_stage95)) | ((1'b0 == ap_block_pp0_stage94_11001_ignoreCallOp447) & (1'b1 == ap_CS_fsm_pp0_stage94)) | ((1'b0 == ap_block_pp0_stage93_11001_ignoreCallOp446) & (1'b1 == ap_CS_fsm_pp0_stage93)) | ((1'b0 == ap_block_pp0_stage92_11001_ignoreCallOp445) & (1'b1 == ap_CS_fsm_pp0_stage92)) | ((1'b0 == ap_block_pp0_stage91_11001_ignoreCallOp444) & (1'b1 == ap_CS_fsm_pp0_stage91)) | ((1'b0 == ap_block_pp0_stage90_11001_ignoreCallOp443) & (1'b1 == ap_CS_fsm_pp0_stage90)) | ((1'b0 == ap_block_pp0_stage89_11001_ignoreCallOp442) & (1'b1 == ap_CS_fsm_pp0_stage89)) | ((1'b0 == ap_block_pp0_stage88_11001_ignoreCallOp441) & (1'b1 == ap_CS_fsm_pp0_stage88)) | ((1'b0 == ap_block_pp0_stage87_11001_ignoreCallOp440) & (1'b1 == ap_CS_fsm_pp0_stage87)) | ((1'b0 == ap_block_pp0_stage86_11001_ignoreCallOp439) & (1'b1 == ap_CS_fsm_pp0_stage86)) | ((1'b0 == ap_block_pp0_stage85_11001_ignoreCallOp438) & (1'b1 == ap_CS_fsm_pp0_stage85)) | ((1'b0 == ap_block_pp0_stage84_11001_ignoreCallOp437) & (1'b1 == ap_CS_fsm_pp0_stage84)) | ((1'b0 == ap_block_pp0_stage83_11001_ignoreCallOp436) & (1'b1 == ap_CS_fsm_pp0_stage83)) | ((1'b0 == ap_block_pp0_stage82_11001_ignoreCallOp435) & (1'b1 == ap_CS_fsm_pp0_stage82)) | ((1'b0 == ap_block_pp0_stage81_11001_ignoreCallOp434) & (1'b1 == ap_CS_fsm_pp0_stage81)) | ((1'b0 == ap_block_pp0_stage80_11001_ignoreCallOp433) & (1'b1 == ap_CS_fsm_pp0_stage80)) | ((1'b0 == ap_block_pp0_stage79_11001_ignoreCallOp432) & (1'b1 == ap_CS_fsm_pp0_stage79)) | ((1'b0 == ap_block_pp0_stage78_11001_ignoreCallOp431) & (1'b1 == ap_CS_fsm_pp0_stage78)) | ((1'b0 == ap_block_pp0_stage77_11001_ignoreCallOp430) & (1'b1 == ap_CS_fsm_pp0_stage77)) | ((1'b0 == ap_block_pp0_stage76_11001_ignoreCallOp429) & (1'b1 == ap_CS_fsm_pp0_stage76)) | ((1'b0 == ap_block_pp0_stage75_11001_ignoreCallOp428) & (1'b1 == ap_CS_fsm_pp0_stage75)) | ((1'b0 == ap_block_pp0_stage74_11001_ignoreCallOp427) & (1'b1 == ap_CS_fsm_pp0_stage74)) | ((1'b0 == ap_block_pp0_stage73_11001_ignoreCallOp426) & (1'b1 == ap_CS_fsm_pp0_stage73)) | ((1'b0 == ap_block_pp0_stage72_11001_ignoreCallOp425) & (1'b1 == ap_CS_fsm_pp0_stage72)) | ((1'b0 == ap_block_pp0_stage71_11001_ignoreCallOp424) & (1'b1 == ap_CS_fsm_pp0_stage71)) | ((1'b0 == ap_block_pp0_stage70_11001_ignoreCallOp423) & (1'b1 == ap_CS_fsm_pp0_stage70)) | ((1'b0 == ap_block_pp0_stage69_11001_ignoreCallOp422) & (1'b1 == ap_CS_fsm_pp0_stage69)) | ((1'b0 == ap_block_pp0_stage68_11001_ignoreCallOp421) & (1'b1 == ap_CS_fsm_pp0_stage68)) | ((1'b0 == ap_block_pp0_stage67_11001_ignoreCallOp420) & (1'b1 == ap_CS_fsm_pp0_stage67)) | ((1'b0 == ap_block_pp0_stage66_11001_ignoreCallOp419) & (1'b1 == ap_CS_fsm_pp0_stage66)) | ((1'b0 == ap_block_pp0_stage65_11001_ignoreCallOp418) & (1'b1 == ap_CS_fsm_pp0_stage65)) | ((1'b0 == ap_block_pp0_stage64_11001_ignoreCallOp417) & (1'b1 == ap_CS_fsm_pp0_stage64)) | ((1'b0 == ap_block_pp0_stage63_11001_ignoreCallOp416) & (1'b1 == ap_CS_fsm_pp0_stage63)) | ((1'b0 == ap_block_pp0_stage62_11001_ignoreCallOp415) & (1'b1 == ap_CS_fsm_pp0_stage62)) | ((1'b0 == ap_block_pp0_stage61_11001_ignoreCallOp414) & (1'b1 == ap_CS_fsm_pp0_stage61)) | ((1'b0 == ap_block_pp0_stage60_11001_ignoreCallOp413) & (1'b1 == ap_CS_fsm_pp0_stage60)) | ((1'b0 == ap_block_pp0_stage59_11001_ignoreCallOp412) & (1'b1 == ap_CS_fsm_pp0_stage59)) | ((1'b0 == ap_block_pp0_stage58_11001_ignoreCallOp411) & (1'b1 == ap_CS_fsm_pp0_stage58)) | ((1'b0 == ap_block_pp0_stage57_11001_ignoreCallOp410) & (1'b1 == ap_CS_fsm_pp0_stage57)) | ((1'b0 == ap_block_pp0_stage56_11001_ignoreCallOp409) & (1'b1 == ap_CS_fsm_pp0_stage56)) | ((1'b0 == ap_block_pp0_stage55_11001_ignoreCallOp408) & (1'b1 == ap_CS_fsm_pp0_stage55)) | ((1'b0 == ap_block_pp0_stage54_11001_ignoreCallOp407) & (1'b1 == ap_CS_fsm_pp0_stage54)) | ((1'b0 == ap_block_pp0_stage53_11001_ignoreCallOp406) & (1'b1 == ap_CS_fsm_pp0_stage53)) | ((1'b0 == ap_block_pp0_stage52_11001_ignoreCallOp405) & (1'b1 == ap_CS_fsm_pp0_stage52)) | ((1'b0 == ap_block_pp0_stage51_11001_ignoreCallOp404) & (1'b1 == ap_CS_fsm_pp0_stage51)) | ((1'b0 == ap_block_pp0_stage50_11001_ignoreCallOp403) & (1'b1 == ap_CS_fsm_pp0_stage50)) | ((1'b0 == ap_block_pp0_stage49_11001_ignoreCallOp402) & (1'b1 == ap_CS_fsm_pp0_stage49)) | ((1'b0 == ap_block_pp0_stage48_11001_ignoreCallOp401) & (1'b1 == ap_CS_fsm_pp0_stage48)) | ((1'b0 == ap_block_pp0_stage47_11001_ignoreCallOp400) & (1'b1 == ap_CS_fsm_pp0_stage47)) | ((1'b0 == ap_block_pp0_stage46_11001_ignoreCallOp399) & (1'b1 == ap_CS_fsm_pp0_stage46)) | ((1'b0 == ap_block_pp0_stage45_11001_ignoreCallOp398) & (1'b1 == ap_CS_fsm_pp0_stage45)) | ((1'b0 == ap_block_pp0_stage44_11001_ignoreCallOp397) & (1'b1 == ap_CS_fsm_pp0_stage44)) | ((1'b0 == ap_block_pp0_stage43_11001_ignoreCallOp396) & (1'b1 == ap_CS_fsm_pp0_stage43)) | ((1'b0 == ap_block_pp0_stage42_11001_ignoreCallOp395) & (1'b1 == ap_CS_fsm_pp0_stage42)) | ((1'b0 == ap_block_pp0_stage41_11001_ignoreCallOp394) & (1'b1 == ap_CS_fsm_pp0_stage41)) | ((1'b0 == ap_block_pp0_stage40_11001_ignoreCallOp393) & (1'b1 == ap_CS_fsm_pp0_stage40)) | ((1'b0 == ap_block_pp0_stage39_11001_ignoreCallOp392) & (1'b1 == ap_CS_fsm_pp0_stage39)) | ((1'b0 == ap_block_pp0_stage38_11001_ignoreCallOp391) & (1'b1 == ap_CS_fsm_pp0_stage38)) | ((1'b0 == ap_block_pp0_stage37_11001_ignoreCallOp390) & (1'b1 == ap_CS_fsm_pp0_stage37)) | ((1'b0 == ap_block_pp0_stage36_11001_ignoreCallOp389) & (1'b1 == ap_CS_fsm_pp0_stage36)) | ((1'b0 == ap_block_pp0_stage35_11001_ignoreCallOp388) & (1'b1 == ap_CS_fsm_pp0_stage35)) | ((1'b0 == ap_block_pp0_stage34_11001_ignoreCallOp387) & (1'b1 == ap_CS_fsm_pp0_stage34)) | ((1'b0 == ap_block_pp0_stage33_11001_ignoreCallOp386) & (1'b1 == ap_CS_fsm_pp0_stage33)) | ((1'b0 == ap_block_pp0_stage32_11001_ignoreCallOp385) & (1'b1 == ap_CS_fsm_pp0_stage32)) | ((1'b0 == ap_block_pp0_stage31_11001_ignoreCallOp384) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001_ignoreCallOp383) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001_ignoreCallOp382) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001_ignoreCallOp381) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001_ignoreCallOp380) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001_ignoreCallOp379) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001_ignoreCallOp378) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001_ignoreCallOp377) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001_ignoreCallOp376) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001_ignoreCallOp375) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001_ignoreCallOp374) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp373) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp372) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp371) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp370) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp369) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp368) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp367) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp366) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp365) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp364) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp363) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp362) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp361) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp360) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp359) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp358) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp357) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp356) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp355) & (1'b1 == ap_CS_fsm_pp0_stage2)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel_Pipeline_LOOP_STREAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.691 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/strm_len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'edges', 'strm_len' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.006 seconds; current allocated memory: 1.529 GB.
INFO: [RTMG 210-278] Implementing memory 'pip_kernel_div_table_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.711 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.927 seconds; current allocated memory: 1.529 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21 seconds. CPU system time: 2 seconds. Elapsed time: 37.327 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 26 seconds. Total CPU system time: 3 seconds. Total elapsed time: 41.57 seconds; peak allocated memory: 1.529 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./pip_hls_kernel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name pip_kernel pip_kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.527 GB.
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.772 seconds; current allocated memory: 1.527 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:183:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb1EEC2EDq19_i' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi40ELb1EEC2EDq40_i' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1345:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<41, 41, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1378:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb1EEC2EDq20_i' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3263)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb0EEC2EDq20_j' into 'ap_int_base<20, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<20>::ap_uint<20, false>(ap_int_base<20, false> const&)' into 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<20, false>::operator==<20, false>(ap_int_base<20, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<20, false>::operator==<20, false>(ap_int_base<20, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:21:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'init_div_table()' (pip_kernel.cpp:23:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:23:30)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:387)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:335)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb0EEC2EDq19_j' into 'ap_int_base<19, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi10ELb1EEC2EDq10_i' into 'ap_int_base<10, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1029:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>& ap_int_base<10, true>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:106)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1243:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' into 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:29:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<36, 20, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi36ELb0EEC2EDq36_j' into 'ap_int_base<36, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<36>::ap_uint<36, false>(ap_int_base<36, false> const&)' into 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<37, 21, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<38, 22, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb0EEC2EDq38_j' into 'ap_int_base<38, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<38>::ap_uint<38, false>(ap_int_base<38, false> const&)' into 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:520)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:558)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:45:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:37)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:13)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:70)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:55)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:101:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<8, false>(ap_int_base<8, false> const&)' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:110:11)
INFO: [HLS 214-291] Loop 'LOOP_PIP' is marked as complete unroll implied by the pipeline pragma (pip_kernel.cpp:102:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:102:13) in function 'pip_edges' completely with a factor of 32 (pip_kernel.cpp:99:0)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:130:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'edges' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'edges_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (pip_kernel.cpp:134:9)
INFO: [HLS 214-241] Aggregating maxi variable 'edges' with compact=none mode in 32-bits (pip_kernel.cpp:130:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*) (.1)' (pip_kernel.cpp:110:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*) (.1)' (pip_kernel.cpp:110:38)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*) (.1)' (pip_kernel.cpp:110:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*) (.1)' (pip_kernel.cpp:110:42)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 9.466 seconds; current allocated memory: 1.527 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.527 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.527 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.527 GB.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:46:1) in function 'pip_crossing2'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_edges' (pip_kernel.cpp:110:42)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 1.527 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' (pip_kernel.cpp:24:20)
WARNING: [HLS 200-959] Unable to rewind loop 'LOOP_STREAM' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'pip_kernel': initialization section preceding the loop contains control flow.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.527 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'LOOP_INIT_DIV_TABLE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.527 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8, function 'pip_crossing2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.527 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_edges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pip_edges'.
INFO: [HLS 200-1470] Pipelining result : Target II = 256, Final II = 256, Depth = 331, function 'pip_edges'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.61 seconds; current allocated memory: 1.527 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.889 seconds; current allocated memory: 1.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 256, Final II = 256, Depth = 333, loop 'LOOP_STREAM'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.606 seconds; current allocated memory: 1.527 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.461 seconds; current allocated memory: 1.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' pipeline 'LOOP_INIT_DIV_TABLE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_11ns_18ns_18_15_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.783 seconds; current allocated memory: 1.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18s_18s_36_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_edges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pip_edges' pipeline 'pip_edges' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_edges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.294 seconds; current allocated memory: 1.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/strm_len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'edges', 'strm_len' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'pip_kernel' is 8021 from HDL expression: (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp621) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage255_11001_ignoreCallOp620) & (1'b1 == ap_CS_fsm_pp0_stage255)) | ((1'b0 == ap_block_pp0_stage254_11001_ignoreCallOp619) & (1'b1 == ap_CS_fsm_pp0_stage254)) | ((1'b0 == ap_block_pp0_stage253_11001_ignoreCallOp618) & (1'b1 == ap_CS_fsm_pp0_stage253)) | ((1'b0 == ap_block_pp0_stage252_11001_ignoreCallOp617) & (1'b1 == ap_CS_fsm_pp0_stage252)) | ((1'b0 == ap_block_pp0_stage251_11001_ignoreCallOp616) & (1'b1 == ap_CS_fsm_pp0_stage251)) | ((1'b0 == ap_block_pp0_stage250_11001_ignoreCallOp615) & (1'b1 == ap_CS_fsm_pp0_stage250)) | ((1'b0 == ap_block_pp0_stage249_11001_ignoreCallOp614) & (1'b1 == ap_CS_fsm_pp0_stage249)) | ((1'b0 == ap_block_pp0_stage248_11001_ignoreCallOp613) & (1'b1 == ap_CS_fsm_pp0_stage248)) | ((1'b0 == ap_block_pp0_stage247_11001_ignoreCallOp612) & (1'b1 == ap_CS_fsm_pp0_stage247)) | ((1'b0 == ap_block_pp0_stage246_11001_ignoreCallOp611) & (1'b1 == ap_CS_fsm_pp0_stage246)) | ((1'b0 == ap_block_pp0_stage245_11001_ignoreCallOp610) & (1'b1 == ap_CS_fsm_pp0_stage245)) | ((1'b0 == ap_block_pp0_stage244_11001_ignoreCallOp609) & (1'b1 == ap_CS_fsm_pp0_stage244)) | ((1'b0 == ap_block_pp0_stage243_11001_ignoreCallOp608) & (1'b1 == ap_CS_fsm_pp0_stage243)) | ((1'b0 == ap_block_pp0_stage242_11001_ignoreCallOp607) & (1'b1 == ap_CS_fsm_pp0_stage242)) | ((1'b0 == ap_block_pp0_stage241_11001_ignoreCallOp606) & (1'b1 == ap_CS_fsm_pp0_stage241)) | ((1'b0 == ap_block_pp0_stage240_11001_ignoreCallOp605) & (1'b1 == ap_CS_fsm_pp0_stage240)) | ((1'b0 == ap_block_pp0_stage239_11001_ignoreCallOp604) & (1'b1 == ap_CS_fsm_pp0_stage239)) | ((1'b0 == ap_block_pp0_stage238_11001_ignoreCallOp603) & (1'b1 == ap_CS_fsm_pp0_stage238)) | ((1'b0 == ap_block_pp0_stage237_11001_ignoreCallOp602) & (1'b1 == ap_CS_fsm_pp0_stage237)) | ((1'b0 == ap_block_pp0_stage236_11001_ignoreCallOp601) & (1'b1 == ap_CS_fsm_pp0_stage236)) | ((1'b0 == ap_block_pp0_stage235_11001_ignoreCallOp600) & (1'b1 == ap_CS_fsm_pp0_stage235)) | ((1'b0 == ap_block_pp0_stage234_11001_ignoreCallOp599) & (1'b1 == ap_CS_fsm_pp0_stage234)) | ((1'b0 == ap_block_pp0_stage233_11001_ignoreCallOp598) & (1'b1 == ap_CS_fsm_pp0_stage233)) | ((1'b0 == ap_block_pp0_stage232_11001_ignoreCallOp597) & (1'b1 == ap_CS_fsm_pp0_stage232)) | ((1'b0 == ap_block_pp0_stage231_11001_ignoreCallOp596) & (1'b1 == ap_CS_fsm_pp0_stage231)) | ((1'b0 == ap_block_pp0_stage230_11001_ignoreCallOp595) & (1'b1 == ap_CS_fsm_pp0_stage230)) | ((1'b0 == ap_block_pp0_stage229_11001_ignoreCallOp594) & (1'b1 == ap_CS_fsm_pp0_stage229)) | ((1'b0 == ap_block_pp0_stage228_11001_ignoreCallOp593) & (1'b1 == ap_CS_fsm_pp0_stage228)) | ((1'b0 == ap_block_pp0_stage227_11001_ignoreCallOp592) & (1'b1 == ap_CS_fsm_pp0_stage227)) | ((1'b0 == ap_block_pp0_stage226_11001_ignoreCallOp591) & (1'b1 == ap_CS_fsm_pp0_stage226)) | ((1'b0 == ap_block_pp0_stage225_11001_ignoreCallOp590) & (1'b1 == ap_CS_fsm_pp0_stage225)) | ((1'b0 == ap_block_pp0_stage224_11001_ignoreCallOp589) & (1'b1 == ap_CS_fsm_pp0_stage224)) | ((1'b0 == ap_block_pp0_stage223_11001_ignoreCallOp588) & (1'b1 == ap_CS_fsm_pp0_stage223)) | ((1'b0 == ap_block_pp0_stage222_11001_ignoreCallOp587) & (1'b1 == ap_CS_fsm_pp0_stage222)) | ((1'b0 == ap_block_pp0_stage221_11001_ignoreCallOp586) & (1'b1 == ap_CS_fsm_pp0_stage221)) | ((1'b0 == ap_block_pp0_stage220_11001_ignoreCallOp585) & (1'b1 == ap_CS_fsm_pp0_stage220)) | ((1'b0 == ap_block_pp0_stage219_11001_ignoreCallOp584) & (1'b1 == ap_CS_fsm_pp0_stage219)) | ((1'b0 == ap_block_pp0_stage218_11001_ignoreCallOp583) & (1'b1 == ap_CS_fsm_pp0_stage218)) | ((1'b0 == ap_block_pp0_stage217_11001_ignoreCallOp582) & (1'b1 == ap_CS_fsm_pp0_stage217)) | ((1'b0 == ap_block_pp0_stage216_11001_ignoreCallOp581) & (1'b1 == ap_CS_fsm_pp0_stage216)) | ((1'b0 == ap_block_pp0_stage215_11001_ignoreCallOp580) & (1'b1 == ap_CS_fsm_pp0_stage215)) | ((1'b0 == ap_block_pp0_stage214_11001_ignoreCallOp579) & (1'b1 == ap_CS_fsm_pp0_stage214)) | ((1'b0 == ap_block_pp0_stage213_11001_ignoreCallOp578) & (1'b1 == ap_CS_fsm_pp0_stage213)) | ((1'b0 == ap_block_pp0_stage212_11001_ignoreCallOp577) & (1'b1 == ap_CS_fsm_pp0_stage212)) | ((1'b0 == ap_block_pp0_stage211_11001_ignoreCallOp576) & (1'b1 == ap_CS_fsm_pp0_stage211)) | ((1'b0 == ap_block_pp0_stage210_11001_ignoreCallOp575) & (1'b1 == ap_CS_fsm_pp0_stage210)) | ((1'b0 == ap_block_pp0_stage209_11001_ignoreCallOp574) & (1'b1 == ap_CS_fsm_pp0_stage209)) | ((1'b0 == ap_block_pp0_stage208_11001_ignoreCallOp573) & (1'b1 == ap_CS_fsm_pp0_stage208)) | ((1'b0 == ap_block_pp0_stage207_11001_ignoreCallOp572) & (1'b1 == ap_CS_fsm_pp0_stage207)) | ((1'b0 == ap_block_pp0_stage206_11001_ignoreCallOp571) & (1'b1 == ap_CS_fsm_pp0_stage206)) | ((1'b0 == ap_block_pp0_stage205_11001_ignoreCallOp570) & (1'b1 == ap_CS_fsm_pp0_stage205)) | ((1'b0 == ap_block_pp0_stage204_11001_ignoreCallOp569) & (1'b1 == ap_CS_fsm_pp0_stage204)) | ((1'b0 == ap_block_pp0_stage203_11001_ignoreCallOp568) & (1'b1 == ap_CS_fsm_pp0_stage203)) | ((1'b0 == ap_block_pp0_stage202_11001_ignoreCallOp567) & (1'b1 == ap_CS_fsm_pp0_stage202)) | ((1'b0 == ap_block_pp0_stage201_11001_ignoreCallOp566) & (1'b1 == ap_CS_fsm_pp0_stage201)) | ((1'b0 == ap_block_pp0_stage200_11001_ignoreCallOp565) & (1'b1 == ap_CS_fsm_pp0_stage200)) | ((1'b0 == ap_block_pp0_stage199_11001_ignoreCallOp564) & (1'b1 == ap_CS_fsm_pp0_stage199)) | ((1'b0 == ap_block_pp0_stage198_11001_ignoreCallOp563) & (1'b1 == ap_CS_fsm_pp0_stage198)) | ((1'b0 == ap_block_pp0_stage197_11001_ignoreCallOp562) & (1'b1 == ap_CS_fsm_pp0_stage197)) | ((1'b0 == ap_block_pp0_stage196_11001_ignoreCallOp561) & (1'b1 == ap_CS_fsm_pp0_stage196)) | ((1'b0 == ap_block_pp0_stage195_11001_ignoreCallOp560) & (1'b1 == ap_CS_fsm_pp0_stage195)) | ((1'b0 == ap_block_pp0_stage194_11001_ignoreCallOp559) & (1'b1 == ap_CS_fsm_pp0_stage194)) | ((1'b0 == ap_block_pp0_stage193_11001_ignoreCallOp558) & (1'b1 == ap_CS_fsm_pp0_stage193)) | ((1'b0 == ap_block_pp0_stage192_11001_ignoreCallOp557) & (1'b1 == ap_CS_fsm_pp0_stage192)) | ((1'b0 == ap_block_pp0_stage191_11001_ignoreCallOp556) & (1'b1 == ap_CS_fsm_pp0_stage191)) | ((1'b0 == ap_block_pp0_stage190_11001_ignoreCallOp555) & (1'b1 == ap_CS_fsm_pp0_stage190)) | ((1'b0 == ap_block_pp0_stage189_11001_ignoreCallOp554) & (1'b1 == ap_CS_fsm_pp0_stage189)) | ((1'b0 == ap_block_pp0_stage188_11001_ignoreCallOp553) & (1'b1 == ap_CS_fsm_pp0_stage188)) | ((1'b0 == ap_block_pp0_stage187_11001_ignoreCallOp552) & (1'b1 == ap_CS_fsm_pp0_stage187)) | ((1'b0 == ap_block_pp0_stage186_11001_ignoreCallOp551) & (1'b1 == ap_CS_fsm_pp0_stage186)) | ((1'b0 == ap_block_pp0_stage185_11001_ignoreCallOp550) & (1'b1 == ap_CS_fsm_pp0_stage185)) | ((1'b0 == ap_block_pp0_stage184_11001_ignoreCallOp549) & (1'b1 == ap_CS_fsm_pp0_stage184)) | ((1'b0 == ap_block_pp0_stage183_11001_ignoreCallOp548) & (1'b1 == ap_CS_fsm_pp0_stage183)) | ((1'b0 == ap_block_pp0_stage182_11001_ignoreCallOp547) & (1'b1 == ap_CS_fsm_pp0_stage182)) | ((1'b0 == ap_block_pp0_stage181_11001_ignoreCallOp546) & (1'b1 == ap_CS_fsm_pp0_stage181)) | ((1'b0 == ap_block_pp0_stage180_11001_ignoreCallOp545) & (1'b1 == ap_CS_fsm_pp0_stage180)) | ((1'b0 == ap_block_pp0_stage179_11001_ignoreCallOp544) & (1'b1 == ap_CS_fsm_pp0_stage179)) | ((1'b0 == ap_block_pp0_stage178_11001_ignoreCallOp543) & (1'b1 == ap_CS_fsm_pp0_stage178)) | ((1'b0 == ap_block_pp0_stage177_11001_ignoreCallOp542) & (1'b1 == ap_CS_fsm_pp0_stage177)) | ((1'b0 == ap_block_pp0_stage176_11001_ignoreCallOp541) & (1'b1 == ap_CS_fsm_pp0_stage176)) | ((1'b0 == ap_block_pp0_stage175_11001_ignoreCallOp540) & (1'b1 == ap_CS_fsm_pp0_stage175)) | ((1'b0 == ap_block_pp0_stage174_11001_ignoreCallOp539) & (1'b1 == ap_CS_fsm_pp0_stage174)) | ((1'b0 == ap_block_pp0_stage173_11001_ignoreCallOp538) & (1'b1 == ap_CS_fsm_pp0_stage173)) | ((1'b0 == ap_block_pp0_stage172_11001_ignoreCallOp537) & (1'b1 == ap_CS_fsm_pp0_stage172)) | ((1'b0 == ap_block_pp0_stage171_11001_ignoreCallOp536) & (1'b1 == ap_CS_fsm_pp0_stage171)) | ((1'b0 == ap_block_pp0_stage170_11001_ignoreCallOp535) & (1'b1 == ap_CS_fsm_pp0_stage170)) | ((1'b0 == ap_block_pp0_stage169_11001_ignoreCallOp534) & (1'b1 == ap_CS_fsm_pp0_stage169)) | ((1'b0 == ap_block_pp0_stage168_11001_ignoreCallOp533) & (1'b1 == ap_CS_fsm_pp0_stage168)) | ((1'b0 == ap_block_pp0_stage167_11001_ignoreCallOp532) & (1'b1 == ap_CS_fsm_pp0_stage167)) | ((1'b0 == ap_block_pp0_stage166_11001_ignoreCallOp531) & (1'b1 == ap_CS_fsm_pp0_stage166)) | ((1'b0 == ap_block_pp0_stage165_11001_ignoreCallOp530) & (1'b1 == ap_CS_fsm_pp0_stage165)) | ((1'b0 == ap_block_pp0_stage164_11001_ignoreCallOp529) & (1'b1 == ap_CS_fsm_pp0_stage164)) | ((1'b0 == ap_block_pp0_stage163_11001_ignoreCallOp528) & (1'b1 == ap_CS_fsm_pp0_stage163)) | ((1'b0 == ap_block_pp0_stage162_11001_ignoreCallOp527) & (1'b1 == ap_CS_fsm_pp0_stage162)) | ((1'b0 == ap_block_pp0_stage161_11001_ignoreCallOp526) & (1'b1 == ap_CS_fsm_pp0_stage161)) | ((1'b0 == ap_block_pp0_stage160_11001_ignoreCallOp525) & (1'b1 == ap_CS_fsm_pp0_stage160)) | ((1'b0 == ap_block_pp0_stage159_11001_ignoreCallOp524) & (1'b1 == ap_CS_fsm_pp0_stage159)) | ((1'b0 == ap_block_pp0_stage158_11001_ignoreCallOp523) & (1'b1 == ap_CS_fsm_pp0_stage158)) | ((1'b0 == ap_block_pp0_stage157_11001_ignoreCallOp522) & (1'b1 == ap_CS_fsm_pp0_stage157)) | ((1'b0 == ap_block_pp0_stage156_11001_ignoreCallOp521) & (1'b1 == ap_CS_fsm_pp0_stage156)) | ((1'b0 == ap_block_pp0_stage155_11001_ignoreCallOp520) & (1'b1 == ap_CS_fsm_pp0_stage155)) | ((1'b0 == ap_block_pp0_stage154_11001_ignoreCallOp519) & (1'b1 == ap_CS_fsm_pp0_stage154)) | ((1'b0 == ap_block_pp0_stage153_11001_ignoreCallOp518) & (1'b1 == ap_CS_fsm_pp0_stage153)) | ((1'b0 == ap_block_pp0_stage152_11001_ignoreCallOp517) & (1'b1 == ap_CS_fsm_pp0_stage152)) | ((1'b0 == ap_block_pp0_stage151_11001_ignoreCallOp516) & (1'b1 == ap_CS_fsm_pp0_stage151)) | ((1'b0 == ap_block_pp0_stage150_11001_ignoreCallOp515) & (1'b1 == ap_CS_fsm_pp0_stage150)) | ((1'b0 == ap_block_pp0_stage149_11001_ignoreCallOp514) & (1'b1 == ap_CS_fsm_pp0_stage149)) | ((1'b0 == ap_block_pp0_stage148_11001_ignoreCallOp513) & (1'b1 == ap_CS_fsm_pp0_stage148)) | ((1'b0 == ap_block_pp0_stage147_11001_ignoreCallOp512) & (1'b1 == ap_CS_fsm_pp0_stage147)) | ((1'b0 == ap_block_pp0_stage146_11001_ignoreCallOp511) & (1'b1 == ap_CS_fsm_pp0_stage146)) | ((1'b0 == ap_block_pp0_stage145_11001_ignoreCallOp510) & (1'b1 == ap_CS_fsm_pp0_stage145)) | ((1'b0 == ap_block_pp0_stage144_11001_ignoreCallOp509) & (1'b1 == ap_CS_fsm_pp0_stage144)) | ((1'b0 == ap_block_pp0_stage143_11001_ignoreCallOp508) & (1'b1 == ap_CS_fsm_pp0_stage143)) | ((1'b0 == ap_block_pp0_stage142_11001_ignoreCallOp507) & (1'b1 == ap_CS_fsm_pp0_stage142)) | ((1'b0 == ap_block_pp0_stage141_11001_ignoreCallOp506) & (1'b1 == ap_CS_fsm_pp0_stage141)) | ((1'b0 == ap_block_pp0_stage140_11001_ignoreCallOp505) & (1'b1 == ap_CS_fsm_pp0_stage140)) | ((1'b0 == ap_block_pp0_stage139_11001_ignoreCallOp504) & (1'b1 == ap_CS_fsm_pp0_stage139)) | ((1'b0 == ap_block_pp0_stage138_11001_ignoreCallOp503) & (1'b1 == ap_CS_fsm_pp0_stage138)) | ((1'b0 == ap_block_pp0_stage137_11001_ignoreCallOp502) & (1'b1 == ap_CS_fsm_pp0_stage137)) | ((1'b0 == ap_block_pp0_stage136_11001_ignoreCallOp501) & (1'b1 == ap_CS_fsm_pp0_stage136)) | ((1'b0 == ap_block_pp0_stage135_11001_ignoreCallOp500) & (1'b1 == ap_CS_fsm_pp0_stage135)) | ((1'b0 == ap_block_pp0_stage134_11001_ignoreCallOp499) & (1'b1 == ap_CS_fsm_pp0_stage134)) | ((1'b0 == ap_block_pp0_stage133_11001_ignoreCallOp498) & (1'b1 == ap_CS_fsm_pp0_stage133)) | ((1'b0 == ap_block_pp0_stage132_11001_ignoreCallOp497) & (1'b1 == ap_CS_fsm_pp0_stage132)) | ((1'b0 == ap_block_pp0_stage131_11001_ignoreCallOp496) & (1'b1 == ap_CS_fsm_pp0_stage131)) | ((1'b0 == ap_block_pp0_stage130_11001_ignoreCallOp495) & (1'b1 == ap_CS_fsm_pp0_stage130)) | ((1'b0 == ap_block_pp0_stage129_11001_ignoreCallOp494) & (1'b1 == ap_CS_fsm_pp0_stage129)) | ((1'b0 == ap_block_pp0_stage128_11001_ignoreCallOp493) & (1'b1 == ap_CS_fsm_pp0_stage128)) | ((1'b0 == ap_block_pp0_stage127_11001_ignoreCallOp492) & (1'b1 == ap_CS_fsm_pp0_stage127)) | ((1'b0 == ap_block_pp0_stage126_11001_ignoreCallOp491) & (1'b1 == ap_CS_fsm_pp0_stage126)) | ((1'b0 == ap_block_pp0_stage125_11001_ignoreCallOp490) & (1'b1 == ap_CS_fsm_pp0_stage125)) | ((1'b0 == ap_block_pp0_stage124_11001_ignoreCallOp489) & (1'b1 == ap_CS_fsm_pp0_stage124)) | ((1'b0 == ap_block_pp0_stage123_11001_ignoreCallOp488) & (1'b1 == ap_CS_fsm_pp0_stage123)) | ((1'b0 == ap_block_pp0_stage122_11001_ignoreCallOp487) & (1'b1 == ap_CS_fsm_pp0_stage122)) | ((1'b0 == ap_block_pp0_stage121_11001_ignoreCallOp486) & (1'b1 == ap_CS_fsm_pp0_stage121)) | ((1'b0 == ap_block_pp0_stage120_11001_ignoreCallOp485) & (1'b1 == ap_CS_fsm_pp0_stage120)) | ((1'b0 == ap_block_pp0_stage119_11001_ignoreCallOp484) & (1'b1 == ap_CS_fsm_pp0_stage119)) | ((1'b0 == ap_block_pp0_stage118_11001_ignoreCallOp483) & (1'b1 == ap_CS_fsm_pp0_stage118)) | ((1'b0 == ap_block_pp0_stage117_11001_ignoreCallOp482) & (1'b1 == ap_CS_fsm_pp0_stage117)) | ((1'b0 == ap_block_pp0_stage116_11001_ignoreCallOp481) & (1'b1 == ap_CS_fsm_pp0_stage116)) | ((1'b0 == ap_block_pp0_stage115_11001_ignoreCallOp480) & (1'b1 == ap_CS_fsm_pp0_stage115)) | ((1'b0 == ap_block_pp0_stage114_11001_ignoreCallOp479) & (1'b1 == ap_CS_fsm_pp0_stage114)) | ((1'b0 == ap_block_pp0_stage113_11001_ignoreCallOp478) & (1'b1 == ap_CS_fsm_pp0_stage113)) | ((1'b0 == ap_block_pp0_stage112_11001_ignoreCallOp477) & (1'b1 == ap_CS_fsm_pp0_stage112)) | ((1'b0 == ap_block_pp0_stage111_11001_ignoreCallOp476) & (1'b1 == ap_CS_fsm_pp0_stage111)) | ((1'b0 == ap_block_pp0_stage110_11001_ignoreCallOp475) & (1'b1 == ap_CS_fsm_pp0_stage110)) | ((1'b0 == ap_block_pp0_stage109_11001_ignoreCallOp474) & (1'b1 == ap_CS_fsm_pp0_stage109)) | ((1'b0 == ap_block_pp0_stage108_11001_ignoreCallOp473) & (1'b1 == ap_CS_fsm_pp0_stage108)) | ((1'b0 == ap_block_pp0_stage107_11001_ignoreCallOp472) & (1'b1 == ap_CS_fsm_pp0_stage107)) | ((1'b0 == ap_block_pp0_stage106_11001_ignoreCallOp471) & (1'b1 == ap_CS_fsm_pp0_stage106)) | ((1'b0 == ap_block_pp0_stage105_11001_ignoreCallOp470) & (1'b1 == ap_CS_fsm_pp0_stage105)) | ((1'b0 == ap_block_pp0_stage104_11001_ignoreCallOp469) & (1'b1 == ap_CS_fsm_pp0_stage104)) | ((1'b0 == ap_block_pp0_stage103_11001_ignoreCallOp468) & (1'b1 == ap_CS_fsm_pp0_stage103)) | ((1'b0 == ap_block_pp0_stage102_11001_ignoreCallOp467) & (1'b1 == ap_CS_fsm_pp0_stage102)) | ((1'b0 == ap_block_pp0_stage101_11001_ignoreCallOp466) & (1'b1 == ap_CS_fsm_pp0_stage101)) | ((1'b0 == ap_block_pp0_stage100_11001_ignoreCallOp465) & (1'b1 == ap_CS_fsm_pp0_stage100)) | ((1'b0 == ap_block_pp0_stage99_11001_ignoreCallOp464) & (1'b1 == ap_CS_fsm_pp0_stage99)) | ((1'b0 == ap_block_pp0_stage98_11001_ignoreCallOp463) & (1'b1 == ap_CS_fsm_pp0_stage98)) | ((1'b0 == ap_block_pp0_stage97_11001_ignoreCallOp462) & (1'b1 == ap_CS_fsm_pp0_stage97)) | ((1'b0 == ap_block_pp0_stage96_11001_ignoreCallOp461) & (1'b1 == ap_CS_fsm_pp0_stage96)) | ((1'b0 == ap_block_pp0_stage95_11001_ignoreCallOp460) & (1'b1 == ap_CS_fsm_pp0_stage95)) | ((1'b0 == ap_block_pp0_stage94_11001_ignoreCallOp459) & (1'b1 == ap_CS_fsm_pp0_stage94)) | ((1'b0 == ap_block_pp0_stage93_11001_ignoreCallOp458) & (1'b1 == ap_CS_fsm_pp0_stage93)) | ((1'b0 == ap_block_pp0_stage92_11001_ignoreCallOp457) & (1'b1 == ap_CS_fsm_pp0_stage92)) | ((1'b0 == ap_block_pp0_stage91_11001_ignoreCallOp456) & (1'b1 == ap_CS_fsm_pp0_stage91)) | ((1'b0 == ap_block_pp0_stage90_11001_ignoreCallOp455) & (1'b1 == ap_CS_fsm_pp0_stage90)) | ((1'b0 == ap_block_pp0_stage89_11001_ignoreCallOp454) & (1'b1 == ap_CS_fsm_pp0_stage89)) | ((1'b0 == ap_block_pp0_stage88_11001_ignoreCallOp453) & (1'b1 == ap_CS_fsm_pp0_stage88)) | ((1'b0 == ap_block_pp0_stage87_11001_ignoreCallOp452) & (1'b1 == ap_CS_fsm_pp0_stage87)) | ((1'b0 == ap_block_pp0_stage86_11001_ignoreCallOp451) & (1'b1 == ap_CS_fsm_pp0_stage86)) | ((1'b0 == ap_block_pp0_stage85_11001_ignoreCallOp450) & (1'b1 == ap_CS_fsm_pp0_stage85)) | ((1'b0 == ap_block_pp0_stage84_11001_ignoreCallOp449) & (1'b1 == ap_CS_fsm_pp0_stage84)) | ((1'b0 == ap_block_pp0_stage83_11001_ignoreCallOp448) & (1'b1 == ap_CS_fsm_pp0_stage83)) | ((1'b0 == ap_block_pp0_stage82_11001_ignoreCallOp447) & (1'b1 == ap_CS_fsm_pp0_stage82)) | ((1'b0 == ap_block_pp0_stage81_11001_ignoreCallOp446) & (1'b1 == ap_CS_fsm_pp0_stage81)) | ((1'b0 == ap_block_pp0_stage80_11001_ignoreCallOp445) & (1'b1 == ap_CS_fsm_pp0_stage80)) | ((1'b0 == ap_block_pp0_stage79_11001_ignoreCallOp444) & (1'b1 == ap_CS_fsm_pp0_stage79)) | ((1'b0 == ap_block_pp0_stage78_11001_ignoreCallOp443) & (1'b1 == ap_CS_fsm_pp0_stage78)) | ((1'b0 == ap_block_pp0_stage77_11001_ignoreCallOp442) & (1'b1 == ap_CS_fsm_pp0_stage77)) | ((1'b0 == ap_block_pp0_stage76_11001_ignoreCallOp441) & (1'b1 == ap_CS_fsm_pp0_stage76)) | ((1'b0 == ap_block_pp0_stage75_11001_ignoreCallOp440) & (1'b1 == ap_CS_fsm_pp0_stage75)) | ((1'b0 == ap_block_pp0_stage74_11001_ignoreCallOp439) & (1'b1 == ap_CS_fsm_pp0_stage74)) | ((1'b0 == ap_block_pp0_stage73_11001_ignoreCallOp438) & (1'b1 == ap_CS_fsm_pp0_stage73)) | ((1'b0 == ap_block_pp0_stage72_11001_ignoreCallOp437) & (1'b1 == ap_CS_fsm_pp0_stage72)) | ((1'b0 == ap_block_pp0_stage71_11001_ignoreCallOp436) & (1'b1 == ap_CS_fsm_pp0_stage71)) | ((1'b0 == ap_block_pp0_stage70_11001_ignoreCallOp435) & (1'b1 == ap_CS_fsm_pp0_stage70)) | ((1'b0 == ap_block_pp0_stage69_11001_ignoreCallOp434) & (1'b1 == ap_CS_fsm_pp0_stage69)) | ((1'b0 == ap_block_pp0_stage68_11001_ignoreCallOp433) & (1'b1 == ap_CS_fsm_pp0_stage68)) | ((1'b0 == ap_block_pp0_stage67_11001_ignoreCallOp432) & (1'b1 == ap_CS_fsm_pp0_stage67)) | ((1'b0 == ap_block_pp0_stage66_11001_ignoreCallOp431) & (1'b1 == ap_CS_fsm_pp0_stage66)) | ((1'b0 == ap_block_pp0_stage65_11001_ignoreCallOp430) & (1'b1 == ap_CS_fsm_pp0_stage65)) | ((1'b0 == ap_block_pp0_stage64_11001_ignoreCallOp429) & (1'b1 == ap_CS_fsm_pp0_stage64)) | ((1'b0 == ap_block_pp0_stage63_11001_ignoreCallOp428) & (1'b1 == ap_CS_fsm_pp0_stage63)) | ((1'b0 == ap_block_pp0_stage62_11001_ignoreCallOp427) & (1'b1 == ap_CS_fsm_pp0_stage62)) | ((1'b0 == ap_block_pp0_stage61_11001_ignoreCallOp426) & (1'b1 == ap_CS_fsm_pp0_stage61)) | ((1'b0 == ap_block_pp0_stage60_11001_ignoreCallOp425) & (1'b1 == ap_CS_fsm_pp0_stage60)) | ((1'b0 == ap_block_pp0_stage59_11001_ignoreCallOp424) & (1'b1 == ap_CS_fsm_pp0_stage59)) | ((1'b0 == ap_block_pp0_stage58_11001_ignoreCallOp423) & (1'b1 == ap_CS_fsm_pp0_stage58)) | ((1'b0 == ap_block_pp0_stage57_11001_ignoreCallOp422) & (1'b1 == ap_CS_fsm_pp0_stage57)) | ((1'b0 == ap_block_pp0_stage56_11001_ignoreCallOp421) & (1'b1 == ap_CS_fsm_pp0_stage56)) | ((1'b0 == ap_block_pp0_stage55_11001_ignoreCallOp420) & (1'b1 == ap_CS_fsm_pp0_stage55)) | ((1'b0 == ap_block_pp0_stage54_11001_ignoreCallOp419) & (1'b1 == ap_CS_fsm_pp0_stage54)) | ((1'b0 == ap_block_pp0_stage53_11001_ignoreCallOp418) & (1'b1 == ap_CS_fsm_pp0_stage53)) | ((1'b0 == ap_block_pp0_stage52_11001_ignoreCallOp417) & (1'b1 == ap_CS_fsm_pp0_stage52)) | ((1'b0 == ap_block_pp0_stage51_11001_ignoreCallOp416) & (1'b1 == ap_CS_fsm_pp0_stage51)) | ((1'b0 == ap_block_pp0_stage50_11001_ignoreCallOp415) & (1'b1 == ap_CS_fsm_pp0_stage50)) | ((1'b0 == ap_block_pp0_stage49_11001_ignoreCallOp414) & (1'b1 == ap_CS_fsm_pp0_stage49)) | ((1'b0 == ap_block_pp0_stage48_11001_ignoreCallOp413) & (1'b1 == ap_CS_fsm_pp0_stage48)) | ((1'b0 == ap_block_pp0_stage47_11001_ignoreCallOp412) & (1'b1 == ap_CS_fsm_pp0_stage47)) | ((1'b0 == ap_block_pp0_stage46_11001_ignoreCallOp411) & (1'b1 == ap_CS_fsm_pp0_stage46)) | ((1'b0 == ap_block_pp0_stage45_11001_ignoreCallOp410) & (1'b1 == ap_CS_fsm_pp0_stage45)) | ((1'b0 == ap_block_pp0_stage44_11001_ignoreCallOp409) & (1'b1 == ap_CS_fsm_pp0_stage44)) | ((1'b0 == ap_block_pp0_stage43_11001_ignoreCallOp408) & (1'b1 == ap_CS_fsm_pp0_stage43)) | ((1'b0 == ap_block_pp0_stage42_11001_ignoreCallOp407) & (1'b1 == ap_CS_fsm_pp0_stage42)) | ((1'b0 == ap_block_pp0_stage41_11001_ignoreCallOp406) & (1'b1 == ap_CS_fsm_pp0_stage41)) | ((1'b0 == ap_block_pp0_stage40_11001_ignoreCallOp405) & (1'b1 == ap_CS_fsm_pp0_stage40)) | ((1'b0 == ap_block_pp0_stage39_11001_ignoreCallOp404) & (1'b1 == ap_CS_fsm_pp0_stage39)) | ((1'b0 == ap_block_pp0_stage38_11001_ignoreCallOp403) & (1'b1 == ap_CS_fsm_pp0_stage38)) | ((1'b0 == ap_block_pp0_stage37_11001_ignoreCallOp402) & (1'b1 == ap_CS_fsm_pp0_stage37)) | ((1'b0 == ap_block_pp0_stage36_11001_ignoreCallOp401) & (1'b1 == ap_CS_fsm_pp0_stage36)) | ((1'b0 == ap_block_pp0_stage35_11001_ignoreCallOp400) & (1'b1 == ap_CS_fsm_pp0_stage35)) | ((1'b0 == ap_block_pp0_stage34_11001_ignoreCallOp399) & (1'b1 == ap_CS_fsm_pp0_stage34)) | ((1'b0 == ap_block_pp0_stage33_11001_ignoreCallOp398) & (1'b1 == ap_CS_fsm_pp0_stage33)) | ((1'b0 == ap_block_pp0_stage32_11001_ignoreCallOp397) & (1'b1 == ap_CS_fsm_pp0_stage32)) | ((1'b0 == ap_block_pp0_stage31_11001_ignoreCallOp396) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001_ignoreCallOp395) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001_ignoreCallOp394) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001_ignoreCallOp393) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001_ignoreCallOp392) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001_ignoreCallOp391) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001_ignoreCallOp390) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001_ignoreCallOp389) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001_ignoreCallOp388) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001_ignoreCallOp387) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001_ignoreCallOp386) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp385) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp384) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp383) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp382) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp381) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp380) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp379) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp378) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp377) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp376) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp375) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp374) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp373) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp372) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp371) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp370) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp369) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp368) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp367) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp366) & (1'b1 == ap_CS_fsm_pp0_stage1)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.622 seconds; current allocated memory: 1.527 GB.
INFO: [RTMG 210-278] Implementing memory 'pip_kernel_div_table_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.019 seconds; current allocated memory: 1.527 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.912 seconds; current allocated memory: 1.527 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19 seconds. CPU system time: 2 seconds. Elapsed time: 35.777 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 24 seconds. Total CPU system time: 3 seconds. Total elapsed time: 40.014 seconds; peak allocated memory: 1.527 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./pip_hls_kernel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name pip_kernel pip_kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.001 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:183:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb1EEC2EDq19_i' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi40ELb1EEC2EDq40_i' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1345:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<41, 41, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1378:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb1EEC2EDq20_i' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3263)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb0EEC2EDq20_j' into 'ap_int_base<20, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<20>::ap_uint<20, false>(ap_int_base<20, false> const&)' into 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<20, false>::operator==<20, false>(ap_int_base<20, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<20, false>::operator==<20, false>(ap_int_base<20, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:21:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'init_div_table()' (pip_kernel.cpp:23:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:23:30)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:387)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:335)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb0EEC2EDq19_j' into 'ap_int_base<19, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi10ELb1EEC2EDq10_i' into 'ap_int_base<10, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1029:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>& ap_int_base<10, true>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:106)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1243:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' into 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:29:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<36, 20, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi36ELb0EEC2EDq36_j' into 'ap_int_base<36, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<36>::ap_uint<36, false>(ap_int_base<36, false> const&)' into 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<37, 21, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<38, 22, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb0EEC2EDq38_j' into 'ap_int_base<38, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<38>::ap_uint<38, false>(ap_int_base<38, false> const&)' into 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:520)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:558)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:45:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:37)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:13)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:70)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:55)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:101:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<8, false>(ap_int_base<8, false> const&)' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:110:11)
INFO: [HLS 214-291] Loop 'LOOP_PIP' is marked as complete unroll implied by the pipeline pragma (pip_kernel.cpp:102:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:102:13) in function 'pip_edges' completely with a factor of 32 (pip_kernel.cpp:99:0)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:130:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'edges' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'edges_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (pip_kernel.cpp:134:9)
INFO: [HLS 214-241] Aggregating maxi variable 'edges' with compact=none mode in 32-bits (pip_kernel.cpp:130:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*) (.1)' (pip_kernel.cpp:110:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*) (.1)' (pip_kernel.cpp:110:38)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*) (.1)' (pip_kernel.cpp:110:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*) (.1)' (pip_kernel.cpp:110:42)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 9.589 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.529 GB.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:46:1) in function 'pip_crossing2'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_edges' (pip_kernel.cpp:110:42)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' (pip_kernel.cpp:24:20)
WARNING: [HLS 200-959] Unable to rewind loop 'LOOP_STREAM' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'pip_kernel': initialization section preceding the loop contains control flow.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'LOOP_INIT_DIV_TABLE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.529 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8, function 'pip_crossing2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.529 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_edges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pip_edges'.
INFO: [HLS 200-1470] Pipelining result : Target II = 256, Final II = 256, Depth = 331, function 'pip_edges'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.621 seconds; current allocated memory: 1.529 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.894 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 256, Final II = 256, Depth = 333, loop 'LOOP_STREAM'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.653 seconds; current allocated memory: 1.529 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.479 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' pipeline 'LOOP_INIT_DIV_TABLE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_11ns_18ns_18_15_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.785 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18s_18s_36_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_edges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pip_edges' pipeline 'pip_edges' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_edges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.303 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/strm_len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'edges', 'strm_len' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'pip_kernel' is 8021 from HDL expression: (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp621) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage255_11001_ignoreCallOp620) & (1'b1 == ap_CS_fsm_pp0_stage255)) | ((1'b0 == ap_block_pp0_stage254_11001_ignoreCallOp619) & (1'b1 == ap_CS_fsm_pp0_stage254)) | ((1'b0 == ap_block_pp0_stage253_11001_ignoreCallOp618) & (1'b1 == ap_CS_fsm_pp0_stage253)) | ((1'b0 == ap_block_pp0_stage252_11001_ignoreCallOp617) & (1'b1 == ap_CS_fsm_pp0_stage252)) | ((1'b0 == ap_block_pp0_stage251_11001_ignoreCallOp616) & (1'b1 == ap_CS_fsm_pp0_stage251)) | ((1'b0 == ap_block_pp0_stage250_11001_ignoreCallOp615) & (1'b1 == ap_CS_fsm_pp0_stage250)) | ((1'b0 == ap_block_pp0_stage249_11001_ignoreCallOp614) & (1'b1 == ap_CS_fsm_pp0_stage249)) | ((1'b0 == ap_block_pp0_stage248_11001_ignoreCallOp613) & (1'b1 == ap_CS_fsm_pp0_stage248)) | ((1'b0 == ap_block_pp0_stage247_11001_ignoreCallOp612) & (1'b1 == ap_CS_fsm_pp0_stage247)) | ((1'b0 == ap_block_pp0_stage246_11001_ignoreCallOp611) & (1'b1 == ap_CS_fsm_pp0_stage246)) | ((1'b0 == ap_block_pp0_stage245_11001_ignoreCallOp610) & (1'b1 == ap_CS_fsm_pp0_stage245)) | ((1'b0 == ap_block_pp0_stage244_11001_ignoreCallOp609) & (1'b1 == ap_CS_fsm_pp0_stage244)) | ((1'b0 == ap_block_pp0_stage243_11001_ignoreCallOp608) & (1'b1 == ap_CS_fsm_pp0_stage243)) | ((1'b0 == ap_block_pp0_stage242_11001_ignoreCallOp607) & (1'b1 == ap_CS_fsm_pp0_stage242)) | ((1'b0 == ap_block_pp0_stage241_11001_ignoreCallOp606) & (1'b1 == ap_CS_fsm_pp0_stage241)) | ((1'b0 == ap_block_pp0_stage240_11001_ignoreCallOp605) & (1'b1 == ap_CS_fsm_pp0_stage240)) | ((1'b0 == ap_block_pp0_stage239_11001_ignoreCallOp604) & (1'b1 == ap_CS_fsm_pp0_stage239)) | ((1'b0 == ap_block_pp0_stage238_11001_ignoreCallOp603) & (1'b1 == ap_CS_fsm_pp0_stage238)) | ((1'b0 == ap_block_pp0_stage237_11001_ignoreCallOp602) & (1'b1 == ap_CS_fsm_pp0_stage237)) | ((1'b0 == ap_block_pp0_stage236_11001_ignoreCallOp601) & (1'b1 == ap_CS_fsm_pp0_stage236)) | ((1'b0 == ap_block_pp0_stage235_11001_ignoreCallOp600) & (1'b1 == ap_CS_fsm_pp0_stage235)) | ((1'b0 == ap_block_pp0_stage234_11001_ignoreCallOp599) & (1'b1 == ap_CS_fsm_pp0_stage234)) | ((1'b0 == ap_block_pp0_stage233_11001_ignoreCallOp598) & (1'b1 == ap_CS_fsm_pp0_stage233)) | ((1'b0 == ap_block_pp0_stage232_11001_ignoreCallOp597) & (1'b1 == ap_CS_fsm_pp0_stage232)) | ((1'b0 == ap_block_pp0_stage231_11001_ignoreCallOp596) & (1'b1 == ap_CS_fsm_pp0_stage231)) | ((1'b0 == ap_block_pp0_stage230_11001_ignoreCallOp595) & (1'b1 == ap_CS_fsm_pp0_stage230)) | ((1'b0 == ap_block_pp0_stage229_11001_ignoreCallOp594) & (1'b1 == ap_CS_fsm_pp0_stage229)) | ((1'b0 == ap_block_pp0_stage228_11001_ignoreCallOp593) & (1'b1 == ap_CS_fsm_pp0_stage228)) | ((1'b0 == ap_block_pp0_stage227_11001_ignoreCallOp592) & (1'b1 == ap_CS_fsm_pp0_stage227)) | ((1'b0 == ap_block_pp0_stage226_11001_ignoreCallOp591) & (1'b1 == ap_CS_fsm_pp0_stage226)) | ((1'b0 == ap_block_pp0_stage225_11001_ignoreCallOp590) & (1'b1 == ap_CS_fsm_pp0_stage225)) | ((1'b0 == ap_block_pp0_stage224_11001_ignoreCallOp589) & (1'b1 == ap_CS_fsm_pp0_stage224)) | ((1'b0 == ap_block_pp0_stage223_11001_ignoreCallOp588) & (1'b1 == ap_CS_fsm_pp0_stage223)) | ((1'b0 == ap_block_pp0_stage222_11001_ignoreCallOp587) & (1'b1 == ap_CS_fsm_pp0_stage222)) | ((1'b0 == ap_block_pp0_stage221_11001_ignoreCallOp586) & (1'b1 == ap_CS_fsm_pp0_stage221)) | ((1'b0 == ap_block_pp0_stage220_11001_ignoreCallOp585) & (1'b1 == ap_CS_fsm_pp0_stage220)) | ((1'b0 == ap_block_pp0_stage219_11001_ignoreCallOp584) & (1'b1 == ap_CS_fsm_pp0_stage219)) | ((1'b0 == ap_block_pp0_stage218_11001_ignoreCallOp583) & (1'b1 == ap_CS_fsm_pp0_stage218)) | ((1'b0 == ap_block_pp0_stage217_11001_ignoreCallOp582) & (1'b1 == ap_CS_fsm_pp0_stage217)) | ((1'b0 == ap_block_pp0_stage216_11001_ignoreCallOp581) & (1'b1 == ap_CS_fsm_pp0_stage216)) | ((1'b0 == ap_block_pp0_stage215_11001_ignoreCallOp580) & (1'b1 == ap_CS_fsm_pp0_stage215)) | ((1'b0 == ap_block_pp0_stage214_11001_ignoreCallOp579) & (1'b1 == ap_CS_fsm_pp0_stage214)) | ((1'b0 == ap_block_pp0_stage213_11001_ignoreCallOp578) & (1'b1 == ap_CS_fsm_pp0_stage213)) | ((1'b0 == ap_block_pp0_stage212_11001_ignoreCallOp577) & (1'b1 == ap_CS_fsm_pp0_stage212)) | ((1'b0 == ap_block_pp0_stage211_11001_ignoreCallOp576) & (1'b1 == ap_CS_fsm_pp0_stage211)) | ((1'b0 == ap_block_pp0_stage210_11001_ignoreCallOp575) & (1'b1 == ap_CS_fsm_pp0_stage210)) | ((1'b0 == ap_block_pp0_stage209_11001_ignoreCallOp574) & (1'b1 == ap_CS_fsm_pp0_stage209)) | ((1'b0 == ap_block_pp0_stage208_11001_ignoreCallOp573) & (1'b1 == ap_CS_fsm_pp0_stage208)) | ((1'b0 == ap_block_pp0_stage207_11001_ignoreCallOp572) & (1'b1 == ap_CS_fsm_pp0_stage207)) | ((1'b0 == ap_block_pp0_stage206_11001_ignoreCallOp571) & (1'b1 == ap_CS_fsm_pp0_stage206)) | ((1'b0 == ap_block_pp0_stage205_11001_ignoreCallOp570) & (1'b1 == ap_CS_fsm_pp0_stage205)) | ((1'b0 == ap_block_pp0_stage204_11001_ignoreCallOp569) & (1'b1 == ap_CS_fsm_pp0_stage204)) | ((1'b0 == ap_block_pp0_stage203_11001_ignoreCallOp568) & (1'b1 == ap_CS_fsm_pp0_stage203)) | ((1'b0 == ap_block_pp0_stage202_11001_ignoreCallOp567) & (1'b1 == ap_CS_fsm_pp0_stage202)) | ((1'b0 == ap_block_pp0_stage201_11001_ignoreCallOp566) & (1'b1 == ap_CS_fsm_pp0_stage201)) | ((1'b0 == ap_block_pp0_stage200_11001_ignoreCallOp565) & (1'b1 == ap_CS_fsm_pp0_stage200)) | ((1'b0 == ap_block_pp0_stage199_11001_ignoreCallOp564) & (1'b1 == ap_CS_fsm_pp0_stage199)) | ((1'b0 == ap_block_pp0_stage198_11001_ignoreCallOp563) & (1'b1 == ap_CS_fsm_pp0_stage198)) | ((1'b0 == ap_block_pp0_stage197_11001_ignoreCallOp562) & (1'b1 == ap_CS_fsm_pp0_stage197)) | ((1'b0 == ap_block_pp0_stage196_11001_ignoreCallOp561) & (1'b1 == ap_CS_fsm_pp0_stage196)) | ((1'b0 == ap_block_pp0_stage195_11001_ignoreCallOp560) & (1'b1 == ap_CS_fsm_pp0_stage195)) | ((1'b0 == ap_block_pp0_stage194_11001_ignoreCallOp559) & (1'b1 == ap_CS_fsm_pp0_stage194)) | ((1'b0 == ap_block_pp0_stage193_11001_ignoreCallOp558) & (1'b1 == ap_CS_fsm_pp0_stage193)) | ((1'b0 == ap_block_pp0_stage192_11001_ignoreCallOp557) & (1'b1 == ap_CS_fsm_pp0_stage192)) | ((1'b0 == ap_block_pp0_stage191_11001_ignoreCallOp556) & (1'b1 == ap_CS_fsm_pp0_stage191)) | ((1'b0 == ap_block_pp0_stage190_11001_ignoreCallOp555) & (1'b1 == ap_CS_fsm_pp0_stage190)) | ((1'b0 == ap_block_pp0_stage189_11001_ignoreCallOp554) & (1'b1 == ap_CS_fsm_pp0_stage189)) | ((1'b0 == ap_block_pp0_stage188_11001_ignoreCallOp553) & (1'b1 == ap_CS_fsm_pp0_stage188)) | ((1'b0 == ap_block_pp0_stage187_11001_ignoreCallOp552) & (1'b1 == ap_CS_fsm_pp0_stage187)) | ((1'b0 == ap_block_pp0_stage186_11001_ignoreCallOp551) & (1'b1 == ap_CS_fsm_pp0_stage186)) | ((1'b0 == ap_block_pp0_stage185_11001_ignoreCallOp550) & (1'b1 == ap_CS_fsm_pp0_stage185)) | ((1'b0 == ap_block_pp0_stage184_11001_ignoreCallOp549) & (1'b1 == ap_CS_fsm_pp0_stage184)) | ((1'b0 == ap_block_pp0_stage183_11001_ignoreCallOp548) & (1'b1 == ap_CS_fsm_pp0_stage183)) | ((1'b0 == ap_block_pp0_stage182_11001_ignoreCallOp547) & (1'b1 == ap_CS_fsm_pp0_stage182)) | ((1'b0 == ap_block_pp0_stage181_11001_ignoreCallOp546) & (1'b1 == ap_CS_fsm_pp0_stage181)) | ((1'b0 == ap_block_pp0_stage180_11001_ignoreCallOp545) & (1'b1 == ap_CS_fsm_pp0_stage180)) | ((1'b0 == ap_block_pp0_stage179_11001_ignoreCallOp544) & (1'b1 == ap_CS_fsm_pp0_stage179)) | ((1'b0 == ap_block_pp0_stage178_11001_ignoreCallOp543) & (1'b1 == ap_CS_fsm_pp0_stage178)) | ((1'b0 == ap_block_pp0_stage177_11001_ignoreCallOp542) & (1'b1 == ap_CS_fsm_pp0_stage177)) | ((1'b0 == ap_block_pp0_stage176_11001_ignoreCallOp541) & (1'b1 == ap_CS_fsm_pp0_stage176)) | ((1'b0 == ap_block_pp0_stage175_11001_ignoreCallOp540) & (1'b1 == ap_CS_fsm_pp0_stage175)) | ((1'b0 == ap_block_pp0_stage174_11001_ignoreCallOp539) & (1'b1 == ap_CS_fsm_pp0_stage174)) | ((1'b0 == ap_block_pp0_stage173_11001_ignoreCallOp538) & (1'b1 == ap_CS_fsm_pp0_stage173)) | ((1'b0 == ap_block_pp0_stage172_11001_ignoreCallOp537) & (1'b1 == ap_CS_fsm_pp0_stage172)) | ((1'b0 == ap_block_pp0_stage171_11001_ignoreCallOp536) & (1'b1 == ap_CS_fsm_pp0_stage171)) | ((1'b0 == ap_block_pp0_stage170_11001_ignoreCallOp535) & (1'b1 == ap_CS_fsm_pp0_stage170)) | ((1'b0 == ap_block_pp0_stage169_11001_ignoreCallOp534) & (1'b1 == ap_CS_fsm_pp0_stage169)) | ((1'b0 == ap_block_pp0_stage168_11001_ignoreCallOp533) & (1'b1 == ap_CS_fsm_pp0_stage168)) | ((1'b0 == ap_block_pp0_stage167_11001_ignoreCallOp532) & (1'b1 == ap_CS_fsm_pp0_stage167)) | ((1'b0 == ap_block_pp0_stage166_11001_ignoreCallOp531) & (1'b1 == ap_CS_fsm_pp0_stage166)) | ((1'b0 == ap_block_pp0_stage165_11001_ignoreCallOp530) & (1'b1 == ap_CS_fsm_pp0_stage165)) | ((1'b0 == ap_block_pp0_stage164_11001_ignoreCallOp529) & (1'b1 == ap_CS_fsm_pp0_stage164)) | ((1'b0 == ap_block_pp0_stage163_11001_ignoreCallOp528) & (1'b1 == ap_CS_fsm_pp0_stage163)) | ((1'b0 == ap_block_pp0_stage162_11001_ignoreCallOp527) & (1'b1 == ap_CS_fsm_pp0_stage162)) | ((1'b0 == ap_block_pp0_stage161_11001_ignoreCallOp526) & (1'b1 == ap_CS_fsm_pp0_stage161)) | ((1'b0 == ap_block_pp0_stage160_11001_ignoreCallOp525) & (1'b1 == ap_CS_fsm_pp0_stage160)) | ((1'b0 == ap_block_pp0_stage159_11001_ignoreCallOp524) & (1'b1 == ap_CS_fsm_pp0_stage159)) | ((1'b0 == ap_block_pp0_stage158_11001_ignoreCallOp523) & (1'b1 == ap_CS_fsm_pp0_stage158)) | ((1'b0 == ap_block_pp0_stage157_11001_ignoreCallOp522) & (1'b1 == ap_CS_fsm_pp0_stage157)) | ((1'b0 == ap_block_pp0_stage156_11001_ignoreCallOp521) & (1'b1 == ap_CS_fsm_pp0_stage156)) | ((1'b0 == ap_block_pp0_stage155_11001_ignoreCallOp520) & (1'b1 == ap_CS_fsm_pp0_stage155)) | ((1'b0 == ap_block_pp0_stage154_11001_ignoreCallOp519) & (1'b1 == ap_CS_fsm_pp0_stage154)) | ((1'b0 == ap_block_pp0_stage153_11001_ignoreCallOp518) & (1'b1 == ap_CS_fsm_pp0_stage153)) | ((1'b0 == ap_block_pp0_stage152_11001_ignoreCallOp517) & (1'b1 == ap_CS_fsm_pp0_stage152)) | ((1'b0 == ap_block_pp0_stage151_11001_ignoreCallOp516) & (1'b1 == ap_CS_fsm_pp0_stage151)) | ((1'b0 == ap_block_pp0_stage150_11001_ignoreCallOp515) & (1'b1 == ap_CS_fsm_pp0_stage150)) | ((1'b0 == ap_block_pp0_stage149_11001_ignoreCallOp514) & (1'b1 == ap_CS_fsm_pp0_stage149)) | ((1'b0 == ap_block_pp0_stage148_11001_ignoreCallOp513) & (1'b1 == ap_CS_fsm_pp0_stage148)) | ((1'b0 == ap_block_pp0_stage147_11001_ignoreCallOp512) & (1'b1 == ap_CS_fsm_pp0_stage147)) | ((1'b0 == ap_block_pp0_stage146_11001_ignoreCallOp511) & (1'b1 == ap_CS_fsm_pp0_stage146)) | ((1'b0 == ap_block_pp0_stage145_11001_ignoreCallOp510) & (1'b1 == ap_CS_fsm_pp0_stage145)) | ((1'b0 == ap_block_pp0_stage144_11001_ignoreCallOp509) & (1'b1 == ap_CS_fsm_pp0_stage144)) | ((1'b0 == ap_block_pp0_stage143_11001_ignoreCallOp508) & (1'b1 == ap_CS_fsm_pp0_stage143)) | ((1'b0 == ap_block_pp0_stage142_11001_ignoreCallOp507) & (1'b1 == ap_CS_fsm_pp0_stage142)) | ((1'b0 == ap_block_pp0_stage141_11001_ignoreCallOp506) & (1'b1 == ap_CS_fsm_pp0_stage141)) | ((1'b0 == ap_block_pp0_stage140_11001_ignoreCallOp505) & (1'b1 == ap_CS_fsm_pp0_stage140)) | ((1'b0 == ap_block_pp0_stage139_11001_ignoreCallOp504) & (1'b1 == ap_CS_fsm_pp0_stage139)) | ((1'b0 == ap_block_pp0_stage138_11001_ignoreCallOp503) & (1'b1 == ap_CS_fsm_pp0_stage138)) | ((1'b0 == ap_block_pp0_stage137_11001_ignoreCallOp502) & (1'b1 == ap_CS_fsm_pp0_stage137)) | ((1'b0 == ap_block_pp0_stage136_11001_ignoreCallOp501) & (1'b1 == ap_CS_fsm_pp0_stage136)) | ((1'b0 == ap_block_pp0_stage135_11001_ignoreCallOp500) & (1'b1 == ap_CS_fsm_pp0_stage135)) | ((1'b0 == ap_block_pp0_stage134_11001_ignoreCallOp499) & (1'b1 == ap_CS_fsm_pp0_stage134)) | ((1'b0 == ap_block_pp0_stage133_11001_ignoreCallOp498) & (1'b1 == ap_CS_fsm_pp0_stage133)) | ((1'b0 == ap_block_pp0_stage132_11001_ignoreCallOp497) & (1'b1 == ap_CS_fsm_pp0_stage132)) | ((1'b0 == ap_block_pp0_stage131_11001_ignoreCallOp496) & (1'b1 == ap_CS_fsm_pp0_stage131)) | ((1'b0 == ap_block_pp0_stage130_11001_ignoreCallOp495) & (1'b1 == ap_CS_fsm_pp0_stage130)) | ((1'b0 == ap_block_pp0_stage129_11001_ignoreCallOp494) & (1'b1 == ap_CS_fsm_pp0_stage129)) | ((1'b0 == ap_block_pp0_stage128_11001_ignoreCallOp493) & (1'b1 == ap_CS_fsm_pp0_stage128)) | ((1'b0 == ap_block_pp0_stage127_11001_ignoreCallOp492) & (1'b1 == ap_CS_fsm_pp0_stage127)) | ((1'b0 == ap_block_pp0_stage126_11001_ignoreCallOp491) & (1'b1 == ap_CS_fsm_pp0_stage126)) | ((1'b0 == ap_block_pp0_stage125_11001_ignoreCallOp490) & (1'b1 == ap_CS_fsm_pp0_stage125)) | ((1'b0 == ap_block_pp0_stage124_11001_ignoreCallOp489) & (1'b1 == ap_CS_fsm_pp0_stage124)) | ((1'b0 == ap_block_pp0_stage123_11001_ignoreCallOp488) & (1'b1 == ap_CS_fsm_pp0_stage123)) | ((1'b0 == ap_block_pp0_stage122_11001_ignoreCallOp487) & (1'b1 == ap_CS_fsm_pp0_stage122)) | ((1'b0 == ap_block_pp0_stage121_11001_ignoreCallOp486) & (1'b1 == ap_CS_fsm_pp0_stage121)) | ((1'b0 == ap_block_pp0_stage120_11001_ignoreCallOp485) & (1'b1 == ap_CS_fsm_pp0_stage120)) | ((1'b0 == ap_block_pp0_stage119_11001_ignoreCallOp484) & (1'b1 == ap_CS_fsm_pp0_stage119)) | ((1'b0 == ap_block_pp0_stage118_11001_ignoreCallOp483) & (1'b1 == ap_CS_fsm_pp0_stage118)) | ((1'b0 == ap_block_pp0_stage117_11001_ignoreCallOp482) & (1'b1 == ap_CS_fsm_pp0_stage117)) | ((1'b0 == ap_block_pp0_stage116_11001_ignoreCallOp481) & (1'b1 == ap_CS_fsm_pp0_stage116)) | ((1'b0 == ap_block_pp0_stage115_11001_ignoreCallOp480) & (1'b1 == ap_CS_fsm_pp0_stage115)) | ((1'b0 == ap_block_pp0_stage114_11001_ignoreCallOp479) & (1'b1 == ap_CS_fsm_pp0_stage114)) | ((1'b0 == ap_block_pp0_stage113_11001_ignoreCallOp478) & (1'b1 == ap_CS_fsm_pp0_stage113)) | ((1'b0 == ap_block_pp0_stage112_11001_ignoreCallOp477) & (1'b1 == ap_CS_fsm_pp0_stage112)) | ((1'b0 == ap_block_pp0_stage111_11001_ignoreCallOp476) & (1'b1 == ap_CS_fsm_pp0_stage111)) | ((1'b0 == ap_block_pp0_stage110_11001_ignoreCallOp475) & (1'b1 == ap_CS_fsm_pp0_stage110)) | ((1'b0 == ap_block_pp0_stage109_11001_ignoreCallOp474) & (1'b1 == ap_CS_fsm_pp0_stage109)) | ((1'b0 == ap_block_pp0_stage108_11001_ignoreCallOp473) & (1'b1 == ap_CS_fsm_pp0_stage108)) | ((1'b0 == ap_block_pp0_stage107_11001_ignoreCallOp472) & (1'b1 == ap_CS_fsm_pp0_stage107)) | ((1'b0 == ap_block_pp0_stage106_11001_ignoreCallOp471) & (1'b1 == ap_CS_fsm_pp0_stage106)) | ((1'b0 == ap_block_pp0_stage105_11001_ignoreCallOp470) & (1'b1 == ap_CS_fsm_pp0_stage105)) | ((1'b0 == ap_block_pp0_stage104_11001_ignoreCallOp469) & (1'b1 == ap_CS_fsm_pp0_stage104)) | ((1'b0 == ap_block_pp0_stage103_11001_ignoreCallOp468) & (1'b1 == ap_CS_fsm_pp0_stage103)) | ((1'b0 == ap_block_pp0_stage102_11001_ignoreCallOp467) & (1'b1 == ap_CS_fsm_pp0_stage102)) | ((1'b0 == ap_block_pp0_stage101_11001_ignoreCallOp466) & (1'b1 == ap_CS_fsm_pp0_stage101)) | ((1'b0 == ap_block_pp0_stage100_11001_ignoreCallOp465) & (1'b1 == ap_CS_fsm_pp0_stage100)) | ((1'b0 == ap_block_pp0_stage99_11001_ignoreCallOp464) & (1'b1 == ap_CS_fsm_pp0_stage99)) | ((1'b0 == ap_block_pp0_stage98_11001_ignoreCallOp463) & (1'b1 == ap_CS_fsm_pp0_stage98)) | ((1'b0 == ap_block_pp0_stage97_11001_ignoreCallOp462) & (1'b1 == ap_CS_fsm_pp0_stage97)) | ((1'b0 == ap_block_pp0_stage96_11001_ignoreCallOp461) & (1'b1 == ap_CS_fsm_pp0_stage96)) | ((1'b0 == ap_block_pp0_stage95_11001_ignoreCallOp460) & (1'b1 == ap_CS_fsm_pp0_stage95)) | ((1'b0 == ap_block_pp0_stage94_11001_ignoreCallOp459) & (1'b1 == ap_CS_fsm_pp0_stage94)) | ((1'b0 == ap_block_pp0_stage93_11001_ignoreCallOp458) & (1'b1 == ap_CS_fsm_pp0_stage93)) | ((1'b0 == ap_block_pp0_stage92_11001_ignoreCallOp457) & (1'b1 == ap_CS_fsm_pp0_stage92)) | ((1'b0 == ap_block_pp0_stage91_11001_ignoreCallOp456) & (1'b1 == ap_CS_fsm_pp0_stage91)) | ((1'b0 == ap_block_pp0_stage90_11001_ignoreCallOp455) & (1'b1 == ap_CS_fsm_pp0_stage90)) | ((1'b0 == ap_block_pp0_stage89_11001_ignoreCallOp454) & (1'b1 == ap_CS_fsm_pp0_stage89)) | ((1'b0 == ap_block_pp0_stage88_11001_ignoreCallOp453) & (1'b1 == ap_CS_fsm_pp0_stage88)) | ((1'b0 == ap_block_pp0_stage87_11001_ignoreCallOp452) & (1'b1 == ap_CS_fsm_pp0_stage87)) | ((1'b0 == ap_block_pp0_stage86_11001_ignoreCallOp451) & (1'b1 == ap_CS_fsm_pp0_stage86)) | ((1'b0 == ap_block_pp0_stage85_11001_ignoreCallOp450) & (1'b1 == ap_CS_fsm_pp0_stage85)) | ((1'b0 == ap_block_pp0_stage84_11001_ignoreCallOp449) & (1'b1 == ap_CS_fsm_pp0_stage84)) | ((1'b0 == ap_block_pp0_stage83_11001_ignoreCallOp448) & (1'b1 == ap_CS_fsm_pp0_stage83)) | ((1'b0 == ap_block_pp0_stage82_11001_ignoreCallOp447) & (1'b1 == ap_CS_fsm_pp0_stage82)) | ((1'b0 == ap_block_pp0_stage81_11001_ignoreCallOp446) & (1'b1 == ap_CS_fsm_pp0_stage81)) | ((1'b0 == ap_block_pp0_stage80_11001_ignoreCallOp445) & (1'b1 == ap_CS_fsm_pp0_stage80)) | ((1'b0 == ap_block_pp0_stage79_11001_ignoreCallOp444) & (1'b1 == ap_CS_fsm_pp0_stage79)) | ((1'b0 == ap_block_pp0_stage78_11001_ignoreCallOp443) & (1'b1 == ap_CS_fsm_pp0_stage78)) | ((1'b0 == ap_block_pp0_stage77_11001_ignoreCallOp442) & (1'b1 == ap_CS_fsm_pp0_stage77)) | ((1'b0 == ap_block_pp0_stage76_11001_ignoreCallOp441) & (1'b1 == ap_CS_fsm_pp0_stage76)) | ((1'b0 == ap_block_pp0_stage75_11001_ignoreCallOp440) & (1'b1 == ap_CS_fsm_pp0_stage75)) | ((1'b0 == ap_block_pp0_stage74_11001_ignoreCallOp439) & (1'b1 == ap_CS_fsm_pp0_stage74)) | ((1'b0 == ap_block_pp0_stage73_11001_ignoreCallOp438) & (1'b1 == ap_CS_fsm_pp0_stage73)) | ((1'b0 == ap_block_pp0_stage72_11001_ignoreCallOp437) & (1'b1 == ap_CS_fsm_pp0_stage72)) | ((1'b0 == ap_block_pp0_stage71_11001_ignoreCallOp436) & (1'b1 == ap_CS_fsm_pp0_stage71)) | ((1'b0 == ap_block_pp0_stage70_11001_ignoreCallOp435) & (1'b1 == ap_CS_fsm_pp0_stage70)) | ((1'b0 == ap_block_pp0_stage69_11001_ignoreCallOp434) & (1'b1 == ap_CS_fsm_pp0_stage69)) | ((1'b0 == ap_block_pp0_stage68_11001_ignoreCallOp433) & (1'b1 == ap_CS_fsm_pp0_stage68)) | ((1'b0 == ap_block_pp0_stage67_11001_ignoreCallOp432) & (1'b1 == ap_CS_fsm_pp0_stage67)) | ((1'b0 == ap_block_pp0_stage66_11001_ignoreCallOp431) & (1'b1 == ap_CS_fsm_pp0_stage66)) | ((1'b0 == ap_block_pp0_stage65_11001_ignoreCallOp430) & (1'b1 == ap_CS_fsm_pp0_stage65)) | ((1'b0 == ap_block_pp0_stage64_11001_ignoreCallOp429) & (1'b1 == ap_CS_fsm_pp0_stage64)) | ((1'b0 == ap_block_pp0_stage63_11001_ignoreCallOp428) & (1'b1 == ap_CS_fsm_pp0_stage63)) | ((1'b0 == ap_block_pp0_stage62_11001_ignoreCallOp427) & (1'b1 == ap_CS_fsm_pp0_stage62)) | ((1'b0 == ap_block_pp0_stage61_11001_ignoreCallOp426) & (1'b1 == ap_CS_fsm_pp0_stage61)) | ((1'b0 == ap_block_pp0_stage60_11001_ignoreCallOp425) & (1'b1 == ap_CS_fsm_pp0_stage60)) | ((1'b0 == ap_block_pp0_stage59_11001_ignoreCallOp424) & (1'b1 == ap_CS_fsm_pp0_stage59)) | ((1'b0 == ap_block_pp0_stage58_11001_ignoreCallOp423) & (1'b1 == ap_CS_fsm_pp0_stage58)) | ((1'b0 == ap_block_pp0_stage57_11001_ignoreCallOp422) & (1'b1 == ap_CS_fsm_pp0_stage57)) | ((1'b0 == ap_block_pp0_stage56_11001_ignoreCallOp421) & (1'b1 == ap_CS_fsm_pp0_stage56)) | ((1'b0 == ap_block_pp0_stage55_11001_ignoreCallOp420) & (1'b1 == ap_CS_fsm_pp0_stage55)) | ((1'b0 == ap_block_pp0_stage54_11001_ignoreCallOp419) & (1'b1 == ap_CS_fsm_pp0_stage54)) | ((1'b0 == ap_block_pp0_stage53_11001_ignoreCallOp418) & (1'b1 == ap_CS_fsm_pp0_stage53)) | ((1'b0 == ap_block_pp0_stage52_11001_ignoreCallOp417) & (1'b1 == ap_CS_fsm_pp0_stage52)) | ((1'b0 == ap_block_pp0_stage51_11001_ignoreCallOp416) & (1'b1 == ap_CS_fsm_pp0_stage51)) | ((1'b0 == ap_block_pp0_stage50_11001_ignoreCallOp415) & (1'b1 == ap_CS_fsm_pp0_stage50)) | ((1'b0 == ap_block_pp0_stage49_11001_ignoreCallOp414) & (1'b1 == ap_CS_fsm_pp0_stage49)) | ((1'b0 == ap_block_pp0_stage48_11001_ignoreCallOp413) & (1'b1 == ap_CS_fsm_pp0_stage48)) | ((1'b0 == ap_block_pp0_stage47_11001_ignoreCallOp412) & (1'b1 == ap_CS_fsm_pp0_stage47)) | ((1'b0 == ap_block_pp0_stage46_11001_ignoreCallOp411) & (1'b1 == ap_CS_fsm_pp0_stage46)) | ((1'b0 == ap_block_pp0_stage45_11001_ignoreCallOp410) & (1'b1 == ap_CS_fsm_pp0_stage45)) | ((1'b0 == ap_block_pp0_stage44_11001_ignoreCallOp409) & (1'b1 == ap_CS_fsm_pp0_stage44)) | ((1'b0 == ap_block_pp0_stage43_11001_ignoreCallOp408) & (1'b1 == ap_CS_fsm_pp0_stage43)) | ((1'b0 == ap_block_pp0_stage42_11001_ignoreCallOp407) & (1'b1 == ap_CS_fsm_pp0_stage42)) | ((1'b0 == ap_block_pp0_stage41_11001_ignoreCallOp406) & (1'b1 == ap_CS_fsm_pp0_stage41)) | ((1'b0 == ap_block_pp0_stage40_11001_ignoreCallOp405) & (1'b1 == ap_CS_fsm_pp0_stage40)) | ((1'b0 == ap_block_pp0_stage39_11001_ignoreCallOp404) & (1'b1 == ap_CS_fsm_pp0_stage39)) | ((1'b0 == ap_block_pp0_stage38_11001_ignoreCallOp403) & (1'b1 == ap_CS_fsm_pp0_stage38)) | ((1'b0 == ap_block_pp0_stage37_11001_ignoreCallOp402) & (1'b1 == ap_CS_fsm_pp0_stage37)) | ((1'b0 == ap_block_pp0_stage36_11001_ignoreCallOp401) & (1'b1 == ap_CS_fsm_pp0_stage36)) | ((1'b0 == ap_block_pp0_stage35_11001_ignoreCallOp400) & (1'b1 == ap_CS_fsm_pp0_stage35)) | ((1'b0 == ap_block_pp0_stage34_11001_ignoreCallOp399) & (1'b1 == ap_CS_fsm_pp0_stage34)) | ((1'b0 == ap_block_pp0_stage33_11001_ignoreCallOp398) & (1'b1 == ap_CS_fsm_pp0_stage33)) | ((1'b0 == ap_block_pp0_stage32_11001_ignoreCallOp397) & (1'b1 == ap_CS_fsm_pp0_stage32)) | ((1'b0 == ap_block_pp0_stage31_11001_ignoreCallOp396) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001_ignoreCallOp395) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001_ignoreCallOp394) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001_ignoreCallOp393) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001_ignoreCallOp392) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001_ignoreCallOp391) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001_ignoreCallOp390) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001_ignoreCallOp389) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001_ignoreCallOp388) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001_ignoreCallOp387) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001_ignoreCallOp386) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp385) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp384) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp383) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp382) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp381) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp380) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp379) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp378) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp377) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp376) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp375) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp374) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp373) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp372) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp371) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp370) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp369) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp368) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp367) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp366) & (1'b1 == ap_CS_fsm_pp0_stage1)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.649 seconds; current allocated memory: 1.529 GB.
INFO: [RTMG 210-278] Implementing memory 'pip_kernel_div_table_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.056 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.912 seconds; current allocated memory: 1.529 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19 seconds. CPU system time: 2 seconds. Elapsed time: 36.277 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 25 seconds. Total CPU system time: 3 seconds. Total elapsed time: 40.487 seconds; peak allocated memory: 1.529 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./pip_hls_kernel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name pip_kernel pip_kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.81 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:183:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb1EEC2EDq19_i' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi40ELb1EEC2EDq40_i' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1345:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<41, 41, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1378:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb1EEC2EDq20_i' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3263)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb0EEC2EDq20_j' into 'ap_int_base<20, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<20>::ap_uint<20, false>(ap_int_base<20, false> const&)' into 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<20, false>::operator==<20, false>(ap_int_base<20, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<20, false>::operator==<20, false>(ap_int_base<20, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:21:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'init_div_table()' (pip_kernel.cpp:23:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:23:30)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:387)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:335)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb0EEC2EDq19_j' into 'ap_int_base<19, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi10ELb1EEC2EDq10_i' into 'ap_int_base<10, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1029:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>& ap_int_base<10, true>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:106)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1243:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' into 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:29:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<36, 20, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi36ELb0EEC2EDq36_j' into 'ap_int_base<36, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<36>::ap_uint<36, false>(ap_int_base<36, false> const&)' into 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<37, 21, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<38, 22, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb0EEC2EDq38_j' into 'ap_int_base<38, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<38>::ap_uint<38, false>(ap_int_base<38, false> const&)' into 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:520)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:558)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:45:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:37)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:13)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:70)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:55)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:101:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<8, false>(ap_int_base<8, false> const&)' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:110:11)
INFO: [HLS 214-291] Loop 'LOOP_PIP' is marked as complete unroll implied by the pipeline pragma (pip_kernel.cpp:102:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:102:13) in function 'pip_edges' completely with a factor of 32 (pip_kernel.cpp:99:0)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:130:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'edges' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'edges_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (pip_kernel.cpp:134:9)
INFO: [HLS 214-241] Aggregating maxi variable 'edges' with compact=none mode in 32-bits (pip_kernel.cpp:130:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*) (.1)' (pip_kernel.cpp:110:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*) (.1)' (pip_kernel.cpp:110:38)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*) (.1)' (pip_kernel.cpp:110:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*) (.1)' (pip_kernel.cpp:110:42)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 9.419 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.542 GB.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:46:1) in function 'pip_crossing2'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_edges' (pip_kernel.cpp:110:42)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' (pip_kernel.cpp:24:20)
WARNING: [HLS 200-959] Unable to rewind loop 'LOOP_STREAM' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'pip_kernel': initialization section preceding the loop contains control flow.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'LOOP_INIT_DIV_TABLE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.542 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8, function 'pip_crossing2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.542 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_edges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pip_edges'.
INFO: [HLS 200-1470] Pipelining result : Target II = 256, Final II = 256, Depth = 331, function 'pip_edges'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.626 seconds; current allocated memory: 1.542 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.913 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 256, Final II = 256, Depth = 333, loop 'LOOP_STREAM'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.645 seconds; current allocated memory: 1.542 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.464 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' pipeline 'LOOP_INIT_DIV_TABLE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_11ns_18ns_18_15_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.794 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18s_18s_36_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_edges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pip_edges' pipeline 'pip_edges' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_edges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.279 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/strm_len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'edges', 'strm_len' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'pip_kernel' is 8021 from HDL expression: (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp621) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage255_11001_ignoreCallOp620) & (1'b1 == ap_CS_fsm_pp0_stage255)) | ((1'b0 == ap_block_pp0_stage254_11001_ignoreCallOp619) & (1'b1 == ap_CS_fsm_pp0_stage254)) | ((1'b0 == ap_block_pp0_stage253_11001_ignoreCallOp618) & (1'b1 == ap_CS_fsm_pp0_stage253)) | ((1'b0 == ap_block_pp0_stage252_11001_ignoreCallOp617) & (1'b1 == ap_CS_fsm_pp0_stage252)) | ((1'b0 == ap_block_pp0_stage251_11001_ignoreCallOp616) & (1'b1 == ap_CS_fsm_pp0_stage251)) | ((1'b0 == ap_block_pp0_stage250_11001_ignoreCallOp615) & (1'b1 == ap_CS_fsm_pp0_stage250)) | ((1'b0 == ap_block_pp0_stage249_11001_ignoreCallOp614) & (1'b1 == ap_CS_fsm_pp0_stage249)) | ((1'b0 == ap_block_pp0_stage248_11001_ignoreCallOp613) & (1'b1 == ap_CS_fsm_pp0_stage248)) | ((1'b0 == ap_block_pp0_stage247_11001_ignoreCallOp612) & (1'b1 == ap_CS_fsm_pp0_stage247)) | ((1'b0 == ap_block_pp0_stage246_11001_ignoreCallOp611) & (1'b1 == ap_CS_fsm_pp0_stage246)) | ((1'b0 == ap_block_pp0_stage245_11001_ignoreCallOp610) & (1'b1 == ap_CS_fsm_pp0_stage245)) | ((1'b0 == ap_block_pp0_stage244_11001_ignoreCallOp609) & (1'b1 == ap_CS_fsm_pp0_stage244)) | ((1'b0 == ap_block_pp0_stage243_11001_ignoreCallOp608) & (1'b1 == ap_CS_fsm_pp0_stage243)) | ((1'b0 == ap_block_pp0_stage242_11001_ignoreCallOp607) & (1'b1 == ap_CS_fsm_pp0_stage242)) | ((1'b0 == ap_block_pp0_stage241_11001_ignoreCallOp606) & (1'b1 == ap_CS_fsm_pp0_stage241)) | ((1'b0 == ap_block_pp0_stage240_11001_ignoreCallOp605) & (1'b1 == ap_CS_fsm_pp0_stage240)) | ((1'b0 == ap_block_pp0_stage239_11001_ignoreCallOp604) & (1'b1 == ap_CS_fsm_pp0_stage239)) | ((1'b0 == ap_block_pp0_stage238_11001_ignoreCallOp603) & (1'b1 == ap_CS_fsm_pp0_stage238)) | ((1'b0 == ap_block_pp0_stage237_11001_ignoreCallOp602) & (1'b1 == ap_CS_fsm_pp0_stage237)) | ((1'b0 == ap_block_pp0_stage236_11001_ignoreCallOp601) & (1'b1 == ap_CS_fsm_pp0_stage236)) | ((1'b0 == ap_block_pp0_stage235_11001_ignoreCallOp600) & (1'b1 == ap_CS_fsm_pp0_stage235)) | ((1'b0 == ap_block_pp0_stage234_11001_ignoreCallOp599) & (1'b1 == ap_CS_fsm_pp0_stage234)) | ((1'b0 == ap_block_pp0_stage233_11001_ignoreCallOp598) & (1'b1 == ap_CS_fsm_pp0_stage233)) | ((1'b0 == ap_block_pp0_stage232_11001_ignoreCallOp597) & (1'b1 == ap_CS_fsm_pp0_stage232)) | ((1'b0 == ap_block_pp0_stage231_11001_ignoreCallOp596) & (1'b1 == ap_CS_fsm_pp0_stage231)) | ((1'b0 == ap_block_pp0_stage230_11001_ignoreCallOp595) & (1'b1 == ap_CS_fsm_pp0_stage230)) | ((1'b0 == ap_block_pp0_stage229_11001_ignoreCallOp594) & (1'b1 == ap_CS_fsm_pp0_stage229)) | ((1'b0 == ap_block_pp0_stage228_11001_ignoreCallOp593) & (1'b1 == ap_CS_fsm_pp0_stage228)) | ((1'b0 == ap_block_pp0_stage227_11001_ignoreCallOp592) & (1'b1 == ap_CS_fsm_pp0_stage227)) | ((1'b0 == ap_block_pp0_stage226_11001_ignoreCallOp591) & (1'b1 == ap_CS_fsm_pp0_stage226)) | ((1'b0 == ap_block_pp0_stage225_11001_ignoreCallOp590) & (1'b1 == ap_CS_fsm_pp0_stage225)) | ((1'b0 == ap_block_pp0_stage224_11001_ignoreCallOp589) & (1'b1 == ap_CS_fsm_pp0_stage224)) | ((1'b0 == ap_block_pp0_stage223_11001_ignoreCallOp588) & (1'b1 == ap_CS_fsm_pp0_stage223)) | ((1'b0 == ap_block_pp0_stage222_11001_ignoreCallOp587) & (1'b1 == ap_CS_fsm_pp0_stage222)) | ((1'b0 == ap_block_pp0_stage221_11001_ignoreCallOp586) & (1'b1 == ap_CS_fsm_pp0_stage221)) | ((1'b0 == ap_block_pp0_stage220_11001_ignoreCallOp585) & (1'b1 == ap_CS_fsm_pp0_stage220)) | ((1'b0 == ap_block_pp0_stage219_11001_ignoreCallOp584) & (1'b1 == ap_CS_fsm_pp0_stage219)) | ((1'b0 == ap_block_pp0_stage218_11001_ignoreCallOp583) & (1'b1 == ap_CS_fsm_pp0_stage218)) | ((1'b0 == ap_block_pp0_stage217_11001_ignoreCallOp582) & (1'b1 == ap_CS_fsm_pp0_stage217)) | ((1'b0 == ap_block_pp0_stage216_11001_ignoreCallOp581) & (1'b1 == ap_CS_fsm_pp0_stage216)) | ((1'b0 == ap_block_pp0_stage215_11001_ignoreCallOp580) & (1'b1 == ap_CS_fsm_pp0_stage215)) | ((1'b0 == ap_block_pp0_stage214_11001_ignoreCallOp579) & (1'b1 == ap_CS_fsm_pp0_stage214)) | ((1'b0 == ap_block_pp0_stage213_11001_ignoreCallOp578) & (1'b1 == ap_CS_fsm_pp0_stage213)) | ((1'b0 == ap_block_pp0_stage212_11001_ignoreCallOp577) & (1'b1 == ap_CS_fsm_pp0_stage212)) | ((1'b0 == ap_block_pp0_stage211_11001_ignoreCallOp576) & (1'b1 == ap_CS_fsm_pp0_stage211)) | ((1'b0 == ap_block_pp0_stage210_11001_ignoreCallOp575) & (1'b1 == ap_CS_fsm_pp0_stage210)) | ((1'b0 == ap_block_pp0_stage209_11001_ignoreCallOp574) & (1'b1 == ap_CS_fsm_pp0_stage209)) | ((1'b0 == ap_block_pp0_stage208_11001_ignoreCallOp573) & (1'b1 == ap_CS_fsm_pp0_stage208)) | ((1'b0 == ap_block_pp0_stage207_11001_ignoreCallOp572) & (1'b1 == ap_CS_fsm_pp0_stage207)) | ((1'b0 == ap_block_pp0_stage206_11001_ignoreCallOp571) & (1'b1 == ap_CS_fsm_pp0_stage206)) | ((1'b0 == ap_block_pp0_stage205_11001_ignoreCallOp570) & (1'b1 == ap_CS_fsm_pp0_stage205)) | ((1'b0 == ap_block_pp0_stage204_11001_ignoreCallOp569) & (1'b1 == ap_CS_fsm_pp0_stage204)) | ((1'b0 == ap_block_pp0_stage203_11001_ignoreCallOp568) & (1'b1 == ap_CS_fsm_pp0_stage203)) | ((1'b0 == ap_block_pp0_stage202_11001_ignoreCallOp567) & (1'b1 == ap_CS_fsm_pp0_stage202)) | ((1'b0 == ap_block_pp0_stage201_11001_ignoreCallOp566) & (1'b1 == ap_CS_fsm_pp0_stage201)) | ((1'b0 == ap_block_pp0_stage200_11001_ignoreCallOp565) & (1'b1 == ap_CS_fsm_pp0_stage200)) | ((1'b0 == ap_block_pp0_stage199_11001_ignoreCallOp564) & (1'b1 == ap_CS_fsm_pp0_stage199)) | ((1'b0 == ap_block_pp0_stage198_11001_ignoreCallOp563) & (1'b1 == ap_CS_fsm_pp0_stage198)) | ((1'b0 == ap_block_pp0_stage197_11001_ignoreCallOp562) & (1'b1 == ap_CS_fsm_pp0_stage197)) | ((1'b0 == ap_block_pp0_stage196_11001_ignoreCallOp561) & (1'b1 == ap_CS_fsm_pp0_stage196)) | ((1'b0 == ap_block_pp0_stage195_11001_ignoreCallOp560) & (1'b1 == ap_CS_fsm_pp0_stage195)) | ((1'b0 == ap_block_pp0_stage194_11001_ignoreCallOp559) & (1'b1 == ap_CS_fsm_pp0_stage194)) | ((1'b0 == ap_block_pp0_stage193_11001_ignoreCallOp558) & (1'b1 == ap_CS_fsm_pp0_stage193)) | ((1'b0 == ap_block_pp0_stage192_11001_ignoreCallOp557) & (1'b1 == ap_CS_fsm_pp0_stage192)) | ((1'b0 == ap_block_pp0_stage191_11001_ignoreCallOp556) & (1'b1 == ap_CS_fsm_pp0_stage191)) | ((1'b0 == ap_block_pp0_stage190_11001_ignoreCallOp555) & (1'b1 == ap_CS_fsm_pp0_stage190)) | ((1'b0 == ap_block_pp0_stage189_11001_ignoreCallOp554) & (1'b1 == ap_CS_fsm_pp0_stage189)) | ((1'b0 == ap_block_pp0_stage188_11001_ignoreCallOp553) & (1'b1 == ap_CS_fsm_pp0_stage188)) | ((1'b0 == ap_block_pp0_stage187_11001_ignoreCallOp552) & (1'b1 == ap_CS_fsm_pp0_stage187)) | ((1'b0 == ap_block_pp0_stage186_11001_ignoreCallOp551) & (1'b1 == ap_CS_fsm_pp0_stage186)) | ((1'b0 == ap_block_pp0_stage185_11001_ignoreCallOp550) & (1'b1 == ap_CS_fsm_pp0_stage185)) | ((1'b0 == ap_block_pp0_stage184_11001_ignoreCallOp549) & (1'b1 == ap_CS_fsm_pp0_stage184)) | ((1'b0 == ap_block_pp0_stage183_11001_ignoreCallOp548) & (1'b1 == ap_CS_fsm_pp0_stage183)) | ((1'b0 == ap_block_pp0_stage182_11001_ignoreCallOp547) & (1'b1 == ap_CS_fsm_pp0_stage182)) | ((1'b0 == ap_block_pp0_stage181_11001_ignoreCallOp546) & (1'b1 == ap_CS_fsm_pp0_stage181)) | ((1'b0 == ap_block_pp0_stage180_11001_ignoreCallOp545) & (1'b1 == ap_CS_fsm_pp0_stage180)) | ((1'b0 == ap_block_pp0_stage179_11001_ignoreCallOp544) & (1'b1 == ap_CS_fsm_pp0_stage179)) | ((1'b0 == ap_block_pp0_stage178_11001_ignoreCallOp543) & (1'b1 == ap_CS_fsm_pp0_stage178)) | ((1'b0 == ap_block_pp0_stage177_11001_ignoreCallOp542) & (1'b1 == ap_CS_fsm_pp0_stage177)) | ((1'b0 == ap_block_pp0_stage176_11001_ignoreCallOp541) & (1'b1 == ap_CS_fsm_pp0_stage176)) | ((1'b0 == ap_block_pp0_stage175_11001_ignoreCallOp540) & (1'b1 == ap_CS_fsm_pp0_stage175)) | ((1'b0 == ap_block_pp0_stage174_11001_ignoreCallOp539) & (1'b1 == ap_CS_fsm_pp0_stage174)) | ((1'b0 == ap_block_pp0_stage173_11001_ignoreCallOp538) & (1'b1 == ap_CS_fsm_pp0_stage173)) | ((1'b0 == ap_block_pp0_stage172_11001_ignoreCallOp537) & (1'b1 == ap_CS_fsm_pp0_stage172)) | ((1'b0 == ap_block_pp0_stage171_11001_ignoreCallOp536) & (1'b1 == ap_CS_fsm_pp0_stage171)) | ((1'b0 == ap_block_pp0_stage170_11001_ignoreCallOp535) & (1'b1 == ap_CS_fsm_pp0_stage170)) | ((1'b0 == ap_block_pp0_stage169_11001_ignoreCallOp534) & (1'b1 == ap_CS_fsm_pp0_stage169)) | ((1'b0 == ap_block_pp0_stage168_11001_ignoreCallOp533) & (1'b1 == ap_CS_fsm_pp0_stage168)) | ((1'b0 == ap_block_pp0_stage167_11001_ignoreCallOp532) & (1'b1 == ap_CS_fsm_pp0_stage167)) | ((1'b0 == ap_block_pp0_stage166_11001_ignoreCallOp531) & (1'b1 == ap_CS_fsm_pp0_stage166)) | ((1'b0 == ap_block_pp0_stage165_11001_ignoreCallOp530) & (1'b1 == ap_CS_fsm_pp0_stage165)) | ((1'b0 == ap_block_pp0_stage164_11001_ignoreCallOp529) & (1'b1 == ap_CS_fsm_pp0_stage164)) | ((1'b0 == ap_block_pp0_stage163_11001_ignoreCallOp528) & (1'b1 == ap_CS_fsm_pp0_stage163)) | ((1'b0 == ap_block_pp0_stage162_11001_ignoreCallOp527) & (1'b1 == ap_CS_fsm_pp0_stage162)) | ((1'b0 == ap_block_pp0_stage161_11001_ignoreCallOp526) & (1'b1 == ap_CS_fsm_pp0_stage161)) | ((1'b0 == ap_block_pp0_stage160_11001_ignoreCallOp525) & (1'b1 == ap_CS_fsm_pp0_stage160)) | ((1'b0 == ap_block_pp0_stage159_11001_ignoreCallOp524) & (1'b1 == ap_CS_fsm_pp0_stage159)) | ((1'b0 == ap_block_pp0_stage158_11001_ignoreCallOp523) & (1'b1 == ap_CS_fsm_pp0_stage158)) | ((1'b0 == ap_block_pp0_stage157_11001_ignoreCallOp522) & (1'b1 == ap_CS_fsm_pp0_stage157)) | ((1'b0 == ap_block_pp0_stage156_11001_ignoreCallOp521) & (1'b1 == ap_CS_fsm_pp0_stage156)) | ((1'b0 == ap_block_pp0_stage155_11001_ignoreCallOp520) & (1'b1 == ap_CS_fsm_pp0_stage155)) | ((1'b0 == ap_block_pp0_stage154_11001_ignoreCallOp519) & (1'b1 == ap_CS_fsm_pp0_stage154)) | ((1'b0 == ap_block_pp0_stage153_11001_ignoreCallOp518) & (1'b1 == ap_CS_fsm_pp0_stage153)) | ((1'b0 == ap_block_pp0_stage152_11001_ignoreCallOp517) & (1'b1 == ap_CS_fsm_pp0_stage152)) | ((1'b0 == ap_block_pp0_stage151_11001_ignoreCallOp516) & (1'b1 == ap_CS_fsm_pp0_stage151)) | ((1'b0 == ap_block_pp0_stage150_11001_ignoreCallOp515) & (1'b1 == ap_CS_fsm_pp0_stage150)) | ((1'b0 == ap_block_pp0_stage149_11001_ignoreCallOp514) & (1'b1 == ap_CS_fsm_pp0_stage149)) | ((1'b0 == ap_block_pp0_stage148_11001_ignoreCallOp513) & (1'b1 == ap_CS_fsm_pp0_stage148)) | ((1'b0 == ap_block_pp0_stage147_11001_ignoreCallOp512) & (1'b1 == ap_CS_fsm_pp0_stage147)) | ((1'b0 == ap_block_pp0_stage146_11001_ignoreCallOp511) & (1'b1 == ap_CS_fsm_pp0_stage146)) | ((1'b0 == ap_block_pp0_stage145_11001_ignoreCallOp510) & (1'b1 == ap_CS_fsm_pp0_stage145)) | ((1'b0 == ap_block_pp0_stage144_11001_ignoreCallOp509) & (1'b1 == ap_CS_fsm_pp0_stage144)) | ((1'b0 == ap_block_pp0_stage143_11001_ignoreCallOp508) & (1'b1 == ap_CS_fsm_pp0_stage143)) | ((1'b0 == ap_block_pp0_stage142_11001_ignoreCallOp507) & (1'b1 == ap_CS_fsm_pp0_stage142)) | ((1'b0 == ap_block_pp0_stage141_11001_ignoreCallOp506) & (1'b1 == ap_CS_fsm_pp0_stage141)) | ((1'b0 == ap_block_pp0_stage140_11001_ignoreCallOp505) & (1'b1 == ap_CS_fsm_pp0_stage140)) | ((1'b0 == ap_block_pp0_stage139_11001_ignoreCallOp504) & (1'b1 == ap_CS_fsm_pp0_stage139)) | ((1'b0 == ap_block_pp0_stage138_11001_ignoreCallOp503) & (1'b1 == ap_CS_fsm_pp0_stage138)) | ((1'b0 == ap_block_pp0_stage137_11001_ignoreCallOp502) & (1'b1 == ap_CS_fsm_pp0_stage137)) | ((1'b0 == ap_block_pp0_stage136_11001_ignoreCallOp501) & (1'b1 == ap_CS_fsm_pp0_stage136)) | ((1'b0 == ap_block_pp0_stage135_11001_ignoreCallOp500) & (1'b1 == ap_CS_fsm_pp0_stage135)) | ((1'b0 == ap_block_pp0_stage134_11001_ignoreCallOp499) & (1'b1 == ap_CS_fsm_pp0_stage134)) | ((1'b0 == ap_block_pp0_stage133_11001_ignoreCallOp498) & (1'b1 == ap_CS_fsm_pp0_stage133)) | ((1'b0 == ap_block_pp0_stage132_11001_ignoreCallOp497) & (1'b1 == ap_CS_fsm_pp0_stage132)) | ((1'b0 == ap_block_pp0_stage131_11001_ignoreCallOp496) & (1'b1 == ap_CS_fsm_pp0_stage131)) | ((1'b0 == ap_block_pp0_stage130_11001_ignoreCallOp495) & (1'b1 == ap_CS_fsm_pp0_stage130)) | ((1'b0 == ap_block_pp0_stage129_11001_ignoreCallOp494) & (1'b1 == ap_CS_fsm_pp0_stage129)) | ((1'b0 == ap_block_pp0_stage128_11001_ignoreCallOp493) & (1'b1 == ap_CS_fsm_pp0_stage128)) | ((1'b0 == ap_block_pp0_stage127_11001_ignoreCallOp492) & (1'b1 == ap_CS_fsm_pp0_stage127)) | ((1'b0 == ap_block_pp0_stage126_11001_ignoreCallOp491) & (1'b1 == ap_CS_fsm_pp0_stage126)) | ((1'b0 == ap_block_pp0_stage125_11001_ignoreCallOp490) & (1'b1 == ap_CS_fsm_pp0_stage125)) | ((1'b0 == ap_block_pp0_stage124_11001_ignoreCallOp489) & (1'b1 == ap_CS_fsm_pp0_stage124)) | ((1'b0 == ap_block_pp0_stage123_11001_ignoreCallOp488) & (1'b1 == ap_CS_fsm_pp0_stage123)) | ((1'b0 == ap_block_pp0_stage122_11001_ignoreCallOp487) & (1'b1 == ap_CS_fsm_pp0_stage122)) | ((1'b0 == ap_block_pp0_stage121_11001_ignoreCallOp486) & (1'b1 == ap_CS_fsm_pp0_stage121)) | ((1'b0 == ap_block_pp0_stage120_11001_ignoreCallOp485) & (1'b1 == ap_CS_fsm_pp0_stage120)) | ((1'b0 == ap_block_pp0_stage119_11001_ignoreCallOp484) & (1'b1 == ap_CS_fsm_pp0_stage119)) | ((1'b0 == ap_block_pp0_stage118_11001_ignoreCallOp483) & (1'b1 == ap_CS_fsm_pp0_stage118)) | ((1'b0 == ap_block_pp0_stage117_11001_ignoreCallOp482) & (1'b1 == ap_CS_fsm_pp0_stage117)) | ((1'b0 == ap_block_pp0_stage116_11001_ignoreCallOp481) & (1'b1 == ap_CS_fsm_pp0_stage116)) | ((1'b0 == ap_block_pp0_stage115_11001_ignoreCallOp480) & (1'b1 == ap_CS_fsm_pp0_stage115)) | ((1'b0 == ap_block_pp0_stage114_11001_ignoreCallOp479) & (1'b1 == ap_CS_fsm_pp0_stage114)) | ((1'b0 == ap_block_pp0_stage113_11001_ignoreCallOp478) & (1'b1 == ap_CS_fsm_pp0_stage113)) | ((1'b0 == ap_block_pp0_stage112_11001_ignoreCallOp477) & (1'b1 == ap_CS_fsm_pp0_stage112)) | ((1'b0 == ap_block_pp0_stage111_11001_ignoreCallOp476) & (1'b1 == ap_CS_fsm_pp0_stage111)) | ((1'b0 == ap_block_pp0_stage110_11001_ignoreCallOp475) & (1'b1 == ap_CS_fsm_pp0_stage110)) | ((1'b0 == ap_block_pp0_stage109_11001_ignoreCallOp474) & (1'b1 == ap_CS_fsm_pp0_stage109)) | ((1'b0 == ap_block_pp0_stage108_11001_ignoreCallOp473) & (1'b1 == ap_CS_fsm_pp0_stage108)) | ((1'b0 == ap_block_pp0_stage107_11001_ignoreCallOp472) & (1'b1 == ap_CS_fsm_pp0_stage107)) | ((1'b0 == ap_block_pp0_stage106_11001_ignoreCallOp471) & (1'b1 == ap_CS_fsm_pp0_stage106)) | ((1'b0 == ap_block_pp0_stage105_11001_ignoreCallOp470) & (1'b1 == ap_CS_fsm_pp0_stage105)) | ((1'b0 == ap_block_pp0_stage104_11001_ignoreCallOp469) & (1'b1 == ap_CS_fsm_pp0_stage104)) | ((1'b0 == ap_block_pp0_stage103_11001_ignoreCallOp468) & (1'b1 == ap_CS_fsm_pp0_stage103)) | ((1'b0 == ap_block_pp0_stage102_11001_ignoreCallOp467) & (1'b1 == ap_CS_fsm_pp0_stage102)) | ((1'b0 == ap_block_pp0_stage101_11001_ignoreCallOp466) & (1'b1 == ap_CS_fsm_pp0_stage101)) | ((1'b0 == ap_block_pp0_stage100_11001_ignoreCallOp465) & (1'b1 == ap_CS_fsm_pp0_stage100)) | ((1'b0 == ap_block_pp0_stage99_11001_ignoreCallOp464) & (1'b1 == ap_CS_fsm_pp0_stage99)) | ((1'b0 == ap_block_pp0_stage98_11001_ignoreCallOp463) & (1'b1 == ap_CS_fsm_pp0_stage98)) | ((1'b0 == ap_block_pp0_stage97_11001_ignoreCallOp462) & (1'b1 == ap_CS_fsm_pp0_stage97)) | ((1'b0 == ap_block_pp0_stage96_11001_ignoreCallOp461) & (1'b1 == ap_CS_fsm_pp0_stage96)) | ((1'b0 == ap_block_pp0_stage95_11001_ignoreCallOp460) & (1'b1 == ap_CS_fsm_pp0_stage95)) | ((1'b0 == ap_block_pp0_stage94_11001_ignoreCallOp459) & (1'b1 == ap_CS_fsm_pp0_stage94)) | ((1'b0 == ap_block_pp0_stage93_11001_ignoreCallOp458) & (1'b1 == ap_CS_fsm_pp0_stage93)) | ((1'b0 == ap_block_pp0_stage92_11001_ignoreCallOp457) & (1'b1 == ap_CS_fsm_pp0_stage92)) | ((1'b0 == ap_block_pp0_stage91_11001_ignoreCallOp456) & (1'b1 == ap_CS_fsm_pp0_stage91)) | ((1'b0 == ap_block_pp0_stage90_11001_ignoreCallOp455) & (1'b1 == ap_CS_fsm_pp0_stage90)) | ((1'b0 == ap_block_pp0_stage89_11001_ignoreCallOp454) & (1'b1 == ap_CS_fsm_pp0_stage89)) | ((1'b0 == ap_block_pp0_stage88_11001_ignoreCallOp453) & (1'b1 == ap_CS_fsm_pp0_stage88)) | ((1'b0 == ap_block_pp0_stage87_11001_ignoreCallOp452) & (1'b1 == ap_CS_fsm_pp0_stage87)) | ((1'b0 == ap_block_pp0_stage86_11001_ignoreCallOp451) & (1'b1 == ap_CS_fsm_pp0_stage86)) | ((1'b0 == ap_block_pp0_stage85_11001_ignoreCallOp450) & (1'b1 == ap_CS_fsm_pp0_stage85)) | ((1'b0 == ap_block_pp0_stage84_11001_ignoreCallOp449) & (1'b1 == ap_CS_fsm_pp0_stage84)) | ((1'b0 == ap_block_pp0_stage83_11001_ignoreCallOp448) & (1'b1 == ap_CS_fsm_pp0_stage83)) | ((1'b0 == ap_block_pp0_stage82_11001_ignoreCallOp447) & (1'b1 == ap_CS_fsm_pp0_stage82)) | ((1'b0 == ap_block_pp0_stage81_11001_ignoreCallOp446) & (1'b1 == ap_CS_fsm_pp0_stage81)) | ((1'b0 == ap_block_pp0_stage80_11001_ignoreCallOp445) & (1'b1 == ap_CS_fsm_pp0_stage80)) | ((1'b0 == ap_block_pp0_stage79_11001_ignoreCallOp444) & (1'b1 == ap_CS_fsm_pp0_stage79)) | ((1'b0 == ap_block_pp0_stage78_11001_ignoreCallOp443) & (1'b1 == ap_CS_fsm_pp0_stage78)) | ((1'b0 == ap_block_pp0_stage77_11001_ignoreCallOp442) & (1'b1 == ap_CS_fsm_pp0_stage77)) | ((1'b0 == ap_block_pp0_stage76_11001_ignoreCallOp441) & (1'b1 == ap_CS_fsm_pp0_stage76)) | ((1'b0 == ap_block_pp0_stage75_11001_ignoreCallOp440) & (1'b1 == ap_CS_fsm_pp0_stage75)) | ((1'b0 == ap_block_pp0_stage74_11001_ignoreCallOp439) & (1'b1 == ap_CS_fsm_pp0_stage74)) | ((1'b0 == ap_block_pp0_stage73_11001_ignoreCallOp438) & (1'b1 == ap_CS_fsm_pp0_stage73)) | ((1'b0 == ap_block_pp0_stage72_11001_ignoreCallOp437) & (1'b1 == ap_CS_fsm_pp0_stage72)) | ((1'b0 == ap_block_pp0_stage71_11001_ignoreCallOp436) & (1'b1 == ap_CS_fsm_pp0_stage71)) | ((1'b0 == ap_block_pp0_stage70_11001_ignoreCallOp435) & (1'b1 == ap_CS_fsm_pp0_stage70)) | ((1'b0 == ap_block_pp0_stage69_11001_ignoreCallOp434) & (1'b1 == ap_CS_fsm_pp0_stage69)) | ((1'b0 == ap_block_pp0_stage68_11001_ignoreCallOp433) & (1'b1 == ap_CS_fsm_pp0_stage68)) | ((1'b0 == ap_block_pp0_stage67_11001_ignoreCallOp432) & (1'b1 == ap_CS_fsm_pp0_stage67)) | ((1'b0 == ap_block_pp0_stage66_11001_ignoreCallOp431) & (1'b1 == ap_CS_fsm_pp0_stage66)) | ((1'b0 == ap_block_pp0_stage65_11001_ignoreCallOp430) & (1'b1 == ap_CS_fsm_pp0_stage65)) | ((1'b0 == ap_block_pp0_stage64_11001_ignoreCallOp429) & (1'b1 == ap_CS_fsm_pp0_stage64)) | ((1'b0 == ap_block_pp0_stage63_11001_ignoreCallOp428) & (1'b1 == ap_CS_fsm_pp0_stage63)) | ((1'b0 == ap_block_pp0_stage62_11001_ignoreCallOp427) & (1'b1 == ap_CS_fsm_pp0_stage62)) | ((1'b0 == ap_block_pp0_stage61_11001_ignoreCallOp426) & (1'b1 == ap_CS_fsm_pp0_stage61)) | ((1'b0 == ap_block_pp0_stage60_11001_ignoreCallOp425) & (1'b1 == ap_CS_fsm_pp0_stage60)) | ((1'b0 == ap_block_pp0_stage59_11001_ignoreCallOp424) & (1'b1 == ap_CS_fsm_pp0_stage59)) | ((1'b0 == ap_block_pp0_stage58_11001_ignoreCallOp423) & (1'b1 == ap_CS_fsm_pp0_stage58)) | ((1'b0 == ap_block_pp0_stage57_11001_ignoreCallOp422) & (1'b1 == ap_CS_fsm_pp0_stage57)) | ((1'b0 == ap_block_pp0_stage56_11001_ignoreCallOp421) & (1'b1 == ap_CS_fsm_pp0_stage56)) | ((1'b0 == ap_block_pp0_stage55_11001_ignoreCallOp420) & (1'b1 == ap_CS_fsm_pp0_stage55)) | ((1'b0 == ap_block_pp0_stage54_11001_ignoreCallOp419) & (1'b1 == ap_CS_fsm_pp0_stage54)) | ((1'b0 == ap_block_pp0_stage53_11001_ignoreCallOp418) & (1'b1 == ap_CS_fsm_pp0_stage53)) | ((1'b0 == ap_block_pp0_stage52_11001_ignoreCallOp417) & (1'b1 == ap_CS_fsm_pp0_stage52)) | ((1'b0 == ap_block_pp0_stage51_11001_ignoreCallOp416) & (1'b1 == ap_CS_fsm_pp0_stage51)) | ((1'b0 == ap_block_pp0_stage50_11001_ignoreCallOp415) & (1'b1 == ap_CS_fsm_pp0_stage50)) | ((1'b0 == ap_block_pp0_stage49_11001_ignoreCallOp414) & (1'b1 == ap_CS_fsm_pp0_stage49)) | ((1'b0 == ap_block_pp0_stage48_11001_ignoreCallOp413) & (1'b1 == ap_CS_fsm_pp0_stage48)) | ((1'b0 == ap_block_pp0_stage47_11001_ignoreCallOp412) & (1'b1 == ap_CS_fsm_pp0_stage47)) | ((1'b0 == ap_block_pp0_stage46_11001_ignoreCallOp411) & (1'b1 == ap_CS_fsm_pp0_stage46)) | ((1'b0 == ap_block_pp0_stage45_11001_ignoreCallOp410) & (1'b1 == ap_CS_fsm_pp0_stage45)) | ((1'b0 == ap_block_pp0_stage44_11001_ignoreCallOp409) & (1'b1 == ap_CS_fsm_pp0_stage44)) | ((1'b0 == ap_block_pp0_stage43_11001_ignoreCallOp408) & (1'b1 == ap_CS_fsm_pp0_stage43)) | ((1'b0 == ap_block_pp0_stage42_11001_ignoreCallOp407) & (1'b1 == ap_CS_fsm_pp0_stage42)) | ((1'b0 == ap_block_pp0_stage41_11001_ignoreCallOp406) & (1'b1 == ap_CS_fsm_pp0_stage41)) | ((1'b0 == ap_block_pp0_stage40_11001_ignoreCallOp405) & (1'b1 == ap_CS_fsm_pp0_stage40)) | ((1'b0 == ap_block_pp0_stage39_11001_ignoreCallOp404) & (1'b1 == ap_CS_fsm_pp0_stage39)) | ((1'b0 == ap_block_pp0_stage38_11001_ignoreCallOp403) & (1'b1 == ap_CS_fsm_pp0_stage38)) | ((1'b0 == ap_block_pp0_stage37_11001_ignoreCallOp402) & (1'b1 == ap_CS_fsm_pp0_stage37)) | ((1'b0 == ap_block_pp0_stage36_11001_ignoreCallOp401) & (1'b1 == ap_CS_fsm_pp0_stage36)) | ((1'b0 == ap_block_pp0_stage35_11001_ignoreCallOp400) & (1'b1 == ap_CS_fsm_pp0_stage35)) | ((1'b0 == ap_block_pp0_stage34_11001_ignoreCallOp399) & (1'b1 == ap_CS_fsm_pp0_stage34)) | ((1'b0 == ap_block_pp0_stage33_11001_ignoreCallOp398) & (1'b1 == ap_CS_fsm_pp0_stage33)) | ((1'b0 == ap_block_pp0_stage32_11001_ignoreCallOp397) & (1'b1 == ap_CS_fsm_pp0_stage32)) | ((1'b0 == ap_block_pp0_stage31_11001_ignoreCallOp396) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001_ignoreCallOp395) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001_ignoreCallOp394) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001_ignoreCallOp393) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001_ignoreCallOp392) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001_ignoreCallOp391) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001_ignoreCallOp390) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001_ignoreCallOp389) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001_ignoreCallOp388) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001_ignoreCallOp387) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001_ignoreCallOp386) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp385) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp384) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp383) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp382) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp381) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp380) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp379) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp378) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp377) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp376) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp375) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp374) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp373) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp372) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp371) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp370) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp369) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp368) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp367) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp366) & (1'b1 == ap_CS_fsm_pp0_stage1)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.646 seconds; current allocated memory: 1.542 GB.
INFO: [RTMG 210-278] Implementing memory 'pip_kernel_div_table_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.026 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.915 seconds; current allocated memory: 1.542 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19 seconds. CPU system time: 2 seconds. Elapsed time: 35.847 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 24 seconds. Total CPU system time: 3 seconds. Total elapsed time: 40.036 seconds; peak allocated memory: 1.542 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./pip_hls_kernel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name pip_kernel pip_kernel 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -rtl vhdl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 57.588 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 61.778 seconds; peak allocated memory: 1.542 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo 
INFO: [HLS 200-1510] Running: source ./pip_hls_kernel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name pip_kernel pip_kernel 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format xo 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file pip_hls_kernel/solution1/impl/export.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 15.679 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 19.898 seconds; peak allocated memory: 1.519 GB.
