$date
	Tue Nov 19 00:23:07 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_p2_tff $end
$var wire 2 ! state [1:0] $end
$var wire 1 " B $end
$var wire 1 # A $end
$var reg 1 $ clk $end
$var reg 1 % res $end
$var reg 1 & x $end
$scope module p $end
$var wire 1 ' Ta $end
$var wire 1 ( Tb $end
$var wire 1 $ clk $end
$var wire 1 % res $end
$var wire 1 & x $end
$var wire 1 " B $end
$var wire 1 # A $end
$scope module t1 $end
$var wire 1 $ Clk $end
$var wire 1 ) DT $end
$var wire 1 ' T $end
$var wire 1 % rst $end
$var wire 1 # Q $end
$scope module TF1 $end
$var wire 1 $ Clk $end
$var wire 1 ) D $end
$var wire 1 % rst $end
$var reg 1 # Q $end
$upscope $end
$upscope $end
$scope module t2 $end
$var wire 1 $ Clk $end
$var wire 1 * DT $end
$var wire 1 ( T $end
$var wire 1 % rst $end
$var wire 1 " Q $end
$scope module TF1 $end
$var wire 1 $ Clk $end
$var wire 1 * D $end
$var wire 1 % rst $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
x)
0(
x'
0&
1%
0$
x#
x"
bx !
$end
#5
0)
0'
0*
0#
b0 !
0"
0%
1$
#10
1)
1*
1'
1(
1%
0$
1&
#15
0(
1*
0'
1"
b11 !
1#
1$
#20
0$
#25
1$
#30
0)
1'
0$
0&
#35
0'
b1 !
0#
1$
#40
0$
#45
1$
#50
1)
0*
1'
1(
0$
1&
#55
0(
0*
0'
0"
b10 !
1#
1$
#60
0$
#65
1$
#70
0)
1'
0$
0&
#75
0'
b0 !
0#
1$
#80
0$
#85
1$
#90
1)
1*
1'
1(
0$
1&
#95
0(
1*
0'
1"
b11 !
1#
1$
#100
0$
#105
1$
#110
0)
1'
0$
0&
#115
0'
b1 !
0#
1$
#120
0$
#125
1$
#130
1)
0*
1'
1(
0$
1&
#135
0(
0*
0'
0"
b10 !
1#
1$
#140
0$
#145
1$
#150
0)
1'
0$
0&
#155
0'
b0 !
0#
1$
#160
0$
#165
1$
#170
1)
1*
1'
1(
0$
1&
#175
0(
1*
0'
1"
b11 !
1#
1$
#180
0$
#185
1$
#190
0)
1'
0$
0&
#195
0'
b1 !
0#
1$
#200
0$
#205
1$
#210
1)
0*
1'
1(
0$
1&
#215
0(
0*
0'
0"
b10 !
1#
1$
#220
0$
#225
1$
#230
0)
1'
0$
0&
#235
0'
b0 !
0#
1$
#240
0$
#245
1$
#250
1)
1*
1'
1(
0$
1&
