{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 06 22:24:55 2021 " "Info: Processing started: Mon Dec 06 22:24:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off problem2_17201066 -c problem2_17201066 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off problem2_17201066 -c problem2_17201066 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y problem2_17201066.v(6) " "Info (10281): Verilog HDL Declaration information at problem2_17201066.v(6): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problem2_17201066.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file problem2_17201066.v" { { "Info" "ISGN_ENTITY_NAME" "1 problem2_17201066 " "Info: Found entity 1: problem2_17201066" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "problem2_17201066 " "Info: Elaborating entity \"problem2_17201066\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q problem2_17201066.v(8) " "Warning (10240): Verilog HDL Always Construct warning at problem2_17201066.v(8): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ch problem2_17201066.v(8) " "Warning (10240): Verilog HDL Always Construct warning at problem2_17201066.v(8): inferring latch(es) for variable \"Ch\", which holds its previous value in one or more paths through the always construct" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y problem2_17201066.v(8) " "Warning (10240): Verilog HDL Always Construct warning at problem2_17201066.v(8): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.D problem2_17201066.v(8) " "Info (10041): Inferred latch for \"Y.D\" at problem2_17201066.v(8)" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.C problem2_17201066.v(8) " "Info (10041): Inferred latch for \"Y.C\" at problem2_17201066.v(8)" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.B problem2_17201066.v(8) " "Info (10041): Inferred latch for \"Y.B\" at problem2_17201066.v(8)" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.A problem2_17201066.v(8) " "Info (10041): Inferred latch for \"Y.A\" at problem2_17201066.v(8)" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch\[0\] problem2_17201066.v(8) " "Info (10041): Inferred latch for \"Ch\[0\]\" at problem2_17201066.v(8)" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch\[1\] problem2_17201066.v(8) " "Info (10041): Inferred latch for \"Ch\[1\]\" at problem2_17201066.v(8)" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q problem2_17201066.v(8) " "Info (10041): Inferred latch for \"Q\" at problem2_17201066.v(8)" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 6 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 06 22:24:55 2021 " "Info: Processing ended: Mon Dec 06 22:24:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
