<?xml version="1.0" encoding="UTF-8"?>
<section name="Workbench">
	<item value="U:\Xilinx\Projects\2018_demo_gamma_1\vivado_proj\Zybo-Z7-20-HDMI.sdk\design_1_wrapper_hw_platform_0\design_1_wrapper.bit" key="design_1_wrapper_hw_platform_0-bitFile"/>
	<item value="" key="design_1_wrapper_hw_platform_1-bmmFile"/>
	<item value="" key="design_1_wrapper_hw_platform_2-bmmFile"/>
	<item value="Auto Detect" key="design_1_wrapper_hw_platform_3-device"/>
	<item value="U:\Xilinx\Projects\2018_dgamma\vivado_proj\Zybo-Z7-20-HDMI.sdk\design_1_wrapper_hw_platform_2\design_1_wrapper.bit" key="design_1_wrapper_hw_platform_2-bitFile"/>
	<item value="" key="design_1_wrapper_hw_platform_0-bmmFile"/>
	<item value="U:\Xilinx\Projects\2018_fft\vivado_proj\Zybo-Z7-20-HDMI.sdk\design_1_wrapper_hw_platform_1\design_1_wrapper.bit" key="design_1_wrapper_hw_platform_1-bitFile"/>
	<item value="Local" key="design_1_wrapper_hw_platform_2-target"/>
	<item value="Local" key="design_1_wrapper_hw_platform_3-target"/>
	<item value="Auto Detect" key="design_1_wrapper_hw_platform_1-device"/>
	<item value="Local" key="design_1_wrapper_hw_platform_0-target"/>
	<item value="Local" key="design_1_wrapper_hw_platform_1-target"/>
	<item value="Auto Detect" key="design_1_wrapper_hw_platform_0-device"/>
	<item value="design_1_wrapper_hw_platform_0" key="programfpga.hwplatform"/>
	<item value="Auto Detect" key="design_1_wrapper_hw_platform_2-device"/>
	<item value="false" key="design_1_wrapper_hw_platform_3-partial_bit"/>
	<item value="U:\Xilinx\Projects\2018_demo_gamma_1\vivado_proj\Zybo-Z7-20-HDMI.sdk\design_1_wrapper_hw_platform_3\design_1_wrapper.bit" key="design_1_wrapper_hw_platform_3-bitFile"/>
	<item value="false" key="design_1_wrapper_hw_platform_0-partial_bit"/>
	<item value="false" key="design_1_wrapper_hw_platform_2-partial_bit"/>
	<item value="" key="design_1_wrapper_hw_platform_3-bmmFile"/>
	<item value="false" key="design_1_wrapper_hw_platform_1-partial_bit"/>
</section>
