
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.051632                       # Number of seconds simulated
sim_ticks                                 51631540500                       # Number of ticks simulated
final_tick                                51631540500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  85646                       # Simulator instruction rate (inst/s)
host_op_rate                                   156769                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               44220557                       # Simulator tick rate (ticks/s)
host_mem_usage                                2216488                       # Number of bytes of host memory used
host_seconds                                  1167.59                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     183042322                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             56128                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1749568                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1805696                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        56128                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           56128                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1232704                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1232704                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                877                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              27337                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28214                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           19261                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                19261                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              1087087                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             33885644                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                34972731                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1087087                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1087087                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          23875019                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               23875019                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          23875019                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1087087                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            33885644                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               58847750                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          24118                       # number of replacements
system.l2.tagsinuse                       3091.786744                       # Cycle average of tags in use
system.l2.total_refs                           250922                       # Total number of references to valid blocks.
system.l2.sampled_refs                          28087                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.933742                       # Average number of references to valid blocks.
system.l2.warmup_cycle                    28267002000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2391.485430                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             339.160956                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             361.140358                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.583859                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.082803                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.088169                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.754831                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                70709                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                64434                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  135143                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           136584                       # number of Writeback hits
system.l2.Writeback_hits::total                136584                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              49924                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49924                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 70709                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                114358                       # number of demand (read+write) hits
system.l2.demand_hits::total                   185067                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                70709                       # number of overall hits
system.l2.overall_hits::cpu.data               114358                       # number of overall hits
system.l2.overall_hits::total                  185067                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                877                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data               6449                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7326                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            20888                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20888                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 877                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               27337                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28214                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                877                       # number of overall misses
system.l2.overall_misses::cpu.data              27337                       # number of overall misses
system.l2.overall_misses::total                 28214                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     46939000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    340489500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       387428500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   1107246500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1107246500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      46939000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1447736000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1494675000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     46939000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1447736000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1494675000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            71586                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            70883                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              142469                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       136584                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            136584                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          70812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             70812                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             71586                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            141695                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               213281                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            71586                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           141695                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              213281                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.012251                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.090981                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.051422                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.294978                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.294978                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.012251                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.192928                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.132286                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.012251                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.192928                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.132286                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53522.234892                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52797.255388                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52884.043134                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 53008.737074                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53008.737074                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53522.234892                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52958.846984                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52976.359254                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53522.234892                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52958.846984                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52976.359254                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                19261                       # number of writebacks
system.l2.writebacks::total                     19261                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           877                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data          6449                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7326                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        20888                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20888                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            877                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          27337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28214                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           877                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         27337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28214                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     36242000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    260751000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    296993000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    854716000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    854716000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     36242000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1115467000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1151709000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     36242000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1115467000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1151709000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.012251                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.090981                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.051422                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.294978                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.294978                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.012251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.192928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.132286                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.012251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.192928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.132286                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41324.971494                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40432.780276                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40539.585040                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40918.996553                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40918.996553                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41324.971494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40804.294546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40820.479195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41324.971494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40804.294546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40820.479195                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                20672633                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20672633                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1162714                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12813438                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12100009                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.432181                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.cpu.numCycles                        103263082                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           19472134                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      122351789                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    20672633                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12100009                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      64639493                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 9246331                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               10877444                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            32                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  17359352                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                247026                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          103071703                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.198995                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.874189                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 39759966     38.58%     38.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3964776      3.85%     42.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4916356      4.77%     47.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4865784      4.72%     51.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 49564821     48.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            103071703                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.200194                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.184855                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 24202272                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               8375863                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  59434984                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2975985                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                8082599                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              223476778                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                8082599                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 26500783                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  527493                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5995                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  60078764                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               7876069                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              220225701                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                109334                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                6914201                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                200667                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           242204569                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             522061846                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        372919188                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         149142658                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             201638969                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 40565572                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                108                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            107                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  10007109                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             25094702                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13156615                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2027322                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           246151                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  213861236                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 168                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 198424056                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           4910725                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        30802063                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     44343718                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             82                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     103071703                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.925107                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.196749                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            16603613     16.11%     16.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            21020880     20.39%     36.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            26065600     25.29%     61.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            32254464     31.29%     93.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7127146      6.91%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       103071703                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 6062450     16.06%     16.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     16.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     16.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              31690743     83.94%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            419794      0.21%      0.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             116715844     58.82%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            45747845     23.06%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23677266     11.93%     94.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11863307      5.98%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              198424056                       # Type of FU issued
system.cpu.iq.rate                           1.921539                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    37753193                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.190265                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          395735146                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         175783853                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    140133940                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           146848584                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           68880623                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     56680719                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              146991444                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                88766011                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1830343                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3664583                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1011                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2031023                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         7435                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            17                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                8082599                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  112033                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 24814                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           213861404                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             15127                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              25094702                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13156615                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                110                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   9451                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1011                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         699909                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       523953                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1223862                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             197309221                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              23328727                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1114832                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     34984433                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 17610718                       # Number of branches executed
system.cpu.iew.exec_stores                   11655706                       # Number of stores executed
system.cpu.iew.exec_rate                     1.910743                       # Inst execution rate
system.cpu.iew.wb_sent                      197017407                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     196814659                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 142781058                       # num instructions producing a value
system.cpu.iew.wb_consumers                 233124236                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.905954                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.612468                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        30819070                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              86                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1162714                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     94989104                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.926982                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.554388                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     22122923     23.29%     23.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     25458394     26.80%     50.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     11286051     11.88%     61.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9475118      9.97%     71.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     26646618     28.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     94989104                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              183042322                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32555709                       # Number of memory references committed
system.cpu.commit.loads                      21430118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   16476661                       # Number of branches committed
system.cpu.commit.fp_insts                   54185383                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 140801029                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              26646618                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    282203878                       # The number of ROB reads
system.cpu.rob.rob_writes                   435814448                       # The number of ROB writes
system.cpu.timesIdled                           28316                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          191379                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     183042322                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               1.032631                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.032631                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.968400                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.968400                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                291238188                       # number of integer regfile reads
system.cpu.int_regfile_writes               164258774                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  97375491                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 52435144                       # number of floating regfile writes
system.cpu.misc_regfile_reads                74812402                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     61                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  71090                       # number of replacements
system.cpu.icache.tagsinuse                453.695067                       # Cycle average of tags in use
system.cpu.icache.total_refs                 17280130                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  71586                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 241.389797                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     453.695067                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.886123                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.886123                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     17280130                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17280130                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      17280130                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17280130                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     17280130                       # number of overall hits
system.cpu.icache.overall_hits::total        17280130                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        79222                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         79222                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        79222                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          79222                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        79222                       # number of overall misses
system.cpu.icache.overall_misses::total         79222                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1028967000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1028967000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1028967000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1028967000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1028967000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1028967000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     17359352                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17359352                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     17359352                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17359352                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     17359352                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17359352                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004564                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004564                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004564                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004564                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004564                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004564                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12988.399687                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12988.399687                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12988.399687                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12988.399687                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12988.399687                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12988.399687                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          138                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           46                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         7636                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7636                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         7636                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7636                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         7636                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7636                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        71586                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        71586                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        71586                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        71586                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        71586                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        71586                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    825625000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    825625000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    825625000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    825625000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    825625000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    825625000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004124                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004124                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004124                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004124                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11533.330539                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11533.330539                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11533.330539                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11533.330539                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11533.330539                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11533.330539                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 141183                       # number of replacements
system.cpu.dcache.tagsinuse                502.378954                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 32476147                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 141695                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 229.197551                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle             3516593000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     502.378954                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.981209                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.981209                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21421381                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21421381                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11054766                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11054766                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      32476147                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32476147                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32476147                       # number of overall hits
system.cpu.dcache.overall_hits::total        32476147                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        88969                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         88969                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        70824                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70824                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       159793                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         159793                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       159793                       # number of overall misses
system.cpu.dcache.overall_misses::total        159793                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1389788500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1389788500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1819186500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1819186500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   3208975000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3208975000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   3208975000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3208975000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21510350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21510350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     32635940                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32635940                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     32635940                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32635940                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004136                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004136                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006366                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006366                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004896                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004896                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004896                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004896                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15621.042161                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15621.042161                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 25686.017452                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25686.017452                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 20082.074934                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20082.074934                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 20082.074934                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20082.074934                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1401                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                38                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.868421                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       136584                       # number of writebacks
system.cpu.dcache.writebacks::total            136584                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        18085                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        18085                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        18098                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18098                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        18098                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18098                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        70884                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        70884                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        70811                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        70811                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       141695                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       141695                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       141695                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       141695                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1060469500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1060469500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1677372000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1677372000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2737841500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2737841500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2737841500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2737841500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003295                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003295                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004342                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004342                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004342                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004342                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14960.632865                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14960.632865                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 23688.014574                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23688.014574                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19322.075585                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19322.075585                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19322.075585                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19322.075585                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
