<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/8319F78A-DCBD-49F6-BE00-78E1CD75CDA9"><gtr:id>8319F78A-DCBD-49F6-BE00-78E1CD75CDA9</gtr:id><gtr:name>University of York</gtr:name><gtr:department>Electronics</gtr:department><gtr:address><gtr:line1>Heslington</gtr:line1><gtr:line4>York</gtr:line4><gtr:line5>North Yorkshire</gtr:line5><gtr:postCode>YO10 5DD</gtr:postCode><gtr:region>Yorkshire and The Humber</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/8319F78A-DCBD-49F6-BE00-78E1CD75CDA9"><gtr:id>8319F78A-DCBD-49F6-BE00-78E1CD75CDA9</gtr:id><gtr:name>University of York</gtr:name><gtr:address><gtr:line1>Heslington</gtr:line1><gtr:line4>York</gtr:line4><gtr:line5>North Yorkshire</gtr:line5><gtr:postCode>YO10 5DD</gtr:postCode><gtr:region>Yorkshire and The Humber</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/5AA92E04-B41F-48CA-89BB-6A024BB53996"><gtr:id>5AA92E04-B41F-48CA-89BB-6A024BB53996</gtr:id><gtr:name>Gold Standard Simulations</gtr:name><gtr:address><gtr:line1>13 The Square</gtr:line1><gtr:line2>University of Glasgow</gtr:line2><gtr:line3>University Avenue</gtr:line3><gtr:postCode>G12 8QQ</gtr:postCode><gtr:region>Scotland</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/188EFFB9-1939-4C58-85ED-71566F010398"><gtr:id>188EFFB9-1939-4C58-85ED-71566F010398</gtr:id><gtr:firstName>Andy</gtr:firstName><gtr:surname>Tyrrell</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/199E628D-5F42-4B4A-B49C-52003740C348"><gtr:id>199E628D-5F42-4B4A-B49C-52003740C348</gtr:id><gtr:firstName>James</gtr:firstName><gtr:otherNames>Alfred</gtr:otherNames><gtr:surname>Walker</gtr:surname><gtr:roles><gtr:role><gtr:name>RESEARCHER_COI</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/B7729E6D-59B9-41D1-863C-EF75D1750E6F"><gtr:id>B7729E6D-59B9-41D1-863C-EF75D1750E6F</gtr:id><gtr:firstName>Martin</gtr:firstName><gtr:otherNames>Albrecht</gtr:otherNames><gtr:surname>Trefzer</gtr:surname><gtr:roles><gtr:role><gtr:name>RESEARCHER_COI</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FI005838%2F1"><gtr:id>52885C85-04D6-4B96-BC79-9F0A4CC1F98E</gtr:id><gtr:title>PAnDA: Programmable Analogue and Digital Array</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/I005838/1</gtr:grantReference><gtr:abstractText>Moore's law states that, since their invention in 1947, every two years the number of transistors on an integrated circuit doubles. This is due to the shrinking of devices through advances in technology. However, as these devices are approaching the atomistic level, intrinsic variations are becoming more abundant, leading to a lower production yield and higher failure rates. In order to accommodate the increased variability of individual device characteristics there is a need for novel device architectures and circuit design methodologies. For example, Intel were forced to make the biggest change in transistor technology since the 1960s in order to reach the 45nm CMOS technology node. These predictions and issues were originally focussed on large-scale integration, mainly connected with microprocessor design. However, in the last 10 years the rise of Field Programmable devices (e.g. Field Programmable Gate Arrays - FPGA) both in terms of technology advances and application domains has meant that these issues are now relevant to these devices as well. Hence, the proposal focuses upon one of the current greatest challenges in electronic design: taking physical effects of intrinsic variability into account when the shrinking of device sizes approaches atomistic levels, in order to achieve functional circuit designs. Both process and substrate variations impose major challenges on the reliable fabrication of such small devices. These variations fall into two categories; deterministic variability, which can be accurately modelled and accounted for using specific design techniques, and stochastic variability, which can only be modelled statistically and is harder to overcome. The proposal will develop a reconfigurable design platform that can be manipulated at the device and digital abstraction levels in order to further understand and tackle the effects of stochastic variability in hardware upon next generation designs.The research proposal comprises four threads that build upon each other:- Design of a simulation model for a variability tolerant architecture, - Hardware realisation of this model,- Development of a comprehensive software framework, which will be able to interface the simulation model as well as the chip,- Development of bio-inspired approaches to tackle variability tolerant design. At its conclusion the project will have developed an understanding of how stochastic variability will affect circuit design in the future and will propose novel design methodologies to overcome stochastic variability. A novel, variability tolerant architecture will have been developed and realised as a simulation model and as a prototype in hardware. Both are vital steps towards next generation FPGA architectures.</gtr:abstractText><gtr:potentialImpactText>The PAnDA design platform will provide a unique design and research platform using a modern semiconductor technology. It will have the potential to optimise existing, or create novel electronic designs and standard cell libraries with respect to variability tolerance and power consumption without actually having to produce them. For the first time, an FPGA architecture will be available which also provides access to the underlying analogue layer in order to manipulate circuit characteristics. This kind of low-level post-place-and-route access to configured designs provides a whole new entry point for design optimisation strategies/algorithms/tools. Hence there are a wide range of potential beneficiaries: FPGA vendors, such as Xilinx, Altera, and Actel, as well as the FPGA design and application industry would be able to extend their design synthesisers with the option to optimise for stochastic variability, which would potentially accelerate the feasibility of sub-40nm technologies for FPGAs and facilitate high-level design with those FPGAs for a wide range of applications, including digital signal processing, aerospace &amp;amp; defence systems, ASIC prototyping, image/data processing and computer vision. Tool chain providers, such as Cadence, Synopsys and Mentor Graphics would be able to include, for example, the statistical analysis modules for stochastic variability and design optimisation algorithms, which will be essential tools for successful electronic design at sub-40nm technology nodes, which would significantly benefit the semiconductor design industry and standard cell designers by providing them with more accurate and reliable simulation results. The semiconductor fabrication industry, such as IBM, Intel and Samsung will potentially also benefit from the outcome of this research into stochastic variability. PAnDA as an actual hardware design platform offers a unique possibility to the semiconductor design industry, such as ARM, and Toshiba who could use it as a rapid prototyping platform for their IP cores at a smaller technology node, which would shorten time-to-market. In the same way designers of standard cell libraries and device modellers, such as semiconductor fabs, and GSS would benefit from optimisation algorithms and accelerated testing via a hardware platform when designing variability enhanced device models and standard cell libraries. Furthermore, ASIC designers could save significant amounts of time, particularly in the early stages of the design process, using PAnDA as a hardware-in-the-loop stochastic variability analysis tool to improve design productivity. All previous impact factors potentially lead to the benefit of the FPGA industry as a whole, as they might contribute to an early adoption and feasibility of sub-40nm technologies.</gtr:potentialImpactText><gtr:fund><gtr:end>2015-03-31</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2010-10-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>1220675</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs><gtr:impactSummaryOutput><gtr:description>Currently, with 6 month left on the project, the findings from the project have mainly been used in the production of conference and journal papers. In addition, two VLSI chip runs have been fabricated, with a third about to happen.</gtr:description><gtr:id>2A580B09-F94C-4680-BFD6-15571F156FD6</gtr:id><gtr:impactTypes/><gtr:outcomeId>54475010edb4d5.59503768</gtr:outcomeId></gtr:impactSummaryOutput></gtr:impactSummaryOutputs><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>This research has developed an understanding of how stochastic variability affects circuit design and has proposed novel design methodologies to overcome these intrinsic variations. A novel reconfigurable variability tolerant architecture - Programmable Analogue and Digital Array (PAnDA) - has been developed and realised as a VLSI chip. This device allows variability aware design and rapid prototyping by exploiting the configuration options of the new architecture. In achieve these steps we have:
1. Proposed a variability tolerant architecture that encompasses reconfigurable analogue (Configurable Analogue
Blocks - CAB) as well as digital (Configurable Logic Blocks - CLB) building blocks. This architecture allows variability aware design optimisation and realisation using bio-inspired approaches.
2. The architecture allows the study of the effects of stochastic variability on designs, by providing alternative
configurations of CMOS logic in a CAB/CLB. 
3. Given the variety of design alternatives on different levels that are present in this reconfigurable architecture, a number of novel approaches to fault tolerant designs have been proposed.
4. In addition, the hardware platform provides a capability of accelerating the statistical analysis of stochastic variability in circuit designs, by exploiting intrinsic variations of the chip without the need for a computationally expensive simulation.</gtr:description><gtr:exploitationPathways>The project still has 6 months left, but the chip designs and mechanisms produced could have applications within the VLSI design domains and thus to take forward this work we will be continuing discussions with colleagues from major semiconductor design houses. This has already been somewhat achieved via a Workshop funded by this project in March 2014.</gtr:exploitationPathways><gtr:id>60B43735-D654-4B71-B8EA-587C9A76AA62</gtr:id><gtr:outcomeId>54474ed5056281.15838688</gtr:outcomeId><gtr:sectors><gtr:sector>Aerospace, Defence and Marine,Digital/Communication/Information Technologies (including Software),Electronics</gtr:sector></gtr:sectors></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs><gtr:spinOutOutput><gtr:companyName>ngenics Global Ltd</gtr:companyName><gtr:description>EDA tools to perform optimisation of digital and analogue circuit designs.</gtr:description><gtr:id>F5718F3E-CC81-400F-83B9-82AA35CD8A6C</gtr:id><gtr:impact>The company has had a number of contacts to undertake cell optimisations for UK and Japanese companies.</gtr:impact><gtr:outcomeId>58935a132a5a80.02314980</gtr:outcomeId><gtr:url>http://www.ngenics.co.uk</gtr:url><gtr:yearCompanyFormed>2012</gtr:yearCompanyFormed></gtr:spinOutOutput></gtr:spinOutOutputs></gtr:output><gtr:publications><gtr:publication><gtr:id>B5B9233F-FAB3-487D-8A57-247EF03118A7</gtr:id><gtr:title>Multiobjective Genetic Algorithm for Routability-Driven Circuit Clustering on FPGAs</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/8aad45a6347919df8fe9394f1fc8a145"><gtr:id>8aad45a6347919df8fe9394f1fc8a145</gtr:id><gtr:otherNames>Wang, Y</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>563b1d87ba15f2.12245097</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>9D1FE038-6FCD-4313-87E7-295BCFD5ECBF</gtr:id><gtr:title>Two step evolution strategy for device motif BSIM model parameter extraction</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/9dbb9ff5bc7b991e60cd9a11dfa4ea95"><gtr:id>9dbb9ff5bc7b991e60cd9a11dfa4ea95</gtr:id><gtr:otherNames>Xiao Y</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>54211ed51ee5c2.39773915</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>E2862BF9-E0BC-4FF6-A334-4C6660C69F94</gtr:id><gtr:title>Circuit Design Optimisation Using a Modified Genetic Algorithm and Device Layout Motifs</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/1c5ab78c58b8f860cb168a0ccbffb7c2"><gtr:id>1c5ab78c58b8f860cb168a0ccbffb7c2</gtr:id><gtr:otherNames>Xiao, Y</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>563b1d21c28786.10176191</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>92AEFB07-74D1-4D54-8B77-556250D3012D</gtr:id><gtr:title>Circuit Optimization using Device Layout Motifs</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/1c5ab78c58b8f860cb168a0ccbffb7c2"><gtr:id>1c5ab78c58b8f860cb168a0ccbffb7c2</gtr:id><gtr:otherNames>Xiao, Y</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>563b1cb3db7912.51262507</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>C2F24E0B-3595-48B4-AF92-7E108C027EFB</gtr:id><gtr:title>An evolutionary approach to runtime variability mapping and mitigation on a multi-reconfigurable architecture</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/2808aae4f5ef930c9f260b8a2e69c45b"><gtr:id>2808aae4f5ef930c9f260b8a2e69c45b</gtr:id><gtr:otherNames>Bale S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>58935e5fa0b831.89604722</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>AF948A15-C8BE-4EEA-B3FF-71E811F26398</gtr:id><gtr:title>Overcoming faults using evolution on the PAnDA architecture</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/92c45b2677302fd95d875aa529f3196e"><gtr:id>92c45b2677302fd95d875aa529f3196e</gtr:id><gtr:otherNames>Campos P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:isbn>978-1-4799-0453-2</gtr:isbn><gtr:outcomeId>doi_53d056056eb85a5d</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>66209DD4-B3FD-4295-8983-3AC253815A15</gtr:id><gtr:title>A Programmable Analogue and Digital Array for Bio-Inspired Electronic Design Optimisation at Nano-Scale Silicon Technology Nodes</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/7b90820f6377e652cb3b35a418b1d5c4"><gtr:id>7b90820f6377e652cb3b35a418b1d5c4</gtr:id><gtr:otherNames>Andrew Martin Tyrrell (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>m_663520198213d7e944</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>4A7C1BA1-E292-4324-B3ED-B02729803706</gtr:id><gtr:title>A hierarchical fault tolerant system on the PAnDA device with low disruption</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/7365010a4e74663b9466a62da90dc5e5"><gtr:id>7365010a4e74663b9466a62da90dc5e5</gtr:id><gtr:otherNames>Lawson D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>54211f2bc37760.38038601</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>FB0307DB-F753-42A8-8836-66D14ED01E37</gtr:id><gtr:title>Two-Phase Multiobjective Genetic Algorithm for Constrained Circuit Clustering on FPGAs</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/8aad45a6347919df8fe9394f1fc8a145"><gtr:id>8aad45a6347919df8fe9394f1fc8a145</gtr:id><gtr:otherNames>Wang, Y</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>563b1eb8c61172.65973531</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>3D052EF9-A0C5-411D-856D-ABD61C97757E</gtr:id><gtr:title>Variability mapping at runtime using the PAnDA multi-reconfigurable architecture</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/2808aae4f5ef930c9f260b8a2e69c45b"><gtr:id>2808aae4f5ef930c9f260b8a2e69c45b</gtr:id><gtr:otherNames>Bale S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>58935ed8ab2518.78966045</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>10DDF2B0-CCC5-40BD-B933-C6D6971A6F26</gtr:id><gtr:title>Optimising Ring Oscillator Frequency on a Novel FPGA Device via Partial Reconfiguration</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/db59223c3a1b8b3fb989c6a28fa73742"><gtr:id>db59223c3a1b8b3fb989c6a28fa73742</gtr:id><gtr:otherNames>Campos, P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>563b1e50c6c033.95351912</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>A8BADA0C-5E87-4CE8-9ECE-103C17F2ADBE</gtr:id><gtr:title>PAnDA: A Reconfigurable Architecture that Adapts to Physical Substrate Variations</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computers</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/5a3aabcaa9fd883d77d7401fb9ae5630"><gtr:id>5a3aabcaa9fd883d77d7401fb9ae5630</gtr:id><gtr:otherNames>Walker J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>m_76641807181369ce1e</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>4ECE828D-075A-442C-BA9C-BD6B2EEF8451</gtr:id><gtr:title>Exploiting the reconfigurability of the PAnDA architecture to overcome physical substrate variations</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/5a3aabcaa9fd883d77d7401fb9ae5630"><gtr:id>5a3aabcaa9fd883d77d7401fb9ae5630</gtr:id><gtr:otherNames>Walker J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>54211e770ca586.67024490</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>12C69E25-3DFD-4F08-A47F-D819993B4AFC</gtr:id><gtr:title>PAnDA: A Reconfigurable Architecture that Adapts to Physical Substrate Variations</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computers</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/5a3aabcaa9fd883d77d7401fb9ae5630"><gtr:id>5a3aabcaa9fd883d77d7401fb9ae5630</gtr:id><gtr:otherNames>Walker J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>doi_53d05d05d1b2960f</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>FAF16C00-3127-4497-A726-34891405C751</gtr:id><gtr:title>Fighting stochastic variability in a D-type flip-flop with transistor-level reconfiguration</gtr:title><gtr:parentPublicationTitle>IET Computers &amp; Digital Techniques</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/18e150a6a2a0c6adbbb751b3607525f2"><gtr:id>18e150a6a2a0c6adbbb751b3607525f2</gtr:id><gtr:otherNames>Trefzer M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>5675fe0798907</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>F1EDC862-D01B-42AD-B772-5C0486A525CC</gtr:id><gtr:title>Evolving Hierarchical Low Disruption Fault Tolerance Strategies for a Novel Programmable Device</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/fcffb3ef1efce5fee42ada24600d1cf6"><gtr:id>fcffb3ef1efce5fee42ada24600d1cf6</gtr:id><gtr:otherNames>Lawson, D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>563b1df0038876.20886417</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>673F9A50-CC24-499B-BB35-5B4CF51A67B0</gtr:id><gtr:title>Hierarchical Strategies for Efficient Fault Recovery on the Reconfigurable PAnDA Device</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computers</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/18e150a6a2a0c6adbbb751b3607525f2"><gtr:id>18e150a6a2a0c6adbbb751b3607525f2</gtr:id><gtr:otherNames>Trefzer M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>589311ef30f321.12350916</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>6E5F6C7A-2023-4D55-8938-5F1536F25DA4</gtr:id><gtr:title>Designing function configuration decoders for the PAnDA architecture using multi-objective Cartesian Genetic Programming</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/5a3aabcaa9fd883d77d7401fb9ae5630"><gtr:id>5a3aabcaa9fd883d77d7401fb9ae5630</gtr:id><gtr:otherNames>Walker J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>54211e07c33f61.92650820</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/I005838/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>2770EFE0-D127-47F1-9FC0-AABDCE301DD3</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>VLSI Design</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>