<html>
<head>
    <title>./ch3/exercise_3_6_b.vhdl</title>
    <link rel="stylesheet" type="text/css" href="../style/vhdocl.css">
</head>
<body>

<table border="0" width="100%"><tr><td align="left">

</td><td align="center">
<a href="../index.html">Home</a>
&nbsp;&nbsp; -- &nbsp;&nbsp;
<a href="../hierarchy.html">Hierarchy</a>
&nbsp;&nbsp; -- &nbsp;&nbsp;
<a href="../packages.html">Packages</a>
&nbsp;&nbsp; -- &nbsp;&nbsp;
<a href="../entities.html">Entities</a>
&nbsp;&nbsp; -- &nbsp;&nbsp;
<a href="../instantiations.html">Instantiations</a>
&nbsp;&nbsp; -- &nbsp;&nbsp;
<a href="../sources.html">Sources</a>

</td><td align="right">

</td></tr></table>

<hr>


<h1>Source file ch3/exercise_3_6_b.vhdl</h1>

<p><a href="../../ch3/exercise_3_6_b.vhdl">Link to file</a></p>
<table border="0" cellpadding="0"><tr><td><pre>
 1 
 2 
 3 
 4 
 5 
 6 
 7 
 8 
 9 
10 
11 
</pre></td><td width="15"></td><td>
<pre class="vhdlcode">
<div class="shaded"><span class="vhdldecl">library</span> <span class="vhdlieee">ieee</span>; 
</div><span class="vhdldecl">use</span> <span class="vhdlieee">ieee</span>.<span class="vhdlieee">std_logic_1164</span>.<span class="vhdlword">all</span>; 
<div class="shaded"><span class="vhdldecl">entity</span> <span class="identifier">sys2</span> <span class="vhdlword">is</span> 
</div>    <span class="vhdlword">port</span> (<span class="identifier">input_w</span>: <span class="vhdlio">in</span> <span class="vhdlieee typeid">std_logic</span>; 
<div class="shaded">         <span class="identifier">a_data</span>:   <span class="vhdlio">in</span> <span class="vhdlieee typeid">std_logic_vector</span>(7 <span class="vhdlword">downto</span> 0); 
</div>          <span class="identifier">b_data</span>:  <span class="vhdlio">in</span> <span class="vhdlieee typeid">std_logic_vector</span>(7 <span class="vhdlword">downto</span> 0); 
<div class="shaded">          <span class="identifier">clk</span>:     <span class="vhdlio">in</span> <span class="vhdlieee typeid">std_logic</span>; 
</div>          <span class="identifier">dat_4</span>:   <span class="vhdlio">out</span> <span class="vhdlieee typeid">std_logic_vector</span>(7 <span class="vhdlword">downto</span> 0); 
<div class="shaded">          <span class="identifier">dat_5</span>:   <span class="vhdlio">out</span> <span class="vhdlieee typeid">std_logic_vector</span>(2 <span class="vhdlword">downto</span> 0) 
</div>     ); 
<div class="shaded"><span class="vhdlword">end</span> <span class="identifier">sys2</span>; 
</div></pre>
</td></tr></table>

<hr>


Generated on 28 Sep 2021 21:47:11 with <a
href="http://www.volkerschatz.com/hardware/vhdocl.html">VHDocL</a>
V? (use install script to install properly)

</body>
</html>
