{"Source Block": ["oh/mio/hdl/mio_regs.v@157:167@HdlStmAssign", "   //################################ \n   always @ (posedge clk)\n     if(clkdiv_write)\n       clkphase_reg[31:0] <= data_in[31:0];\n\n   assign clkphase0[15:0]  = clkphase_reg[15:0];\n   assign clkphase1[15:0] = clkphase_reg[31:16];\n     \n   //###############################\n   //# RX DESTINATION ADDR (DMODE)\n   //################################ \n"], "Clone Blocks": [["oh/mio/hdl/mio_regs.v@158:168", "   always @ (posedge clk)\n     if(clkdiv_write)\n       clkphase_reg[31:0] <= data_in[31:0];\n\n   assign clkphase0[15:0]  = clkphase_reg[15:0];\n   assign clkphase1[15:0] = clkphase_reg[31:16];\n     \n   //###############################\n   //# RX DESTINATION ADDR (DMODE)\n   //################################ \n   always @ (posedge clk)\n"], ["oh/mio/hdl/mio_regs.v@153:165", "   assign clkdiv[7:0] = clkdiv_reg[7:0];\n\n   //###############################\n   //# CLKPHASE\n   //################################ \n   always @ (posedge clk)\n     if(clkdiv_write)\n       clkphase_reg[31:0] <= data_in[31:0];\n\n   assign clkphase0[15:0]  = clkphase_reg[15:0];\n   assign clkphase1[15:0] = clkphase_reg[31:16];\n     \n   //###############################\n"]], "Diff Content": {"Delete": [[162, "   assign clkphase0[15:0]  = clkphase_reg[15:0];\n"]], "Add": [[162, "   assign clkphase0[15:0] = clkphase_reg[15:0];\n"]]}}