{% set name = "yosys" %}
{% set version = "0.28" %}
{% set sha256 = "36048ef3493ab43cfaac0bb89fa405715b22acd3927bf7fd3c4b25f8ad541c22" %}

package:
  name: {{ name|lower }}
  version: {{ version }}

source:
  fn: {{ name }}-{{ version }}.tar.gz
  url: https://github.com/YosysHQ/{{ name }}/archive/refs/tags/yosys-{{ version }}.tar.gz
  sha256: {{ sha256 }}

build:
  number: 0
  skip: true  # [win]
  run_exports:
    - {{ pin_subpackage('yosys', max_pin='x') }}

requirements:
  build:
    - {{ compiler('c') }}
    - {{ compiler('cxx') }}
    - make
  host:
    - make
    - python
    - bison
    - boost
    - flex
    - graphviz
  run: []

test:
  commands:
    - make test
    - yosys-config --prefix
    - yosys-config --ldflags
  requires:
    - make

about:
  home: https://github.com/YosysHQ/yosys
  license: ISC
  license_family: ISC 
  license_file: COPYING
  summary: Yosys Open SYnthesis Suite
  description: |
    This is a framework for RTL synthesis tools. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains.
  dev_url: https://github.com/YosysHQ/yosys

extra:
  recipe-maintainers:
    - timkpaine
