<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="9">
  <kernel name="pcie_rtl" language="ip_c" vlnv="ucsc.edu:user:design_1_wrapper:1.0" attributes="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" hwControlProtocol="user_managed" interrupt="true">
    <ports>
      <port name="s_axi" mode="slave" range="0x0000FFFF" dataWidth="32" portType="addressable" base="0x0"/>
      <port name="m_axi" mode="master" range="0xFFFFFFFFFFFFFFFF" dataWidth="128" portType="addressable" base="0x0"/>
    </ports>
    <args>
    </args>
  </kernel>
</root>
