<stg><name>backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1</name>


<trans_list>

<trans id="405" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_27"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %mux_case_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %mux_case_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %mux_case_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %mux_case_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_3"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %mux_case_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_4"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %mux_case_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_5"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %mux_case_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_6"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %mux_case_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_7"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %add_i_71 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i_71"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %add_i_73 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i_73"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %add_i_75 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i_75"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %add_i_77 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i_77"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %add_i_79 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i_79"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %add_i_711 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i_711"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %add_i_713 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i_713"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %add_i_715 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i_715"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:17 %p_read715 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read7

]]></Node>
<StgValue><ssdm name="p_read715"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:18 %p_read614 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read6

]]></Node>
<StgValue><ssdm name="p_read614"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:19 %p_read513 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read5

]]></Node>
<StgValue><ssdm name="p_read513"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:20 %p_read412 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read4

]]></Node>
<StgValue><ssdm name="p_read412"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:21 %p_read311 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read3

]]></Node>
<StgValue><ssdm name="p_read311"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:22 %p_read210 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2

]]></Node>
<StgValue><ssdm name="p_read210"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:23 %p_read19 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1

]]></Node>
<StgValue><ssdm name="p_read19"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:24 %p_read_258 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read

]]></Node>
<StgValue><ssdm name="p_read_258"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:25 %store_ln0 = store i64 0, i64 %add_i_715

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:26 %store_ln0 = store i64 0, i64 %add_i_713

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:27 %store_ln0 = store i64 0, i64 %add_i_711

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:28 %store_ln0 = store i64 0, i64 %add_i_79

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:29 %store_ln0 = store i64 0, i64 %add_i_77

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:30 %store_ln0 = store i64 0, i64 %add_i_75

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:31 %store_ln0 = store i64 0, i64 %add_i_73

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:32 %store_ln0 = store i64 0, i64 %add_i_71

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:33 %store_ln0 = store i64 0, i64 %mux_case_7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:34 %store_ln0 = store i64 0, i64 %mux_case_6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:35 %store_ln0 = store i64 0, i64 %mux_case_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:36 %store_ln0 = store i64 0, i64 %mux_case_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:37 %store_ln0 = store i64 0, i64 %mux_case_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:38 %store_ln0 = store i64 0, i64 %mux_case_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:39 %store_ln0 = store i64 0, i64 %mux_case_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:40 %store_ln0 = store i64 0, i64 %mux_case_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:41 %store_ln81 = store i4 0, i4 %i_27

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:42 %br_ln0 = br void %VITIS_LOOP_82_2.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i:0 %i = load i4 %i_27

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_82_2.i:1 %icmp_ln81 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i:3 %br_ln81 = br i1 %icmp_ln81, void %VITIS_LOOP_82_2.i.split, void %_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_82_2.i.split:8 %zext_ln81 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:14 %w_l_plus1_T_addr = getelementptr i64 %w_l_plus1_T, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_addr"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:15 %w_l_plus1_T_load = load i3 %w_l_plus1_T_addr

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_load"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:18 %w_l_plus1_T_71_addr = getelementptr i64 %w_l_plus1_T_71, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_71_addr"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:19 %w_l_plus1_T_71_load = load i3 %w_l_plus1_T_71_addr

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_71_load"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:22 %w_l_plus1_T_72_addr = getelementptr i64 %w_l_plus1_T_72, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_72_addr"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:23 %w_l_plus1_T_72_load = load i3 %w_l_plus1_T_72_addr

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_72_load"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:26 %w_l_plus1_T_73_addr = getelementptr i64 %w_l_plus1_T_73, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_73_addr"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:27 %w_l_plus1_T_73_load = load i3 %w_l_plus1_T_73_addr

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_73_load"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:30 %w_l_plus1_T_74_addr = getelementptr i64 %w_l_plus1_T_74, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_74_addr"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:31 %w_l_plus1_T_74_load = load i3 %w_l_plus1_T_74_addr

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_74_load"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:34 %w_l_plus1_T_75_addr = getelementptr i64 %w_l_plus1_T_75, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_75_addr"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:35 %w_l_plus1_T_75_load = load i3 %w_l_plus1_T_75_addr

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_75_load"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:38 %w_l_plus1_T_76_addr = getelementptr i64 %w_l_plus1_T_76, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_76_addr"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:39 %w_l_plus1_T_76_load = load i3 %w_l_plus1_T_76_addr

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_76_load"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:42 %w_l_plus1_T_77_addr = getelementptr i64 %w_l_plus1_T_77, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_77_addr"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:43 %w_l_plus1_T_77_load = load i3 %w_l_plus1_T_77_addr

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_77_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="113" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:15 %w_l_plus1_T_load = load i3 %w_l_plus1_T_addr

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:16 %mul_i = dmul i64 %w_l_plus1_T_load, i64 %p_read_258

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:19 %w_l_plus1_T_71_load = load i3 %w_l_plus1_T_71_addr

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_71_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:23 %w_l_plus1_T_72_load = load i3 %w_l_plus1_T_72_addr

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_72_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:27 %w_l_plus1_T_73_load = load i3 %w_l_plus1_T_73_addr

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_73_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:31 %w_l_plus1_T_74_load = load i3 %w_l_plus1_T_74_addr

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_74_load"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:35 %w_l_plus1_T_75_load = load i3 %w_l_plus1_T_75_addr

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_75_load"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:39 %w_l_plus1_T_76_load = load i3 %w_l_plus1_T_76_addr

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_76_load"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:43 %w_l_plus1_T_77_load = load i3 %w_l_plus1_T_77_addr

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_77_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="122" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:16 %mul_i = dmul i64 %w_l_plus1_T_load, i64 %p_read_258

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:20 %mul_i_1 = dmul i64 %w_l_plus1_T_71_load, i64 %p_read19

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="124" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:16 %mul_i = dmul i64 %w_l_plus1_T_load, i64 %p_read_258

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:20 %mul_i_1 = dmul i64 %w_l_plus1_T_71_load, i64 %p_read19

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:24 %mul_i_2 = dmul i64 %w_l_plus1_T_72_load, i64 %p_read210

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="127" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:16 %mul_i = dmul i64 %w_l_plus1_T_load, i64 %p_read_258

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:20 %mul_i_1 = dmul i64 %w_l_plus1_T_71_load, i64 %p_read19

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:24 %mul_i_2 = dmul i64 %w_l_plus1_T_72_load, i64 %p_read210

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:28 %mul_i_3 = dmul i64 %w_l_plus1_T_73_load, i64 %p_read311

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="131" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:16 %mul_i = dmul i64 %w_l_plus1_T_load, i64 %p_read_258

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:20 %mul_i_1 = dmul i64 %w_l_plus1_T_71_load, i64 %p_read19

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:24 %mul_i_2 = dmul i64 %w_l_plus1_T_72_load, i64 %p_read210

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:28 %mul_i_3 = dmul i64 %w_l_plus1_T_73_load, i64 %p_read311

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:32 %mul_i_4 = dmul i64 %w_l_plus1_T_74_load, i64 %p_read412

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="136" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:16 %mul_i = dmul i64 %w_l_plus1_T_load, i64 %p_read_258

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:20 %mul_i_1 = dmul i64 %w_l_plus1_T_71_load, i64 %p_read19

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:24 %mul_i_2 = dmul i64 %w_l_plus1_T_72_load, i64 %p_read210

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:28 %mul_i_3 = dmul i64 %w_l_plus1_T_73_load, i64 %p_read311

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:32 %mul_i_4 = dmul i64 %w_l_plus1_T_74_load, i64 %p_read412

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:36 %mul_i_5 = dmul i64 %w_l_plus1_T_75_load, i64 %p_read513

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="142" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_82_2.i:2 %i_28 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="i_28"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:0 %mux_case_0_load_1 = load i64 %mux_case_0

]]></Node>
<StgValue><ssdm name="mux_case_0_load_1"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:1 %mux_case_1_load_1 = load i64 %mux_case_1

]]></Node>
<StgValue><ssdm name="mux_case_1_load_1"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:2 %mux_case_2_load_1 = load i64 %mux_case_2

]]></Node>
<StgValue><ssdm name="mux_case_2_load_1"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:3 %mux_case_3_load_1 = load i64 %mux_case_3

]]></Node>
<StgValue><ssdm name="mux_case_3_load_1"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:4 %mux_case_4_load_1 = load i64 %mux_case_4

]]></Node>
<StgValue><ssdm name="mux_case_4_load_1"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:5 %mux_case_5_load_1 = load i64 %mux_case_5

]]></Node>
<StgValue><ssdm name="mux_case_5_load_1"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:6 %mux_case_6_load_1 = load i64 %mux_case_6

]]></Node>
<StgValue><ssdm name="mux_case_6_load_1"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:7 %mux_case_7_load_1 = load i64 %mux_case_7

]]></Node>
<StgValue><ssdm name="mux_case_7_load_1"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_82_2.i.split:9 %trunc_ln81 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln81"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="3" op_2_bw="64" op_3_bw="3" op_4_bw="64" op_5_bw="3" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="3" op_10_bw="64" op_11_bw="3" op_12_bw="64" op_13_bw="3" op_14_bw="64" op_15_bw="3" op_16_bw="64" op_17_bw="64" op_18_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:13 %tmp = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %mux_case_0_load_1, i3 1, i64 %mux_case_1_load_1, i3 2, i64 %mux_case_2_load_1, i3 3, i64 %mux_case_3_load_1, i3 4, i64 %mux_case_4_load_1, i3 5, i64 %mux_case_5_load_1, i3 6, i64 %mux_case_6_load_1, i3 7, i64 %mux_case_7_load_1, i64 <undef>, i3 %trunc_ln81

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:17 %add_i = dadd i64 %tmp, i64 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:20 %mul_i_1 = dmul i64 %w_l_plus1_T_71_load, i64 %p_read19

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:24 %mul_i_2 = dmul i64 %w_l_plus1_T_72_load, i64 %p_read210

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:28 %mul_i_3 = dmul i64 %w_l_plus1_T_73_load, i64 %p_read311

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:32 %mul_i_4 = dmul i64 %w_l_plus1_T_74_load, i64 %p_read412

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:36 %mul_i_5 = dmul i64 %w_l_plus1_T_75_load, i64 %p_read513

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:40 %mul_i_6 = dmul i64 %w_l_plus1_T_76_load, i64 %p_read614

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:46 %switch_ln84 = switch i3 %trunc_ln81, void %arrayidx.i.i6.i867.case.7, i3 0, void %VITIS_LOOP_82_2.i.split.arrayidx.i.i6.i867.exit_crit_edge, i3 1, void %VITIS_LOOP_82_2.i.split.arrayidx.i.i6.i867.exit_crit_edge16, i3 2, void %arrayidx.i.i6.i867.case.2, i3 3, void %arrayidx.i.i6.i867.case.3, i3 4, void %arrayidx.i.i6.i867.case.4, i3 5, void %arrayidx.i.i6.i867.case.5, i3 6, void %arrayidx.i.i6.i867.case.6

]]></Node>
<StgValue><ssdm name="switch_ln84"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:0 %mux_case_0_load = load i64 %mux_case_0

]]></Node>
<StgValue><ssdm name="mux_case_0_load"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:1 %mux_case_1_load = load i64 %mux_case_1

]]></Node>
<StgValue><ssdm name="mux_case_1_load"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:2 %mux_case_2_load = load i64 %mux_case_2

]]></Node>
<StgValue><ssdm name="mux_case_2_load"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:3 %mux_case_3_load = load i64 %mux_case_3

]]></Node>
<StgValue><ssdm name="mux_case_3_load"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:4 %mux_case_4_load = load i64 %mux_case_4

]]></Node>
<StgValue><ssdm name="mux_case_4_load"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:5 %mux_case_5_load = load i64 %mux_case_5

]]></Node>
<StgValue><ssdm name="mux_case_5_load"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:6 %mux_case_6_load = load i64 %mux_case_6

]]></Node>
<StgValue><ssdm name="mux_case_6_load"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:7 %mux_case_7_load = load i64 %mux_case_7

]]></Node>
<StgValue><ssdm name="mux_case_7_load"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:8 %add_i_71_load = load i64 %add_i_71

]]></Node>
<StgValue><ssdm name="add_i_71_load"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:9 %add_i_73_load = load i64 %add_i_73

]]></Node>
<StgValue><ssdm name="add_i_73_load"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:10 %add_i_75_load = load i64 %add_i_75

]]></Node>
<StgValue><ssdm name="add_i_75_load"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:11 %add_i_77_load = load i64 %add_i_77

]]></Node>
<StgValue><ssdm name="add_i_77_load"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:12 %add_i_79_load = load i64 %add_i_79

]]></Node>
<StgValue><ssdm name="add_i_79_load"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:13 %add_i_711_load = load i64 %add_i_711

]]></Node>
<StgValue><ssdm name="add_i_711_load"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:14 %add_i_713_load = load i64 %add_i_713

]]></Node>
<StgValue><ssdm name="add_i_713_load"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:15 %add_i_715_load = load i64 %add_i_715

]]></Node>
<StgValue><ssdm name="add_i_715_load"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:16 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_715_out, i64 %add_i_715_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:17 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_713_out, i64 %add_i_713_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:18 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_711_out, i64 %add_i_711_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:19 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_79_out, i64 %add_i_79_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:20 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_77_out, i64 %add_i_77_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:21 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_75_out, i64 %add_i_75_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:22 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_73_out, i64 %add_i_73_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:23 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_71_out, i64 %add_i_71_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:24 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_7_out, i64 %mux_case_7_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:25 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_6_out, i64 %mux_case_6_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:26 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_5_out, i64 %mux_case_5_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:27 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_4_out, i64 %mux_case_4_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:28 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_3_out, i64 %mux_case_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:29 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_2_out, i64 %mux_case_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:30 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_1_out, i64 %mux_case_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:31 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_0_out, i64 %mux_case_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:32 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="161" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:17 %add_i = dadd i64 %tmp, i64 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:24 %mul_i_2 = dmul i64 %w_l_plus1_T_72_load, i64 %p_read210

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:28 %mul_i_3 = dmul i64 %w_l_plus1_T_73_load, i64 %p_read311

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:32 %mul_i_4 = dmul i64 %w_l_plus1_T_74_load, i64 %p_read412

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:36 %mul_i_5 = dmul i64 %w_l_plus1_T_75_load, i64 %p_read513

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:40 %mul_i_6 = dmul i64 %w_l_plus1_T_76_load, i64 %p_read614

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:44 %mul_i_7 = dmul i64 %w_l_plus1_T_77_load, i64 %p_read715

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="168" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:17 %add_i = dadd i64 %tmp, i64 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:28 %mul_i_3 = dmul i64 %w_l_plus1_T_73_load, i64 %p_read311

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:32 %mul_i_4 = dmul i64 %w_l_plus1_T_74_load, i64 %p_read412

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:36 %mul_i_5 = dmul i64 %w_l_plus1_T_75_load, i64 %p_read513

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:40 %mul_i_6 = dmul i64 %w_l_plus1_T_76_load, i64 %p_read614

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:44 %mul_i_7 = dmul i64 %w_l_plus1_T_77_load, i64 %p_read715

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="174" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:17 %add_i = dadd i64 %tmp, i64 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:32 %mul_i_4 = dmul i64 %w_l_plus1_T_74_load, i64 %p_read412

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:36 %mul_i_5 = dmul i64 %w_l_plus1_T_75_load, i64 %p_read513

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:40 %mul_i_6 = dmul i64 %w_l_plus1_T_76_load, i64 %p_read614

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:44 %mul_i_7 = dmul i64 %w_l_plus1_T_77_load, i64 %p_read715

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="179" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:17 %add_i = dadd i64 %tmp, i64 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:36 %mul_i_5 = dmul i64 %w_l_plus1_T_75_load, i64 %p_read513

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:40 %mul_i_6 = dmul i64 %w_l_plus1_T_76_load, i64 %p_read614

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:44 %mul_i_7 = dmul i64 %w_l_plus1_T_77_load, i64 %p_read715

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="183" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:21 %add_i_1 = dadd i64 %add_i, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="add_i_1"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:40 %mul_i_6 = dmul i64 %w_l_plus1_T_76_load, i64 %p_read614

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:44 %mul_i_7 = dmul i64 %w_l_plus1_T_77_load, i64 %p_read715

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="186" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:21 %add_i_1 = dadd i64 %add_i, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="add_i_1"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:44 %mul_i_7 = dmul i64 %w_l_plus1_T_77_load, i64 %p_read715

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="188" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:21 %add_i_1 = dadd i64 %add_i, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="add_i_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="189" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:21 %add_i_1 = dadd i64 %add_i, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="add_i_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="190" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:21 %add_i_1 = dadd i64 %add_i, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="add_i_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="191" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:25 %add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="add_i_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="192" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:25 %add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="add_i_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="193" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:25 %add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="add_i_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="194" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:25 %add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="add_i_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="195" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:25 %add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="add_i_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="196" st_id="23" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:29 %add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="add_i_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="197" st_id="24" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:29 %add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="add_i_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="198" st_id="25" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:29 %add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="add_i_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="199" st_id="26" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:29 %add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="add_i_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="200" st_id="27" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:29 %add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="add_i_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="201" st_id="28" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:33 %add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="add_i_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="202" st_id="29" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:33 %add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="add_i_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="203" st_id="30" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:33 %add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="add_i_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="204" st_id="31" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:33 %add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="add_i_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="205" st_id="32" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:33 %add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="add_i_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="206" st_id="33" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:37 %add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="add_i_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="207" st_id="34" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:37 %add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="add_i_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="208" st_id="35" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:37 %add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="add_i_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="209" st_id="36" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:37 %add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="add_i_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="210" st_id="37" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:37 %add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="add_i_5"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="211" st_id="38" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:41 %add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="add_i_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="212" st_id="39" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:41 %add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="add_i_6"/></StgValue>
</operation>

<operation id="213" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="trunc_ln81" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i6.i867.case.6:2 %br_ln84 = br void %arrayidx.i.i6.i867.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="214" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="trunc_ln81" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i6.i867.case.5:2 %br_ln84 = br void %arrayidx.i.i6.i867.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="215" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="trunc_ln81" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i6.i867.case.4:2 %br_ln84 = br void %arrayidx.i.i6.i867.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="216" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="trunc_ln81" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i6.i867.case.3:2 %br_ln84 = br void %arrayidx.i.i6.i867.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="217" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="trunc_ln81" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i6.i867.case.2:2 %br_ln84 = br void %arrayidx.i.i6.i867.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="218" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="trunc_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split.arrayidx.i.i6.i867.exit_crit_edge16:2 %br_ln84 = br void %arrayidx.i.i6.i867.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="219" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="trunc_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split.arrayidx.i.i6.i867.exit_crit_edge:2 %br_ln84 = br void %arrayidx.i.i6.i867.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="220" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="trunc_ln81" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i6.i867.case.7:2 %br_ln84 = br void %arrayidx.i.i6.i867.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="221" st_id="40" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:41 %add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="add_i_6"/></StgValue>
</operation>

<operation id="222" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i.i6.i867.exit:0 %store_ln81 = store i4 %i_28, i4 %i_27

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="223" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i6.i867.exit:1 %br_ln81 = br void %VITIS_LOOP_82_2.i

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="224" st_id="41" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:41 %add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="add_i_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="225" st_id="42" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:41 %add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="add_i_6"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="226" st_id="43" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:45 %add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="add_i_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="227" st_id="44" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:45 %add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="add_i_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="228" st_id="45" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:45 %add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="add_i_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="229" st_id="46" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:45 %add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="add_i_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="230" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:10 %specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln81"/></StgValue>
</operation>

<operation id="231" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:11 %speclooptripcount_ln81 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln81"/></StgValue>
</operation>

<operation id="232" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:12 %specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="233" st_id="47" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:45 %add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="add_i_7"/></StgValue>
</operation>

<operation id="234" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
arrayidx.i.i6.i867.case.6:0 %store_ln84 = store i64 %add_i_7, i64 %add_i_71

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="235" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i.i6.i867.case.6:1 %store_ln84 = store i64 %add_i_7, i64 %mux_case_6

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="236" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
arrayidx.i.i6.i867.case.5:0 %store_ln84 = store i64 %add_i_7, i64 %add_i_73

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="237" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i.i6.i867.case.5:1 %store_ln84 = store i64 %add_i_7, i64 %mux_case_5

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="238" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
arrayidx.i.i6.i867.case.4:0 %store_ln84 = store i64 %add_i_7, i64 %add_i_75

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="239" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i.i6.i867.case.4:1 %store_ln84 = store i64 %add_i_7, i64 %mux_case_4

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="240" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
arrayidx.i.i6.i867.case.3:0 %store_ln84 = store i64 %add_i_7, i64 %add_i_77

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="241" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i.i6.i867.case.3:1 %store_ln84 = store i64 %add_i_7, i64 %mux_case_3

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="242" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
arrayidx.i.i6.i867.case.2:0 %store_ln84 = store i64 %add_i_7, i64 %add_i_79

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="243" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i.i6.i867.case.2:1 %store_ln84 = store i64 %add_i_7, i64 %mux_case_2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="244" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split.arrayidx.i.i6.i867.exit_crit_edge16:0 %store_ln84 = store i64 %add_i_7, i64 %add_i_711

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="245" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split.arrayidx.i.i6.i867.exit_crit_edge16:1 %store_ln84 = store i64 %add_i_7, i64 %mux_case_1

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="246" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split.arrayidx.i.i6.i867.exit_crit_edge:0 %store_ln84 = store i64 %add_i_7, i64 %add_i_713

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="247" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split.arrayidx.i.i6.i867.exit_crit_edge:1 %store_ln84 = store i64 %add_i_7, i64 %mux_case_0

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="248" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
arrayidx.i.i6.i867.case.7:0 %store_ln84 = store i64 %add_i_7, i64 %add_i_715

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="249" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i.i6.i867.case.7:1 %store_ln84 = store i64 %add_i_7, i64 %mux_case_7

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
