#ifndef RATE_ADAPTION_CSR_MII_RATE_ADP_REG
#define RATE_ADAPTION_CSR_MII_RATE_ADP_REG

#define _RATE_ADP_P0_CTRL_0 0x100
#define _RATE_ADP_P0_CTRL_1 0x104
#define _RATE_ADP_P1_CTRL_0 0x108
#define _RATE_ADP_P1_CTRL_1 0x10c
#define _RATE_ADP_P2_CTRL_0 0x110
#define _RATE_ADP_P2_CTRL_1 0x114
#define _RATE_ADP_P3_CTRL_0 0x118
#define _RATE_ADP_P3_CTRL_1 0x11c
#define _RATE_ADP_IDL_CTRL_0 0x120
#define _RATE_ADP_DBG_p0_0 0x124
#define _RATE_ADP_DBG_p0_1 0x128
#define _RATE_ADP_DBG_p0_2 0x12c
#define _RATE_ADP_DBG_p0_3 0x130
#define _RATE_ADP_DBG_p0_4 0x134
#define _RATE_ADP_DBG_p0_5 0x138
#define _RATE_ADP_DBG_p0_7 0x140
#define _RATE_ADP_DBG_p0_8 0x144
#define _RATE_ADP_DBG_p0_9 0x148
#define _RATE_ADP_DBG_p0_10 0x14c
#define _RATE_ADP_DBG_p0_11 0x150
#define _RATE_ADP_DBG_p1_0 0x154
#define _RATE_ADP_DBG_p1_1 0x158
#define _RATE_ADP_DBG_p1_2 0x15c
#define _RATE_ADP_DBG_p1_3 0x160
#define _RATE_ADP_DBG_p1_4 0x164
#define _RATE_ADP_DBG_p1_5 0x168
#define _RATE_ADP_DBG_p1_7 0x170
#define _RATE_ADP_DBG_p1_8 0x174
#define _RATE_ADP_DBG_p1_9 0x178
#define _RATE_ADP_DBG_p1_10 0x17c
#define _RATE_ADP_DBG_p1_11 0x180
#define _RATE_ADP_DBG_p2_0 0x184
#define _RATE_ADP_DBG_p2_1 0x188
#define _RATE_ADP_DBG_p2_2 0x18c
#define _RATE_ADP_DBG_p2_3 0x190
#define _RATE_ADP_DBG_p2_4 0x194
#define _RATE_ADP_DBG_p2_5 0x198
#define _RATE_ADP_DBG_p2_7 0x200
#define _RATE_ADP_DBG_p2_8 0x204
#define _RATE_ADP_DBG_p2_9 0x208
#define _RATE_ADP_DBG_p2_10 0x20c
#define _RATE_ADP_DBG_p2_11 0x210
#define _RATE_ADP_DBG_p3_0 0x214
#define _RATE_ADP_DBG_p3_1 0x218
#define _RATE_ADP_DBG_p3_2 0x21c
#define _RATE_ADP_DBG_p3_3 0x220
#define _RATE_ADP_DBG_p3_4 0x224
#define _RATE_ADP_DBG_p3_5 0x228
#define _RATE_ADP_DBG_p3_7 0x230
#define _RATE_ADP_DBG_p3_8 0x234
#define _RATE_ADP_DBG_p3_9 0x238
#define _RATE_ADP_DBG_p3_10 0x23c
#define _RATE_ADP_DBG_p3_11 0x240
#define _RATE_DBG_RX_ER_P0_0 0x250
#define _RATE_DBG_RX_ER_P0_1 0x254
#define _RATE_DBG_RX_ER_P0_2 0x258
#define _RATE_DBG_RX_ER_P0_3 0x25c
#define _RATE_DBG_RX_ER_P1_0 0x260
#define _RATE_DBG_RX_ER_P1_1 0x264
#define _RATE_DBG_RX_ER_P1_2 0x268
#define _RATE_DBG_RX_ER_P1_3 0x26c
#define _RATE_DBG_RX_ER_P2_0 0x270
#define _RATE_DBG_RX_ER_P2_1 0x274
#define _RATE_DBG_RX_ER_P2_2 0x278
#define _RATE_DBG_RX_ER_P2_3 0x27c
#define _RATE_DBG_RX_ER_P3_0 0x280
#define _RATE_DBG_RX_ER_P3_1 0x284
#define _RATE_DBG_RX_ER_P3_2 0x288
#define _RATE_DBG_RX_ER_P3_3 0x28c
#define _MII_IPG_CNT_p0 0x290
#define _MII_IPG_CTRL_p0 0x294
#define _MII_IPG_CNT_p1 0x298
#define _MII_IPG_CTRL_p1 0x29c
#define _MII_IPG_CNT_p2 0x2a0
#define _MII_IPG_CTRL_p2 0x2a4
#define _MII_IPG_CNT_p3 0x2a8
#define _MII_IPG_CTRL_p3 0x2ac
#define _MII_RA_AN_ENABLE 0x300
#endif