// Seed: 3184744126
module module_0;
  logic id_1;
  ;
  generate
    begin : LABEL_0
      parameter id_2 = 1;
    end
    begin : LABEL_1
      logic id_3 = id_1;
      parameter id_4 = (-1);
      begin : LABEL_2
        assign id_3 = 1;
      end
      if (1) logic id_5;
    end
    logic id_6;
    ;
  endgenerate
  always if (1) @(posedge {id_1, id_6, 1'b0}) @(negedge -1);
  wire id_7;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    input wire id_2,
    input uwire id_3,
    input wire id_4,
    input wand id_5,
    input tri0 id_6
);
  module_0 modCall_1 ();
endmodule
