

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_154_1_proc'
================================================================
* Date:           Mon Mar 25 12:40:06 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        falcon_hls_clean
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_154_1   |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_159_2  |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%m = alloca i32 1"   --->   Operation 9 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 10 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.83ns)   --->   "%p_read_3 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read"   --->   Operation 11 'read' 'p_read_3' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ni_cast12_i_loc = alloca i64 1"   --->   Operation 12 'alloca' 'ni_cast12_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.83ns)   --->   "%a_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %a"   --->   Operation 14 'read' 'a_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 1024, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 1, i64 %t"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %p_read_3, i64 %m"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%m_4 = load i64 %m" [hls_source/my_intt.c:154]   --->   Operation 19 'load' 'm_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%t_1 = load i64 %t" [hls_source/my_intt.c:158]   --->   Operation 20 'load' 't_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_4, i32 1, i32 63" [hls_source/my_intt.c:154]   --->   Operation 21 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.13ns)   --->   "%icmp_ln154 = icmp_eq  i63 %tmp, i63 0" [hls_source/my_intt.c:154]   --->   Operation 22 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %icmp_ln154, void %VITIS_LOOP_159_2.i, void %for.cond40.i.preheader" [hls_source/my_intt.c:154]   --->   Operation 23 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [hls_source/my_intt.c:157]   --->   Operation 24 'specloopname' 'specloopname_ln157' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%m_5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_4, i32 1, i32 63" [hls_source/my_intt.c:157]   --->   Operation 25 'partselect' 'm_5' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i63 %m_5" [hls_source/my_intt.c:157]   --->   Operation 26 'zext' 'zext_ln157' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln155_1 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %m_4, i32 1, i32 10" [hls_source/my_intt.c:155]   --->   Operation 27 'partselect' 'trunc_ln155_1' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln158 = trunc i64 %t_1" [hls_source/my_intt.c:158]   --->   Operation 28 'trunc' 'trunc_ln158' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%t_2 = shl i64 %t_1, i64 1" [hls_source/my_intt.c:158]   --->   Operation 29 'shl' 't_2' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.42ns)   --->   "%br_ln159 = br void %VITIS_LOOP_165_3.i" [hls_source/my_intt.c:159]   --->   Operation 30 'br' 'br_ln159' <Predicate = (!icmp_ln154)> <Delay = 0.42>
ST_2 : Operation 31 [2/2] (0.42ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4, i64 %p_read_3, i31 %ni_cast12_i_loc"   --->   Operation 31 'call' 'call_ln0' <Predicate = (icmp_ln154)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.02>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%indvars_iv_i = phi i64 %add_ln159, void %VITIS_LOOP_165_3.split.i, i64 %t_1, void %VITIS_LOOP_159_2.i"   --->   Operation 32 'phi' 'indvars_iv_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%j1_2 = phi i64 %j1, void %VITIS_LOOP_165_3.split.i, i64 0, void %VITIS_LOOP_159_2.i"   --->   Operation 33 'phi' 'j1_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%i = phi i63 %i_1, void %VITIS_LOOP_165_3.split.i, i63 0, void %VITIS_LOOP_159_2.i"   --->   Operation 34 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.13ns)   --->   "%icmp_ln159 = icmp_eq  i63 %i, i63 %m_5" [hls_source/my_intt.c:159]   --->   Operation 35 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.08ns)   --->   "%i_1 = add i63 %i, i63 1" [hls_source/my_intt.c:159]   --->   Operation 37 'add' 'i_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %VITIS_LOOP_165_3.split.i, void %for.end39.loopexit.i" [hls_source/my_intt.c:159]   --->   Operation 38 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i63 %i" [hls_source/my_intt.c:159]   --->   Operation 39 'trunc' 'trunc_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.78ns)   --->   "%add_ln164 = add i10 %trunc_ln159, i10 %trunc_ln155_1" [hls_source/my_intt.c:164]   --->   Operation 40 'add' 'add_ln164' <Predicate = (!icmp_ln159)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i10 %add_ln164" [hls_source/my_intt.c:164]   --->   Operation 41 'zext' 'zext_ln164' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%iGMb_addr = getelementptr i14 %iGMb, i64 0, i64 %zext_ln164" [hls_source/my_intt.c:164]   --->   Operation 42 'getelementptr' 'iGMb_addr' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (1.23ns)   --->   "%s = load i10 %iGMb_addr" [hls_source/my_intt.c:164]   --->   Operation 43 'load' 's' <Predicate = (!icmp_ln159)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>
ST_3 : Operation 44 [1/1] (1.08ns)   --->   "%j1 = add i64 %t_2, i64 %j1_2" [hls_source/my_intt.c:159]   --->   Operation 44 'add' 'j1' <Predicate = (!icmp_ln159)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.08ns)   --->   "%add_ln159 = add i64 %t_2, i64 %indvars_iv_i" [hls_source/my_intt.c:159]   --->   Operation 45 'add' 'add_ln159' <Predicate = (!icmp_ln159)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln154 = store i64 %t_2, i64 %t" [hls_source/my_intt.c:154]   --->   Operation 46 'store' 'store_ln154' <Predicate = (icmp_ln159)> <Delay = 0.42>
ST_3 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln154 = store i64 %zext_ln157, i64 %m" [hls_source/my_intt.c:154]   --->   Operation 47 'store' 'store_ln154' <Predicate = (icmp_ln159)> <Delay = 0.42>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln154 = br void %while.cond.i" [hls_source/my_intt.c:154]   --->   Operation 48 'br' 'br_ln154' <Predicate = (icmp_ln159)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.66>
ST_4 : Operation 49 [1/2] (1.23ns)   --->   "%s = load i10 %iGMb_addr" [hls_source/my_intt.c:164]   --->   Operation 49 'load' 's' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>
ST_4 : Operation 50 [2/2] (0.42ns)   --->   "%call_ln159 = call void @Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3, i64 %j1_2, i64 %indvars_iv_i, i64 %a_read, i16 %gmem0, i63 %trunc_ln158, i14 %s" [hls_source/my_intt.c:159]   --->   Operation 50 'call' 'call_ln159' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [hls_source/my_intt.c:155]   --->   Operation 51 'specloopname' 'specloopname_ln155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln159 = call void @Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3, i64 %j1_2, i64 %indvars_iv_i, i64 %a_read, i16 %gmem0, i63 %trunc_ln158, i14 %s" [hls_source/my_intt.c:159]   --->   Operation 52 'call' 'call_ln159' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln159 = br void %VITIS_LOOP_165_3.i" [hls_source/my_intt.c:159]   --->   Operation 53 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.13>
ST_6 : Operation 54 [1/2] (1.13ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4, i64 %p_read_3, i31 %ni_cast12_i_loc"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%ni_cast12_i_loc_load = load i31 %ni_cast12_i_loc"   --->   Operation 55 'load' 'ni_cast12_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5, i64 %p_read_3, i64 %a_read, i16 %gmem0, i31 %ni_cast12_i_loc_load"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5, i64 %p_read_3, i64 %a_read, i16 %gmem0, i31 %ni_cast12_i_loc_load"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.27ns
The critical path consists of the following:
	wire read operation ('p_read_3') on port 'p_read' [7]  (1.84 ns)
	'store' operation ('store_ln0') of variable 'p_read_3' on local variable 'm' [13]  (0.427 ns)

 <State 2>: 1.56ns
The critical path consists of the following:
	'load' operation ('m', hls_source/my_intt.c:154) on local variable 'm' [16]  (0 ns)
	'icmp' operation ('icmp_ln154', hls_source/my_intt.c:154) [19]  (1.13 ns)
	blocking operation 0.427 ns on control path)

 <State 3>: 2.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', hls_source/my_intt.c:159) [32]  (0 ns)
	'add' operation ('add_ln164', hls_source/my_intt.c:164) [40]  (0.787 ns)
	'getelementptr' operation ('iGMb_addr', hls_source/my_intt.c:164) [42]  (0 ns)
	'load' operation ('s', hls_source/my_intt.c:164) on array 'iGMb' [43]  (1.24 ns)

 <State 4>: 1.66ns
The critical path consists of the following:
	'load' operation ('s', hls_source/my_intt.c:164) on array 'iGMb' [43]  (1.24 ns)
	'call' operation ('call_ln159', hls_source/my_intt.c:159) to 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3' [44]  (0.427 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 1.13ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4' [53]  (1.13 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
