/* Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(5CSEMA5) Path("F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/output_files/") File("output_file.jic") MfrSpec(OpMask(1) SEC_Device(EPCS128) Child_OpMask(1 7));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
