0.6
2018.3
Dec  7 2018
00:33:28
E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/imports/new/axi-master.v,1747674875,verilog,,,,axi_master,,,,,,,,
E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/imports/new/processing_element.v,1746975040,verilog,,E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/imports/new/systolic_array.v,,fpu_adder;fpu_multiplier;leftshifted;priorityencoder;processing_element;rightshifted,,,,,,,,
E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/imports/new/systolic_array.v,1747595736,verilog,,,,systolic_array,,,,,,,,
