// Seed: 4215605750
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    input logic id_1
    , id_3,
    inout id_2
);
  logic id_4;
  assign id_2 = 1;
endmodule
