package spatial.codegen.chiselgen

import argon.codegen.chiselgen.ChiselCodegen
import spatial.api.SRAMExp
import spatial.SpatialConfig
import spatial.SpatialExp

trait ChiselGenSRAM extends ChiselCodegen {
  val IR: SpatialExp
  import IR._

  private var nbufs: List[(Sym[SRAM[_]], Int)] = List()

  override protected def remap(tp: Type[_]): String = tp match {
    case tp: SRAMType[_] => src"Array[${tp.child}]"
    case _               => super.remap(tp)
  }

  override protected def spatialNeedsFPType(tp: Type[_]): Boolean =
    tp match { // FIXME: Why doesn't overriding needsFPType work here?!?!
      case FixPtType(s, d, f) => if (s) true else if (f == 0) false else true
      case IntType()          => false
      case LongType()         => false
      case FloatType()        => true
      case DoubleType()       => true
      case _                  => super.needsFPType(tp)
    }

  override def quote(s: Exp[_]): String = {
    if (SpatialConfig.enableNaming) {
      s match {
        case lhs: Sym[_] =>
          val Op(rhs) = lhs
          rhs match {
            case SRAMNew(dims) =>
              s"""x${lhs.id}_${nameOf(lhs)
                .getOrElse("sram")
                .replace("$", "")}"""
            case _ =>
              super.quote(s)
          }
        case _ =>
          super.quote(s)
      }
    } else {
      super.quote(s)
    }
  }

  def flattenAddress(dims: Seq[Exp[Index]],
                     indices: Seq[Exp[Index]],
                     ofs: Option[Exp[Index]]): String = {
    val strides = List.tabulate(dims.length) { i =>
      (dims.drop(i + 1).map(quote) :+ "1").mkString("*")
    }
    indices
      .zip(strides)
      .map { case (i, s) => src"$i*$s" }
      .mkString(" + ") + ofs
      .map { o =>
        src" + $o"
      }
      .getOrElse("")
  }

  override protected def emitNode(lhs: Sym[_], rhs: Op[_]): Unit = rhs match {
    case op @ SRAMNew(dimensions) =>
      withStream(getStream("GlobalWires")) {
        duplicatesOf(lhs).zipWithIndex.foreach {
          case (mem, i) =>
            val rParZip = readersOf(lhs)
              .filter { read =>
                dispatchOf(read, lhs) contains i
              }
              .map { r =>
                val par = r.node match {
                  case Def(_: SRAMLoad[_])                => 1
                  case Def(a @ ParSRAMLoad(_, inds, ens)) => inds.length
                }
                val port = portsOf(r, lhs, i).toList.head
                (par, port)
              }
            val rPar      = rParZip.map { _._1 }.mkString(",")
            val rBundling = rParZip.map { _._2 }.mkString(",")
            val wPar = writersOf(lhs)
              .filter { write =>
                dispatchOf(write, lhs) contains i
              }
              .filter { w =>
                portsOf(w, lhs, i).toList.length == 1
              }
              .map { w =>
                w.node match {
                  case Def(_: SRAMStore[_]) => 1
                  case Def(a @ ParSRAMStore(_, _, _, ens)) =>
                    ens match {
                      case Op(ListVector(elems)) =>
                        elems.length // Was this deprecated?
                      case _ => ens.length
                    }
                }
              }
              .mkString(",")
            val broadcasts = writersOf(lhs)
              .filter { w =>
                portsOf(w, lhs, i).toList.length > 1
              }
              .map { w =>
                w.node match {
                  case Def(_: SRAMStore[_]) => 1
                  case Def(a @ ParSRAMStore(_, _, _, ens)) =>
                    ens match {
                      case Op(ListVector(elems)) =>
                        elems.length // Was this deprecated?
                      case _ => ens.length
                    }
                }
              } // Should only have 1 or 0
            val bPar  = if (broadcasts.length == 1) broadcasts.head else 0
            val width = bitWidth(lhs.tp.typeArguments.head)

            mem match {
              case BankedMemory(dims, depth, isAccum) =>
                val strides = s"""List(${dims.map(_.banks).mkString(",")})"""
                if (depth == 1) {
                  open(src"""val ${lhs}_$i = Module(new SRAM(List(${dimensions
                    .mkString(",")}), ${width}, """)
                  emit(src"""List(${dims
                    .map(_.banks)
                    .mkString(",")}), $strides,""")
                  emit(src"""List($wPar), List($rPar), BankedMemory""")
                  close("))")
                } else {
                  nbufs = nbufs :+ (lhs.asInstanceOf[Sym[SRAM[_]]], i)
                  open(
                    src"""val ${lhs}_$i = Module(new NBufSRAM(List(${dimensions
                      .mkString(",")}), $depth, ${width},""")
                  emit(src"""List(${dims
                    .map(_.banks)
                    .mkString(",")}), $strides,""")
                  emit(
                    src"""List($wPar), List($rPar), List($rBundling), $bPar, BankedMemory""")
                  close("))")
                }
              case DiagonalMemory(strides, banks, depth, isAccum) =>
                if (depth == 1) {
                  open(src"""val ${lhs}_$i = Module(new SRAM(List(${dimensions
                    .mkString(",")}), ${width}, """)
                  emit(src"""List(${Array
                    .fill(dimensions.length) { s"$banks" }
                    .mkString(",")}), List(${strides.mkString(",")}),""")
                  emit(src"""List($wPar), List($rPar), DiagonalMemory""")
                  close("))")
                } else {
                  nbufs = nbufs :+ (lhs.asInstanceOf[Sym[SRAM[_]]], i)
                  open(
                    src"""val ${lhs}_$i = Module(new NBufSRAM(List(${dimensions
                      .mkString(",")}), $depth, ${width},""")
                  emit(src"""List(${Array
                    .fill(dimensions.length) { s"$banks" }
                    .mkString(",")}), List(${strides.mkString(",")}),""")
                  emit(
                    src"""List($wPar), List($rPar), List($rBundling), $bPar, DiagonalMemory""")
                  close("))")
                }
            }
        }
      }

    case SRAMLoad(sram, dims, is, ofs, en) =>
      val dispatch = dispatchOf(lhs, sram)
      val rPar     = 1 // Because this is SRAMLoad node
      val width    = bitWidth(sram.tp.typeArguments.head)
      emit(s"""// Assemble multidimR vector""")
      dispatch.foreach { i =>
        val parent = readersOf(sram).find { _.node == lhs }.get.ctrlNode
        val enable = src"""${parent}_en"""
        emit(
          src"""val ${lhs}_rVec = Wire(Vec(${rPar}, new multidimR(${dims.length}, ${width})))""")
        emit(src"""${lhs}_rVec(0).en := $enable & $en""")
        is.zipWithIndex.foreach {
          case (ind, j) =>
            emit(
              src"""${lhs}_rVec(0).addr($j) := ${ind}.number // Assume always an int""")
        }
        val p = portsOf(lhs, sram, i).head
        emit(
          src"""val ${lhs}_base = ${sram}_$i.connectRPort(Vec(${lhs}_rVec.toArray), $p)""")
        sram.tp.typeArguments.head match {
          case FixPtType(s, d, f) =>
            if (spatialNeedsFPType(sram.tp.typeArguments.head)) {
              emit(s"""val ${quote(lhs)} = Utils.FixedPoint($s,$d,$f, ${quote(
                sram)}_$i.io.output.data(${quote(lhs)}_base))""")
            } else {
              emit(src"""val $lhs = ${sram}_$i.io.output.data(${lhs}_base)""")
            }
          case _ =>
            emit(src"""val $lhs = ${sram}_$i.io.output.data(${lhs}_base)""")
        }
      }

    case SRAMStore(sram, dims, is, ofs, v, en) =>
      val width  = bitWidth(sram.tp.typeArguments.head)
      val parent = writersOf(sram).find { _.node == lhs }.get.ctrlNode
      val enable = src"""${parent}_datapath_en"""
      emit(s"""// Assemble multidimW vector""")
      emit(
        src"""val ${lhs}_wVec = Wire(Vec(1, new multidimW(${dims.length}, ${width}))) """)
      sram.tp.typeArguments.head match {
        case FixPtType(s, d, f) =>
          if (spatialNeedsFPType(sram.tp.typeArguments.head)) {
            emit(src"""${lhs}_wVec(0).data := ${v}.number""")
          } else {
            emit(src"""${lhs}_wVec(0).data := ${v}""")
          }
        case _ => emit(src"""${lhs}_wVec(0).data := ${v}""")
      }
      emit(src"""${lhs}_wVec(0).en := ${en} & ${enable}""")
      is.zipWithIndex.foreach {
        case (ind, j) =>
          emit(
            src"""${lhs}_wVec(0).addr($j) := ${ind}.number // Assume always an int""")
      }
      duplicatesOf(sram).zipWithIndex.foreach {
        case (mem, i) =>
          val p = portsOf(lhs, sram, i).mkString(",")
          emit(src"""${sram}_$i.connectWPort(${lhs}_wVec, List(${p})) """)
      }

    case _ => super.emitNode(lhs, rhs)
  }

  override protected def emitFileFooter() {
    withStream(getStream("BufferControlCxns")) {
      nbufs.foreach {
        case (mem, i) =>
          val readers = readersOf(mem)
          val writers = writersOf(mem)
          val readPorts = readers
            .filter { reader =>
              dispatchOf(reader, mem).contains(i)
            }
            .groupBy { a =>
              portsOf(a, mem, i)
            }
          val writePorts = writers
            .filter { writer =>
              dispatchOf(writer, mem).contains(i)
            }
            .groupBy { a =>
              portsOf(a, mem, i)
            }
          // Console.println(s"working on $mem $i $readers $readPorts $writers $writePorts")
          // Console.println(s"${readPorts.map{case (_, readers) => readers}}")
          // Console.println(s"innermost ${readPorts.map{case (_, readers) => readers.flatMap{a => topControllerOf(a,mem,i)}.head}.head.node}")
          // Console.println(s"middle ${parentOf(readPorts.map{case (_, readers) => readers.flatMap{a => topControllerOf(a,mem,i)}.head}.head.node).get}")
          // Console.println(s"outermost ${childrenOf(parentOf(readPorts.map{case (_, readers) => readers.flatMap{a => topControllerOf(a,mem,i)}.head}.head.node).get)}")
          val allSiblings = childrenOf(
            parentOf(
              readPorts
                .map {
                  case (_, readers) =>
                    readers.flatMap { a =>
                      topControllerOf(a, mem, i)
                    }.head
                }
                .head
                .node).get)
          val readSiblings = readPorts
            .map {
              case (_, r) =>
                r.flatMap { a =>
                  topControllerOf(a, mem, i)
                }
            }
            .filter { case l => l.length > 0 }
            .map { case all => all.head.node }
          val writeSiblings = writePorts
            .map {
              case (_, r) =>
                r.flatMap { a =>
                  topControllerOf(a, mem, i)
                }
            }
            .filter { case l => l.length > 0 }
            .map { case all => all.head.node }
          val writePortsNumbers = writeSiblings.map { sw =>
            allSiblings.indexOf(sw)
          }
          val readPortsNumbers = readSiblings.map { sr =>
            allSiblings.indexOf(sr)
          }
          val firstActivePort =
            math.min(readPortsNumbers.min, writePortsNumbers.min)
          val lastActivePort =
            math.max(readPortsNumbers.max, writePortsNumbers.max)
          val numStagesInbetween = lastActivePort - firstActivePort

          (0 to numStagesInbetween).foreach { port =>
            val ctrlId = port + firstActivePort
            val node   = allSiblings(ctrlId)
            val rd = if (readPortsNumbers.toList.contains(ctrlId)) { "read" } else {
              // emit(src"""${mem}_${i}.readTieDown(${port})""")
              ""
            }
            val wr = if (writePortsNumbers.toList.contains(ctrlId)) { "write" } else {
              ""
            }
            val empty = if (rd == "" & wr == "") "empty" else ""
            emit(
              src"""${mem}_${i}.connectStageCtrl(${quote(node)}_done, ${quote(
                node)}_en, List(${port})) /*$rd $wr $empty*/""")
          }

      }
    }

    super.emitFileFooter()
  }

}
