Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_pcfg_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_pcfg xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_pcfg_time_impl.sdf", for root module "tb_pcfg/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_pcfg_time_impl.sdf", for root module "tb_pcfg/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package std.env
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.latch__parameterized0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.RAM_HD10
Compiling module xil_defaultlib.RAM_WRAPPER__xdcDup__2
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.max_counter_10
Compiling module xil_defaultlib.ram_control
Compiling module xil_defaultlib.latch__parameterized1
Compiling module xil_defaultlib.latch__parameterized1_0
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.latch__parameterized1_1
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAM_WRAPPER
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,RAM...
Compiling module simprims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module xil_defaultlib.xfft_0
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.mult_gen_0
Compiling module xil_defaultlib.mult_gen_0_HD18
Compiling module xil_defaultlib.delay_7
Compiling module xil_defaultlib.cordic_0
Compiling module xil_defaultlib.delay_8
Compiling module xil_defaultlib.latch__parameterized1_9
Compiling module xil_defaultlib.Option_mode
Compiling module xil_defaultlib.max_counter_6
Compiling module xil_defaultlib.ram_control_2
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.latch__parameterized1_3
Compiling module xil_defaultlib.RAM_HD3
Compiling module xil_defaultlib.RAM_WRAPPER__xdcDup__1
Compiling module xil_defaultlib.max_counter
Compiling module xil_defaultlib.ram_control_4
Compiling module xil_defaultlib.latch
Compiling module simprims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.FDPE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.FDSE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module xil_defaultlib.TW_8254_CNT
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.TOP_8254
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUFT
Compiling module xil_defaultlib.IOBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IOBUF_HD1
Compiling module xil_defaultlib.IOBUF_HD2
Compiling module xil_defaultlib.IOBUF_HD3
Compiling module xil_defaultlib.IOBUF_HD4
Compiling module xil_defaultlib.IOBUF_HD5
Compiling module xil_defaultlib.IOBUF_HD6
Compiling module xil_defaultlib.IOBUF_HD7
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.ad_count_ctrl
Compiling module xil_defaultlib.latch__parameterized1_5
Compiling module xil_defaultlib.signal_controller
Compiling module simprims_ver.IBUF(IOSTANDARD="LVCMOS_33")
Compiling module xil_defaultlib.PCFG_TOP
Compiling architecture behavior of entity xil_defaultlib.tb_pcfg
Built simulation snapshot tb_pcfg_time_impl
