{
  "original_uri": "https://github.com/RRZE-HPC/likwid/wiki/L2-L3-MEM-traffic-on-Intel-Skylake-SP-CascadeLake-SP",
  "self": "https://memgator.cs.odu.edu/timemap/json/https://github.com/RRZE-HPC/likwid/wiki/L2-L3-MEM-traffic-on-Intel-Skylake-SP-CascadeLake-SP",
  "mementos": {
    "list": [
      {
        "datetime": "2021-01-28T05:13:31Z",
        "uri": "https://web.archive.org/web/20210128051331/https://github.com/RRZE-HPC/likwid/wiki/L2-L3-MEM-traffic-on-Intel-Skylake-SP-CascadeLake-SP"
      },
      {
        "datetime": "2022-05-04T01:38:48Z",
        "uri": "https://web.archive.org/web/20220504013848/https://github.com/RRZE-HPC/likwid/wiki/L2-L3-MEM-traffic-on-Intel-Skylake-SP-CascadeLake-SP"
      }
    ],
    "first": {
      "datetime": "2021-01-28T05:13:31Z",
      "uri": "https://web.archive.org/web/20210128051331/https://github.com/RRZE-HPC/likwid/wiki/L2-L3-MEM-traffic-on-Intel-Skylake-SP-CascadeLake-SP"
    },
    "last": {
      "datetime": "2022-05-04T01:38:48Z",
      "uri": "https://web.archive.org/web/20220504013848/https://github.com/RRZE-HPC/likwid/wiki/L2-L3-MEM-traffic-on-Intel-Skylake-SP-CascadeLake-SP"
    }
  },
  "timemap_uri": {
    "link_format": "https://memgator.cs.odu.edu/timemap/link/https://github.com/RRZE-HPC/likwid/wiki/L2-L3-MEM-traffic-on-Intel-Skylake-SP-CascadeLake-SP",
    "json_format": "https://memgator.cs.odu.edu/timemap/json/https://github.com/RRZE-HPC/likwid/wiki/L2-L3-MEM-traffic-on-Intel-Skylake-SP-CascadeLake-SP",
    "cdxj_format": "https://memgator.cs.odu.edu/timemap/cdxj/https://github.com/RRZE-HPC/likwid/wiki/L2-L3-MEM-traffic-on-Intel-Skylake-SP-CascadeLake-SP"
  },
  "timegate_uri": "https://memgator.cs.odu.edu/timegate/https://github.com/RRZE-HPC/likwid/wiki/L2-L3-MEM-traffic-on-Intel-Skylake-SP-CascadeLake-SP"
}
