module shiftSrcB(
input logic [4:0] B,
input logic [4:0] Shamt,
input logic ShiftSrcB,
output logic [4:0] Shift
);

always 
	case (ShiftSrcB)
		2'd0: begin
			  Shift = Shamt;
		end
		2'd1: begin
			Shift = B;
		end
	endcase
	
endmodule