// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module binary_threshold (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        src_rows_dout,
        src_rows_empty_n,
        src_rows_read,
        src_cols_dout,
        src_cols_empty_n,
        src_cols_read,
        src_data_V_address0,
        src_data_V_ce0,
        src_data_V_q0,
        dst_data_V_address0,
        dst_data_V_ce0,
        dst_data_V_we0,
        dst_data_V_d0,
        threshold_dout,
        threshold_empty_n,
        threshold_read
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state8 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] src_rows_dout;
input   src_rows_empty_n;
output   src_rows_read;
input  [31:0] src_cols_dout;
input   src_cols_empty_n;
output   src_cols_read;
output  [19:0] src_data_V_address0;
output   src_data_V_ce0;
input  [7:0] src_data_V_q0;
output  [19:0] dst_data_V_address0;
output   dst_data_V_ce0;
output   dst_data_V_we0;
output  [0:0] dst_data_V_d0;
input  [31:0] threshold_dout;
input   threshold_empty_n;
output   threshold_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg src_rows_read;
reg src_cols_read;
reg src_data_V_ce0;
reg dst_data_V_ce0;
reg dst_data_V_we0;
reg threshold_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    src_rows_blk_n;
reg    src_cols_blk_n;
reg    threshold_blk_n;
reg   [63:0] indvar_flatten_reg_90;
reg   [30:0] i_i_reg_101;
reg   [30:0] j_i_reg_112;
reg   [30:0] j_i_reg_112_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] src_rows_read_reg_222;
reg    ap_block_state1;
reg  signed [31:0] src_cols_read_reg_227;
reg   [31:0] threshold_read_reg_234;
wire   [63:0] bound_fu_130_p2;
reg   [63:0] bound_reg_239;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_i_fu_140_p2;
reg   [0:0] tmp_i_reg_244;
reg   [0:0] tmp_i_reg_244_pp0_iter1_reg;
wire   [0:0] exitcond_flatten_fu_145_p2;
reg   [0:0] exitcond_flatten_reg_249;
reg   [0:0] exitcond_flatten_reg_249_pp0_iter1_reg;
reg   [0:0] exitcond_flatten_reg_249_pp0_iter2_reg;
reg   [0:0] exitcond_flatten_reg_249_pp0_iter3_reg;
wire   [63:0] indvar_flatten_next_fu_150_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [30:0] tmp_16_i_mid2_v_v_fu_162_p3;
reg   [30:0] tmp_16_i_mid2_v_v_reg_258;
wire   [30:0] j_fu_176_p3;
reg   [30:0] j_reg_264;
wire   [31:0] tmp_16_i_mid2_fu_187_p2;
reg   [31:0] tmp_16_i_mid2_reg_269;
wire  signed [63:0] tmp_18_i_fu_208_p1;
reg  signed [63:0] tmp_18_i_reg_274;
reg  signed [63:0] tmp_18_i_reg_274_pp0_iter3_reg;
wire   [0:0] tmp_20_i_fu_217_p2;
reg   [0:0] tmp_20_i_reg_284;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg   [30:0] ap_phi_mux_i_i_phi_fu_105_p4;
wire    ap_block_pp0_stage0;
reg   [30:0] ap_phi_mux_j_i_phi_fu_116_p4;
wire   [31:0] bound_fu_130_p0;
wire   [31:0] bound_fu_130_p1;
wire   [31:0] j_i_cast_fu_136_p1;
wire   [30:0] i_fu_156_p2;
wire   [30:0] j_i_op_fu_170_p2;
wire   [30:0] tmp_16_i_mid2_fu_187_p1;
wire   [30:0] j_i_cast_mid2_fu_192_p3;
wire   [31:0] j_i_cast_mid2_cast_fu_199_p1;
wire   [31:0] tmp_17_i_fu_203_p2;
wire   [31:0] tmp_19_i_fu_213_p1;
wire    ap_CS_fsm_state8;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [63:0] bound_fu_130_p00;
wire   [63:0] bound_fu_130_p10;
wire   [31:0] tmp_16_i_mid2_fu_187_p10;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_249 == 1'd0))) begin
        i_i_reg_101 <= tmp_16_i_mid2_v_v_reg_258;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        i_i_reg_101 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_fu_145_p2 == 1'd0))) begin
        indvar_flatten_reg_90 <= indvar_flatten_next_fu_150_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        indvar_flatten_reg_90 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_249 == 1'd0))) begin
        j_i_reg_112 <= j_reg_264;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        j_i_reg_112 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bound_reg_239 <= bound_fu_130_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_flatten_reg_249 <= exitcond_flatten_fu_145_p2;
        exitcond_flatten_reg_249_pp0_iter1_reg <= exitcond_flatten_reg_249;
        j_i_reg_112_pp0_iter1_reg <= j_i_reg_112;
        tmp_i_reg_244 <= tmp_i_fu_140_p2;
        tmp_i_reg_244_pp0_iter1_reg <= tmp_i_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        exitcond_flatten_reg_249_pp0_iter2_reg <= exitcond_flatten_reg_249_pp0_iter1_reg;
        exitcond_flatten_reg_249_pp0_iter3_reg <= exitcond_flatten_reg_249_pp0_iter2_reg;
        tmp_18_i_reg_274_pp0_iter3_reg <= tmp_18_i_reg_274;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_fu_145_p2 == 1'd0))) begin
        j_reg_264 <= j_fu_176_p3;
        tmp_16_i_mid2_v_v_reg_258 <= tmp_16_i_mid2_v_v_fu_162_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_empty_n == 1'b0) | (src_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_cols_read_reg_227 <= src_cols_dout;
        src_rows_read_reg_222 <= src_rows_dout;
        threshold_read_reg_234 <= threshold_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_249 == 1'd0))) begin
        tmp_16_i_mid2_reg_269 <= tmp_16_i_mid2_fu_187_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_249_pp0_iter1_reg == 1'd0))) begin
        tmp_18_i_reg_274 <= tmp_18_i_fu_208_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_249_pp0_iter2_reg == 1'd0))) begin
        tmp_20_i_reg_284 <= tmp_20_i_fu_217_p2;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_145_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (exitcond_flatten_reg_249 == 1'd0))) begin
        ap_phi_mux_i_i_phi_fu_105_p4 = tmp_16_i_mid2_v_v_reg_258;
    end else begin
        ap_phi_mux_i_i_phi_fu_105_p4 = i_i_reg_101;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (exitcond_flatten_reg_249 == 1'd0))) begin
        ap_phi_mux_j_i_phi_fu_116_p4 = j_reg_264;
    end else begin
        ap_phi_mux_j_i_phi_fu_116_p4 = j_i_reg_112;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        dst_data_V_ce0 = 1'b1;
    end else begin
        dst_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (exitcond_flatten_reg_249_pp0_iter3_reg == 1'd0))) begin
        dst_data_V_we0 = 1'b1;
    end else begin
        dst_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_cols_blk_n = src_cols_empty_n;
    end else begin
        src_cols_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_empty_n == 1'b0) | (src_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_cols_read = 1'b1;
    end else begin
        src_cols_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        src_data_V_ce0 = 1'b1;
    end else begin
        src_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_rows_blk_n = src_rows_empty_n;
    end else begin
        src_rows_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_empty_n == 1'b0) | (src_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_rows_read = 1'b1;
    end else begin
        src_rows_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        threshold_blk_n = threshold_empty_n;
    end else begin
        threshold_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_empty_n == 1'b0) | (src_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        threshold_read = 1'b1;
    end else begin
        threshold_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_empty_n == 1'b0) | (src_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_flatten_fu_145_p2 == 1'd1)) & ~((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_flatten_fu_145_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_empty_n == 1'b0) | (src_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bound_fu_130_p0 = bound_fu_130_p00;

assign bound_fu_130_p00 = $unsigned(src_cols_read_reg_227);

assign bound_fu_130_p1 = bound_fu_130_p10;

assign bound_fu_130_p10 = src_rows_read_reg_222;

assign bound_fu_130_p2 = (bound_fu_130_p0 * bound_fu_130_p1);

assign dst_data_V_address0 = tmp_18_i_reg_274_pp0_iter3_reg;

assign dst_data_V_d0 = tmp_20_i_reg_284;

assign exitcond_flatten_fu_145_p2 = ((indvar_flatten_reg_90 == bound_reg_239) ? 1'b1 : 1'b0);

assign i_fu_156_p2 = (ap_phi_mux_i_i_phi_fu_105_p4 + 31'd1);

assign indvar_flatten_next_fu_150_p2 = (indvar_flatten_reg_90 + 64'd1);

assign j_fu_176_p3 = ((tmp_i_fu_140_p2[0:0] === 1'b1) ? j_i_op_fu_170_p2 : 31'd1);

assign j_i_cast_fu_136_p1 = ap_phi_mux_j_i_phi_fu_116_p4;

assign j_i_cast_mid2_cast_fu_199_p1 = j_i_cast_mid2_fu_192_p3;

assign j_i_cast_mid2_fu_192_p3 = ((tmp_i_reg_244_pp0_iter1_reg[0:0] === 1'b1) ? j_i_reg_112_pp0_iter1_reg : 31'd0);

assign j_i_op_fu_170_p2 = (ap_phi_mux_j_i_phi_fu_116_p4 + 31'd1);

assign src_data_V_address0 = tmp_18_i_fu_208_p1;

assign tmp_16_i_mid2_fu_187_p1 = tmp_16_i_mid2_fu_187_p10;

assign tmp_16_i_mid2_fu_187_p10 = tmp_16_i_mid2_v_v_reg_258;

assign tmp_16_i_mid2_fu_187_p2 = ($signed(src_cols_read_reg_227) * $signed({{1'b0}, {tmp_16_i_mid2_fu_187_p1}}));

assign tmp_16_i_mid2_v_v_fu_162_p3 = ((tmp_i_fu_140_p2[0:0] === 1'b1) ? ap_phi_mux_i_i_phi_fu_105_p4 : i_fu_156_p2);

assign tmp_17_i_fu_203_p2 = (j_i_cast_mid2_cast_fu_199_p1 + tmp_16_i_mid2_reg_269);

assign tmp_18_i_fu_208_p1 = $signed(tmp_17_i_fu_203_p2);

assign tmp_19_i_fu_213_p1 = src_data_V_q0;

assign tmp_20_i_fu_217_p2 = (($signed(tmp_19_i_fu_213_p1) > $signed(threshold_read_reg_234)) ? 1'b1 : 1'b0);

assign tmp_i_fu_140_p2 = (($signed(j_i_cast_fu_136_p1) < $signed(src_cols_read_reg_227)) ? 1'b1 : 1'b0);

endmodule //binary_threshold
