--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/g/e/germainm/6.111/Final_Project/bodydrums/final_submission/final_submission.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -3.119(F)|    3.391(F)|ac97_bit_clock_BUFGP|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
button0      |    0.334(R)|    1.464(R)|clock_27mhz_IBUFG |   0.000|
button1      |    1.190(R)|    0.298(R)|clock_27mhz_IBUFG |   0.000|
button2      |    1.825(R)|    0.238(R)|clock_27mhz_IBUFG |   0.000|
button3      |    6.756(R)|   -2.839(R)|clock_27mhz_IBUFG |   0.000|
button_down  |    1.300(R)|    0.639(R)|clock_27mhz_IBUFG |   0.000|
button_enter |    1.700(R)|    0.182(R)|clock_27mhz_IBUFG |   0.000|
button_left  |    1.783(R)|    0.046(R)|clock_27mhz_IBUFG |   0.000|
button_right |    2.571(R)|    0.176(R)|clock_27mhz_IBUFG |   0.000|
button_up    |    3.655(R)|   -0.990(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<0> |    3.231(R)|   -2.959(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<1> |    2.524(R)|   -2.252(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<2> |    2.827(R)|   -2.555(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<3> |    2.873(R)|   -2.601(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<4> |    2.610(R)|   -2.338(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<5> |    1.901(R)|   -1.629(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<6> |    1.868(R)|   -1.596(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<7> |    2.733(R)|   -2.461(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<8> |    2.765(R)|   -2.493(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<9> |    3.514(R)|   -3.242(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<10>|    2.767(R)|   -2.495(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<11>|    3.991(R)|   -3.719(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<12>|    2.351(R)|   -2.079(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<13>|    2.587(R)|   -2.315(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<14>|    3.532(R)|   -3.260(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<15>|    2.982(R)|   -2.710(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<16>|    1.990(R)|   -1.718(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<17>|    2.885(R)|   -2.613(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<18>|    2.343(R)|   -2.071(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<19>|    2.543(R)|   -2.271(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<20>|    2.305(R)|   -2.033(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<21>|    2.339(R)|   -2.067(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<22>|    2.658(R)|   -2.386(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<23>|    1.826(R)|   -1.554(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<24>|    2.405(R)|   -2.133(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<25>|    2.321(R)|   -2.049(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<26>|    2.917(R)|   -2.645(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<27>|    2.639(R)|   -2.367(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<28>|    2.887(R)|   -2.615(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<29>|    2.611(R)|   -2.339(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<30>|    1.855(R)|   -1.583(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<31>|    2.812(R)|   -2.540(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<32>|    2.450(R)|   -2.178(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<33>|    3.202(R)|   -2.930(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<34>|    2.790(R)|   -2.518(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<35>|    1.525(R)|   -1.253(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<0> |    1.612(R)|   -1.340(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<1> |    1.975(R)|   -1.703(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<2> |    1.916(R)|   -1.644(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<3> |    1.290(R)|   -1.018(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<4> |    1.567(R)|   -1.295(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<5> |    2.854(R)|   -2.582(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<6> |    2.041(R)|   -1.769(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<7> |    1.965(R)|   -1.693(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<8> |    2.604(R)|   -2.332(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<9> |    2.077(R)|   -1.805(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<10>|    1.615(R)|   -1.343(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<11>|    1.351(R)|   -1.079(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<12>|    2.276(R)|   -2.004(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<13>|    1.464(R)|   -1.192(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<14>|    2.057(R)|   -1.785(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<15>|    1.254(R)|   -0.982(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<16>|    1.217(R)|   -0.945(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<17>|    3.236(R)|   -2.964(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<18>|    2.448(R)|   -2.176(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<19>|    2.480(R)|   -2.208(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<20>|    1.969(R)|   -1.697(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<21>|    2.281(R)|   -2.009(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<22>|    2.096(R)|   -1.824(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<23>|    1.862(R)|   -1.590(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<24>|    1.859(R)|   -1.587(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<25>|    2.277(R)|   -2.005(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<26>|    1.449(R)|   -1.177(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<27>|    1.045(R)|   -0.773(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<28>|    2.292(R)|   -2.020(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<29>|    1.732(R)|   -1.460(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<30>|    2.148(R)|   -1.876(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<31>|    2.132(R)|   -1.860(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<32>|    1.663(R)|   -1.391(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<33>|    2.080(R)|   -1.808(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<34>|    2.769(R)|   -2.497(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<35>|    1.931(R)|   -1.659(R)|clock_27mhz_IBUFG |   0.000|
switch<0>    |    4.339(R)|   -1.895(R)|clock_27mhz_IBUFG |   0.000|
switch<1>    |    3.289(R)|   -2.357(R)|clock_27mhz_IBUFG |   0.000|
switch<2>    |    6.693(R)|   -2.496(R)|clock_27mhz_IBUFG |   0.000|
switch<3>    |    4.386(R)|   -2.175(R)|clock_27mhz_IBUFG |   0.000|
switch<4>    |    3.972(R)|   -0.554(R)|clock_27mhz_IBUFG |   0.000|
switch<5>    |    4.665(R)|   -1.980(R)|clock_27mhz_IBUFG |   0.000|
switch<6>    |    4.196(R)|   -1.730(R)|clock_27mhz_IBUFG |   0.000|
switch<7>    |    3.825(R)|   -2.296(R)|clock_27mhz_IBUFG |   0.000|
-------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
--------------+------------+--------------------+--------+
              | clk (edge) |                    | Clock  |
Destination   |   to PAD   |Internal Clock(s)   | Phase  |
--------------+------------+--------------------+--------+
ac97_sdata_out|   11.963(R)|ac97_bit_clock_BUFGP|   0.000|
ac97_synch    |   11.968(R)|ac97_bit_clock_BUFGP|   0.000|
--------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
audio_reset_b   |   10.680(R)|clock_27mhz_IBUFG |   0.000|
disp_clock      |    8.825(R)|clock_27mhz_IBUFG |   0.000|
led<0>          |   12.999(R)|clock_27mhz_IBUFG |   0.000|
led<1>          |   12.530(R)|clock_27mhz_IBUFG |   0.000|
led<2>          |   11.920(R)|clock_27mhz_IBUFG |   0.000|
led<3>          |   12.038(R)|clock_27mhz_IBUFG |   0.000|
led<4>          |   11.005(R)|clock_27mhz_IBUFG |   0.000|
led<6>          |   11.247(R)|clock_27mhz_IBUFG |   0.000|
led<7>          |   12.827(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<0> |   12.003(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<1> |   13.035(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<2> |   11.678(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<3> |   13.555(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<4> |   12.385(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<5> |   12.581(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<6> |   12.938(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<7> |   12.631(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<8> |   13.298(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<9> |   14.002(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<10>|   10.902(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<11>|   12.099(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<12>|   12.606(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<13>|   12.466(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<14>|   10.821(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<15>|   12.459(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<16>|   12.360(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<17>|   14.159(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<18>|   14.521(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<0>    |   11.087(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<1>    |   11.085(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<2>    |   12.281(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<3>    |   12.323(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<4>    |   11.654(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<5>    |    9.513(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<6>    |   10.963(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<7>    |   11.368(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<8>    |   10.819(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<9>    |   12.631(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<10>   |   12.195(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<11>   |   12.458(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<12>   |   10.112(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<13>   |   10.258(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<14>   |   12.080(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<15>   |   12.010(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<16>   |   10.773(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<17>   |   11.387(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<18>   |   11.526(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<19>   |   10.199(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<20>   |   12.003(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<21>   |   10.892(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<22>   |   11.698(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<23>   |   11.066(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<24>   |   11.182(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<25>   |   11.460(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<26>   |   11.741(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<27>   |   11.321(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<28>   |   11.200(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<29>   |   11.744(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<30>   |   10.726(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<31>   |   11.863(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<32>   |   11.277(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<33>   |   11.279(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<34>   |   11.673(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<35>   |   11.423(R)|clock_27mhz_IBUFG |   0.000|
ram0_we_b       |   11.077(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<0> |   11.336(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<1> |   11.253(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<2> |   11.940(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<3> |   11.276(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<4> |   10.704(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<5> |   10.507(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<6> |   12.212(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<7> |   12.780(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<8> |    9.597(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<9> |   10.619(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<10>|   10.064(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<11>|   11.042(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<12>|   12.607(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<13>|   11.632(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<14>|   10.879(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<15>|   13.008(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<16>|   12.482(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<17>|   11.292(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<18>|   10.957(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<0>    |   11.133(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<1>    |   11.437(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<2>    |   11.468(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<3>    |   11.105(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<4>    |   10.955(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<5>    |   10.182(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<6>    |   11.414(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<7>    |   10.978(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<8>    |   11.556(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<9>    |   11.938(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<10>   |   11.531(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<11>   |   10.976(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<12>   |    9.916(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<13>   |    9.215(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<14>   |   10.741(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<15>   |   11.379(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<16>   |   10.995(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<17>   |   12.505(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<18>   |   11.382(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<19>   |    9.752(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<20>   |   10.689(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<21>   |   11.127(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<22>   |   11.443(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<23>   |   11.465(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<24>   |   11.485(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<25>   |   10.897(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<26>   |   11.317(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<27>   |   10.483(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<28>   |   10.129(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<29>   |   10.717(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<30>   |   11.159(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<31>   |   11.212(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<32>   |   11.014(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<33>   |   10.735(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<34>   |   11.147(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<35>   |   11.257(R)|clock_27mhz_IBUFG |   0.000|
ram1_we_b       |    9.756(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b |   12.543(R)|clock_65mhz       |   0.000|
vga_out_green<0>|   13.071(R)|clock_65mhz       |   0.000|
vga_out_green<1>|   12.289(R)|clock_65mhz       |   0.000|
vga_out_green<2>|   12.245(R)|clock_65mhz       |   0.000|
vga_out_green<3>|   11.376(R)|clock_65mhz       |   0.000|
vga_out_green<4>|   11.613(R)|clock_65mhz       |   0.000|
vga_out_green<5>|   11.507(R)|clock_65mhz       |   0.000|
vga_out_green<6>|   12.267(R)|clock_65mhz       |   0.000|
vga_out_green<7>|   12.094(R)|clock_65mhz       |   0.000|
vga_out_hsync   |   12.817(R)|clock_65mhz       |   0.000|
vga_out_red<0>  |   13.013(R)|clock_65mhz       |   0.000|
vga_out_red<1>  |   14.255(R)|clock_65mhz       |   0.000|
vga_out_red<2>  |   14.736(R)|clock_65mhz       |   0.000|
vga_out_red<3>  |   14.803(R)|clock_65mhz       |   0.000|
vga_out_red<4>  |   13.881(R)|clock_65mhz       |   0.000|
vga_out_red<5>  |   13.727(R)|clock_65mhz       |   0.000|
vga_out_red<6>  |   14.196(R)|clock_65mhz       |   0.000|
vga_out_red<7>  |   14.101(R)|clock_65mhz       |   0.000|
vga_out_vsync   |   11.767(R)|clock_65mhz       |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    8.292|         |    8.777|    4.798|
clock_27mhz    |    4.030|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    4.698|    4.658|         |         |
clock_27mhz    |   19.692|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |ram0_clk           |    8.430|
clock_27mhz    |ram1_clk           |   12.746|
clock_27mhz    |vga_out_pixel_clock|   11.447|
---------------+-------------------+---------+


Analysis completed Mon Dec  7 16:14:41 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 734 MB



