# vsim -sv_seed 188836 -voptargs="+acc" -assertdebug -c testbench -do " log -r /*;run -all;" -l uart_baudrate_mismatch_test_188836.log "+UVM_TESTNAME=uart_baudrate_mismatch_test" "+UVM_VERBOSITY=UVM_HIGH" 
# Start time: 16:50:54 on Jun 15,2025
# Loading /tmp/huy_dva4@ictc-eda-ldap-2.ipa.test_dpi_2684583/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.6d_1 linux_x86_64 Apr 11 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.uart_if(fast)
# Loading work.uvm_pkg(fast)
# Loading work.uart_pkg(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.env_pkg(fast)
# Loading work.seq_pkg(fast)
# Loading work.test_pkg(fast)
# Loading work.testbench(fast)
# Loading work.uart_if(fast)
# Loading work.uart_dut(fast)
# Compiling /tmp/huy_dva4@ictc-eda-ldap-2.ipa.test_dpi_2684583/linux_x86_64_gcc-5.3.0/exportwrapper.c
# Compiling /tmp/huy_dva4@ictc-eda-ldap-2.ipa.test_dpi_2684583/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/huy_dva4@ictc-eda-ldap-2.ipa.test_dpi_2684583/linux_x86_64_gcc-11/vsim_auto_compile.so
#  log -r /*
# run -all
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(453) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
# UVM_INFO @ 0: reporter [RNTST] Running test uart_baudrate_mismatch_test...
# UVM_INFO ./../testcases/uart_base_test.sv(77) @ 0: uvm_test_top [build_phase] Entered...
# UVM_INFO ./../testcases/uart_base_test.sv(98) @ 0: uvm_test_top [build_phase] Exiting...
# UVM_INFO ./../tb/uart_environment.sv(21) @ 0: uvm_test_top.uart_env [build_phase] Entered...
# UVM_INFO ./../tb/uart_environment.sv(47) @ 0: uvm_test_top.uart_env [build_phase] lhs_config: 
# ---------------------------------------------
# Name           Type              Size  Value 
# ---------------------------------------------
# lhs_cfg        uart_config       -     @370  
#   data_width   integral          32    'd7   
#   parity_type  parity_type_enum  2     NONE  
#   stop_width   integral          32    'd1   
#   baud_rate    integral          32    'd4800
#   mode         mode_enum         32    FULL  
# ---------------------------------------------
# 
# UVM_INFO ./../tb/uart_environment.sv(48) @ 0: uvm_test_top.uart_env [build_phase] rhs_config: 
# ---------------------------------------------
# Name           Type              Size  Value 
# ---------------------------------------------
# rhs_cfg        uart_config       -     @371  
#   data_width   integral          32    'd7   
#   parity_type  parity_type_enum  2     NONE  
#   stop_width   integral          32    'd1   
#   baud_rate    integral          32    'd9600
#   mode         mode_enum         32    FULL  
# ---------------------------------------------
# 
# UVM_INFO ./../tb/uart_environment.sv(50) @ 0: uvm_test_top.uart_env [build_phase] Exiting...
# UVM_INFO ./../uart_vip/uart_agent.sv(24) @ 0: uvm_test_top.uart_env.uart_lhs_agent [uart_agent] Active agent is configured
# UVM_INFO ./../uart_vip/uart_monitor.sv(27) @ 0: uvm_test_top.uart_env.uart_lhs_agent.monitor [uart_monitor] Active
# UVM_INFO ./../uart_vip/uart_agent.sv(24) @ 0: uvm_test_top.uart_env.uart_rhs_agent [uart_agent] Active agent is configured
# UVM_INFO ./../uart_vip/uart_monitor.sv(27) @ 0: uvm_test_top.uart_env.uart_rhs_agent.monitor [uart_monitor] Active
# UVM_INFO ./../tb/uart_environment.sv(55) @ 0: uvm_test_top.uart_env [connect_phase] Entered...
# UVM_INFO ./../tb/uart_environment.sv(63) @ 0: uvm_test_top.uart_env [connect_phase] Exiting...
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_traversal.svh(279) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
# UVM_INFO ./../testcases/uart_base_test.sv(102) @ 0: uvm_test_top [start_of_simulation_phase] Entered...
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------------
# Name                          Type                         Size  Value
# ----------------------------------------------------------------------
# uvm_test_top                  uart_baudrate_mismatch_test  -     @344 
#   uart_env                    uart_environment             -     @361 
#     sb                        uart_scoreboard              -     @395 
#       lhs_rx_export           uvm_analysis_imp_lhs_rx      -     @452 
#       lhs_tx_export           uvm_analysis_imp_lhs_tx      -     @442 
#       rhs_rx_export           uvm_analysis_imp_rhs_rx      -     @472 
#       rhs_tx_export           uvm_analysis_imp_rhs_tx      -     @462 
#     uart_lhs_agent            uart_agent                   -     @409 
#       driver                  uart_driver                  -     @625 
#         rsp_port              uvm_analysis_port            -     @644 
#         seq_item_port         uvm_seq_item_pull_port       -     @634 
#       monitor                 uart_monitor                 -     @660 
#         uart_observe_port_rx  uvm_analysis_port            -     @679 
#         uart_observe_port_tx  uvm_analysis_port            -     @669 
#       sequencer               uart_sequencer               -     @488 
#         rsp_export            uvm_analysis_export          -     @497 
#         seq_item_export       uvm_seq_item_pull_imp        -     @615 
#         arbitration_queue     array                        0     -    
#         lock_queue            array                        0     -    
#         num_last_reqs         integral                     32    'd1  
#         num_last_rsps         integral                     32    'd1  
#     uart_rhs_agent            uart_agent                   -     @418 
#       driver                  uart_driver                  -     @845 
#         rsp_port              uvm_analysis_port            -     @864 
#         seq_item_port         uvm_seq_item_pull_port       -     @854 
#       monitor                 uart_monitor                 -     @880 
#         uart_observe_port_rx  uvm_analysis_port            -     @899 
#         uart_observe_port_tx  uvm_analysis_port            -     @889 
#       sequencer               uart_sequencer               -     @708 
#         rsp_export            uvm_analysis_export          -     @717 
#         seq_item_export       uvm_seq_item_pull_imp        -     @835 
#         arbitration_queue     array                        0     -    
#         lock_queue            array                        0     -    
#         num_last_reqs         integral                     32    'd1  
#         num_last_rsps         integral                     32    'd1  
# ----------------------------------------------------------------------
# 
# UVM_INFO ./../testcases/uart_base_test.sv(104) @ 0: uvm_test_top [start_of_simulation_phase] Exiting...
# UVM_INFO ./../uart_vip/uart_driver.sv(27) @ 0: uvm_test_top.uart_env.uart_rhs_agent.driver [run_phase] ENTERED...
# UVM_INFO ./../uart_vip/uart_driver.sv(27) @ 0: uvm_test_top.uart_env.uart_lhs_agent.driver [run_phase] ENTERED...
# UVM_INFO ./../sequences/uart_sequence.sv(12) @ 0: uvm_test_top.uart_env.uart_lhs_agent.sequencer@@lhs_seq [uart_sequence] Send req to driver: 
# -------------------------------------------------------------------------------------------------------------
# Name                           Type              Size  Value                                                 
# -------------------------------------------------------------------------------------------------------------
# req                            uart_transaction  -     @973                                                  
#   data                         integral          9     'b11111110                                            
#   parity                       integral          1     'b0x                                                  
#   stop                         integral          2     'b0                                                   
#   begin_time                   time              64    0                                                     
#   depth                        int               32    'd2                                                   
#   parent sequence (name)       string            7     lhs_seq                                               
#   parent sequence (full name)  string            54    uvm_test_top.uart_env.uart_lhs_agent.sequencer.lhs_seq
#   sequencer                    string            46    uvm_test_top.uart_env.uart_lhs_agent.sequencer        
# -------------------------------------------------------------------------------------------------------------
# 
# UVM_INFO ./../uart_vip/uart_driver.sv(72) @ 1979163000: uvm_test_top.uart_env.uart_lhs_agent.driver [run_phase] Drive completed
# UVM_INFO ./../sequences/uart_sequence.sv(12) @ 1979163000: uvm_test_top.uart_env.uart_rhs_agent.sequencer@@rhs_seq [uart_sequence] Send req to driver: 
# -------------------------------------------------------------------------------------------------------------
# Name                           Type              Size  Value                                                 
# -------------------------------------------------------------------------------------------------------------
# req                            uart_transaction  -     @1036                                                 
#   data                         integral          9     'b110000111                                           
#   parity                       integral          1     'b0x                                                  
#   stop                         integral          2     'b0                                                   
#   begin_time                   time              64    1979163000                                            
#   depth                        int               32    'd2                                                   
#   parent sequence (name)       string            7     rhs_seq                                               
#   parent sequence (full name)  string            54    uvm_test_top.uart_env.uart_rhs_agent.sequencer.rhs_seq
#   sequencer                    string            46    uvm_test_top.uart_env.uart_rhs_agent.sequencer        
# -------------------------------------------------------------------------------------------------------------
# 
# UVM_INFO ./../tb/uart_scoreboard.sv(66) @ 2864574000: uvm_test_top.uart_env.sb [uart_scoreboard] Get frame from rhs tx: 
# ---------------------------------------
# Name      Type              Size  Value
# ---------------------------------------
# is_trans  uart_transaction  -     @1042
#   data    integral          9     'b111
#   parity  integral          1     'b0x 
#   stop    integral          2     'b1  
# ---------------------------------------
# 
# UVM_INFO ./../tb/uart_scoreboard.sv(72) @ 2864574000: uvm_test_top.uart_env.sb [uart_scoreboard] Get frame from rhs rx: 
# -------------------------------------------
# Name      Type              Size  Value    
# -------------------------------------------
# r_trans   uart_transaction  -     @1016    
#   data    integral          9     'b1111000
#   parity  integral          1     'b0x     
#   stop    integral          2     'b1      
# -------------------------------------------
# 
# UVM_INFO ./../uart_vip/uart_driver.sv(72) @ 2968749000: uvm_test_top.uart_env.uart_rhs_agent.driver [run_phase] Drive completed
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_objection.svh(1271) @ 2968749000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ./../testcases/uart_base_test.sv(111) @ 2968749000: uvm_test_top [final_phase] Entered...
# 
# ====================================
# 	###Status: TEST PASSED###	
# =====================================
# 
# UVM_INFO ./../testcases/uart_base_test.sv(125) @ 2968749000: uvm_test_top [final_phase] Exiting...
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_report_catcher.svh(705) @ 2968749000: reporter [UVM/REPORT/CATCHER] 
# --- UVM Report catcher Summary ---
# 
# 
# Number of demoted UVM_FATAL reports  :    0
# Number of demoted UVM_ERROR reports  :    0
# Number of demoted UVM_WARNING reports:    0
# Number of caught UVM_FATAL reports   :    0
# Number of caught UVM_ERROR reports   :    0
# Number of caught UVM_WARNING reports :    0
# 
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_report_server.svh(847) @ 2968749000: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   31
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [NO_DPI_TSTNAME]     1
# [RNTST]     1
# [TEST_DONE]     1
# [UVM/COMP/NAMECHECK]     1
# [UVM/RELNOTES]     1
# [UVM/REPORT/CATCHER]     1
# [UVMTOP]     1
# [build_phase]     6
# [connect_phase]     2
# [final_phase]     2
# [run_phase]     4
# [start_of_simulation_phase]     2
# [uart_agent]     2
# [uart_monitor]     2
# [uart_scoreboard]     2
# [uart_sequence]     2
# 
# ** Note: $finish    : /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 2968749 us  Iteration: 74  Instance: /testbench
# End time: 16:50:57 on Jun 15,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
