{"Source Block": ["hdl/library/jesd204/jesd204_tx/jesd204_tx_gearbox.v@85:101@HdlStmProcess", "  .out_resetn(~device_reset),\n  .out_clk(device_clk),\n  .out_bits(output_ready_sync)\n);\n\nalways @(posedge device_clk) begin\n  if (device_lmfc_edge & ~output_ready_sync) begin\n    in_addr <= 'h01;\n  end else if (mem_wr_en) begin\n    in_addr <= in_addr + 1;\n  end\nend\n\nalways @(posedge device_clk) begin\n  if (mem_wr_en) begin\n    mem[in_addr] <= device_data;\n  end\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[90, "always @(posedge device_clk) begin\n"], [91, "  if (device_lmfc_edge & ~output_ready_sync) begin\n"], [92, "    in_addr <= 'h01;\n"], [93, "  end else if (mem_wr_en) begin\n"], [94, "    in_addr <= in_addr + 1;\n"], [96, "end\n"]], "Add": [[94, "  localparam MEM_W = IN_DATA_PATH_WIDTH*8*NUM_LANES;\n"], [94, "  localparam D_LOG2 = $clog2(DEPTH);\n"], [94, "  reg [MEM_W-1:0] mem [0:DEPTH-1];\n"], [94, "  reg [D_LOG2-1:0]  in_addr ='h00;\n"], [94, "  reg [D_LOG2-1:0]  out_addr = 'b0;\n"], [94, "  reg               mem_rd_valid = 'b0;\n"], [94, "  reg [MEM_W-1:0]  mem_rd_data;\n"], [94, "  wire                mem_wr_en = 1'b1;\n"], [94, "  wire                mem_rd_en;\n"], [94, "  wire [D_LOG2-1:0]  in_out_addr;\n"], [94, "  wire [D_LOG2-1:0]  out_in_addr;\n"], [94, "  wire [NUM_LANES-1:0] unpacker_ready;\n"], [94, "  wire output_ready_sync;\n"], [94, "  sync_bits i_sync_ready (\n"], [94, "    .in_bits(output_ready),\n"], [94, "    .out_resetn(~device_reset),\n"], [94, "    .out_clk(device_clk),\n"], [94, "    .out_bits(output_ready_sync));\n"], [94, "  always @(posedge device_clk) begin\n"], [94, "    if (device_lmfc_edge & ~output_ready_sync) begin\n"], [94, "      in_addr <= 'h01;\n"], [94, "    end else if (mem_wr_en) begin\n"], [94, "      in_addr <= in_addr + 1;\n"], [94, "    end\n"]]}}