
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
Options:	-no_gui -execute set asictop torus_credit; set datawidth 32 -files asic-par.tcl 
Date:		Sat Dec  7 22:02:50 2024
Host:		ECEUBUNTU2 (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (18cores*72cpus*Intel(R) Xeon(R) Gold 6154 CPU @ 3.00GHz 25344KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[22:02:50.232284] Configured Lic search path (21.01-s002): 6055@cadpass2.eng.uwaterloo.ca:6055@cadpass1.eng.uwaterloo.ca:7055@cadpass1.eng.uwaterloo.ca:7055@cadpass2.eng.uwaterloo.ca

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (770 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS  fill procedures
**WARN: Tk package not loaded. The PVS fill DRC monitor is disabled.
Executing cmd 'set asictop torus_credit; set datawidth 32' ...
Sourcing file "asic-par.tcl" ...
<CMD> set init_mmmc_file setup-timing.tcl
<CMD> set init_verilog asic-post-synth.torus_credit.32.v
<CMD> set init_top_cell torus_credit_D_W32
<CMD> set init_lef_file {/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef low_swing_rx.lef  low_swing_tx.lef  torus_xbar_1b.lef}
<CMD> set init_gnd_net VSS
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=12/07 22:03:07, mem=914.4M)
#% End Load MMMC data ... (date=12/07 22:03:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=915.4M, current mem=915.4M)
rc_corner

Loading LEF file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef ...
Set DBUPerIGU to M2 pitch 400.

Loading LEF file low_swing_rx.lef ...

Loading LEF file low_swing_tx.lef ...

Loading LEF file torus_xbar_1b.lef ...
**WARN: (IMPLF-200):	Pin 'wi' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'w2e' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'eo' in macro 'torus_xbar_1b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pi' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'p2e' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'p2s' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'so' in macro 'torus_xbar_1b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'w2s' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'ni' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'n2s' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'i' in macro 'low_swing_tx' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'c' in macro 'low_swing_tx' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'o' in macro 'low_swing_rx' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'i' in macro 'low_swing_rx' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from setup-timing.tcl
Reading wcl_slow timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
Read 816 cells in library 'tcbn65gpluswc' 
Reading wcl_slow timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 176)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 184)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 271)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 279)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 459)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 467)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 554)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 562)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 649)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 657)
Read 1 cells in library 'torus_xbar_1b_wc' 
Reading wcl_slow timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_rx_wc.lib' ...
Read 1 cells in library 'low_swing_rx_wc' 
Reading wcl_slow timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_tx_wc.lib' ...
Read 1 cells in library 'low_swing_tx_wc' 
*** End library_loading (cpu=0.05min, real=0.05min, mem=96.5M, fe_cpu=0.31min, fe_real=0.33min, fe_mem=1056.0M) ***
#% Begin Load netlist data ... (date=12/07 22:03:10, mem=953.3M)
*** Begin netlist parsing (mem=1056.0M) ***
Created 819 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'asic-post-synth.torus_credit.32.v'

*** Memory Usage v#1 (Current mem = 1105.031M, initial mem = 486.906M) ***
*** End netlist parsing (cpu=0:00:00.7, real=0:00:01.0, mem=1105.0M) ***
#% End Load netlist data ... (date=12/07 22:03:11, total cpu=0:00:00.7, real=0:00:01.0, peak res=1053.4M, current mem=1053.4M)
Set top cell to torus_credit_D_W32.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL3' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL10' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D0' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D0' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D0' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XNR4D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XNR4D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XNR4D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
Message <TECHLIB-606> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Hooked 819 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell torus_credit_D_W32 ...
*** Netlist is unique.
** info: there are 1003 modules.
** info: there are 111133 stdCell insts.
** info: there are 4907 multi-height stdCell insts (3 stdCells)

*** Memory Usage v#1 (Current mem = 1225.414M, initial mem = 486.906M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable ...
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: view_functional_wcl_slow
    RC-Corner Name        : rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: view_functional_wcl_fast
    RC-Corner Name        : rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: view_functional_wcl_typical
    RC-Corner Name        : rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading wcl_fast timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
Read 816 cells in library 'tcbn65gplusbc' 
Reading wcl_fast timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_rx_bc.lib' ...
Read 1 cells in library 'low_swing_rx_bc' 
Reading wcl_fast timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_tx_bc.lib' ...
Read 1 cells in library 'low_swing_tx_bc' 
Reading wcl_fast timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 176)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 184)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 271)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 279)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 459)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 467)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 554)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 562)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 649)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 657)
Read 1 cells in library 'torus_xbar_1b_bc' 
Reading wcl_typical timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplustc.lib' ...
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 816 cells in library 'tcbn65gplustc' 
Reading wcl_typical timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_tc.lib' ...
Message <TECHLIB-1171> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 1 cells in library 'torus_xbar_1b_tc' 
Reading wcl_typical timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_rx_tc.lib' ...
Read 1 cells in library 'low_swing_rx_tc' 
Reading wcl_typical timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_tx_tc.lib' ...
Read 1 cells in library 'low_swing_tx_tc' 
Reading timing constraints file 'constraints.sdc' ...
Current (total cpu=0:00:26.7, real=0:00:28.0, peak res=1555.7M, current mem=1555.7M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1563.2M, current mem=1563.2M)
Current (total cpu=0:00:26.7, real=0:00:28.0, peak res=1563.2M, current mem=1563.2M)
Reading timing constraints file 'constraints.sdc' ...
Current (total cpu=0:00:26.8, real=0:00:28.0, peak res=1563.2M, current mem=1563.2M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1563.4M, current mem=1563.4M)
Current (total cpu=0:00:26.8, real=0:00:28.0, peak res=1563.4M, current mem=1563.4M)
Reading timing constraints file 'constraints.sdc' ...
Current (total cpu=0:00:26.8, real=0:00:28.0, peak res=1563.5M, current mem=1563.5M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1563.8M, current mem=1563.8M)
Current (total cpu=0:00:26.9, real=0:00:28.0, peak res=1563.8M, current mem=1563.8M)
Total number of combinational cells: 485
Total number of sequential cells: 303
Total number of tristate cells: 12
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 19
List of usable buffers: BUFFD2 BUFFD12 BUFFD16 BUFFD4 BUFFD6 BUFFD8 CKBD1 CKBD2 CKBD4 low_swing_rx
Total number of usable buffers: 10
List of unusable buffers: GBUFFD1 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 4
List of usable inverters: CKND1 CKND0 CKND2 CKND12 CKND16 CKND3 CKND4 CKND6 CKND8 INVD1 INVD0 INVD2 INVD12 INVD16 INVD3 INVD4 INVD6 INVD8
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells: BUFFD1 BUFFD0 BUFFD3 CKBD0 CKBD12 CKBD16 CKBD3 CKBD6 CKBD8 DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified usable delay cells: 18
List of identified unusable delay cells: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD3
Total number of identified unusable delay cells: 5

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200           11  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201            4  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   TECHLIB-302         30  No function defined for cell '%s'. The c...
WARNING   TECHLIB-606       3276  An inconsistency was found during interp...
ERROR     TECHLIB-1171        30  The attribute '%s' of group '%s' has one...
*** Message Summary: 3323 warning(s), 30 error(s)

<CMD> floorPlan -d 1500 1500 2 2 2 2
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
106802 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
106226 new gnd-pin connections were made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin vdd -inst * -verbose
4331 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin vss -inst * -verbose
4907 new gnd-pin connections were made to global net 'VSS'.
<CMD> sroute -nets {VDD VSS}
#% Begin sroute (date=12/07 22:03:19, mem=1598.6M)

viaInitial starts at Sat Dec  7 22:03:19 2024
viaInitial ends at Sat Dec  7 22:03:19 2024
*** Begin SPECIAL ROUTE on Sat Dec  7 22:03:19 2024 ***
SPECIAL ROUTE ran on directory: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell
SPECIAL ROUTE ran on machine: ECEUBUNTU2 (Linux 4.18.0-553.27.1.el8_10.x86_64 Xeon 3.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3024.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 21 layers, 10 routing layers, 1 overlap layer
Read in 858 macros, 87 used
Read in 87 components
  87 core components: 87 unplaced, 0 placed, 0 fixed
Read in 36 logical pins
Read in 36 nets
Read in 2 special nets
Read in 174 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0  open: 1664
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 832
End power routing: cpu: 0:00:01, real: 0:00:00, peak: 3047.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 832 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       832      |       NA       |
+--------+----------------+----------------+
#% End sroute (date=12/07 22:03:19, total cpu=0:00:00.8, real=0:00:00.0, peak res=1639.3M, current mem=1623.0M)
<CMD> addRing -nets {VDD VSS} -width 0.6 -spacing 0.5 -layer {top 6 bottom 6 left 5 right 5}
#% Begin addRing (date=12/07 22:03:19, mem=1623.0M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
**WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
**WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
Type 'man IMPPP-4051' for more detail.
#% End addRing (date=12/07 22:03:19, total cpu=0:00:00.0, real=0:00:01.0, peak res=1623.7M, current mem=1623.7M)
<CMD> addStripe -nets {VSS VDD} -layer 5 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
#% Begin addStripe (date=12/07 22:03:20, mem=1623.7M)

Initialize fgc environment(mem: 1693.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.2M)
Stripe generation is complete.
vias are now being generated.
addStripe created 600 wires.
ViaGen created 995072 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |     248768     |        0       |
|  VIA2  |     248768     |        0       |
|  VIA3  |     248768     |        0       |
|  VIA4  |     248768     |        0       |
|   M5   |       600      |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=12/07 22:03:50, total cpu=0:00:30.7, real=0:00:30.0, peak res=1816.8M, current mem=1801.4M)
<CMD> addStripe -nets {VSS VDD} -layer 6 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
#% Begin addStripe (date=12/07 22:03:50, mem=1801.4M)

Initialize fgc environment(mem: 1869.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1869.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1869.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1869.1M)
Loading via instances (cpu: 0:00:01.4, real: 0:00:02.0, peak mem: 2182.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2182.1M)
Completing 20% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2182.1M)
Completing 30% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2182.1M)
Completing 40% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2182.1M)
Completing 50% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2182.1M)
Completing 60% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2182.1M)
Completing 70% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2182.1M)
Completing 80% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2182.1M)
Completing 90% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2182.1M)
Completing 100% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2182.1M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 10.84) (1498.00, 10.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 25.50) (1498.00, 25.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 50.50) (1498.00, 50.76).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 75.64) (1498.00, 75.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 100.83) (1498.00, 100.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 115.50) (1498.00, 115.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 140.50) (1498.00, 140.76).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 165.63) (1498.00, 165.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 190.84) (1498.00, 190.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 205.50) (1498.00, 205.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 230.50) (1498.00, 230.76).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 255.63) (1498.00, 255.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 280.83) (1498.00, 280.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 295.50) (1498.00, 295.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 320.50) (1498.00, 320.77).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 345.64) (1498.00, 345.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 370.83) (1498.00, 370.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 385.50) (1498.00, 385.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 410.50) (1498.00, 410.77).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 435.64) (1498.00, 435.90).
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
addStripe created 600 wires.
ViaGen created 178802 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA5  |     178802     |        0       |
|   M6   |       600      |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=12/07 22:04:08, total cpu=0:00:17.9, real=0:00:18.0, peak res=2146.5M, current mem=1977.8M)
<CMD> createInstGroup poly0_0_sw
<CMD> addInstToInstGroup poly0_0_sw {ys[0].xs[0].torus_switch_xy}
<CMD> createInstGroup poly0_0_cli
<CMD> addInstToInstGroup poly0_0_cli {ys[0].xs[0].client_xy}
<CMD> createInstGroup poly0_0_rx_ew
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly0_0_tx_ew
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly0_0_rx_ns
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[35].north_rx}
<CMD> createInstGroup poly0_0_tx_ns
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[35].south_tx}
<CMD> createInstGroup poly0_1_sw
<CMD> addInstToInstGroup poly0_1_sw {ys[1].xs[0].torus_switch_xy}
<CMD> createInstGroup poly0_1_cli
<CMD> addInstToInstGroup poly0_1_cli {ys[1].xs[0].client_xy}
<CMD> createInstGroup poly0_1_rx_ew
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly0_1_tx_ew
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly0_1_rx_ns
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[35].north_rx}
<CMD> createInstGroup poly0_1_tx_ns
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[35].south_tx}
<CMD> createInstGroup poly0_2_sw
<CMD> addInstToInstGroup poly0_2_sw {ys[2].xs[0].torus_switch_xy}
<CMD> createInstGroup poly0_2_cli
<CMD> addInstToInstGroup poly0_2_cli {ys[2].xs[0].client_xy}
<CMD> createInstGroup poly0_2_rx_ew
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly0_2_tx_ew
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly0_2_rx_ns
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[35].north_rx}
<CMD> createInstGroup poly0_2_tx_ns
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[35].south_tx}
<CMD> createInstGroup poly0_3_sw
<CMD> addInstToInstGroup poly0_3_sw {ys[3].xs[0].torus_switch_xy}
<CMD> createInstGroup poly0_3_cli
<CMD> addInstToInstGroup poly0_3_cli {ys[3].xs[0].client_xy}
<CMD> createInstGroup poly0_3_rx_ew
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly0_3_tx_ew
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly0_3_rx_ns
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[35].north_rx}
<CMD> createInstGroup poly0_3_tx_ns
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[35].south_tx}
<CMD> createInstGroup poly1_0_sw
<CMD> addInstToInstGroup poly1_0_sw {ys[0].xs[1].torus_switch_xy}
<CMD> createInstGroup poly1_0_cli
<CMD> addInstToInstGroup poly1_0_cli {ys[0].xs[1].client_xy}
<CMD> createInstGroup poly1_0_rx_ew
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly1_0_tx_ew
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly1_0_rx_ns
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[35].north_rx}
<CMD> createInstGroup poly1_0_tx_ns
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[35].south_tx}
<CMD> createInstGroup poly1_1_sw
<CMD> addInstToInstGroup poly1_1_sw {ys[1].xs[1].torus_switch_xy}
<CMD> createInstGroup poly1_1_cli
<CMD> addInstToInstGroup poly1_1_cli {ys[1].xs[1].client_xy}
<CMD> createInstGroup poly1_1_rx_ew
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly1_1_tx_ew
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly1_1_rx_ns
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[35].north_rx}
<CMD> createInstGroup poly1_1_tx_ns
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[35].south_tx}
<CMD> createInstGroup poly1_2_sw
<CMD> addInstToInstGroup poly1_2_sw {ys[2].xs[1].torus_switch_xy}
<CMD> createInstGroup poly1_2_cli
<CMD> addInstToInstGroup poly1_2_cli {ys[2].xs[1].client_xy}
<CMD> createInstGroup poly1_2_rx_ew
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly1_2_tx_ew
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly1_2_rx_ns
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[35].north_rx}
<CMD> createInstGroup poly1_2_tx_ns
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[35].south_tx}
<CMD> createInstGroup poly1_3_sw
<CMD> addInstToInstGroup poly1_3_sw {ys[3].xs[1].torus_switch_xy}
<CMD> createInstGroup poly1_3_cli
<CMD> addInstToInstGroup poly1_3_cli {ys[3].xs[1].client_xy}
<CMD> createInstGroup poly1_3_rx_ew
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly1_3_tx_ew
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly1_3_rx_ns
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[35].north_rx}
<CMD> createInstGroup poly1_3_tx_ns
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[35].south_tx}
<CMD> createInstGroup poly2_0_sw
<CMD> addInstToInstGroup poly2_0_sw {ys[0].xs[2].torus_switch_xy}
<CMD> createInstGroup poly2_0_cli
<CMD> addInstToInstGroup poly2_0_cli {ys[0].xs[2].client_xy}
<CMD> createInstGroup poly2_0_rx_ew
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly2_0_tx_ew
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly2_0_rx_ns
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[35].north_rx}
<CMD> createInstGroup poly2_0_tx_ns
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[35].south_tx}
<CMD> createInstGroup poly2_1_sw
<CMD> addInstToInstGroup poly2_1_sw {ys[1].xs[2].torus_switch_xy}
<CMD> createInstGroup poly2_1_cli
<CMD> addInstToInstGroup poly2_1_cli {ys[1].xs[2].client_xy}
<CMD> createInstGroup poly2_1_rx_ew
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly2_1_tx_ew
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly2_1_rx_ns
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[35].north_rx}
<CMD> createInstGroup poly2_1_tx_ns
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[35].south_tx}
<CMD> createInstGroup poly2_2_sw
<CMD> addInstToInstGroup poly2_2_sw {ys[2].xs[2].torus_switch_xy}
<CMD> createInstGroup poly2_2_cli
<CMD> addInstToInstGroup poly2_2_cli {ys[2].xs[2].client_xy}
<CMD> createInstGroup poly2_2_rx_ew
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly2_2_tx_ew
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly2_2_rx_ns
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[35].north_rx}
<CMD> createInstGroup poly2_2_tx_ns
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[35].south_tx}
<CMD> createInstGroup poly2_3_sw
<CMD> addInstToInstGroup poly2_3_sw {ys[3].xs[2].torus_switch_xy}
<CMD> createInstGroup poly2_3_cli
<CMD> addInstToInstGroup poly2_3_cli {ys[3].xs[2].client_xy}
<CMD> createInstGroup poly2_3_rx_ew
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly2_3_tx_ew
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly2_3_rx_ns
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[35].north_rx}
<CMD> createInstGroup poly2_3_tx_ns
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[35].south_tx}
<CMD> createInstGroup poly3_0_sw
<CMD> addInstToInstGroup poly3_0_sw {ys[0].xs[3].torus_switch_xy}
<CMD> createInstGroup poly3_0_cli
<CMD> addInstToInstGroup poly3_0_cli {ys[0].xs[3].client_xy}
<CMD> createInstGroup poly3_0_rx_ew
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly3_0_tx_ew
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly3_0_rx_ns
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[35].north_rx}
<CMD> createInstGroup poly3_0_tx_ns
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[35].south_tx}
<CMD> createInstGroup poly3_1_sw
<CMD> addInstToInstGroup poly3_1_sw {ys[1].xs[3].torus_switch_xy}
<CMD> createInstGroup poly3_1_cli
<CMD> addInstToInstGroup poly3_1_cli {ys[1].xs[3].client_xy}
<CMD> createInstGroup poly3_1_rx_ew
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly3_1_tx_ew
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly3_1_rx_ns
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[35].north_rx}
<CMD> createInstGroup poly3_1_tx_ns
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[35].south_tx}
<CMD> createInstGroup poly3_2_sw
<CMD> addInstToInstGroup poly3_2_sw {ys[2].xs[3].torus_switch_xy}
<CMD> createInstGroup poly3_2_cli
<CMD> addInstToInstGroup poly3_2_cli {ys[2].xs[3].client_xy}
<CMD> createInstGroup poly3_2_rx_ew
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly3_2_tx_ew
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly3_2_rx_ns
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[35].north_rx}
<CMD> createInstGroup poly3_2_tx_ns
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[35].south_tx}
<CMD> createInstGroup poly3_3_sw
<CMD> addInstToInstGroup poly3_3_sw {ys[3].xs[3].torus_switch_xy}
<CMD> createInstGroup poly3_3_cli
<CMD> addInstToInstGroup poly3_3_cli {ys[3].xs[3].client_xy}
<CMD> createInstGroup poly3_3_rx_ew
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly3_3_tx_ew
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly3_3_rx_ns
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[35].north_rx}
<CMD> createInstGroup poly3_3_tx_ns
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[35].south_tx}
<CMD> setAttribute -net s_tx* -top_preferred_routing_layer M8 -bottom_preferred_routing_layer M8
<CMD> setAttribute -net e_tx* -top_preferred_routing_layer M7 -bottom_preferred_routing_layer M7
#WARNING (NRDB-530) Cannot find NET matching "e_tx*"
<CMD> place_design
*** placeDesign #1 [begin] : totSession cpu/real = 0:01:17.2/0:01:17.7 (1.0), mem = 2131.0M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 4627 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:08.4) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.3579361 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2246.01 CPU=0:00:00.1 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_credit_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2251.02)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 108529
Total number of fetched objects 108529
Total number of fetched objects 108529
End delay calculation. (MEM=2667.57 CPU=0:00:34.2 REAL=0:00:34.0)
End delay calculation (fullDC). (MEM=2667.57 CPU=0:00:39.4 REAL=0:00:39.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Inst-group poly0_0_rx_ns has no instances; so deleting it.
Inst-group poly0_1_rx_ns has no instances; so deleting it.
Inst-group poly0_2_rx_ns has no instances; so deleting it.
Inst-group poly0_3_rx_ns has no instances; so deleting it.
Inst-group poly1_0_rx_ns has no instances; so deleting it.
Inst-group poly1_1_rx_ns has no instances; so deleting it.
Inst-group poly1_2_rx_ns has no instances; so deleting it.
Inst-group poly1_3_rx_ns has no instances; so deleting it.
Inst-group poly2_0_rx_ns has no instances; so deleting it.
Inst-group poly2_1_rx_ns has no instances; so deleting it.
Inst-group poly2_2_rx_ns has no instances; so deleting it.
Inst-group poly2_3_rx_ns has no instances; so deleting it.
Inst-group poly3_0_rx_ns has no instances; so deleting it.
Inst-group poly3_1_rx_ns has no instances; so deleting it.
Inst-group poly3_2_rx_ns has no instances; so deleting it.
Inst-group poly3_3_rx_ns has no instances; so deleting it.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#7 (mem=2644.8M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:07.7 mem=2660.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:08.4 mem=2660.8M) ***
No user-set net weight.
Net fanout histogram:
2		: 98435 (91.2%) nets
3		: 2647 (2.5%) nets
4     -	14	: 3680 (3.4%) nets
15    -	39	: 1704 (1.6%) nets
40    -	79	: 824 (0.8%) nets
80    -	159	: 592 (0.5%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 1 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 1 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=106618 (0 fixed + 106618 movable) #buf cell=0 #inv cell=2541 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=107884 #term=463091 #term/net=4.29, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=36
stdCell: 104778 single + 1840 double + 0 multi
Total standard cell length = 417.8930 (mm), area = 0.7704 (mm^2)
**Info: (IMPSP-307): Design contains fractional 3 cells.
Estimated cell power/ground rail width = 0.365 um

Average module density = 1.028.
Density for module 'poly3_3_tx_ns' = 0.827.
       = stdcell_area 7294 sites (2626 um^2) / alloc_area 8820 sites (3175 um^2).
Density for module 'poly3_3_tx_ew' = 0.708.
       = stdcell_area 7699 sites (2772 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly3_3_rx_ew' = 0.037.
       = stdcell_area 405 sites (146 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly3_3_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 238675 sites (85923 um^2).
**WARN: (IMPSP-452):	Density for module 'poly3_3_sw' (box = {535.000 534.800 731.000 731.000}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116056 sites (41780 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly3_2_tx_ns' = 0.827.
       = stdcell_area 7294 sites (2626 um^2) / alloc_area 8820 sites (3175 um^2).
Density for module 'poly3_2_tx_ew' = 0.708.
       = stdcell_area 7699 sites (2772 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly3_2_rx_ew' = 0.037.
       = stdcell_area 405 sites (146 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly3_2_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 236805 sites (85250 um^2).
**WARN: (IMPSP-452):	Density for module 'poly3_2_sw' (box = {535.000 1285.400 731.000 1481.600}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116059 sites (41781 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly3_1_tx_ns' = 0.744.
       = stdcell_area 7294 sites (2626 um^2) / alloc_area 9800 sites (3528 um^2).
Density for module 'poly3_1_tx_ew' = 0.702.
       = stdcell_area 7699 sites (2772 um^2) / alloc_area 10965 sites (3947 um^2).
Density for module 'poly3_1_rx_ew' = 0.037.
       = stdcell_area 405 sites (146 um^2) / alloc_area 10965 sites (3947 um^2).
Density for module 'poly3_1_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 236805 sites (85250 um^2).
**WARN: (IMPSP-452):	Density for module 'poly3_1_sw' (box = {535.000 909.200 731.000 1105.400}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116059 sites (41781 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly3_0_tx_ns' = 0.827.
       = stdcell_area 7294 sites (2626 um^2) / alloc_area 8820 sites (3175 um^2).
Density for module 'poly3_0_tx_ew' = 0.708.
       = stdcell_area 7699 sites (2772 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly3_0_rx_ew' = 0.037.
       = stdcell_area 405 sites (146 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly3_0_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 235640 sites (84830 um^2).
**WARN: (IMPSP-452):	Density for module 'poly3_0_sw' (box = {535.000 160.400 731.000 356.600}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116050 sites (41778 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly2_3_tx_ns' = 0.827.
       = stdcell_area 7294 sites (2626 um^2) / alloc_area 8820 sites (3175 um^2).
Density for module 'poly2_3_tx_ew' = 0.708.
       = stdcell_area 7699 sites (2772 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly2_3_rx_ew' = 0.040.
       = stdcell_area 405 sites (146 um^2) / alloc_area 10240 sites (3686 um^2).
Density for module 'poly2_3_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 238280 sites (85781 um^2).
**WARN: (IMPSP-452):	Density for module 'poly2_3_sw' (box = {1285.000 534.800 1481.000 731.000}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116058 sites (41781 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly2_2_tx_ns' = 0.827.
       = stdcell_area 7294 sites (2626 um^2) / alloc_area 8820 sites (3175 um^2).
Density for module 'poly2_2_tx_ew' = 0.708.
       = stdcell_area 7699 sites (2772 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly2_2_rx_ew' = 0.040.
       = stdcell_area 405 sites (146 um^2) / alloc_area 10240 sites (3686 um^2).
Density for module 'poly2_2_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 236415 sites (85109 um^2).
**WARN: (IMPSP-452):	Density for module 'poly2_2_sw' (box = {1285.000 1285.400 1481.000 1481.600}) is greater than 100% (1.087) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116064 sites (41783 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly2_1_tx_ns' = 0.744.
       = stdcell_area 7294 sites (2626 um^2) / alloc_area 9800 sites (3528 um^2).
Density for module 'poly2_1_tx_ew' = 0.702.
       = stdcell_area 7699 sites (2772 um^2) / alloc_area 10965 sites (3947 um^2).
Density for module 'poly2_1_rx_ew' = 0.039.
       = stdcell_area 405 sites (146 um^2) / alloc_area 10320 sites (3715 um^2).
Density for module 'poly2_1_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 236415 sites (85109 um^2).
**WARN: (IMPSP-452):	Density for module 'poly2_1_sw' (box = {1285.000 909.200 1481.000 1105.400}) is greater than 100% (1.087) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116064 sites (41783 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly2_0_tx_ns' = 0.827.
       = stdcell_area 7294 sites (2626 um^2) / alloc_area 8820 sites (3175 um^2).
Density for module 'poly2_0_tx_ew' = 0.708.
       = stdcell_area 7699 sites (2772 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly2_0_rx_ew' = 0.040.
       = stdcell_area 405 sites (146 um^2) / alloc_area 10240 sites (3686 um^2).
Density for module 'poly2_0_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 235255 sites (84692 um^2).
**WARN: (IMPSP-452):	Density for module 'poly2_0_sw' (box = {1285.000 160.400 1481.000 356.600}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116053 sites (41779 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly1_3_tx_ns' = 0.827.
       = stdcell_area 7294 sites (2626 um^2) / alloc_area 8820 sites (3175 um^2).
Density for module 'poly1_3_tx_ew' = 0.708.
       = stdcell_area 7699 sites (2772 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly1_3_rx_ew' = 0.037.
       = stdcell_area 405 sites (146 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly1_3_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 238675 sites (85923 um^2).
**WARN: (IMPSP-452):	Density for module 'poly1_3_sw' (box = {910.000 534.800 1106.000 731.000}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116058 sites (41781 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly1_2_tx_ns' = 0.827.
       = stdcell_area 7294 sites (2626 um^2) / alloc_area 8820 sites (3175 um^2).
Density for module 'poly1_2_tx_ew' = 0.708.
       = stdcell_area 7699 sites (2772 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly1_2_rx_ew' = 0.037.
       = stdcell_area 405 sites (146 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly1_2_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 236805 sites (85250 um^2).
**WARN: (IMPSP-452):	Density for module 'poly1_2_sw' (box = {910.000 1285.400 1106.000 1481.600}) is greater than 100% (1.088) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116227 sites (41842 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly1_1_tx_ns' = 0.744.
       = stdcell_area 7294 sites (2626 um^2) / alloc_area 9800 sites (3528 um^2).
Density for module 'poly1_1_tx_ew' = 0.702.
       = stdcell_area 7699 sites (2772 um^2) / alloc_area 10965 sites (3947 um^2).
Density for module 'poly1_1_rx_ew' = 0.037.
       = stdcell_area 405 sites (146 um^2) / alloc_area 10965 sites (3947 um^2).
Density for module 'poly1_1_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 236805 sites (85250 um^2).
**WARN: (IMPSP-452):	Density for module 'poly1_1_sw' (box = {910.000 909.200 1106.000 1105.400}) is greater than 100% (1.088) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116227 sites (41842 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly1_0_tx_ns' = 0.827.
       = stdcell_area 7294 sites (2626 um^2) / alloc_area 8820 sites (3175 um^2).
Density for module 'poly1_0_tx_ew' = 0.708.
       = stdcell_area 7699 sites (2772 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly1_0_rx_ew' = 0.037.
       = stdcell_area 405 sites (146 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly1_0_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 235640 sites (84830 um^2).
**WARN: (IMPSP-452):	Density for module 'poly1_0_sw' (box = {910.000 160.400 1106.000 356.600}) is greater than 100% (1.087) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116072 sites (41786 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly0_3_tx_ns' = 0.827.
       = stdcell_area 7294 sites (2626 um^2) / alloc_area 8820 sites (3175 um^2).
Density for module 'poly0_3_tx_ew' = 0.708.
       = stdcell_area 7699 sites (2772 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly0_3_rx_ew' = 0.037.
       = stdcell_area 405 sites (146 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly0_3_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 236595 sites (85174 um^2).
**WARN: (IMPSP-452):	Density for module 'poly0_3_sw' (box = {160.000 534.800 356.000 731.000}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116055 sites (41780 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly0_2_tx_ns' = 0.827.
       = stdcell_area 7294 sites (2626 um^2) / alloc_area 8820 sites (3175 um^2).
Density for module 'poly0_2_tx_ew' = 0.708.
       = stdcell_area 7699 sites (2772 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly0_2_rx_ew' = 0.037.
       = stdcell_area 405 sites (146 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly0_2_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 234735 sites (84505 um^2).
**WARN: (IMPSP-452):	Density for module 'poly0_2_sw' (box = {160.000 1285.400 356.000 1481.600}) is greater than 100% (1.087) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116068 sites (41785 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly0_1_tx_ns' = 0.744.
       = stdcell_area 7294 sites (2626 um^2) / alloc_area 9800 sites (3528 um^2).
Density for module 'poly0_1_tx_ew' = 0.702.
       = stdcell_area 7699 sites (2772 um^2) / alloc_area 10965 sites (3947 um^2).
Density for module 'poly0_1_rx_ew' = 0.037.
       = stdcell_area 405 sites (146 um^2) / alloc_area 10965 sites (3947 um^2).
Density for module 'poly0_1_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 234735 sites (84505 um^2).
**WARN: (IMPSP-452):	Density for module 'poly0_1_sw' (box = {160.000 909.200 356.000 1105.400}) is greater than 100% (1.087) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116060 sites (41782 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly0_0_tx_ns' = 0.827.
       = stdcell_area 7294 sites (2626 um^2) / alloc_area 8820 sites (3175 um^2).
Density for module 'poly0_0_tx_ew' = 0.708.
       = stdcell_area 7699 sites (2772 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly0_0_rx_ew' = 0.037.
       = stdcell_area 405 sites (146 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly0_0_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 233570 sites (84085 um^2).
**WARN: (IMPSP-452):	Density for module 'poly0_0_sw' (box = {160.000 160.400 356.000 356.600}) is greater than 100% (1.087) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116120 sites (41803 um^2) / alloc_area 106820 sites (38455 um^2).
Density for the rest of the design = 0.042.
       = stdcell_area 9729 sites (3502 um^2) / alloc_area 233595 sites (84094 um^2).
Density for the design = 0.344.
       = stdcell_area 2140056 sites (770420 um^2) / alloc_area 6215880 sites (2237717 um^2).
Pin Density = 0.07450.
            = total # of pins 463091 / total area 6215880.
Identified 16 spare or floating instances, with no clusters.





=== lastAutoLevel = 11 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.740e-08 (6.07e-09 1.13e-08)
              Est.  stn bbox = 1.852e-08 (6.41e-09 1.21e-08)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 3147.7M
Iteration  2: Total net bbox = 1.740e-08 (6.07e-09 1.13e-08)
              Est.  stn bbox = 1.852e-08 (6.41e-09 1.21e-08)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3149.4M
Iteration  3: Total net bbox = 2.222e+04 (1.81e+04 4.10e+03)
              Est.  stn bbox = 4.064e+04 (3.55e+04 5.18e+03)
              cpu = 0:00:14.7 real = 0:00:15.0 mem = 3289.3M
Active setup views:
    view_functional_wcl_slow
Iteration  4: Total net bbox = 6.305e+05 (3.33e+05 2.98e+05)
              Est.  stn bbox = 9.610e+05 (6.43e+05 3.18e+05)
              cpu = 0:00:36.2 real = 0:00:36.0 mem = 3409.3M
Active setup views:
    view_functional_wcl_slow
Iteration  5: Total net bbox = 1.199e+06 (6.28e+05 5.72e+05)
              Est.  stn bbox = 1.759e+06 (1.08e+06 6.74e+05)
              cpu = 0:00:24.7 real = 0:00:25.0 mem = 3576.4M
Active setup views:
    view_functional_wcl_slow
Iteration  6: Total net bbox = 1.660e+06 (7.16e+05 9.44e+05)
              Est.  stn bbox = 2.373e+06 (1.19e+06 1.18e+06)
              cpu = 0:00:39.1 real = 0:00:40.0 mem = 3457.4M
Iteration  7: Total net bbox = 1.783e+06 (8.28e+05 9.54e+05)
              Est.  stn bbox = 2.508e+06 (1.31e+06 1.20e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3457.4M
Iteration  8: Total net bbox = 1.783e+06 (8.28e+05 9.54e+05)
              Est.  stn bbox = 2.508e+06 (1.31e+06 1.20e+06)
              cpu = 0:00:18.9 real = 0:00:19.0 mem = 3457.4M
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Iteration  9: Total net bbox = 1.882e+06 (9.15e+05 9.67e+05)
              Est.  stn bbox = 2.900e+06 (1.59e+06 1.32e+06)
              cpu = 0:01:14 real = 0:01:15 mem = 3480.4M
Iteration 10: Total net bbox = 1.882e+06 (9.15e+05 9.67e+05)
              Est.  stn bbox = 2.900e+06 (1.59e+06 1.32e+06)
              cpu = 0:00:18.8 real = 0:00:18.0 mem = 3480.4M
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Iteration 11: Total net bbox = 1.924e+06 (9.41e+05 9.83e+05)
              Est.  stn bbox = 3.049e+06 (1.67e+06 1.38e+06)
              cpu = 0:00:42.6 real = 0:00:43.0 mem = 3480.4M
Iteration 12: Total net bbox = 1.924e+06 (9.41e+05 9.83e+05)
              Est.  stn bbox = 3.049e+06 (1.67e+06 1.38e+06)
              cpu = 0:00:18.7 real = 0:00:19.0 mem = 3480.4M
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Iteration 13: Total net bbox = 2.062e+06 (1.01e+06 1.05e+06)
              Est.  stn bbox = 3.189e+06 (1.74e+06 1.44e+06)
              cpu = 0:00:44.0 real = 0:00:45.0 mem = 3480.4M
Iteration 14: Total net bbox = 2.062e+06 (1.01e+06 1.05e+06)
              Est.  stn bbox = 3.189e+06 (1.74e+06 1.44e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3480.4M
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Iteration 15: Total net bbox = 2.069e+06 (1.02e+06 1.05e+06)
              Est.  stn bbox = 3.186e+06 (1.75e+06 1.44e+06)
              cpu = 0:00:30.4 real = 0:00:30.0 mem = 3480.4M
Iteration 16: Total net bbox = 2.069e+06 (1.02e+06 1.05e+06)
              Est.  stn bbox = 3.186e+06 (1.75e+06 1.44e+06)
              cpu = 0:00:18.8 real = 0:00:19.0 mem = 3480.4M
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Iteration 17: Total net bbox = 2.144e+06 (1.02e+06 1.12e+06)
              Est.  stn bbox = 3.254e+06 (1.74e+06 1.52e+06)
              cpu = 0:01:25 real = 0:01:26 mem = 3496.4M
Iteration 18: Total net bbox = 2.144e+06 (1.02e+06 1.12e+06)
              Est.  stn bbox = 3.254e+06 (1.74e+06 1.52e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3496.4M
*** cost = 2.144e+06 (1.02e+06 1.12e+06) (cpu for global=0:08:00) real=0:08:05***
Info: 0 clock gating cells identified, 0 (on average) moved 0/10
Solver runtime cpu: 0:05:32 real: 0:05:36
Core Placement runtime cpu: 0:06:26 real: 0:06:32
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 3 cells.

*** Starting refinePlace (0:11:10 mem=3496.4M) ***
Total net bbox length = 2.144e+06 (1.023e+06 1.120e+06) (ext = 1.458e+04)
**WARN: (IMPSP-266):	Constraint box too small for instance 'ys[0].xs[2].conns_vc_info[0].west_tx_g'.
Type 'man IMPSP-266' for more detail.
**WARN: (IMPSP-266):	Constraint box too small for instance 'ys[3].xs[2].conns_vc_info[1].west_tx_g'.
Type 'man IMPSP-266' for more detail.
**WARN: (IMPSP-266):	Constraint box too small for instance 'ys[1].xs[2].conns_vc_info[1].west_tx_g'.
Type 'man IMPSP-266' for more detail.
**WARN: (IMPSP-266):	Constraint box too small for instance 'ys[2].xs[2].conns_vc_info[1].west_tx_g'.
Type 'man IMPSP-266' for more detail.
**WARN: (IMPSP-266):	Constraint box too small for instance 'ys[0].xs[2].conns_vc_info[1].west_tx_g'.
Type 'man IMPSP-266' for more detail.
**WARN: (IMPSP-266):	Constraint box too small for instance 'ys[3].xs[2].conns_vc_info[0].west_tx_g'.
Type 'man IMPSP-266' for more detail.
**WARN: (IMPSP-266):	Constraint box too small for instance 'ys[1].xs[2].conns_vc_info[0].west_tx_g'.
Type 'man IMPSP-266' for more detail.
**WARN: (IMPSP-266):	Constraint box too small for instance 'ys[2].xs[2].conns_vc_info[0].west_tx_g'.
Type 'man IMPSP-266' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[2].conns_vc_info[0].west_tx_g' (Cell low_swing_tx).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[3].xs[2].conns_vc_info[1].west_tx_g' (Cell low_swing_tx).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[1].xs[2].conns_vc_info[1].west_tx_g' (Cell low_swing_tx).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].conns_vc_info[1].west_tx_g' (Cell low_swing_tx).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[2].conns_vc_info[1].west_tx_g' (Cell low_swing_tx).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[3].xs[2].conns_vc_info[0].west_tx_g' (Cell low_swing_tx).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[1].xs[2].conns_vc_info[0].west_tx_g' (Cell low_swing_tx).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].conns_vc_info[0].west_tx_g' (Cell low_swing_tx).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[0].msg_txrx[14].south_tx' (Cell low_swing_tx).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[0].msg_txrx[2].south_tx' (Cell low_swing_tx).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[0].msg_txrx[0].south_tx' (Cell low_swing_tx).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[0].msg_txrx[13].south_tx' (Cell low_swing_tx).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[0].msg_txrx[19].south_tx' (Cell low_swing_tx).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[0].msg_txrx[33].south_tx' (Cell low_swing_tx).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[0].msg_txrx[16].south_tx' (Cell low_swing_tx).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[0].msg_txrx[30].south_tx' (Cell low_swing_tx).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[0].msg_txrx[9].south_tx' (Cell low_swing_tx).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[0].msg_txrx[34].south_tx' (Cell low_swing_tx).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[1].msg_txrx[33].south_tx' (Cell low_swing_tx).
Type 'man IMPSP-2020' for more detail.
**ERROR: (IMPSP-2021):	Could not legalize <21637> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 106562 insts, mean move: 16.96 um, max move: 329.97 um 
	Max move on inst (ys[0].xs[2].torus_switch_xy/dor_credit_inst/U8): (1293.83, 326.00) --> (1478.00, 180.20)
	Runtime: CPU: 0:00:21.7 REAL: 0:00:21.0 MEM: 3464.4MB
Summary Report:
Instances move: 106562 (out of 106618 movable)
Instances flipped: 19
Mean displacement: 16.96 um
Max displacement: 329.97 um (Instance: ys[0].xs[2].torus_switch_xy/dor_credit_inst/U8) (1293.83, 326.004) -> (1478, 180.2)
	Length: 7 sites, height: 1 rows, site name: core, cell type: OR3D1, constraint:Fence
Total net bbox length = 4.505e+06 (2.253e+06 2.252e+06) (ext = 1.438e+04)
Runtime: CPU: 0:00:21.9 REAL: 0:00:22.0 MEM: 3464.4MB
*** Finished refinePlace (0:11:32 mem=3464.4M) ***
*** End of Placement (cpu=0:09:11, real=0:09:16, mem=2923.0M) ***
**Info: (IMPSP-307): Design contains fractional 3 cells.

default core: bins with density > 0.750 = 28.19 % ( 1989 / 7056 )
Density distribution unevenness ratio = 63.586%
*** Free Virtual Timing Model ...(mem=2939.0M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.3579361 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_credit_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2914.16)
Total number of fetched objects 108529
End delay calculation. (MEM=3134.36 CPU=0:00:11.4 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=3134.36 CPU=0:00:13.7 REAL=0:00:13.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3784
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 107883 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 107856
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.727746e+05um
[NR-eGR] Layer group 2: route 107264 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.55% H + 0.80% V. EstWL: 5.536726e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      5553( 0.81%)       341( 0.05%)        14( 0.00%)   ( 0.86%) 
[NR-eGR]      M3 ( 3)      2841( 0.41%)        70( 0.01%)         0( 0.00%)   ( 0.42%) 
[NR-eGR]      M4 ( 4)      1137( 0.16%)         4( 0.00%)         0( 0.00%)   ( 0.16%) 
[NR-eGR]      M5 ( 5)      2965( 0.43%)         2( 0.00%)         0( 0.00%)   ( 0.43%) 
[NR-eGR]      M6 ( 6)      4683( 0.67%)        18( 0.00%)         0( 0.00%)   ( 0.68%) 
[NR-eGR]      M7 ( 7)       470( 0.07%)         4( 0.00%)         2( 0.00%)   ( 0.07%) 
[NR-eGR]      M8 ( 8)        57( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total     17706( 0.31%)       439( 0.01%)        16( 0.00%)   ( 0.32%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.02% H + 0.11% V
Early Global Route congestion estimation runtime: 7.65 seconds, mem = 3199.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 4.64, normalized total congestion hotspot area = 15.13 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             0   462416 
[NR-eGR]  M2  (2V)        985226   740266 
[NR-eGR]  M3  (3H)       1375445   153931 
[NR-eGR]  M4  (4V)        956992    85046 
[NR-eGR]  M5  (5H)        286175    54078 
[NR-eGR]  M6  (6V)        452933    52058 
[NR-eGR]  M7  (7H)       1110617     5720 
[NR-eGR]  M8  (8V)        451975      951 
[NR-eGR]  M9  (9H)         56127        0 
[NR-eGR]  AP  (10V)            0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      5675490  1554466 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4505069um
[NR-eGR] Total length: 5675490um, number of vias: 1554466
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 180326um, number of vias: 170390
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 3.25 seconds, mem = 3052.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:11.0, real=0:00:11.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0:10:55, real = 0:10:59, mem = 2869.6M **

Optimization is working on the following views:
  Setup views: view_functional_wcl_slow view_functional_wcl_fast view_functional_wcl_typical 
  Hold  views: view_functional_wcl_slow view_functional_wcl_fast view_functional_wcl_typical 
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-266            8  Constraint box too small for instance '%...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-452           16  Density for module '%s' (%s = {%.3f %.3f...
ERROR     IMPSP-2021           1  Could not legalize <%d> instances in the...
WARNING   IMPSP-2020          19  Cannot find a legal location for instanc...
WARNING   NRDB-530             1  Cannot find %s matching "%s"             
WARNING   NRDB-733             1  %s %s in %s %s does not have a physical ...
*** Message Summary: 48 warning(s), 1 error(s)

*** placeDesign #1 [finish] : cpu/real = 0:10:55.2/0:11:00.0 (1.0), totSession cpu/real = 0:12:12.4/0:12:17.7 (1.0), mem = 2869.6M
<CMD> ccopt_design
#% Begin ccopt_design (date=12/07 22:15:08, mem=2509.6M)
*** ccopt_design #1 [begin] : totSession cpu/real = 0:12:12.5/0:12:17.7 (1.0), mem = 2869.6M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setExtractRCMode -engine                       preRoute
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setOptMode -preserveAllSequential              true

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): functional_wcl_slow functional_wcl_fast functional_wcl_typical
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for ideal_clock...
  clock_tree ideal_clock contains 58160 sinks and 0 clock gates.
Extracting original clock gating for ideal_clock done.
The skew group ideal_clock/functional_wcl_slow was created. It contains 58160 sinks and 1 sources.
The skew group ideal_clock/functional_wcl_fast was created. It contains 58160 sinks and 1 sources.
The skew group ideal_clock/functional_wcl_typical was created. It contains 58160 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...

Begin checking placement ... (start mem=2920.2M, init mem=2950.7M)
Region/Fence Violation:	1220
Not Placed on Placement Grid:	30
Row Orientation Violation:	137
Overlapping with other instance:	40793
Orientation Violation:	11020
*info: Placed = 106618        
*info: Unplaced = 0           
Placement Density:34.43%(770420/2237717)
Placement Density (including fixed std cells):34.43%(770420/2237717)
Finished checkPlace (total: cpu=0:00:01.7, real=0:00:02.0; vio checks: cpu=0:00:01.0, real=0:00:01.0; mem=2950.7M)
**WARN: (IMPCCOPT-2030):	Found placement violations. Run checkPlace for more details.
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:01.7 real=0:00:01.7)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:01.7 real=0:00:01.7)
CCOpt::Phase::Initialization done. (took cpu=0:00:01.7 real=0:00:01.7)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:27.2/0:12:32.4 (1.0), mem = 2950.7M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 58160 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 58160 clock tree sinks)
**WARN: (IMPCCOPT-1127):	The skew group default.ideal_clock/functional_wcl_slow has been identified as a duplicate of: ideal_clock/functional_wcl_fast
**WARN: (IMPCCOPT-1127):	The skew group default.ideal_clock/functional_wcl_typical has been identified as a duplicate of: ideal_clock/functional_wcl_fast
The skew group ideal_clock/functional_wcl_slow has been identified as a duplicate of: ideal_clock/functional_wcl_fast, so it will not be cloned.
The skew group ideal_clock/functional_wcl_typical has been identified as a duplicate of: ideal_clock/functional_wcl_fast, so it will not be cloned.
Leaving CCOpt scope - optDesignGlobalRouteStep...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2900.67 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3784
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 107883 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 107856
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.727746e+05um
[NR-eGR] Layer group 2: route 107264 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.55% H + 0.80% V. EstWL: 5.536726e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      5553( 0.81%)       341( 0.05%)        14( 0.00%)   ( 0.86%) 
[NR-eGR]      M3 ( 3)      2841( 0.41%)        70( 0.01%)         0( 0.00%)   ( 0.42%) 
[NR-eGR]      M4 ( 4)      1137( 0.16%)         4( 0.00%)         0( 0.00%)   ( 0.16%) 
[NR-eGR]      M5 ( 5)      2965( 0.43%)         2( 0.00%)         0( 0.00%)   ( 0.43%) 
[NR-eGR]      M6 ( 6)      4683( 0.67%)        18( 0.00%)         0( 0.00%)   ( 0.68%) 
[NR-eGR]      M7 ( 7)       470( 0.07%)         4( 0.00%)         2( 0.00%)   ( 0.07%) 
[NR-eGR]      M8 ( 8)        57( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total     17706( 0.31%)       439( 0.01%)        16( 0.00%)   ( 0.32%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.02% H + 0.11% V
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             0   462416 
[NR-eGR]  M2  (2V)        985226   740266 
[NR-eGR]  M3  (3H)       1375445   153931 
[NR-eGR]  M4  (4V)        956992    85046 
[NR-eGR]  M5  (5H)        286175    54078 
[NR-eGR]  M6  (6V)        452933    52058 
[NR-eGR]  M7  (7H)       1110617     5720 
[NR-eGR]  M8  (8V)        451975      951 
[NR-eGR]  M9  (9H)         56127        0 
[NR-eGR]  AP  (10V)            0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      5675490  1554466 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4505108um
[NR-eGR] Total length: 5675490um, number of vias: 1554466
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 180326um, number of vias: 170390
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 10.83 sec, Real: 10.85 sec, Curr Mem: 3137.95 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:11.3 real=0:00:11.3)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.

  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:02.2 real=0:00:02.2)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
Legalization setup done. (took cpu=0:00:02.8 real=0:00:02.8)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree ideal_clock:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CKBD4 CKBD2 CKBD1}
  Inverters:   CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 2237713.200um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner delay_corner_wcl_slow:both, late and power domain auto-default:
  Slew time target (leaf):    0.133ns
  Slew time target (trunk):   0.133ns
  Slew time target (top):     0.134ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.058ns
  Buffer max distance: 303.515um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD4, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=303.515um, saturatedSlew=0.113ns, speed=2784.542um per ns, cellArea=10.675um^2 per 1000um}
  Inverter  : {lib_cell:CKND16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=583.312um, saturatedSlew=0.083ns, speed=8273.936um per ns, cellArea=13.578um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=713.714um, saturatedSlew=0.118ns, speed=3919.352um per ns, cellArea=21.185um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group ideal_clock/functional_wcl_fast:
  Sources:                     pin clk
  Total number of sinks:       58160
  Delay constrained sinks:     58160
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner delay_corner_wcl_slow:both.late:
  Skew target:                 0.058ns
Primary reporting skew groups are:
skew_group ideal_clock/functional_wcl_fast with 58160 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:04.3 real=0:00:04.3)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:18.7 real=0:00:18.8)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
  Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree ideal_clock...
          Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
          Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.5 real=0:00:01.5)
      Clustering clock_tree ideal_clock done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=1409, i=0, icg=0, dcg=0, l=0, total=1409
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=4565.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=4565.160um^2
      hp wire lengths  : top=0.000um, trunk=21020.200um, leaf=60494.700um, total=81514.900um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD4: 1409 
    Bottom-up phase done. (took cpu=0:00:36.1 real=0:00:36.1)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:13:25 mem=3246.6M) ***
Total net bbox length = 4.585e+06 (2.294e+06 2.292e+06) (ext = 1.546e+04)
Move report: Detail placement moves 103506 insts, mean move: 10.39 um, max move: 226.80 um 
	Max move on inst (ys[2].xs[2].msg_txrx[8].south_tx): (1439.60, 1494.20) --> (1439.60, 1267.40)
	Runtime: CPU: 0:00:09.0 REAL: 0:00:09.0 MEM: 3267.2MB
Summary Report:
Instances move: 103506 (out of 108027 movable)
Instances flipped: 50
Mean displacement: 10.39 um
Max displacement: 226.80 um (Instance: ys[2].xs[2].msg_txrx[8].south_tx) (1439.6, 1494.2) -> (1439.6, 1267.4)
	Length: 166 sites, height: 2 rows, site name: core, cell type: low_swing_tx
Total net bbox length = 5.407e+06 (2.780e+06 2.627e+06) (ext = 1.540e+04)
Runtime: CPU: 0:00:09.2 REAL: 0:00:09.0 MEM: 3267.2MB
*** Finished refinePlace (0:13:34 mem=3267.2M) ***
    ClockRefiner summary
    All clock instances: Moved 57021, flipped 28059 and cell swapped 0 (out of a total of 59569).
    The largest move was 72.8 um for ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[23][7].
**Info: (IMPSP-307): Design contains fractional 3 cells.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:10.4 real=0:00:10.3)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
    Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
    Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.6 real=0:00:01.6)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.2,0.54)              5
    [0.54,0.88)            11
    [0.88,1.22)            13
    [1.22,1.56)             2
    [1.56,1.9)             12
    [1.9,2.24)             16
    [2.24,2.58)            49
    [2.58,2.92)             2
    [2.92,3.26)             1
    [3.26,3.6)              2
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ----------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired                Achieved               Node
                     location               location               
    ----------------------------------------------------------------------------------------------------------------------------------------------------------
         3.6         (1047.400,279.200)     (1047.400,275.600)     CTS_ccl_a_buf_01177 (a lib_cell CKBD4) at (1047.400,275.600), in power domain auto-default
         3.6         (249.600,1051.400)     (249.600,1047.800)     CTS_ccl_a_buf_00945 (a lib_cell CKBD4) at (249.600,1047.800), in power domain auto-default
         3           (625.400,1058.600)     (622.400,1058.600)     CTS_ccl_a_buf_01323 (a lib_cell CKBD4) at (622.400,1058.600), in power domain auto-default
         2.8         (241.000,299.000)      (238.200,299.000)      CTS_ccl_a_buf_01369 (a lib_cell CKBD4) at (238.200,299.000), in power domain auto-default
         2.6         (1398.600,1328.600)    (1396.000,1328.600)    CTS_ccl_a_buf_01301 (a lib_cell CKBD4) at (1396.000,1328.600), in power domain auto-default
         2.4         (997.400,1076.600)     (995.000,1076.600)     CTS_ccl_a_buf_01339 (a lib_cell CKBD4) at (995.000,1076.600), in power domain auto-default
         2.4         (961.000,1055.000)     (958.600,1055.000)     CTS_ccl_a_buf_01335 (a lib_cell CKBD4) at (958.600,1055.000), in power domain auto-default
         2.4         (1403.800,1044.200)    (1401.400,1044.200)    CTS_ccl_a_buf_01332 (a lib_cell CKBD4) at (1401.400,1044.200), in power domain auto-default
         2.4         (1200.000,279.200)     (1197.600,279.200)     CTS_ccl_buf_01397 (a lib_cell CKBD4) at (1197.600,279.200), in power domain auto-default
         2.4         (626.600,444.800)      (624.200,444.800)      CTS_ccl_buf_01402 (a lib_cell CKBD4) at (624.200,444.800), in power domain auto-default
    ----------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:14.0 real=0:00:14.0)
    Clock DAG stats after 'Clustering':
      cell counts      : b=1409, i=0, icg=0, dcg=0, l=0, total=1409
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=4565.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=4565.160um^2
      cell capacitance : b=2.569pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.569pF
      sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=3.676pF, leaf=29.836pF, total=33.512pF
      wire lengths     : top=0.000um, trunk=28980.901um, leaf=208673.657um, total=237654.558um
      hp wire lengths  : top=0.000um, trunk=21094.400um, leaf=77842.400um, total=98936.800um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=250, worst=[0.031ns, 0.027ns, 0.024ns, 0.024ns, 0.024ns, 0.023ns, 0.021ns, 0.021ns, 0.021ns, 0.019ns, ...]} avg=0.005ns sd=0.005ns sum=1.288ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.133ns count=144 avg=0.099ns sd=0.023ns min=0.004ns max=0.143ns {32 <= 0.080ns, 43 <= 0.106ns, 48 <= 0.120ns, 13 <= 0.126ns, 7 <= 0.133ns} {0 <= 0.140ns, 1 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
      Leaf  : target=0.133ns count=1266 avg=0.126ns sd=0.009ns min=0.080ns max=0.164ns {1 <= 0.080ns, 17 <= 0.106ns, 238 <= 0.120ns, 405 <= 0.126ns, 356 <= 0.133ns} {184 <= 0.140ns, 42 <= 0.146ns, 22 <= 0.160ns, 1 <= 0.199ns, 0 > 0.199ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD4: 1409 
    Primary reporting skew groups after 'Clustering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.686, max=0.796, avg=0.752, sd=0.018], skew [0.110 vs 0.058*], 88.6% {0.731, 0.790} (wid=0.028 ws=0.018) (gid=0.780 gs=0.108)
    Skew group summary after 'Clustering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.686, max=0.796, avg=0.752, sd=0.018], skew [0.110 vs 0.058*], 88.6% {0.731, 0.790} (wid=0.028 ws=0.018) (gid=0.780 gs=0.108)
    Legalizer API calls during this step: 21830 succeeded with high effort: 21830 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:51.9 real=0:00:51.9)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:      1410 (unrouted=1410, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 132181 (unrouted=24326, trialRouted=107855, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24298, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 1410 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1410 nets for routing of which 1410 have one or more fixed wires.
(ccopt eGR): Start to route 1410 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2209622 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3792
[NR-eGR] #PG Blockages       : 2209622
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 109291 nets ( ignored 107882 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1409 clock nets ( 1409 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1409
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1409 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.279178e+05um
[NR-eGR] Create a new net group with 297 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 297 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.699676e+05um
[NR-eGR] Create a new net group with 278 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 278 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.100986e+05um
[NR-eGR] Create a new net group with 252 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 252 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.465288e+05um
[NR-eGR] Create a new net group with 241 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 241 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.195908e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)        39( 0.01%)   ( 0.01%) 
[NR-eGR]      M5 ( 5)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        47( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             0   465535 
[NR-eGR]  M2  (2V)        942077   707372 
[NR-eGR]  M3  (3H)       1413818   181961 
[NR-eGR]  M4  (4V)       1018642    85239 
[NR-eGR]  M5  (5H)        286222    54214 
[NR-eGR]  M6  (6V)        452980    52192 
[NR-eGR]  M7  (7H)       1111188     5788 
[NR-eGR]  M8  (8V)        452181      951 
[NR-eGR]  M9  (9H)         56127        0 
[NR-eGR]  AP  (10V)            0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      5733235  1553252 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5406958um
[NR-eGR] Total length: 5733235um, number of vias: 1553252
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 238071um, number of vias: 169176
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0   60977 
[NR-eGR]  M2  (2V)         58184   79131 
[NR-eGR]  M3  (3H)        116443   28537 
[NR-eGR]  M4  (4V)         62571     193 
[NR-eGR]  M5  (5H)            47     136 
[NR-eGR]  M6  (6V)            48     134 
[NR-eGR]  M7  (7H)           572      68 
[NR-eGR]  M8  (8V)           206       0 
[NR-eGR]  M9  (9H)             0       0 
[NR-eGR]  AP  (10V)            0       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       238071  169176 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 99065um
[NR-eGR] Total length: 238071um, number of vias: 169176
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 238071um, number of vias: 169176
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.24 sec, Real: 5.26 sec, Curr Mem: 3269.09 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:05.8 real=0:00:05.8)
    Routing using eGR only done.
Net route status summary:
  Clock:      1410 (unrouted=1, trialRouted=0, noStatus=0, routed=1409, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 132181 (unrouted=24326, trialRouted=107855, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24298, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:13:47.2/0:13:52.6 (1.0), mem = 3269.1M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3792
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 1409  Num Prerouted Wires = 172600
[NR-eGR] Read 109291 nets ( ignored 1409 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 107882
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.806172e+05um
[NR-eGR] Layer group 2: route 107290 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.48% H + 0.40% V. EstWL: 6.325889e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      3642( 0.53%)        18( 0.00%)         0( 0.00%)   ( 0.53%) 
[NR-eGR]      M3 ( 3)      3524( 0.51%)        15( 0.00%)         0( 0.00%)   ( 0.51%) 
[NR-eGR]      M4 ( 4)      1604( 0.23%)         1( 0.00%)         0( 0.00%)   ( 0.23%) 
[NR-eGR]      M5 ( 5)      5294( 0.76%)         5( 0.00%)         0( 0.00%)   ( 0.76%) 
[NR-eGR]      M6 ( 6)      7266( 1.05%)        13( 0.00%)         0( 0.00%)   ( 1.05%) 
[NR-eGR]      M7 ( 7)      1294( 0.19%)        24( 0.00%)         2( 0.00%)   ( 0.19%) 
[NR-eGR]      M8 ( 8)       151( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total     22775( 0.40%)        76( 0.00%)         2( 0.00%)   ( 0.40%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.06% H + 0.09% V
Early Global Route congestion estimation runtime: 7.69 seconds, mem = 3515.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.35, normalized total congestion hotspot area = 1.56 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             0   465871 
[NR-eGR]  M2  (2V)        981867   692468 
[NR-eGR]  M3  (3H)       1368009   224686 
[NR-eGR]  M4  (4V)       1134092   137708 
[NR-eGR]  M5  (5H)        416833    86066 
[NR-eGR]  M6  (6V)        634068    82375 
[NR-eGR]  M7  (7H)       1501534     9755 
[NR-eGR]  M8  (8V)        512393     2183 
[NR-eGR]  M9  (9H)        123716        4 
[NR-eGR]  AP  (10V)            2        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      6672514  1701116 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5406958um
[NR-eGR] Total length: 6672514um, number of vias: 1701116
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 3.06 seconds, mem = 3466.5M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:10.9, real=0:00:11.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:10.9/0:00:10.9 (1.0), totSession cpu/real = 0:13:58.1/0:14:03.5 (1.0), mem = 3466.5M
    Congestion Repair done. (took cpu=0:00:10.9 real=0:00:10.9)
  CCOpt: Starting congestion repair using flow wrapper done.
**Info: (IMPSP-307): Design contains fractional 3 cells.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:21.0 real=0:00:21.0)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'torus_credit_D_W32' of instances=108027 and nets=133591 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_credit_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:01.0  MEM: 3496.922M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.4 real=0:00:01.4)
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.6 real=0:00:01.6)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=1409, i=0, icg=0, dcg=0, l=0, total=1409
    sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
    misc counts      : r=1, pp=0
    cell areas       : b=4565.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=4565.160um^2
    cell capacitance : b=2.569pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.569pF
    sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=3.672pF, leaf=29.950pF, total=33.622pF
    wire lengths     : top=0.000um, trunk=28980.901um, leaf=208673.657um, total=237654.558um
    hp wire lengths  : top=0.000um, trunk=21094.400um, leaf=77842.400um, total=98936.800um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=252, worst=[0.031ns, 0.027ns, 0.024ns, 0.024ns, 0.023ns, 0.023ns, 0.022ns, 0.020ns, 0.020ns, 0.019ns, ...]} avg=0.005ns sd=0.005ns sum=1.313ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.133ns count=144 avg=0.099ns sd=0.023ns min=0.004ns max=0.143ns {31 <= 0.080ns, 43 <= 0.106ns, 51 <= 0.120ns, 12 <= 0.126ns, 6 <= 0.133ns} {0 <= 0.140ns, 1 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
    Leaf  : target=0.133ns count=1266 avg=0.126ns sd=0.009ns min=0.080ns max=0.164ns {0 <= 0.080ns, 17 <= 0.106ns, 235 <= 0.120ns, 393 <= 0.126ns, 370 <= 0.133ns} {189 <= 0.140ns, 40 <= 0.146ns, 20 <= 0.160ns, 2 <= 0.199ns, 0 > 0.199ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD4: 1409 
  Primary reporting skew groups after clustering cong repair call:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.693, max=0.801, avg=0.758, sd=0.018], skew [0.108 vs 0.058*], 89.1% {0.736, 0.794} (wid=0.029 ws=0.018) (gid=0.786 gs=0.107)
  Skew group summary after clustering cong repair call:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.693, max=0.801, avg=0.758, sd=0.018], skew [0.108 vs 0.058*], 89.1% {0.736, 0.794} (wid=0.029 ws=0.018) (gid=0.786 gs=0.107)
  CongRepair After Initial Clustering done. (took cpu=0:00:26.3 real=0:00:26.3)
  Stage::Clustering done. (took cpu=0:01:18 real=0:01:18)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=1698, i=0, icg=0, dcg=0, l=0, total=1698
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5461.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5461.560um^2
      cell capacitance : b=3.064pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.064pF
      sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.581pF, leaf=29.807pF, total=34.388pF
      wire lengths     : top=0.000um, trunk=35949.596um, leaf=207479.308um, total=243428.905um
      hp wire lengths  : top=0.000um, trunk=27785.800um, leaf=81771.800um, total=109557.600um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.133ns count=292 avg=0.064ns sd=0.039ns min=0.004ns max=0.132ns {177 <= 0.080ns, 43 <= 0.106ns, 41 <= 0.120ns, 20 <= 0.126ns, 11 <= 0.133ns}
      Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {228 <= 0.080ns, 37 <= 0.106ns, 229 <= 0.120ns, 389 <= 0.126ns, 524 <= 0.133ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD4: 1661 CKBD2: 37 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.696, max=0.832], skew [0.136 vs 0.058*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.696, max=0.832], skew [0.136 vs 0.058*]
    Legalizer API calls during this step: 19165 succeeded with high effort: 19156 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 9
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:41.9 real=0:00:42.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=1698, i=0, icg=0, dcg=0, l=0, total=1698
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5461.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5461.560um^2
      cell capacitance : b=3.064pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.064pF
      sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.581pF, leaf=29.807pF, total=34.388pF
      wire lengths     : top=0.000um, trunk=35949.596um, leaf=207479.308um, total=243428.905um
      hp wire lengths  : top=0.000um, trunk=27785.800um, leaf=81771.800um, total=109557.600um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.133ns count=292 avg=0.064ns sd=0.039ns min=0.004ns max=0.132ns {177 <= 0.080ns, 43 <= 0.106ns, 41 <= 0.120ns, 20 <= 0.126ns, 11 <= 0.133ns}
      Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {228 <= 0.080ns, 37 <= 0.106ns, 229 <= 0.120ns, 389 <= 0.126ns, 524 <= 0.133ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD4: 1661 CKBD2: 37 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.696, max=0.832, avg=0.761, sd=0.019], skew [0.136 vs 0.058*], 87.8% {0.737, 0.795} (wid=0.030 ws=0.019) (gid=0.816 gs=0.136)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.696, max=0.832, avg=0.761, sd=0.019], skew [0.136 vs 0.058*], 87.8% {0.737, 0.795} (wid=0.030 ws=0.019) (gid=0.816 gs=0.136)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:01.3 real=0:00:01.3)
  Stage::DRV Fixing done. (took cpu=0:00:43.2 real=0:00:43.3)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=1697, i=0, icg=0, dcg=0, l=0, total=1697
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5458.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5458.320um^2
      cell capacitance : b=3.062pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.062pF
      sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.580pF, leaf=29.807pF, total=34.388pF
      wire lengths     : top=0.000um, trunk=35949.878um, leaf=207479.308um, total=243429.187um
      hp wire lengths  : top=0.000um, trunk=27464.000um, leaf=81771.800um, total=109235.800um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.133ns count=291 avg=0.064ns sd=0.039ns min=0.009ns max=0.132ns {177 <= 0.080ns, 42 <= 0.106ns, 41 <= 0.120ns, 20 <= 0.126ns, 11 <= 0.133ns}
      Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {228 <= 0.080ns, 37 <= 0.106ns, 229 <= 0.120ns, 389 <= 0.126ns, 524 <= 0.133ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD4: 1660 CKBD2: 37 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.600, max=0.746], skew [0.146 vs 0.058*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.600, max=0.746], skew [0.146 vs 0.058*]
    Legalizer API calls during this step: 54 succeeded with high effort: 54 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.7 real=0:00:00.7)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=1697, i=0, icg=0, dcg=0, l=0, total=1697
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5458.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5458.320um^2
      cell capacitance : b=3.062pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.062pF
      sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.580pF, leaf=29.807pF, total=34.388pF
      wire lengths     : top=0.000um, trunk=35949.878um, leaf=207479.308um, total=243429.187um
      hp wire lengths  : top=0.000um, trunk=27464.000um, leaf=81771.800um, total=109235.800um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.133ns count=291 avg=0.064ns sd=0.039ns min=0.009ns max=0.132ns {177 <= 0.080ns, 42 <= 0.106ns, 41 <= 0.120ns, 20 <= 0.126ns, 11 <= 0.133ns}
      Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {228 <= 0.080ns, 37 <= 0.106ns, 229 <= 0.120ns, 389 <= 0.126ns, 524 <= 0.133ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD4: 1660 CKBD2: 37 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.600, max=0.746], skew [0.146 vs 0.058*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.600, max=0.746], skew [0.146 vs 0.058*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.6 real=0:00:00.6)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=1697, i=0, icg=0, dcg=0, l=0, total=1697
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5458.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5458.320um^2
      cell capacitance : b=3.062pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.062pF
      sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.580pF, leaf=29.807pF, total=34.388pF
      wire lengths     : top=0.000um, trunk=35949.878um, leaf=207479.308um, total=243429.187um
      hp wire lengths  : top=0.000um, trunk=27464.000um, leaf=81771.800um, total=109235.800um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.133ns count=291 avg=0.064ns sd=0.039ns min=0.009ns max=0.132ns {177 <= 0.080ns, 42 <= 0.106ns, 41 <= 0.120ns, 20 <= 0.126ns, 11 <= 0.133ns}
      Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {228 <= 0.080ns, 37 <= 0.106ns, 229 <= 0.120ns, 389 <= 0.126ns, 524 <= 0.133ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD4: 1660 CKBD2: 37 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.600, max=0.746], skew [0.146 vs 0.058*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.600, max=0.746], skew [0.146 vs 0.058*]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.7 real=0:00:00.7)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=1689, i=0, icg=0, dcg=0, l=0, total=1689
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5437.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5437.800um^2
      cell capacitance : b=3.052pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.052pF
      sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.541pF, leaf=29.850pF, total=34.392pF
      wire lengths     : top=0.000um, trunk=35635.181um, leaf=207813.812um, total=243448.993um
      hp wire lengths  : top=0.000um, trunk=27185.400um, leaf=82047.400um, total=109232.800um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.133ns count=283 avg=0.065ns sd=0.040ns min=0.009ns max=0.133ns {169 <= 0.080ns, 39 <= 0.106ns, 41 <= 0.120ns, 21 <= 0.126ns, 13 <= 0.133ns}
      Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.068ns max=0.133ns {233 <= 0.080ns, 36 <= 0.106ns, 229 <= 0.120ns, 381 <= 0.126ns, 528 <= 0.133ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD4: 1657 CKBD2: 32 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.582, max=0.719], skew [0.137 vs 0.058*]
    Skew group summary after 'Removing longest path buffering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.582, max=0.719], skew [0.137 vs 0.058*]
    Legalizer API calls during this step: 527 succeeded with high effort: 527 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:03.0 real=0:00:03.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=1689, i=0, icg=0, dcg=0, l=0, total=1689
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5437.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5437.800um^2
      cell capacitance : b=3.052pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.052pF
      sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.541pF, leaf=29.850pF, total=34.392pF
      wire lengths     : top=0.000um, trunk=35635.181um, leaf=207813.812um, total=243448.993um
      hp wire lengths  : top=0.000um, trunk=27185.400um, leaf=82047.400um, total=109232.800um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.133ns count=283 avg=0.065ns sd=0.040ns min=0.009ns max=0.133ns {169 <= 0.080ns, 39 <= 0.106ns, 41 <= 0.120ns, 21 <= 0.126ns, 13 <= 0.133ns}
      Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.068ns max=0.133ns {233 <= 0.080ns, 36 <= 0.106ns, 229 <= 0.120ns, 381 <= 0.126ns, 528 <= 0.133ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD4: 1657 CKBD2: 32 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.582, max=0.719, avg=0.660, sd=0.022], skew [0.137 vs 0.058*], 80.5% {0.634, 0.693} (wid=0.029 ws=0.022) (gid=0.702 gs=0.140)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.582, max=0.719, avg=0.660, sd=0.022], skew [0.137 vs 0.058*], 80.5% {0.634, 0.693} (wid=0.029 ws=0.022) (gid=0.702 gs=0.140)
    Legalizer API calls during this step: 258 succeeded with high effort: 258 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.8 real=0:00:01.8)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:06.9 real=0:00:06.9)
  CCOpt::Phase::Construction done. (took cpu=0:02:08 real=0:02:09)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=1689, i=0, icg=0, dcg=0, l=0, total=1689
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5437.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5437.800um^2
      cell capacitance : b=3.052pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.052pF
      sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.441pF, leaf=29.850pF, total=34.291pF
      wire lengths     : top=0.000um, trunk=34848.674um, leaf=207813.812um, total=242662.486um
      hp wire lengths  : top=0.000um, trunk=26503.200um, leaf=82047.400um, total=108550.600um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.133ns count=283 avg=0.065ns sd=0.040ns min=0.009ns max=0.133ns {169 <= 0.080ns, 37 <= 0.106ns, 48 <= 0.120ns, 16 <= 0.126ns, 13 <= 0.133ns}
      Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.068ns max=0.133ns {233 <= 0.080ns, 36 <= 0.106ns, 229 <= 0.120ns, 381 <= 0.126ns, 528 <= 0.133ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD4: 1657 CKBD2: 32 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.582, max=0.719], skew [0.137 vs 0.058*]
    Skew group summary after 'Improving clock tree routing':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.582, max=0.719], skew [0.137 vs 0.058*]
    Legalizer API calls during this step: 1040 succeeded with high effort: 1040 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:02.2 real=0:00:02.2)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=1689, i=0, icg=0, dcg=0, l=0, total=1689
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5230.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5230.800um^2
      cell capacitance : b=2.935pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.935pF
      sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.442pF, leaf=29.850pF, total=34.292pF
      wire lengths     : top=0.000um, trunk=34857.772um, leaf=207813.112um, total=242670.883um
      hp wire lengths  : top=0.000um, trunk=26503.200um, leaf=82047.400um, total=108550.600um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.133ns count=283 avg=0.082ns sd=0.030ns min=0.009ns max=0.132ns {138 <= 0.080ns, 68 <= 0.106ns, 51 <= 0.120ns, 15 <= 0.126ns, 11 <= 0.133ns}
      Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 382 <= 0.126ns, 531 <= 0.133ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CKBD4: 1518 CKBD2: 92 CKBD1: 79 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.621, max=0.732], skew [0.111 vs 0.058*]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.621, max=0.732], skew [0.111 vs 0.058*]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=1689, i=0, icg=0, dcg=0, l=0, total=1689
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5207.760um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5207.760um^2
      cell capacitance : b=2.928pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.928pF
      sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.441pF, leaf=29.850pF, total=34.291pF
      wire lengths     : top=0.000um, trunk=34852.571um, leaf=207813.112um, total=242665.683um
      hp wire lengths  : top=0.000um, trunk=26503.200um, leaf=82047.400um, total=108550.600um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.133ns count=283 avg=0.085ns sd=0.028ns min=0.009ns max=0.132ns {128 <= 0.080ns, 79 <= 0.106ns, 51 <= 0.120ns, 14 <= 0.126ns, 11 <= 0.133ns}
      Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 382 <= 0.126ns, 531 <= 0.133ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: CKBD4: 1510 CKBD2: 80 CKBD1: 99 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.621, max=0.732], skew [0.111 vs 0.058*]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.621, max=0.732], skew [0.111 vs 0.058*]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=1689, i=0, icg=0, dcg=0, l=0, total=1689
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5207.760um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5207.760um^2
      cell capacitance : b=2.928pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.928pF
      sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.441pF, leaf=29.850pF, total=34.291pF
      wire lengths     : top=0.000um, trunk=34852.571um, leaf=207813.112um, total=242665.683um
      hp wire lengths  : top=0.000um, trunk=26503.200um, leaf=82047.400um, total=108550.600um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.133ns count=283 avg=0.085ns sd=0.028ns min=0.009ns max=0.132ns {128 <= 0.080ns, 79 <= 0.106ns, 51 <= 0.120ns, 14 <= 0.126ns, 11 <= 0.133ns}
      Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 382 <= 0.126ns, 531 <= 0.133ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD4: 1510 CKBD2: 80 CKBD1: 99 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.621, max=0.732], skew [0.111 vs 0.058*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.621, max=0.732], skew [0.111 vs 0.058*]
    Legalizer API calls during this step: 10530 succeeded with high effort: 10530 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:12.6 real=0:00:12.6)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=1689, i=0, icg=0, dcg=0, l=0, total=1689
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5207.760um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5207.760um^2
      cell capacitance : b=2.928pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.928pF
      sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.444pF, leaf=29.850pF, total=34.295pF
      wire lengths     : top=0.000um, trunk=34885.171um, leaf=207813.112um, total=242698.283um
      hp wire lengths  : top=0.000um, trunk=26533.400um, leaf=82047.400um, total=108580.800um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.133ns count=283 avg=0.085ns sd=0.028ns min=0.009ns max=0.132ns {128 <= 0.080ns, 79 <= 0.106ns, 51 <= 0.120ns, 14 <= 0.126ns, 11 <= 0.133ns}
      Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 382 <= 0.126ns, 531 <= 0.133ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD4: 1510 CKBD2: 80 CKBD1: 99 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.623, max=0.732, avg=0.672, sd=0.024], skew [0.109 vs 0.058*], 78.3% {0.637, 0.696} (wid=0.029 ws=0.021) (gid=0.722 gs=0.118)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.623, max=0.732, avg=0.672, sd=0.024], skew [0.109 vs 0.058*], 78.3% {0.637, 0.696} (wid=0.029 ws=0.021) (gid=0.722 gs=0.118)
    Legalizer API calls during this step: 104 succeeded with high effort: 104 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:01.7 real=0:00:01.7)
  Stage::Reducing Power done. (took cpu=0:00:16.6 real=0:00:16.7)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:03.7 real=0:00:03.7)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 4.252ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:01.3 real=0:00:01.3)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 1691 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=1689, i=0, icg=0, dcg=0, l=0, total=1689
          sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
          misc counts      : r=1, pp=0
          cell areas       : b=5207.760um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5207.760um^2
          cell capacitance : b=2.928pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.928pF
          sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=4.444pF, leaf=29.850pF, total=34.295pF
          wire lengths     : top=0.000um, trunk=34885.171um, leaf=207813.112um, total=242698.283um
          hp wire lengths  : top=0.000um, trunk=26533.400um, leaf=82047.400um, total=108580.800um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.133ns count=283 avg=0.085ns sd=0.028ns min=0.009ns max=0.132ns {128 <= 0.080ns, 79 <= 0.106ns, 51 <= 0.120ns, 14 <= 0.126ns, 11 <= 0.133ns}
          Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 382 <= 0.126ns, 531 <= 0.133ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD4: 1510 CKBD2: 80 CKBD1: 99 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.9 real=0:00:00.9)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=1757, i=0, icg=0, dcg=0, l=0, total=1757
          sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
          misc counts      : r=1, pp=0
          cell areas       : b=5394.600um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5394.600um^2
          cell capacitance : b=3.032pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.032pF
          sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=4.729pF, leaf=29.850pF, total=34.580pF
          wire lengths     : top=0.000um, trunk=37064.378um, leaf=207813.112um, total=244877.489um
          hp wire lengths  : top=0.000um, trunk=29462.600um, leaf=82047.400um, total=111510.000um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.133ns count=351 avg=0.074ns sd=0.031ns min=0.009ns max=0.132ns {205 <= 0.080ns, 82 <= 0.106ns, 43 <= 0.120ns, 12 <= 0.126ns, 9 <= 0.133ns}
          Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 382 <= 0.126ns, 531 <= 0.133ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD4: 1555 CKBD2: 91 CKBD1: 111 
        Legalizer API calls during this step: 175 succeeded with high effort: 175 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:04.0 real=0:00:04.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
          sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
          misc counts      : r=1, pp=0
          cell areas       : b=5477.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5477.040um^2
          cell capacitance : b=3.083pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.083pF
          sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=4.855pF, leaf=29.850pF, total=34.706pF
          wire lengths     : top=0.000um, trunk=38021.476um, leaf=207813.112um, total=245834.587um
          hp wire lengths  : top=0.000um, trunk=30466.000um, leaf=82047.400um, total=112513.400um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.133ns count=391 avg=0.069ns sd=0.032ns min=0.009ns max=0.132ns {247 <= 0.080ns, 82 <= 0.106ns, 41 <= 0.120ns, 12 <= 0.126ns, 9 <= 0.133ns}
          Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 383 <= 0.126ns, 530 <= 0.133ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD4: 1568 CKBD2: 93 CKBD1: 136 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
          sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
          misc counts      : r=1, pp=0
          cell areas       : b=5477.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5477.040um^2
          cell capacitance : b=3.083pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.083pF
          sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=4.855pF, leaf=29.850pF, total=34.706pF
          wire lengths     : top=0.000um, trunk=38021.476um, leaf=207813.112um, total=245834.587um
          hp wire lengths  : top=0.000um, trunk=30466.000um, leaf=82047.400um, total=112513.400um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.133ns count=391 avg=0.069ns sd=0.032ns min=0.009ns max=0.132ns {247 <= 0.080ns, 82 <= 0.106ns, 41 <= 0.120ns, 12 <= 0.126ns, 9 <= 0.133ns}
          Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 383 <= 0.126ns, 530 <= 0.133ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: CKBD4: 1568 CKBD2: 93 CKBD1: 136 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:03.2 real=0:00:03.2)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5477.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5477.040um^2
      cell capacitance : b=3.083pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.083pF
      sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.855pF, leaf=29.850pF, total=34.706pF
      wire lengths     : top=0.000um, trunk=38021.476um, leaf=207813.112um, total=245834.587um
      hp wire lengths  : top=0.000um, trunk=30466.000um, leaf=82047.400um, total=112513.400um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.133ns count=391 avg=0.069ns sd=0.032ns min=0.009ns max=0.132ns {247 <= 0.080ns, 82 <= 0.106ns, 41 <= 0.120ns, 12 <= 0.126ns, 9 <= 0.133ns}
      Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 383 <= 0.126ns, 530 <= 0.133ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD4: 1568 CKBD2: 93 CKBD1: 136 
    Legalizer API calls during this step: 986 succeeded with high effort: 986 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:13.8 real=0:00:13.8)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
    sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
    misc counts      : r=1, pp=0
    cell areas       : b=5477.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5477.040um^2
    cell capacitance : b=3.083pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.083pF
    sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=4.855pF, leaf=29.850pF, total=34.706pF
    wire lengths     : top=0.000um, trunk=38021.476um, leaf=207813.112um, total=245834.587um
    hp wire lengths  : top=0.000um, trunk=30466.000um, leaf=82047.400um, total=112513.400um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.133ns count=391 avg=0.069ns sd=0.032ns min=0.009ns max=0.132ns {247 <= 0.080ns, 82 <= 0.106ns, 41 <= 0.120ns, 12 <= 0.126ns, 9 <= 0.133ns}
    Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 383 <= 0.126ns, 530 <= 0.133ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD4: 1568 CKBD2: 93 CKBD1: 136 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.674, max=0.732], skew [0.058 vs 0.058]
  Skew group summary after Approximately balancing fragments:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.674, max=0.732], skew [0.058 vs 0.058]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5477.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5477.040um^2
      cell capacitance : b=3.083pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.083pF
      sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.855pF, leaf=29.850pF, total=34.706pF
      wire lengths     : top=0.000um, trunk=38021.476um, leaf=207813.112um, total=245834.587um
      hp wire lengths  : top=0.000um, trunk=30466.000um, leaf=82047.400um, total=112513.400um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.133ns count=391 avg=0.069ns sd=0.032ns min=0.009ns max=0.132ns {247 <= 0.080ns, 82 <= 0.106ns, 41 <= 0.120ns, 12 <= 0.126ns, 9 <= 0.133ns}
      Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 383 <= 0.126ns, 530 <= 0.133ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD4: 1568 CKBD2: 93 CKBD1: 136 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.674, max=0.732], skew [0.058 vs 0.058]
    Skew group summary after 'Improving fragments clock skew':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.674, max=0.732], skew [0.058 vs 0.058]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:01.5 real=0:00:01.5)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:02.0 real=0:00:02.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
          sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
          misc counts      : r=1, pp=0
          cell areas       : b=5477.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5477.040um^2
          cell capacitance : b=3.083pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.083pF
          sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=4.855pF, leaf=29.850pF, total=34.706pF
          wire lengths     : top=0.000um, trunk=38021.476um, leaf=207813.112um, total=245834.587um
          hp wire lengths  : top=0.000um, trunk=30466.000um, leaf=82047.400um, total=112513.400um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.133ns count=391 avg=0.069ns sd=0.032ns min=0.009ns max=0.132ns {247 <= 0.080ns, 82 <= 0.106ns, 41 <= 0.120ns, 12 <= 0.126ns, 9 <= 0.133ns}
          Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 383 <= 0.126ns, 530 <= 0.133ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD4: 1568 CKBD2: 93 CKBD1: 136 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.8 real=0:00:00.8)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5477.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5477.040um^2
      cell capacitance : b=3.083pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.083pF
      sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.855pF, leaf=29.850pF, total=34.706pF
      wire lengths     : top=0.000um, trunk=38021.476um, leaf=207813.112um, total=245834.587um
      hp wire lengths  : top=0.000um, trunk=30466.000um, leaf=82047.400um, total=112513.400um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.133ns count=391 avg=0.069ns sd=0.032ns min=0.009ns max=0.132ns {247 <= 0.080ns, 82 <= 0.106ns, 41 <= 0.120ns, 12 <= 0.126ns, 9 <= 0.133ns}
      Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 383 <= 0.126ns, 530 <= 0.133ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD4: 1568 CKBD2: 93 CKBD1: 136 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.674, max=0.732], skew [0.058 vs 0.058]
    Skew group summary after 'Approximately balancing step':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.674, max=0.732], skew [0.058 vs 0.058]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:03.5 real=0:00:03.5)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5477.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5477.040um^2
      cell capacitance : b=3.083pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.083pF
      sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.855pF, leaf=29.850pF, total=34.706pF
      wire lengths     : top=0.000um, trunk=38021.476um, leaf=207813.112um, total=245834.587um
      hp wire lengths  : top=0.000um, trunk=30466.000um, leaf=82047.400um, total=112513.400um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.133ns count=391 avg=0.069ns sd=0.032ns min=0.009ns max=0.132ns {247 <= 0.080ns, 82 <= 0.106ns, 41 <= 0.120ns, 12 <= 0.126ns, 9 <= 0.133ns}
      Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 383 <= 0.126ns, 530 <= 0.133ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD4: 1568 CKBD2: 93 CKBD1: 136 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.674, max=0.732], skew [0.058 vs 0.058]
    Skew group summary after 'Fixing clock tree overload':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.674, max=0.732], skew [0.058 vs 0.058]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.7 real=0:00:00.7)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5477.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5477.040um^2
      cell capacitance : b=3.083pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.083pF
      sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.855pF, leaf=29.850pF, total=34.706pF
      wire lengths     : top=0.000um, trunk=38021.476um, leaf=207813.112um, total=245834.587um
      hp wire lengths  : top=0.000um, trunk=30466.000um, leaf=82047.400um, total=112513.400um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.133ns count=391 avg=0.069ns sd=0.032ns min=0.009ns max=0.132ns {247 <= 0.080ns, 82 <= 0.106ns, 41 <= 0.120ns, 12 <= 0.126ns, 9 <= 0.133ns}
      Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 383 <= 0.126ns, 530 <= 0.133ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD4: 1568 CKBD2: 93 CKBD1: 136 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.674, max=0.732, avg=0.706, sd=0.016], skew [0.058 vs 0.058], 100% {0.674, 0.732} (wid=0.029 ws=0.021) (gid=0.721 gs=0.074)
    Skew group summary after 'Approximately balancing paths':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.674, max=0.732, avg=0.706, sd=0.016], skew [0.058 vs 0.058], 100% {0.674, 0.732} (wid=0.029 ws=0.021) (gid=0.721 gs=0.074)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:01.1 real=0:00:01.1)
  Stage::Balancing done. (took cpu=0:00:21.7 real=0:00:21.7)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.7 real=0:00:01.7)
  Clock DAG stats before polishing:
    cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
    sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
    misc counts      : r=1, pp=0
    cell areas       : b=5477.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5477.040um^2
    cell capacitance : b=3.083pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.083pF
    sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=4.855pF, leaf=29.850pF, total=34.706pF
    wire lengths     : top=0.000um, trunk=38021.476um, leaf=207813.112um, total=245834.587um
    hp wire lengths  : top=0.000um, trunk=30466.000um, leaf=82047.400um, total=112513.400um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.133ns count=391 avg=0.069ns sd=0.032ns min=0.009ns max=0.132ns {247 <= 0.080ns, 81 <= 0.106ns, 42 <= 0.120ns, 12 <= 0.126ns, 9 <= 0.133ns}
    Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 383 <= 0.126ns, 530 <= 0.133ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CKBD4: 1568 CKBD2: 93 CKBD1: 136 
  Primary reporting skew groups before polishing:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.673, max=0.733], skew [0.060 vs 0.058*]
  Skew group summary before polishing:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.673, max=0.733], skew [0.060 vs 0.058*]
  Merging balancing drivers for power...
    Tried: 1799 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5477.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5477.040um^2
      cell capacitance : b=3.083pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.083pF
      sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.855pF, leaf=29.850pF, total=34.706pF
      wire lengths     : top=0.000um, trunk=38021.476um, leaf=207813.112um, total=245834.587um
      hp wire lengths  : top=0.000um, trunk=30466.000um, leaf=82047.400um, total=112513.400um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.133ns count=391 avg=0.069ns sd=0.032ns min=0.009ns max=0.132ns {247 <= 0.080ns, 81 <= 0.106ns, 42 <= 0.120ns, 12 <= 0.126ns, 9 <= 0.133ns}
      Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 383 <= 0.126ns, 530 <= 0.133ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD4: 1568 CKBD2: 93 CKBD1: 136 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.673, max=0.733], skew [0.060 vs 0.058*]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.673, max=0.733], skew [0.060 vs 0.058*]
    Legalizer API calls during this step: 114 succeeded with high effort: 114 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:02.7 real=0:00:02.7)
  Improving clock skew...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5477.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5477.040um^2
      cell capacitance : b=3.083pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.083pF
      sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.858pF, leaf=29.850pF, total=34.708pF
      wire lengths     : top=0.000um, trunk=38043.275um, leaf=207813.112um, total=245856.387um
      hp wire lengths  : top=0.000um, trunk=30480.400um, leaf=82047.400um, total=112527.800um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.133ns count=391 avg=0.069ns sd=0.032ns min=0.009ns max=0.132ns {247 <= 0.080ns, 81 <= 0.106ns, 42 <= 0.120ns, 12 <= 0.126ns, 9 <= 0.133ns}
      Leaf  : target=0.133ns count=1407 avg=0.116ns sd=0.020ns min=0.070ns max=0.133ns {230 <= 0.080ns, 36 <= 0.106ns, 228 <= 0.120ns, 383 <= 0.126ns, 530 <= 0.133ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD4: 1568 CKBD2: 93 CKBD1: 136 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.675, max=0.733, avg=0.706, sd=0.016], skew [0.058 vs 0.058], 100% {0.675, 0.733} (wid=0.029 ws=0.021) (gid=0.722 gs=0.073)
    Skew group summary after 'Improving clock skew':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.675, max=0.733, avg=0.706, sd=0.016], skew [0.058 vs 0.058], 100% {0.675, 0.733} (wid=0.029 ws=0.021) (gid=0.722 gs=0.073)
    Legalizer API calls during this step: 77 succeeded with high effort: 77 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:01.2 real=0:00:01.3)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.5 real=0:00:00.5)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
        Legalizer API calls during this step: 11359 succeeded with high effort: 11359 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:19.1 real=0:00:19.1)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
        100% 
        Legalizer API calls during this step: 25158 succeeded with high effort: 25158 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:32.0 real=0:00:32.1)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        For skew group ideal_clock/functional_wcl_fast, artificially shortened or lengthened 754 paths.
        	The smallest offset applied was -0.003ns.
        	The largest offset applied was 0.004ns.
        
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:01.0 real=0:00:01.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
        Legalizer API calls during this step: 10756 succeeded with high effort: 10756 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:10.9 real=0:00:11.0)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
        100% 
        Legalizer API calls during this step: 25158 succeeded with high effort: 25158 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:27.2 real=0:00:27.3)
      Reverting Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Reverting Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5477.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5477.040um^2
      cell capacitance : b=3.083pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.083pF
      sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.258pF, leaf=29.165pF, total=33.424pF
      wire lengths     : top=0.000um, trunk=33324.378um, leaf=202462.106um, total=235786.485um
      hp wire lengths  : top=0.000um, trunk=27708.200um, leaf=80386.900um, total=108095.100um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.133ns count=391 avg=0.063ns sd=0.030ns min=0.009ns max=0.128ns {279 <= 0.080ns, 65 <= 0.106ns, 35 <= 0.120ns, 8 <= 0.126ns, 4 <= 0.133ns}
      Leaf  : target=0.133ns count=1407 avg=0.115ns sd=0.020ns min=0.070ns max=0.133ns {231 <= 0.080ns, 40 <= 0.106ns, 296 <= 0.120ns, 418 <= 0.126ns, 422 <= 0.133ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CKBD4: 1568 CKBD2: 93 CKBD1: 136 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.734, avg=0.700, sd=0.016], skew [0.064 vs 0.058*], 99.3% {0.673, 0.731} (wid=0.029 ws=0.021) (gid=0.714 gs=0.068)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.734, avg=0.700, sd=0.016], skew [0.064 vs 0.058*], 99.3% {0.673, 0.731} (wid=0.029 ws=0.021) (gid=0.714 gs=0.068)
    Legalizer API calls during this step: 72431 succeeded with high effort: 72431 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:01:33 real=0:01:34)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      For skew group ideal_clock/functional_wcl_fast, artificially shortened or lengthened 383 paths.
      	The smallest offset applied was -0.002ns.
      	The largest offset applied was 0.003ns.
      
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.5 real=0:00:00.5)
    Initial gate capacitance is (rise=45.044pF fall=44.200pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=45.030pF fall=44.187pF).
    Reverting Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Reverting Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5437.440um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5437.440um^2
      cell capacitance : b=3.069pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.069pF
      sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.259pF, leaf=29.165pF, total=33.424pF
      wire lengths     : top=0.000um, trunk=33327.877um, leaf=202462.106um, total=235789.984um
      hp wire lengths  : top=0.000um, trunk=27708.200um, leaf=80386.900um, total=108095.100um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.133ns count=391 avg=0.065ns sd=0.029ns min=0.009ns max=0.128ns {272 <= 0.080ns, 71 <= 0.106ns, 35 <= 0.120ns, 9 <= 0.126ns, 4 <= 0.133ns}
      Leaf  : target=0.133ns count=1407 avg=0.115ns sd=0.019ns min=0.070ns max=0.133ns {231 <= 0.080ns, 40 <= 0.106ns, 296 <= 0.120ns, 418 <= 0.126ns, 422 <= 0.133ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD4: 1552 CKBD2: 78 CKBD1: 167 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.671, max=0.734, avg=0.702, sd=0.016], skew [0.063 vs 0.058*], 99.6% {0.673, 0.731} (wid=0.029 ws=0.021) (gid=0.718 gs=0.072)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.671, max=0.734, avg=0.702, sd=0.016], skew [0.063 vs 0.058*], 99.6% {0.673, 0.731} (wid=0.029 ws=0.021) (gid=0.718 gs=0.072)
    Legalizer API calls during this step: 3773 succeeded with high effort: 3773 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:05.8 real=0:00:05.8)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5437.440um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5437.440um^2
      cell capacitance : b=3.069pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.069pF
      sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.259pF, leaf=29.165pF, total=33.424pF
      wire lengths     : top=0.000um, trunk=33327.877um, leaf=202462.106um, total=235789.984um
      hp wire lengths  : top=0.000um, trunk=27708.200um, leaf=80386.900um, total=108095.100um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.133ns count=391 avg=0.065ns sd=0.029ns min=0.009ns max=0.128ns {272 <= 0.080ns, 71 <= 0.106ns, 35 <= 0.120ns, 9 <= 0.126ns, 4 <= 0.133ns}
      Leaf  : target=0.133ns count=1407 avg=0.115ns sd=0.019ns min=0.070ns max=0.133ns {231 <= 0.080ns, 40 <= 0.106ns, 296 <= 0.120ns, 418 <= 0.126ns, 422 <= 0.133ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD4: 1552 CKBD2: 78 CKBD1: 167 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.671, max=0.734, avg=0.702, sd=0.016], skew [0.063 vs 0.058*], 99.6% {0.673, 0.731} (wid=0.029 ws=0.021) (gid=0.718 gs=0.072)
    Skew group summary after 'Improving insertion delay':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.671, max=0.734, avg=0.702, sd=0.016], skew [0.063 vs 0.058*], 99.6% {0.673, 0.731} (wid=0.029 ws=0.021) (gid=0.718 gs=0.072)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:01.2 real=0:00:01.2)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        For skew group ideal_clock/functional_wcl_fast, artificially shortened or lengthened 259 paths.
        	The smallest offset applied was -0.001ns.
        	The largest offset applied was 0.003ns.
        
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.5 real=0:00:00.5)
      Global shorten wires A0...
        Legalizer API calls during this step: 1711 succeeded with high effort: 1711 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.5 real=0:00:00.5)
      Move For Wirelength - core...
        Move for wirelength. considered=1798, filtered=1798, permitted=1797, cannotCompute=157, computed=1640, moveTooSmall=2735, resolved=0, predictFail=679, currentlyIllegal=0, legalizationFail=57, legalizedMoveTooSmall=2032, ignoredLeafDriver=0, worse=2911, accepted=238
        Max accepted move=65.000um, total accepted move=2773.200um, average move=11.652um
        Move for wirelength. considered=1798, filtered=1798, permitted=1797, cannotCompute=157, computed=1640, moveTooSmall=2855, resolved=0, predictFail=708, currentlyIllegal=0, legalizationFail=62, legalizedMoveTooSmall=2268, ignoredLeafDriver=0, worse=3058, accepted=111
        Max accepted move=51.200um, total accepted move=1012.200um, average move=9.118um
        Move for wirelength. considered=1798, filtered=1798, permitted=1797, cannotCompute=163, computed=1634, moveTooSmall=2897, resolved=0, predictFail=723, currentlyIllegal=0, legalizationFail=64, legalizedMoveTooSmall=2319, ignoredLeafDriver=0, worse=3136, accepted=51
        Max accepted move=30.600um, total accepted move=454.000um, average move=8.902um
        Legalizer API calls during this step: 18417 succeeded with high effort: 18417 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:21.1 real=0:00:21.2)
      Global shorten wires A1...
        Legalizer API calls during this step: 1732 succeeded with high effort: 1732 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.3 real=0:00:00.3)
      Move For Wirelength - core...
        Move for wirelength. considered=1798, filtered=1798, permitted=1797, cannotCompute=1582, computed=215, moveTooSmall=2944, resolved=0, predictFail=8, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=220, ignoredLeafDriver=0, worse=94, accepted=3
        Max accepted move=9.800um, total accepted move=22.800um, average move=7.600um
        Move for wirelength. considered=1798, filtered=1798, permitted=1797, cannotCompute=1583, computed=214, moveTooSmall=2939, resolved=0, predictFail=8, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=221, ignoredLeafDriver=0, worse=93, accepted=2
        Max accepted move=5.600um, total accepted move=10.800um, average move=5.400um
        Move for wirelength. considered=1798, filtered=1798, permitted=1797, cannotCompute=1584, computed=213, moveTooSmall=2943, resolved=0, predictFail=8, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=221, ignoredLeafDriver=0, worse=94, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 975 succeeded with high effort: 975 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:02.5 real=0:00:02.5)
      Global shorten wires B...
        Legalizer API calls during this step: 8411 succeeded with high effort: 8411 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:04.4 real=0:00:04.4)
      Move For Wirelength - branch...
        Move for wirelength. considered=1798, filtered=1798, permitted=1797, cannotCompute=0, computed=1797, moveTooSmall=0, resolved=0, predictFail=43, currentlyIllegal=0, legalizationFail=6, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1832, accepted=58
        Max accepted move=13.400um, total accepted move=44.800um, average move=0.772um
        Move for wirelength. considered=1798, filtered=1798, permitted=1797, cannotCompute=1702, computed=95, moveTooSmall=0, resolved=0, predictFail=3240, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=64, accepted=1
        Max accepted move=0.200um, total accepted move=0.200um, average move=0.200um
        Move for wirelength. considered=1798, filtered=1798, permitted=1797, cannotCompute=1759, computed=38, moveTooSmall=0, resolved=0, predictFail=3371, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 2094 succeeded with high effort: 2094 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:02.9 real=0:00:02.9)
      Reverting Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Reverting Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
        sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
        misc counts      : r=1, pp=0
        cell areas       : b=5437.440um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5437.440um^2
        cell capacitance : b=3.069pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.069pF
        sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=4.073pF, leaf=29.143pF, total=33.216pF
        wire lengths     : top=0.000um, trunk=31846.984um, leaf=202277.719um, total=234124.702um
        hp wire lengths  : top=0.000um, trunk=26867.000um, leaf=80533.200um, total=107400.200um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.133ns count=391 avg=0.064ns sd=0.029ns min=0.009ns max=0.134ns {284 <= 0.080ns, 69 <= 0.106ns, 27 <= 0.120ns, 8 <= 0.126ns, 2 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
        Leaf  : target=0.133ns count=1407 avg=0.115ns sd=0.020ns min=0.070ns max=0.133ns {231 <= 0.080ns, 41 <= 0.106ns, 293 <= 0.120ns, 424 <= 0.126ns, 418 <= 0.133ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD4: 1552 CKBD2: 78 CKBD1: 167 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.672, max=0.730, avg=0.699, sd=0.016], skew [0.059 vs 0.058*], 100% {0.672, 0.730} (wid=0.029 ws=0.021) (gid=0.718 gs=0.070)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.672, max=0.730, avg=0.699, sd=0.016], skew [0.059 vs 0.058*], 100% {0.672, 0.730} (wid=0.029 ws=0.021) (gid=0.718 gs=0.070)
      Legalizer API calls during this step: 33340 succeeded with high effort: 33340 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:33.8 real=0:00:33.9)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 1799 , Succeeded = 342 , Constraints Broken = 1455 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:02.7 real=0:00:02.7)
    Optimizing orientation done. (took cpu=0:00:02.7 real=0:00:02.7)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5437.440um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5437.440um^2
      cell capacitance : b=3.069pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.069pF
      sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.031pF, leaf=29.122pF, total=33.154pF
      wire lengths     : top=0.000um, trunk=31519.486um, leaf=202105.813um, total=233625.299um
      hp wire lengths  : top=0.000um, trunk=26867.000um, leaf=80533.200um, total=107400.200um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.133ns count=391 avg=0.063ns sd=0.028ns min=0.009ns max=0.133ns {284 <= 0.080ns, 71 <= 0.106ns, 26 <= 0.120ns, 8 <= 0.126ns, 2 <= 0.133ns}
      Leaf  : target=0.133ns count=1407 avg=0.115ns sd=0.020ns min=0.070ns max=0.133ns {231 <= 0.080ns, 41 <= 0.106ns, 297 <= 0.120ns, 425 <= 0.126ns, 413 <= 0.133ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD4: 1552 CKBD2: 78 CKBD1: 167 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.730, avg=0.698, sd=0.016], skew [0.060 vs 0.058*], 99.7% {0.671, 0.729} (wid=0.029 ws=0.021) (gid=0.718 gs=0.070)
    Skew group summary after 'Wire Opt OverFix':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.730, avg=0.698, sd=0.016], skew [0.060 vs 0.058*], 99.7% {0.671, 0.729} (wid=0.029 ws=0.021) (gid=0.718 gs=0.070)
    Legalizer API calls during this step: 33340 succeeded with high effort: 33340 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:40.0 real=0:00:40.0)
  Total capacitance is (rise=78.184pF fall=77.341pF), of which (rise=33.154pF fall=33.154pF) is wire, and (rise=45.030pF fall=44.187pF) is gate.
  Stage::Polishing done. (took cpu=0:02:27 real=0:02:28)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 1797 clock instances.
  Performing Clock Only Refine Place.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:18:02 mem=3487.9M) ***
Total net bbox length = 5.415e+06 (2.784e+06 2.631e+06) (ext = 1.540e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3487.9MB
Summary Report:
Instances move: 0 (out of 108415 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.415e+06 (2.784e+06 2.631e+06) (ext = 1.540e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 3487.9MB
*** Finished refinePlace (0:18:02 mem=3487.9M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 59957).
  Restoring pStatusCts on 1797 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.8)
  Stage::Updating netlist done. (took cpu=0:00:01.5 real=0:00:01.5)
  CCOpt::Phase::Implementation done. (took cpu=0:03:07 real=0:03:07)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:      1798 (unrouted=1798, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 131957 (unrouted=24075, trialRouted=107882, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24074, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 1798 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1798 nets for routing of which 1798 have one or more fixed wires.
(ccopt eGR): Start to route 1798 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2209622 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3792
[NR-eGR] #PG Blockages       : 2209622
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 109680 nets ( ignored 107882 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1798 clock nets ( 1798 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1798
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1798 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.267640e+05um
[NR-eGR] Create a new net group with 283 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 283 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.625516e+05um
[NR-eGR] Create a new net group with 264 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 264 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.971026e+05um
[NR-eGR] Create a new net group with 237 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 237 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.285378e+05um
[NR-eGR] Create a new net group with 227 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 227 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.917304e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         7( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)        31( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         5( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        46( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             0   466648 
[NR-eGR]  M2  (2V)        983305   693963 
[NR-eGR]  M3  (3H)       1366802   223831 
[NR-eGR]  M4  (4V)       1132833   137675 
[NR-eGR]  M5  (5H)        416822    86051 
[NR-eGR]  M6  (6V)        634049    82362 
[NR-eGR]  M7  (7H)       1501332     9750 
[NR-eGR]  M8  (8V)        512361     2183 
[NR-eGR]  M9  (9H)        123716        4 
[NR-eGR]  AP  (10V)            2        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      6671221  1702467 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5415147um
[NR-eGR] Total length: 6671221um, number of vias: 1702467
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 236778um, number of vias: 170527
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0   61754 
[NR-eGR]  M2  (2V)         59623   80626 
[NR-eGR]  M3  (3H)        115236   27682 
[NR-eGR]  M4  (4V)         61312     160 
[NR-eGR]  M5  (5H)            35     121 
[NR-eGR]  M6  (6V)            28     121 
[NR-eGR]  M7  (7H)           370      63 
[NR-eGR]  M8  (8V)           174       0 
[NR-eGR]  M9  (9H)             0       0 
[NR-eGR]  AP  (10V)            0       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       236778  170527 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 107257um
[NR-eGR] Total length: 236778um, number of vias: 170527
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 236778um, number of vias: 170527
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.10 sec, Real: 5.11 sec, Curr Mem: 3524.86 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:05.7 real=0:00:05.7)
      Routing using eGR only done.
Net route status summary:
  Clock:      1798 (unrouted=0, trialRouted=0, noStatus=0, routed=1798, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 131957 (unrouted=24075, trialRouted=107882, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24074, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:07.2 real=0:00:07.2)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'torus_credit_D_W32' of instances=108415 and nets=133755 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_credit_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:02.0  MEM: 3524.859M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.4 real=0:00:01.4)
    Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
        Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.6 real=0:00:01.6)
        Reset bufferability constraints done. (took cpu=0:00:01.6 real=0:00:01.6)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
          sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
          misc counts      : r=1, pp=0
          cell areas       : b=5437.440um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5437.440um^2
          cell capacitance : b=3.069pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.069pF
          sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=4.099pF, leaf=29.715pF, total=33.814pF
          wire lengths     : top=0.000um, trunk=31782.000um, leaf=204996.000um, total=236778.000um
          hp wire lengths  : top=0.000um, trunk=26867.000um, leaf=80533.200um, total=107400.200um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=75, worst=[0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, ...]} avg=0.001ns sd=0.001ns sum=0.090ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.133ns count=391 avg=0.064ns sd=0.029ns min=0.009ns max=0.136ns {282 <= 0.080ns, 71 <= 0.106ns, 28 <= 0.120ns, 7 <= 0.126ns, 2 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
          Leaf  : target=0.133ns count=1407 avg=0.115ns sd=0.020ns min=0.071ns max=0.137ns {222 <= 0.080ns, 45 <= 0.106ns, 263 <= 0.120ns, 398 <= 0.126ns, 405 <= 0.133ns} {74 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD4: 1552 CKBD2: 78 CKBD1: 167 
        Primary reporting skew groups eGRPC initial state:
          skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.732, avg=0.700, sd=0.016], skew [0.062 vs 0.058*], 99.6% {0.673, 0.731} (wid=0.028 ws=0.021) (gid=0.720 gs=0.070)
        Skew group summary eGRPC initial state:
          skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.732, avg=0.700, sd=0.016], skew [0.062 vs 0.058*], 99.6% {0.673, 0.731} (wid=0.028 ws=0.021) (gid=0.720 gs=0.070)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.4 real=0:00:00.4)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
            sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
            misc counts      : r=1, pp=0
            cell areas       : b=5437.440um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5437.440um^2
            cell capacitance : b=3.069pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.069pF
            sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=4.099pF, leaf=29.715pF, total=33.814pF
            wire lengths     : top=0.000um, trunk=31782.000um, leaf=204996.000um, total=236778.000um
            hp wire lengths  : top=0.000um, trunk=26867.000um, leaf=80533.200um, total=107400.200um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=75, worst=[0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, ...]} avg=0.001ns sd=0.001ns sum=0.090ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.133ns count=391 avg=0.064ns sd=0.029ns min=0.009ns max=0.136ns {282 <= 0.080ns, 71 <= 0.106ns, 28 <= 0.120ns, 7 <= 0.126ns, 2 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
            Leaf  : target=0.133ns count=1407 avg=0.115ns sd=0.020ns min=0.071ns max=0.137ns {222 <= 0.080ns, 45 <= 0.106ns, 263 <= 0.120ns, 398 <= 0.126ns, 405 <= 0.133ns} {74 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CKBD4: 1552 CKBD2: 78 CKBD1: 167 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.732], skew [0.062 vs 0.058*]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.732], skew [0.062 vs 0.058*]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:01.1 real=0:00:01.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.3 real=0:00:00.3)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 15, numUnchanged = 401, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1171, numSkippedDueToCloseToSkewTarget = 211
          CCOpt-eGRPC Downsizing: considered: 416, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 416, unsuccessful: 0, sized: 15
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 13
          CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
            sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
            misc counts      : r=1, pp=0
            cell areas       : b=5424.480um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5424.480um^2
            cell capacitance : b=3.064pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.064pF
            sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=4.099pF, leaf=29.715pF, total=33.814pF
            wire lengths     : top=0.000um, trunk=31782.000um, leaf=204996.000um, total=236778.000um
            hp wire lengths  : top=0.000um, trunk=26867.000um, leaf=80533.200um, total=107400.200um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=75, worst=[0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, ...]} avg=0.001ns sd=0.001ns sum=0.090ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.133ns count=391 avg=0.065ns sd=0.028ns min=0.009ns max=0.136ns {282 <= 0.080ns, 71 <= 0.106ns, 28 <= 0.120ns, 7 <= 0.126ns, 2 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
            Leaf  : target=0.133ns count=1407 avg=0.115ns sd=0.020ns min=0.071ns max=0.137ns {222 <= 0.080ns, 45 <= 0.106ns, 263 <= 0.120ns, 398 <= 0.126ns, 405 <= 0.133ns} {74 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CKBD4: 1546 CKBD2: 75 CKBD1: 176 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.732], skew [0.062 vs 0.058*]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.732], skew [0.062 vs 0.058*]
          Legalizer API calls during this step: 447 succeeded with high effort: 447 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:02.7 real=0:00:02.7)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 1798, tested: 1798, violation detected: 75, violation ignored (due to small violation): 63, cannot run: 0, attempted: 12, unsuccessful: 0, sized: 8
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          ----------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
          ----------------------------------------------------------------------------------------------------------------------------
          top                0                    0                   0            0                    0                   0
          trunk              1 [8.3%]             0                   0            0                    0 (0.0%)            1 (100.0%)
          leaf              11 [91.7%]            8 (72.7%)           0            0                    8 (72.7%)           3 (27.3%)
          ----------------------------------------------------------------------------------------------------------------------------
          Total             12 [100.0%]           8 (66.7%)           0            0                    8 (66.7%)           4 (33.3%)
          ----------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 8, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 8.640um^2 (0.159%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
            sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
            misc counts      : r=1, pp=0
            cell areas       : b=5433.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5433.120um^2
            cell capacitance : b=3.071pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.071pF
            sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=4.099pF, leaf=29.715pF, total=33.814pF
            wire lengths     : top=0.000um, trunk=31782.000um, leaf=204996.000um, total=236778.000um
            hp wire lengths  : top=0.000um, trunk=26867.000um, leaf=80533.200um, total=107400.200um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=67, worst=[0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.001ns sd=0.001ns sum=0.067ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.133ns count=391 avg=0.065ns sd=0.028ns min=0.009ns max=0.136ns {280 <= 0.080ns, 73 <= 0.106ns, 28 <= 0.120ns, 7 <= 0.126ns, 2 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
            Leaf  : target=0.133ns count=1407 avg=0.115ns sd=0.020ns min=0.071ns max=0.136ns {230 <= 0.080ns, 45 <= 0.106ns, 263 <= 0.120ns, 398 <= 0.126ns, 405 <= 0.133ns} {66 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CKBD4: 1554 CKBD2: 67 CKBD1: 176 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.732], skew [0.062 vs 0.058*]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.732], skew [0.062 vs 0.058*]
          Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.9 real=0:00:00.9)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.5 real=0:00:00.5)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.3 real=0:00:00.3)
        Moving clock insts towards fanout...
        Move to sink centre: considered=67, unsuccessful=0, alreadyClose=0, noImprovementFound=66, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=1
        Moving clock insts towards fanout done. (took cpu=0:00:02.8 real=0:00:02.8)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
          sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
          misc counts      : r=1, pp=0
          cell areas       : b=5433.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5433.120um^2
          cell capacitance : b=3.071pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.071pF
          sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=4.099pF, leaf=29.715pF, total=33.814pF
          wire lengths     : top=0.000um, trunk=31782.000um, leaf=204996.000um, total=236778.000um
          hp wire lengths  : top=0.000um, trunk=26868.600um, leaf=80532.600um, total=107401.200um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=67, worst=[0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.001ns sd=0.001ns sum=0.067ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.133ns count=391 avg=0.065ns sd=0.028ns min=0.009ns max=0.136ns {280 <= 0.080ns, 73 <= 0.106ns, 28 <= 0.120ns, 7 <= 0.126ns, 2 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
          Leaf  : target=0.133ns count=1407 avg=0.115ns sd=0.020ns min=0.071ns max=0.136ns {230 <= 0.080ns, 45 <= 0.106ns, 263 <= 0.120ns, 398 <= 0.126ns, 405 <= 0.133ns} {66 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD4: 1554 CKBD2: 67 CKBD1: 176 
        Primary reporting skew groups before routing clock trees:
          skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.732, avg=0.701, sd=0.016], skew [0.062 vs 0.058*], 99.3% {0.672, 0.731} (wid=0.028 ws=0.021) (gid=0.720 gs=0.070)
        Skew group summary before routing clock trees:
          skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.732, avg=0.701, sd=0.016], skew [0.062 vs 0.058*], 99.3% {0.672, 0.731} (wid=0.028 ws=0.021) (gid=0.720 gs=0.070)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 1797 clock instances.
  Performing Single Pass Refine Place.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:18:25 mem=3523.0M) ***
Total net bbox length = 5.415e+06 (2.784e+06 2.631e+06) (ext = 1.540e+04)
Move report: Detail placement moves 61980 insts, mean move: 1.49 um, max move: 226.20 um 
	Max move on inst (ys[2].xs[2].msg_txrx[23].south_tx): (1433.00, 1490.60) --> (1419.20, 1278.20)
	Runtime: CPU: 0:00:07.8 REAL: 0:00:08.0 MEM: 3507.0MB
Summary Report:
Instances move: 61980 (out of 108415 movable)
Instances flipped: 0
Mean displacement: 1.49 um
Max displacement: 226.20 um (Instance: ys[2].xs[2].msg_txrx[23].south_tx) (1433, 1490.6) -> (1419.2, 1278.2)
	Length: 166 sites, height: 2 rows, site name: core, cell type: low_swing_tx
Total net bbox length = 5.468e+06 (2.816e+06 2.652e+06) (ext = 1.535e+04)
Runtime: CPU: 0:00:08.0 REAL: 0:00:08.0 MEM: 3507.0MB
*** Finished refinePlace (0:18:33 mem=3507.0M) ***
  ClockRefiner summary
  All clock instances: Moved 34600, flipped 5486 and cell swapped 0 (out of a total of 59957).
  The largest move was 46 um for ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[28][23].
  Restoring pStatusCts on 1797 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:08.7 real=0:00:08.6)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:31.1 real=0:00:31.1)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:      1798 (unrouted=0, trialRouted=0, noStatus=0, routed=1798, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 131957 (unrouted=24075, trialRouted=107882, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24074, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 1798 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1798 nets for routing of which 1798 have one or more fixed wires.
(ccopt eGR): Start to route 1798 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2209622 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3792
[NR-eGR] #PG Blockages       : 2209622
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 109680 nets ( ignored 107882 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1798 clock nets ( 1798 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1798
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1798 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.298816e+05um
[NR-eGR] Create a new net group with 302 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 302 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.687796e+05um
[NR-eGR] Create a new net group with 281 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 281 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.058398e+05um
[NR-eGR] Create a new net group with 250 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 250 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.387258e+05um
[NR-eGR] Create a new net group with 232 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 232 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.042872e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         5( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)        36( 0.01%)   ( 0.01%) 
[NR-eGR]      M5 ( 5)         5( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        47( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             0   466648 
[NR-eGR]  M2  (2V)        983214   693714 
[NR-eGR]  M3  (3H)       1368454   224443 
[NR-eGR]  M4  (4V)       1134369   137682 
[NR-eGR]  M5  (5H)        416821    86063 
[NR-eGR]  M6  (6V)        634045    82374 
[NR-eGR]  M7  (7H)       1501334     9767 
[NR-eGR]  M8  (8V)        512439     2183 
[NR-eGR]  M9  (9H)        123716        4 
[NR-eGR]  AP  (10V)            2        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      6674395  1702878 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5467640um
[NR-eGR] Total length: 6674395um, number of vias: 1702878
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 239952um, number of vias: 170938
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0   61754 
[NR-eGR]  M2  (2V)         59532   80377 
[NR-eGR]  M3  (3H)        116889   28294 
[NR-eGR]  M4  (4V)         62848     167 
[NR-eGR]  M5  (5H)            34     133 
[NR-eGR]  M6  (6V)            24     133 
[NR-eGR]  M7  (7H)           372      80 
[NR-eGR]  M8  (8V)           252       0 
[NR-eGR]  M9  (9H)             0       0 
[NR-eGR]  AP  (10V)            0       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       239952  170938 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 108620um
[NR-eGR] Total length: 239952um, number of vias: 170938
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 239952um, number of vias: 170938
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.09 sec, Real: 5.10 sec, Curr Mem: 3507.55 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:05.7 real=0:00:05.7)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 1798 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=12/07 22:21:38, mem=3117.1M)

globalDetailRoute

#Start globalDetailRoute on Sat Dec  7 22:21:38 2024
#
#num needed restored net=0
#need_extraction net=0 (total=133755)
#NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 1798
#Total wire length = 239952 um.
#Total half perimeter of net bounding box = 110448 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 59532 um.
#Total wire length on LAYER M3 = 116889 um.
#Total wire length on LAYER M4 = 62848 um.
#Total wire length on LAYER M5 = 34 um.
#Total wire length on LAYER M6 = 24 um.
#Total wire length on LAYER M7 = 372 um.
#Total wire length on LAYER M8 = 252 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 170938
#Up-Via Summary (total 170938):
#           
#-----------------------
# M1              61754
# M2              80377
# M3              28294
# M4                167
# M5                133
# M6                133
# M7                 80
#-----------------------
#                170938 
#
#Start routing data preparation on Sat Dec  7 22:21:40 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 133753 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3138.35 (MB), peak = 3391.14 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3142.80 (MB), peak = 3391.14 (MB)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       %
#------------------------------------
#          2           98486 ( 73.6%)
#          3            2837 (  2.1%)
#          4            1041 (  0.8%)
#          5            1451 (  1.1%)
#          6             543 (  0.4%)
#          7             290 (  0.2%)
#          8             111 (  0.1%)
#          9             264 (  0.2%)
#  10  -  19             129 (  0.1%)
#  20  -  29             283 (  0.2%)
#  30  -  39            1732 (  1.3%)
#  40  -  49            1006 (  0.8%)
#  50  -  59             130 (  0.1%)
#  70  -  79             784 (  0.6%)
#  90  -  99             576 (  0.4%)
#  100 - 199              16 (  0.0%)
#  400 - 499               1 (  0.0%)
#     >=2000               0 (  0.0%)
#
#Total: 133755 nets, 109680 non-trivial nets
#                              #net       %
#-------------------------------------------
#  Fully global routed         1798 ( 1.6%)
#  Clock                       1798
#  Extra space                 1798
#  Prefer layer range        109680
#
#Nets in 3 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       %
#---------------------------------------------------------
#              -----             9 M9*     107290 ( 97.8%)
#               3 M3             4 M4        1798 (  1.6%)
#               8 M8             8 M8         592 (  0.5%)
#
#1798 nets selected.
#
#
#Line Assignment statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:16
#Increased memory = 76.15 (MB)
#Total memory = 3292.84 (MB)
#Peak memory = 3391.14 (MB)
#End Line Assignment: cpu:00:00:17, real:00:00:17, mem:3.2 GB, peak:3.3 GB
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 1798
#Total wire length = 239885 um.
#Total half perimeter of net bounding box = 110448 um.
#Total wire length on LAYER M1 = 719 um.
#Total wire length on LAYER M2 = 64483 um.
#Total wire length on LAYER M3 = 114387 um.
#Total wire length on LAYER M4 = 59651 um.
#Total wire length on LAYER M5 = 5 um.
#Total wire length on LAYER M6 = 11 um.
#Total wire length on LAYER M7 = 374 um.
#Total wire length on LAYER M8 = 254 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 156147
#Up-Via Summary (total 156147):
#           
#-----------------------
# M1              61753
# M2              71704
# M3              22219
# M4                134
# M5                130
# M6                129
# M7                 78
#-----------------------
#                156147 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:29
#Elapsed time = 00:00:29
#Increased memory = 136.96 (MB)
#Total memory = 3259.96 (MB)
#Peak memory = 3391.14 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 22 violations
#    elapsed time = 00:00:23, memory = 3306.10 (MB)
#    completing 20% with 56 violations
#    elapsed time = 00:00:59, memory = 3307.78 (MB)
#    completing 30% with 76 violations
#    elapsed time = 00:01:28, memory = 3333.02 (MB)
#    completing 40% with 120 violations
#    elapsed time = 00:01:55, memory = 3329.62 (MB)
#    completing 50% with 122 violations
#    elapsed time = 00:02:31, memory = 3339.43 (MB)
#    completing 60% with 116 violations
#    elapsed time = 00:02:52, memory = 3342.67 (MB)
#    completing 70% with 97 violations
#    elapsed time = 00:03:20, memory = 3348.43 (MB)
#    completing 80% with 85 violations
#    elapsed time = 00:03:44, memory = 3352.80 (MB)
#    completing 90% with 28 violations
#    elapsed time = 00:04:04, memory = 3349.07 (MB)
#    completing 100% with 13 violations
#    elapsed time = 00:04:32, memory = 3358.66 (MB)
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        0        0
#	M2            1        0        1
#	M3            0        4        4
#	M4            3        5        8
#	Totals        4        9       13
#cpu time = 00:04:32, elapsed time = 00:04:33, memory = 3297.72 (MB), peak = 3391.14 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3294.34 (MB), peak = 3391.14 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1798
#Total wire length = 256588 um.
#Total half perimeter of net bounding box = 110448 um.
#Total wire length on LAYER M1 = 37 um.
#Total wire length on LAYER M2 = 33430 um.
#Total wire length on LAYER M3 = 143318 um.
#Total wire length on LAYER M4 = 79426 um.
#Total wire length on LAYER M5 = 5 um.
#Total wire length on LAYER M6 = 3 um.
#Total wire length on LAYER M7 = 265 um.
#Total wire length on LAYER M8 = 104 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 158773
#Total number of multi-cut vias = 1567 (  1.0%)
#Total number of single cut vias = 157206 ( 99.0%)
#Up-Via Summary (total 158773):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             60164 ( 97.5%)      1554 (  2.5%)      61718
# M2             60738 (100.0%)         0 (  0.0%)      60738
# M3             36193 (100.0%)         0 (  0.0%)      36193
# M4                37 (100.0%)         0 (  0.0%)         37
# M5                35 (100.0%)         0 (  0.0%)         35
# M6                22 ( 62.9%)        13 ( 37.1%)         35
# M7                17 (100.0%)         0 (  0.0%)         17
#-----------------------------------------------------------
#               157206 ( 99.0%)      1567 (  1.0%)     158773 
#
#Total number of DRC violations = 0
#Cpu time = 00:04:36
#Elapsed time = 00:04:36
#Increased memory = 31.77 (MB)
#Total memory = 3291.81 (MB)
#Peak memory = 3391.14 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:04:36
#Elapsed time = 00:04:36
#Increased memory = 31.85 (MB)
#Total memory = 3291.81 (MB)
#Peak memory = 3391.14 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:05:08
#Elapsed time = 00:05:08
#Increased memory = 147.38 (MB)
#Total memory = 3264.64 (MB)
#Peak memory = 3391.14 (MB)
#Number of warnings = 0
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Dec  7 22:26:46 2024
#
% End globalDetailRoute (date=12/07 22:26:46, total cpu=0:05:08, real=0:05:08, peak res=3356.9M, current mem=3257.8M)
        NanoRoute done. (took cpu=0:05:08 real=0:05:08)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 1798 net(s)
Set FIXED placed status on 1797 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3570.09 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3792
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 1798  Num Prerouted Wires = 155087
[NR-eGR] Read 109680 nets ( ignored 1798 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 107882
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.808836e+05um
[NR-eGR] Layer group 2: route 107290 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.50% H + 0.38% V. EstWL: 6.387167e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      3146( 0.46%)       305( 0.04%)        16( 0.00%)         2( 0.00%)   ( 0.50%) 
[NR-eGR]      M3 ( 3)      3517( 0.51%)       357( 0.05%)        20( 0.00%)         0( 0.00%)   ( 0.56%) 
[NR-eGR]      M4 ( 4)      1559( 0.22%)        83( 0.01%)         3( 0.00%)         0( 0.00%)   ( 0.24%) 
[NR-eGR]      M5 ( 5)      5390( 0.78%)       280( 0.04%)         3( 0.00%)         0( 0.00%)   ( 0.82%) 
[NR-eGR]      M6 ( 6)      6683( 0.96%)       639( 0.09%)        27( 0.00%)         0( 0.00%)   ( 1.06%) 
[NR-eGR]      M7 ( 7)      1266( 0.18%)       169( 0.02%)        19( 0.00%)         1( 0.00%)   ( 0.21%) 
[NR-eGR]      M8 ( 8)       150( 0.02%)        11( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total     21711( 0.38%)      1844( 0.03%)        88( 0.00%)         3( 0.00%)   ( 0.41%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.07% H + 0.08% V
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)            37   466612 
[NR-eGR]  M2  (2V)       1001533   678415 
[NR-eGR]  M3  (3H)       1359667   231290 
[NR-eGR]  M4  (4V)       1113173   146691 
[NR-eGR]  M5  (5H)        429001    91194 
[NR-eGR]  M6  (6V)        645689    87720 
[NR-eGR]  M7  (7H)       1550512    10307 
[NR-eGR]  M8  (8V)        519566     2322 
[NR-eGR]  M9  (9H)        133944        4 
[NR-eGR]  AP  (10V)            2        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      6753124  1714555 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5467640um
[NR-eGR] Total length: 6753124um, number of vias: 1714555
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 11.05 sec, Real: 11.03 sec, Curr Mem: 3686.12 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:11.1 real=0:00:11.1)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:      1798 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1798, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 131957 (unrouted=24075, trialRouted=107882, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24074, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:05:26 real=0:05:27)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'torus_credit_D_W32' of instances=108415 and nets=133755 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_credit_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:02.0  MEM: 3585.121M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.5 real=0:00:01.5)
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.8 real=0:00:01.8)
  Clock DAG stats after routing clock trees:
    cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
    sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
    misc counts      : r=1, pp=0
    cell areas       : b=5433.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5433.120um^2
    cell capacitance : b=3.071pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.071pF
    sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=4.113pF, leaf=32.109pF, total=36.222pF
    wire lengths     : top=0.000um, trunk=31899.000um, leaf=224710.400um, total=256609.400um
    hp wire lengths  : top=0.000um, trunk=26868.600um, leaf=81883.600um, total=108752.200um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=293, worst=[0.011ns, 0.010ns, 0.010ns, 0.010ns, 0.010ns, 0.009ns, 0.009ns, 0.009ns, 0.009ns, 0.009ns, ...]} avg=0.003ns sd=0.002ns sum=0.979ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.133ns count=391 avg=0.065ns sd=0.028ns min=0.009ns max=0.135ns {282 <= 0.080ns, 70 <= 0.106ns, 28 <= 0.120ns, 8 <= 0.126ns, 2 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
    Leaf  : target=0.133ns count=1407 avg=0.119ns sd=0.021ns min=0.071ns max=0.144ns {204 <= 0.080ns, 68 <= 0.106ns, 122 <= 0.120ns, 291 <= 0.126ns, 430 <= 0.133ns} {262 <= 0.140ns, 30 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD4: 1554 CKBD2: 67 CKBD1: 176 
  Primary reporting skew groups after routing clock trees:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.671, max=0.737, avg=0.703, sd=0.016], skew [0.065 vs 0.058*], 98.7% {0.675, 0.734} (wid=0.028 ws=0.020) (gid=0.725 gs=0.072)
  Skew group summary after routing clock trees:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.671, max=0.737, avg=0.703, sd=0.016], skew [0.065 vs 0.058*], 98.7% {0.675, 0.734} (wid=0.028 ws=0.020) (gid=0.725 gs=0.072)
  CCOpt::Phase::Routing done. (took cpu=0:05:32 real=0:05:32)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:02.2 real=0:00:02.2)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1798, tested: 1798, violation detected: 293, violation ignored (due to small violation): 0, cannot run: 0, attempted: 293, unsuccessful: 0, sized: 17
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      --------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized            Downsized    Swapped Same Size    Total Changed      Not Sized
      --------------------------------------------------------------------------------------------------------------------------
      top                0                    0                  0            0                    0                  0
      trunk              1 [0.3%]             0                  0            0                    0 (0.0%)           1 (100.0%)
      leaf             292 [99.7%]           17 (5.8%)           0            0                   17 (5.8%)         275 (94.2%)
      --------------------------------------------------------------------------------------------------------------------------
      Total            293 [100.0%]          17 (5.8%)           0            0                   17 (5.8%)         276 (94.2%)
      --------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 17, Downsized: 0, Sized but same area: 0, Unchanged: 276, Area change: 18.360um^2 (0.338%)
      Max. move: 2.546um (ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_csf_buf_01467 and 25 others), Min. move: 0.000um, Avg. move: 0.018um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
        sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
        misc counts      : r=1, pp=0
        cell areas       : b=5451.480um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5451.480um^2
        cell capacitance : b=3.085pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.085pF
        sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=4.113pF, leaf=32.109pF, total=36.222pF
        wire lengths     : top=0.000um, trunk=31899.000um, leaf=224710.400um, total=256609.400um
        hp wire lengths  : top=0.000um, trunk=26874.000um, leaf=81883.600um, total=108757.600um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=276, worst=[0.011ns, 0.010ns, 0.010ns, 0.010ns, 0.010ns, 0.009ns, 0.009ns, 0.009ns, 0.008ns, 0.008ns, ...]} avg=0.003ns sd=0.002ns sum=0.899ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.133ns count=391 avg=0.065ns sd=0.028ns min=0.009ns max=0.135ns {282 <= 0.080ns, 70 <= 0.106ns, 28 <= 0.120ns, 8 <= 0.126ns, 2 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
        Leaf  : target=0.133ns count=1407 avg=0.118ns sd=0.021ns min=0.070ns max=0.144ns {221 <= 0.080ns, 68 <= 0.106ns, 122 <= 0.120ns, 291 <= 0.126ns, 430 <= 0.133ns} {249 <= 0.140ns, 26 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CKBD4: 1571 CKBD2: 50 CKBD1: 176 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.671, max=0.735], skew [0.064 vs 0.058*]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.671, max=0.735], skew [0.064 vs 0.058*]
      Legalizer API calls during this step: 315 succeeded with high effort: 315 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:02.0 real=0:00:02.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:05.5 real=0:00:05.5)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1798, tested: 1798, violation detected: 276, violation ignored (due to small violation): 0, cannot run: 0, attempted: 276, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              1 [0.4%]             0           0            0                    0 (0.0%)           1 (100.0%)
      leaf             275 [99.6%]            0           0            0                    0 (0.0%)         275 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total            276 [100.0%]           0           0            0                    0 (0.0%)         276 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 276, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=1797, i=0, icg=0, dcg=0, l=0, total=1797
        sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
        misc counts      : r=1, pp=0
        cell areas       : b=5451.480um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5451.480um^2
        cell capacitance : b=3.085pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.085pF
        sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=4.113pF, leaf=32.109pF, total=36.222pF
        wire lengths     : top=0.000um, trunk=31899.000um, leaf=224710.400um, total=256609.400um
        hp wire lengths  : top=0.000um, trunk=26874.000um, leaf=81883.600um, total=108757.600um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=276, worst=[0.011ns, 0.010ns, 0.010ns, 0.010ns, 0.010ns, 0.009ns, 0.009ns, 0.009ns, 0.008ns, 0.008ns, ...]} avg=0.003ns sd=0.002ns sum=0.899ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.133ns count=391 avg=0.065ns sd=0.028ns min=0.009ns max=0.135ns {282 <= 0.080ns, 70 <= 0.106ns, 28 <= 0.120ns, 8 <= 0.126ns, 2 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
        Leaf  : target=0.133ns count=1407 avg=0.118ns sd=0.021ns min=0.070ns max=0.144ns {221 <= 0.080ns, 68 <= 0.106ns, 122 <= 0.120ns, 291 <= 0.126ns, 430 <= 0.133ns} {249 <= 0.140ns, 26 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CKBD4: 1571 CKBD2: 50 CKBD1: 176 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.671, max=0.735], skew [0.064 vs 0.058*]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.671, max=0.735], skew [0.064 vs 0.058*]
      Legalizer API calls during this step: 708 succeeded with high effort: 708 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:04.6 real=0:00:04.6)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 234 buffers and inverters.
    success count. Default: 0, QS: 8, QD: 97, FS: 31, MQS: 1
    CCOpt-PostConditioning: nets considered: 1798, nets tested: 1798, nets violation detected: 276, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 276, nets unsuccessful: 139, buffered: 137
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=2031, i=0, icg=0, dcg=0, l=0, total=2031
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5985.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5985.000um^2
      cell capacitance : b=3.388pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.388pF
      sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.323pF, leaf=32.156pF, total=36.479pF
      wire lengths     : top=0.000um, trunk=32531.000um, leaf=224078.400um, total=256609.400um
      hp wire lengths  : top=0.000um, trunk=28143.000um, leaf=84083.200um, total=112226.200um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=140, worst=[0.011ns, 0.010ns, 0.009ns, 0.009ns, 0.008ns, 0.008ns, 0.008ns, 0.008ns, 0.007ns, 0.007ns, ...]} avg=0.003ns sd=0.002ns sum=0.488ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.133ns count=497 avg=0.058ns sd=0.029ns min=0.009ns max=0.135ns {388 <= 0.080ns, 71 <= 0.106ns, 28 <= 0.120ns, 7 <= 0.126ns, 2 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
      Leaf  : target=0.133ns count=1535 avg=0.111ns sd=0.026ns min=0.019ns max=0.144ns {334 <= 0.080ns, 146 <= 0.106ns, 142 <= 0.120ns, 304 <= 0.126ns, 470 <= 0.133ns} {121 <= 0.140ns, 18 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD4: 1659 CKBD2: 103 CKBD1: 269 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.645, max=0.743, avg=0.705, sd=0.019], skew [0.097 vs 0.058*], 92.6% {0.676, 0.734} (wid=0.028 ws=0.020) (gid=0.733 gs=0.108)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.645, max=0.743, avg=0.705, sd=0.019], skew [0.097 vs 0.058*], 92.6% {0.676, 0.734} (wid=0.028 ws=0.020) (gid=0.733 gs=0.108)
    Buffering to fix DRVs done. (took cpu=0:00:08.2 real=0:00:08.2)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              7 [77.8%]            0           0            0                    0 (0.0%)           7 (100.0%)
      leaf               2 [22.2%]            0           0            0                    0 (0.0%)           2 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              9 [100.0%]           0           0            0                    0 (0.0%)           9 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 9, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=2031, i=0, icg=0, dcg=0, l=0, total=2031
        sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
        misc counts      : r=1, pp=0
        cell areas       : b=5985.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5985.000um^2
        cell capacitance : b=3.388pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.388pF
        sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=4.323pF, leaf=32.156pF, total=36.479pF
        wire lengths     : top=0.000um, trunk=32531.000um, leaf=224078.400um, total=256609.400um
        hp wire lengths  : top=0.000um, trunk=28143.000um, leaf=84083.200um, total=112226.200um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=140, worst=[0.011ns, 0.010ns, 0.009ns, 0.009ns, 0.008ns, 0.008ns, 0.008ns, 0.008ns, 0.007ns, 0.007ns, ...]} avg=0.003ns sd=0.002ns sum=0.488ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.133ns count=497 avg=0.058ns sd=0.029ns min=0.009ns max=0.135ns {388 <= 0.080ns, 71 <= 0.106ns, 28 <= 0.120ns, 7 <= 0.126ns, 2 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
        Leaf  : target=0.133ns count=1535 avg=0.111ns sd=0.026ns min=0.019ns max=0.144ns {334 <= 0.080ns, 146 <= 0.106ns, 142 <= 0.120ns, 304 <= 0.126ns, 470 <= 0.133ns} {121 <= 0.140ns, 18 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CKBD4: 1659 CKBD2: 103 CKBD1: 269 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.645, max=0.743, avg=0.705, sd=0.019], skew [0.097 vs 0.058*], 92.6% {0.676, 0.734} (wid=0.028 ws=0.020) (gid=0.733 gs=0.108)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.645, max=0.743, avg=0.705, sd=0.019], skew [0.097 vs 0.058*], 92.6% {0.676, 0.734} (wid=0.028 ws=0.020) (gid=0.733 gs=0.108)
      Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:01.2 real=0:00:01.2)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.7 real=0:00:00.7)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 2031 clock instances.
    Performing Single Pass Refine Place.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:24:30 mem=3631.8M) ***
Total net bbox length = 5.471e+06 (2.817e+06 2.654e+06) (ext = 1.535e+04)
Move report: Detail placement moves 12585 insts, mean move: 1.29 um, max move: 76.60 um 
	Max move on inst (ys[2].xs[0].torus_switch_xy/xbar_gen[15].xbar_inst): (278.52, 1411.40) --> (283.12, 1483.40)
	Runtime: CPU: 0:00:07.4 REAL: 0:00:07.0 MEM: 3634.4MB
Summary Report:
Instances move: 12585 (out of 108649 movable)
Instances flipped: 0
Mean displacement: 1.29 um
Max displacement: 76.60 um (Instance: ys[2].xs[0].torus_switch_xy/xbar_gen[15].xbar_inst) (278.52, 1411.4) -> (283.12, 1483.4)
	Length: 28 sites, height: 2 rows, site name: core, cell type: torus_xbar_1b
Total net bbox length = 5.480e+06 (2.823e+06 2.657e+06) (ext = 1.535e+04)
Runtime: CPU: 0:00:07.7 REAL: 0:00:08.0 MEM: 3634.4MB
*** Finished refinePlace (0:24:38 mem=3634.4M) ***
    ClockRefiner summary
    All clock instances: Moved 7144, flipped 932 and cell swapped 0 (out of a total of 60191).
    The largest move was 8 um for ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[5][4].
    Restoring pStatusCts on 2031 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:08.4 real=0:00:08.4)
  PostConditioning done.
Net route status summary:
  Clock:      2032 (unrouted=0, trialRouted=0, noStatus=4, routed=0, fixed=2028, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 131843 (unrouted=23961, trialRouted=107882, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=23960, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.8 real=0:00:01.8)
  Clock DAG stats after post-conditioning:
    cell counts      : b=2031, i=0, icg=0, dcg=0, l=0, total=2031
    sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
    misc counts      : r=1, pp=0
    cell areas       : b=5985.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5985.000um^2
    cell capacitance : b=3.388pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.388pF
    sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=4.330pF, leaf=32.163pF, total=36.493pF
    wire lengths     : top=0.000um, trunk=33402.010um, leaf=225071.925um, total=258473.935um
    hp wire lengths  : top=0.000um, trunk=28143.000um, leaf=84296.700um, total=112439.700um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=140, worst=[0.011ns, 0.010ns, 0.009ns, 0.009ns, 0.008ns, 0.008ns, 0.008ns, 0.008ns, 0.007ns, 0.007ns, ...]} avg=0.003ns sd=0.002ns sum=0.488ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.133ns count=497 avg=0.058ns sd=0.029ns min=0.009ns max=0.135ns {388 <= 0.080ns, 71 <= 0.106ns, 28 <= 0.120ns, 7 <= 0.126ns, 2 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
    Leaf  : target=0.133ns count=1535 avg=0.111ns sd=0.026ns min=0.019ns max=0.144ns {334 <= 0.080ns, 146 <= 0.106ns, 142 <= 0.120ns, 304 <= 0.126ns, 470 <= 0.133ns} {121 <= 0.140ns, 18 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD4: 1659 CKBD2: 103 CKBD1: 269 
  Primary reporting skew groups after post-conditioning:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.645, max=0.743, avg=0.705, sd=0.019], skew [0.097 vs 0.058*], 92.5% {0.675, 0.734} (wid=0.028 ws=0.020) (gid=0.733 gs=0.109)
  Skew group summary after post-conditioning:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.645, max=0.743, avg=0.705, sd=0.019], skew [0.097 vs 0.058*], 92.5% {0.675, 0.734} (wid=0.028 ws=0.020) (gid=0.733 gs=0.109)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:37.2 real=0:00:37.3)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ----------------------------------------------------------
  Cell type                 Count    Area        Capacitance
  ----------------------------------------------------------
  Buffers                   2031     5985.000       3.388
  Inverters                    0        0.000       0.000
  Integrated Clock Gates       0        0.000       0.000
  Discrete Clock Gates         0        0.000       0.000
  Clock Logic                  0        0.000       0.000
  All                       2031     5985.000       3.388
  ----------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             58160
  Enable Latch            0
  Load Capacitance        0
  Antenna Diode           0
  Node Sink               0
  Total               58160
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk     33402.010
  Leaf     225071.925
  Total    258473.935
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top             0.000
  Trunk       28143.000
  Leaf        84296.700
  Total      112439.700
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -----------------------------------
  Type     Gate      Wire      Total
  -----------------------------------
  Top       0.000     0.000     0.000
  Trunk     3.332     4.330     7.662
  Leaf     42.018    32.163    74.181
  Total    45.350    36.493    81.843
  -----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ------------------------------------------------
  Total     Average    Std. Dev.    Min      Max
  ------------------------------------------------
  41.962     0.001       0.000      0.001    0.001
  ------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns        140      0.003       0.002      0.488    [0.011, 0.010, 0.009, 0.009, 0.008, 0.008, 0.008, 0.008, 0.007, 0.007, ...]
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                        Over Target
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.133      497      0.058       0.029      0.009    0.135    {388 <= 0.080ns, 71 <= 0.106ns, 28 <= 0.120ns, 7 <= 0.126ns, 2 <= 0.133ns}          {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
  Leaf        0.133     1535      0.111       0.026      0.019    0.144    {334 <= 0.080ns, 146 <= 0.106ns, 142 <= 0.120ns, 304 <= 0.126ns, 470 <= 0.133ns}    {121 <= 0.140ns, 18 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  --------------------------------------
  Name     Type      Inst     Inst Area 
                     Count    (um^2)
  --------------------------------------
  CKBD4    buffer    1659      5375.160
  CKBD2    buffer     103       222.480
  CKBD1    buffer     269       387.360
  --------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                        Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    0.645     0.743     0.097      0.058*         0.020           0.002           0.705        0.019     92.5% {0.675, 0.734}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                        Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    0.645     0.743     0.097      0.058*         0.020           0.002           0.705        0.019     92.5% {0.675, 0.734}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                        Skew Group                         Min/Max    Delay    Pin
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    Min        0.645    ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[22][8]/CP
  delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    Max        0.743    ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[0][5]/CP
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 6843 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half corner                      Violation  Slew    Slew      Dont   Ideal  Target         Pin
                                   amount     target  achieved  touch  net?   source         
                                                                net?                         
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_corner_wcl_slow:both.late    0.011    0.133    0.144    N      N      auto computed  ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[4][26]/CP
  delay_corner_wcl_slow:both.late    0.011    0.133    0.144    N      N      auto computed  ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[4][22]/CP
  delay_corner_wcl_slow:both.late    0.011    0.133    0.144    N      N      auto computed  ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[4][9]/CP
  delay_corner_wcl_slow:both.late    0.011    0.133    0.144    N      N      auto computed  ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[4][3]/CP
  delay_corner_wcl_slow:both.late    0.011    0.133    0.144    N      N      auto computed  ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[4][2]/CP
  delay_corner_wcl_slow:both.late    0.011    0.133    0.144    N      N      auto computed  ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[4][1]/CP
  delay_corner_wcl_slow:both.late    0.011    0.133    0.144    N      N      auto computed  ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[3][26]/CP
  delay_corner_wcl_slow:both.late    0.011    0.133    0.144    N      N      auto computed  ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[2][26]/CP
  delay_corner_wcl_slow:both.late    0.011    0.133    0.144    N      N      auto computed  ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[2][22]/CP
  delay_corner_wcl_slow:both.late    0.011    0.133    0.144    N      N      auto computed  ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_01182/Z
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:01.5 real=0:00:01.5)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_credit_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=3678.52)
Total number of fetched objects 110560
Total number of fetched objects 110560
Total number of fetched objects 110560
End delay calculation. (MEM=3817.2 CPU=0:00:15.2 REAL=0:00:15.0)
End delay calculation (fullDC). (MEM=3817.2 CPU=0:00:24.4 REAL=0:00:24.0)
	Clock: ideal_clock, View: view_functional_wcl_slow, Ideal Latency: 0, Propagated Latency: 0.702225
	 Executing: set_clock_latency -source -early -max -rise -0.702225 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_slow, Ideal Latency: 0, Propagated Latency: 0.702225
	 Executing: set_clock_latency -source -late -max -rise -0.702225 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_slow, Ideal Latency: 0, Propagated Latency: 0.659411
	 Executing: set_clock_latency -source -early -max -fall -0.659411 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_slow, Ideal Latency: 0, Propagated Latency: 0.659411
	 Executing: set_clock_latency -source -late -max -fall -0.659411 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_fast, Ideal Latency: 0, Propagated Latency: 0.327232
	 Executing: set_clock_latency -source -early -max -rise -0.327232 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_fast, Ideal Latency: 0, Propagated Latency: 0.327232
	 Executing: set_clock_latency -source -late -max -rise -0.327232 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_fast, Ideal Latency: 0, Propagated Latency: 0.310859
	 Executing: set_clock_latency -source -early -max -fall -0.310859 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_fast, Ideal Latency: 0, Propagated Latency: 0.310859
	 Executing: set_clock_latency -source -late -max -fall -0.310859 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_typical, Ideal Latency: 0, Propagated Latency: 0.459389
	 Executing: set_clock_latency -source -early -max -rise -0.459389 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_typical, Ideal Latency: 0, Propagated Latency: 0.459389
	 Executing: set_clock_latency -source -late -max -rise -0.459389 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_typical, Ideal Latency: 0, Propagated Latency: 0.42974
	 Executing: set_clock_latency -source -early -max -fall -0.42974 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_typical, Ideal Latency: 0, Propagated Latency: 0.42974
	 Executing: set_clock_latency -source -late -max -fall -0.42974 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:39.8 real=0:00:39.5)
Clock DAG stats after update timingGraph:
  cell counts      : b=2031, i=0, icg=0, dcg=0, l=0, total=2031
  sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
  misc counts      : r=1, pp=0
  cell areas       : b=5985.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5985.000um^2
  cell capacitance : b=3.388pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.388pF
  sink capacitance : total=41.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=4.330pF, leaf=32.163pF, total=36.493pF
  wire lengths     : top=0.000um, trunk=33402.010um, leaf=225071.925um, total=258473.935um
  hp wire lengths  : top=0.000um, trunk=28143.000um, leaf=84296.700um, total=112439.700um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=140, worst=[0.011ns, 0.010ns, 0.009ns, 0.009ns, 0.008ns, 0.008ns, 0.008ns, 0.008ns, 0.007ns, 0.007ns, ...]} avg=0.003ns sd=0.002ns sum=0.488ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.133ns count=497 avg=0.058ns sd=0.029ns min=0.009ns max=0.135ns {388 <= 0.080ns, 71 <= 0.106ns, 28 <= 0.120ns, 7 <= 0.126ns, 2 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
  Leaf  : target=0.133ns count=1535 avg=0.111ns sd=0.026ns min=0.019ns max=0.144ns {334 <= 0.080ns, 146 <= 0.106ns, 142 <= 0.120ns, 304 <= 0.126ns, 470 <= 0.133ns} {121 <= 0.140ns, 18 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD4: 1659 CKBD2: 103 CKBD1: 269 
Primary reporting skew groups after update timingGraph:
  skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.645, max=0.743, avg=0.705, sd=0.019], skew [0.097 vs 0.058*], 92.5% {0.675, 0.734} (wid=0.028 ws=0.020) (gid=0.733 gs=0.109)
Skew group summary after update timingGraph:
  skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.645, max=0.743, avg=0.705, sd=0.019], skew [0.097 vs 0.058*], 92.5% {0.675, 0.734} (wid=0.028 ws=0.020) (gid=0.733 gs=0.109)
Logging CTS constraint violations...
  Clock tree ideal_clock has 134 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_01182 (a lib_cell CKBD4) at (1051.000,327.800), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_01182/Z with a slew time target of 0.133ns. Achieved a slew time of 0.144ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 52 slew violations below cell ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00494 (a lib_cell CKBD4) at (911.600,1352.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00494/Z with a slew time target of 0.133ns. Achieved a slew time of 0.143ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 51 slew violations below cell ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00495 (a lib_cell CKBD4) at (926.600,1323.200), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00495/Z with a slew time target of 0.133ns. Achieved a slew time of 0.142ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 52 slew violations below cell ys[1].xs[3].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00689 (a lib_cell CKBD4) at (578.000,1026.200), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[1].xs[3].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00689/Z with a slew time target of 0.133ns. Achieved a slew time of 0.142ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 49 slew violations below cell ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_00387 (a lib_cell CKBD4) at (577.800,1420.400), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_00387/Z with a slew time target of 0.133ns. Achieved a slew time of 0.141ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/CTS_ccl_a_buf_01013 (a lib_cell CKBD4) at (578.800,299.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/CTS_ccl_a_buf_01013/Z with a slew time target of 0.133ns. Achieved a slew time of 0.141ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/CTS_ccl_a_buf_00615 (a lib_cell CKBD4) at (207.800,1415.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/CTS_ccl_a_buf_00615/Z with a slew time target of 0.133ns. Achieved a slew time of 0.141ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_01102 (a lib_cell CKBD4) at (1452.800,227.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_01102/Z with a slew time target of 0.133ns. Achieved a slew time of 0.141ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 51 slew violations below cell ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_00221 (a lib_cell CKBD4) at (1079.600,579.800), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_00221/Z with a slew time target of 0.133ns. Achieved a slew time of 0.140ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[2].xs[1].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00493 (a lib_cell CKBD4) at (949.200,1321.400), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[2].xs[1].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00493/Z with a slew time target of 0.133ns. Achieved a slew time of 0.140ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 49 slew violations below cell ys[3].xs[0].torus_switch_xy/CTS_ccl_a_buf_00274 (a lib_cell CKBD4) at (327.000,563.600), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[3].xs[0].torus_switch_xy/CTS_ccl_a_buf_00274/Z with a slew time target of 0.133ns. Achieved a slew time of 0.140ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[2].xs[0].torus_switch_xy/CTS_ccl_a_buf_00572 (a lib_cell CKBD4) at (249.200,1402.400), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[2].xs[0].torus_switch_xy/CTS_ccl_a_buf_00572/Z with a slew time target of 0.133ns. Achieved a slew time of 0.140ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 52 slew violations below cell ys[0].xs[3].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00979 (a lib_cell CKBD4) at (651.800,291.800), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[0].xs[3].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00979/Z with a slew time target of 0.133ns. Achieved a slew time of 0.140ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 51 slew violations below cell ys[2].xs[3].torus_switch_xy/CTS_ccl_a_buf_00329 (a lib_cell CKBD4) at (614.200,1339.400), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[2].xs[3].torus_switch_xy/CTS_ccl_a_buf_00329/Z with a slew time target of 0.133ns. Achieved a slew time of 0.140ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[0].xs[2].torus_switch_xy/CTS_ccl_a_buf_01047 (a lib_cell CKBD4) at (1401.600,295.400), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[0].xs[2].torus_switch_xy/CTS_ccl_a_buf_01047/Z with a slew time target of 0.133ns. Achieved a slew time of 0.140ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 51 slew violations below cell ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_00147 (a lib_cell CKBD4) at (1446.600,660.800), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_00147/Z with a slew time target of 0.133ns. Achieved a slew time of 0.140ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00519 (a lib_cell CKBD4) at (926.200,1353.800), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00519/Z with a slew time target of 0.133ns. Achieved a slew time of 0.140ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 51 slew violations below cell ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/CTS_ccl_a_buf_00692 (a lib_cell CKBD4) at (616.600,1073.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/CTS_ccl_a_buf_00692/Z with a slew time target of 0.133ns. Achieved a slew time of 0.140ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 48 slew violations below cell ys[2].xs[3].torus_switch_xy/CTS_ccl_a_buf_00375 (a lib_cell CKBD4) at (563.400,1334.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[2].xs[3].torus_switch_xy/CTS_ccl_a_buf_00375/Z with a slew time target of 0.133ns. Achieved a slew time of 0.140ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 52 slew violations below cell ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00189 (a lib_cell CKBD4) at (911.600,601.400), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00189/Z with a slew time target of 0.133ns. Achieved a slew time of 0.140ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-1007) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.058ns for skew group ideal_clock/functional_wcl_fast in half corner delay_corner_wcl_slow:both.late. Achieved skew of 0.097ns.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:41.7 real=0:00:41.3)
Copying last skew targets (including wire skew targets) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_slow (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_slow (the duplicate skew group).
Copying last skew targets (including wire skew targets) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_typical (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_typical (the duplicate skew group).
Runtime done. (took cpu=0:13:13 real=0:13:14)
Runtime Summary
===============
Clock Runtime:  (44%) Core CTS         349.62 (Init 8.12, Construction 95.91, Implementation 186.65, eGRPC 15.34, PostConditioning 28.91, Other 14.69)
Clock Runtime:  (45%) CTS services     356.63 (RefinePlace 28.21, EarlyGlobalClock 15.86, NanoRoute 308.20, ExtractRC 4.37, TimingAnalysis 0.00)
Clock Runtime:   (9%) Other CTS         74.51 (Init 13.05, CongRepair/EGR-DP 21.96, TimingUpdate 39.50, Other 0.00)
Clock Runtime: (100%) Total            780.76

*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:12:58.4/0:12:59.2 (1.0), totSession cpu/real = 0:25:25.6/0:25:31.6 (1.0), mem = 3782.9M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3091.2M, totSessionCpu=0:25:26 **
**WARN: (IMPOPT-576):	36 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:25:25.7/0:25:31.7 (1.0), mem = 3460.9M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**Info: (IMPSP-307): Design contains fractional 3 cells.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell LVLLHCD1, site bcoreExt.
	Cell LVLLHCD2, site bcoreExt.
	Cell LVLLHCD4, site bcoreExt.
	Cell LVLLHCD8, site bcoreExt.
	Cell LVLLHD1, site bcoreExt.
	Cell LVLLHD2, site bcoreExt.
	Cell LVLLHD4, site bcoreExt.
	Cell LVLLHD8, site bcoreExt.
.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out_v : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 3004.4M, totSessionCpu=0:25:36 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.

Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3323.0M)
AAE DB initialization (MEM=3409.4 CPU=0:00:00.1 REAL=0:00:00.0) 

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 15 candidate Inverter cells

Compute RC Scale Done ...

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_credit_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3592.8)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 110560
Total number of fetched objects 110560
Total number of fetched objects 110560
End delay calculation. (MEM=3709.71 CPU=0:00:51.5 REAL=0:00:51.0)
End delay calculation (fullDC). (MEM=3709.71 CPU=0:01:01 REAL=0:01:00.0)
*** Done Building Timing Graph (cpu=0:01:13 real=0:01:13 totSessionCpu=0:27:01 mem=3701.7M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow view_functional_wcl_fast 
 view_functional_wcl_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -62.518 | -62.518 |  0.860  |
|           TNS (ns):|-1.65e+06|-1.65e+06|  0.000  |
|    Violating Paths:|1.13e+05 |1.13e+05 |    0    |
|          All Paths:|1.15e+05 |1.14e+05 |  2912   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4394 (4394)    |   -0.258   |   4394 (4394)    |
|   max_tran     |  13892 (146034)  |  -184.485  |  13892 (146175)  |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+


Density: 34.696%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:42, real = 0:01:42, mem = 3355.6M, totSessionCpu=0:27:07 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:01:41.5/0:01:41.2 (1.0), totSession cpu/real = 0:27:07.3/0:27:12.9 (1.0), mem = 3675.7M
** INFO : this run is activating low effort ccoptDesign flow
**Info: (IMPSP-307): Design contains fractional 3 cells.
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:27:17.9/0:27:23.6 (1.0), mem = 3675.7M
+--------+---------+-------------+-------------+--------+--------+------------+--------+
|  WNS   | All WNS |     TNS     |   All TNS   |   M8   |   M9   | Real Time  |  Mem   |
+--------+---------+-------------+-------------+--------+--------+------------+--------+
| -62.518|  -62.518| -1654823.900| -1654823.900|       0|       0|   0:00:02.0| 3685.34|
| -62.518|  -62.518| -1654823.900| -1654823.900|       0|       0|   0:00:02.0| 3685.34|
| -62.518|  -62.518| -1654823.900| -1654823.900|       0|       0|   0:00:02.0| 3685.34|
| -62.518|  -62.518| -1654823.900| -1654823.900|       0|       0|   0:00:02.0| 3685.34|
+--------+---------+-------------+-------------+--------+--------+------------+--------+

Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |       2032 | default  |
| M8 (z=8)  |        592 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:27:20.9/0:27:26.6 (1.0), mem = 3685.3M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:27:20.9/0:27:26.6 (1.0), mem = 3685.3M
Info: 2028 nets with fixed/cover wires excluded.
Info: 2032 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 3 cells.
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx 
Number of usable buffer cells above: 10

Netlist preparation processing... 
Removed 96 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.6/0:00:04.6 (1.0), totSession cpu/real = 0:27:25.5/0:27:31.3 (1.0), mem = 3692.7M
*** Starting optimizing excluded clock nets MEM= 3692.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3692.7M) ***
*** Starting optimizing excluded clock nets MEM= 3692.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3692.7M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:27:26.3/0:27:31.9 (1.0), mem = 3694.7M
Info: 2028 nets with fixed/cover wires excluded.
Info: 2032 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:05.4/0:00:05.4 (1.0), totSession cpu/real = 0:27:31.6/0:27:37.3 (1.0), mem = 3692.8M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:27:33.8/0:27:39.5 (1.0), mem = 3702.4M
Info: 2028 nets with fixed/cover wires excluded.
Info: 2032 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 3 cells.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| 18630|156568|  -184.63|  5798| 15746|    -0.27|     0|     0|     0|     0|   -62.52|-1.66e+06|       0|       0|       0| 34.69%|          |         |
|  6730| 51762|  -150.18|  1094|  3013|    -0.26|     0|     0|     0|     0|   -47.45|-4.32e+05|    4774|    3108|    2966| 35.78%|   0:06:55|  4054.0M|
|  3985| 29388|  -150.18|   451|  1264|    -0.26|     0|     0|     0|     0|   -44.66|-2.03e+05|     841|     566|     962| 36.02%|   0:02:26|  4073.1M|
|  3558| 21918|  -150.18|   282|   803|    -0.26|     0|     0|     0|     0|   -43.60|-1.76e+05|     158|      46|     319| 36.09%|   0:01:15|  4073.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |       2032 | default  |
| M8 (z=8)  |       1639 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 3575 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   172 net(s): Could not be fixed because the routing congestion check has rejected the solution.
*info:  2247 net(s): Could not be fixed because the gain is not enough.
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
*info:  1056 net(s): Could not be fixed because of exceeding max local density.
*info:     1 net(s): Could not be fixed because usable cell area larger than available area.
*info:    98 net(s): Could not be fixed because buffering engine can't find a solution.

*info: Total 69 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:10:38 real=0:10:39 mem=4073.1M) ***

*** Starting refinePlace (0:38:18 mem=3831.1M) ***
Total net bbox length = 5.606e+06 (2.886e+06 2.720e+06) (ext = 1.548e+04)
Move report: Detail placement moves 96640 insts, mean move: 3.01 um, max move: 234.80 um 
	Max move on inst (ys[2].xs[2].msg_txrx[19].south_tx): (1433.12, 1494.20) --> (1433.92, 1260.20)
	Runtime: CPU: 0:00:08.5 REAL: 0:00:08.0 MEM: 3853.8MB
Summary Report:
Instances move: 96640 (out of 116015 movable)
Instances flipped: 0
Mean displacement: 3.01 um
Max displacement: 234.80 um (Instance: ys[2].xs[2].msg_txrx[19].south_tx) (1433.12, 1494.2) -> (1433.92, 1260.2)
	Length: 166 sites, height: 2 rows, site name: core, cell type: low_swing_tx
Total net bbox length = 5.815e+06 (2.999e+06 2.817e+06) (ext = 1.544e+04)
Runtime: CPU: 0:00:08.7 REAL: 0:00:08.0 MEM: 3853.8MB
*** Finished refinePlace (0:38:27 mem=3853.8M) ***
*** maximum move = 234.80 um ***
*** Finished re-routing un-routed nets (3820.8M) ***

*** Finish Physical Update (cpu=0:00:24.7 real=0:00:25.0 mem=3836.8M) ***
*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:11:11.7/0:11:13.1 (1.0), totSession cpu/real = 0:38:45.5/0:38:52.5 (1.0), mem = 3732.7M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:13:20, real = 0:13:21, mem = 3427.1M, totSessionCpu=0:38:46 **

Optimization is working on the following views:
  Setup views: view_functional_wcl_slow view_functional_wcl_fast 
  Hold  views: view_functional_wcl_slow view_functional_wcl_fast 
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 2028 nets with fixed/cover wires excluded.
Info: 2032 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:39:02.1/0:39:09.1 (1.0), mem = 3789.7M
**Info: (IMPSP-307): Design contains fractional 3 cells.
*info: 2032 clock nets excluded
*info: 1282 no-driver nets excluded.
*info: 2028 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -48.016  TNS Slack -192155.671 
+--------+-----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  WNS   |    TNS    | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
+--------+-----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
| -48.016|-192155.671|   36.09%|   0:00:00.0| 3808.8M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |           |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][20]/D             |
| -47.758|-112652.906|   36.04%|   0:00:53.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |           |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][20]/D             |
| -32.738| -83457.000|   36.10%|   0:00:15.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
| -32.738| -83457.000|   36.10%|   0:00:03.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
| -31.767| -79200.422|   36.41%|   0:03:16.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
| -31.630| -78825.383|   36.42%|   0:00:46.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
| -31.532| -78483.117|   36.44%|   0:00:08.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
| -31.532| -78483.117|   36.44%|   0:00:01.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
| -31.323| -77569.719|   36.61%|   0:02:10.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
| -31.215| -77118.781|   36.63%|   0:00:32.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
| -31.215| -77016.773|   36.64%|   0:00:07.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
| -31.215| -77016.773|   36.64%|   0:00:02.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
| -31.148| -76714.906|   36.81%|   0:01:02.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
| -31.105| -76542.547|   36.83%|   0:00:34.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
| -31.105| -76522.656|   36.84%|   0:00:06.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
| -31.105| -76522.656|   36.84%|   0:00:02.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |           |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][28]/D             |
| -31.023| -76336.656|   36.94%|   0:00:45.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |           |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[17][28]/D             |
| -31.023| -76230.961|   36.96%|   0:00:34.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |           |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[17][28]/D             |
| -31.023| -76229.750|   36.97%|   0:00:05.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |           |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[17][28]/D             |
| -31.023| -76229.750|   36.97%|   0:00:02.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |           |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[17][28]/D             |
| -31.016| -76200.336|   37.06%|   0:00:39.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |           |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[17][28]/D             |
| -31.016| -76150.500|   37.08%|   0:00:39.0| 4048.1M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |           |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[17][28]/D             |
+--------+-----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:12:39 real=0:12:41 mem=4048.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:12:39 real=0:12:41 mem=4048.1M) ***
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |       2032 | default  |
| M8 (z=8)  |       1639 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -31.016  TNS Slack -76150.497 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:12:48.2/0:12:50.1 (1.0), totSession cpu/real = 0:51:50.3/0:51:59.1 (1.0), mem = 3740.0M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -31.016
*** Check timing (0:00:00.2)
Info: 2028 nets with fixed/cover wires excluded.
Info: 2032 clock nets excluded from IPO operation.

**Info: (IMPSP-307): Design contains fractional 3 cells.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:51:52.2/0:52:01.0 (1.0), mem = 3797.3M
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack -31.016  TNS Slack -76150.497 Density 37.08
+---------+---------+--------+----------+------------+--------+
| Density | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+---------+---------+--------+----------+------------+--------+
|   37.08%|        -| -31.016|-76150.497|   0:00:00.0| 3808.9M|
|   37.08%|        0| -31.016|-76150.500|   0:00:03.0| 3820.5M|
|   37.08%|        0| -31.016|-76150.500|   0:00:01.0| 3820.5M|
|   37.00%|      599| -31.017|-76146.266|   0:00:10.0| 3844.1M|
|   36.56%|     8928| -31.016|-76153.172|   0:01:27.0| 3844.1M|
|   36.56%|      180| -31.016|-76153.633|   0:00:07.0| 3844.1M|
|   36.56%|        7| -31.016|-76153.633|   0:00:01.0| 3844.1M|
|   36.56%|        0| -31.016|-76153.633|   0:00:01.0| 3844.1M|
|   36.56%|        0| -31.016|-76153.633|   0:00:00.0| 3844.1M|
+---------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -31.016  TNS Slack -76153.630 Density 36.56
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |       2032 | default  |
| M8 (z=8)  |       1628 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:01:53) (real = 0:01:53) **
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:01:53.3/0:01:53.6 (1.0), totSession cpu/real = 0:53:45.5/0:53:54.6 (1.0), mem = 3844.1M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:01:54, real=0:01:54, mem=3741.06M, totSessionCpu=0:53:46).
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:53:47.7/0:53:56.8 (1.0), mem = 3750.7M
Info: 2028 nets with fixed/cover wires excluded.
Info: 2032 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 3 cells.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  3300| 17312|  -114.17|   292|   516|    -0.25|     0|     0|     0|     0|   -31.02|-76153.63|       0|       0|       0| 36.56%|          |         |
|  2994|  6598|  -112.69|    71|   125|    -0.20|     0|     0|     0|     0|   -29.14|-21711.97|     481|     204|     154| 36.62%| 0:00:30.0|  3893.3M|
|  2959|  6388|  -112.69|    67|   118|    -0.19|     0|     0|     0|     0|   -29.99|-20940.34|      89|       4|      49| 36.63%| 0:00:20.0|  3912.4M|
|  2950|  6371|  -112.69|    67|   118|    -0.19|     0|     0|     0|     0|   -29.89|-23739.21|      21|       0|      29| 36.64%| 0:00:19.0|  3912.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |       2032 | default  |
| M8 (z=8)  |       1671 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 3018 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because the routing congestion check has rejected the solution.
*info:  2499 net(s): Could not be fixed because the gain is not enough.
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
*info:   503 net(s): Could not be fixed because of exceeding max local density.
*info:    12 net(s): Could not be fixed because buffering engine can't find a solution.

*info: Total 17 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:01:11 real=0:01:11 mem=3912.4M) ***

*** Starting refinePlace (0:55:05 mem=3839.4M) ***
Total net bbox length = 5.871e+06 (3.024e+06 2.847e+06) (ext = 1.544e+04)
Move report: Detail placement moves 83100 insts, mean move: 3.10 um, max move: 267.60 um 
	Max move on inst (ys[2].xs[2].msg_txrx[21].south_tx): (1433.80, 1494.20) --> (1213.00, 1447.40)
	Runtime: CPU: 0:00:08.3 REAL: 0:00:08.0 MEM: 3863.6MB
Summary Report:
Instances move: 83100 (out of 116801 movable)
Instances flipped: 0
Mean displacement: 3.10 um
Max displacement: 267.60 um (Instance: ys[2].xs[2].msg_txrx[21].south_tx) (1433.8, 1494.2) -> (1213, 1447.4)
	Length: 166 sites, height: 2 rows, site name: core, cell type: low_swing_tx
Total net bbox length = 6.052e+06 (3.129e+06 2.923e+06) (ext = 1.542e+04)
Runtime: CPU: 0:00:08.5 REAL: 0:00:08.0 MEM: 3863.6MB
*** Finished refinePlace (0:55:13 mem=3863.6M) ***
*** maximum move = 267.60 um ***
*** Finished re-routing un-routed nets (3827.6M) ***

*** Finish Physical Update (cpu=0:00:20.6 real=0:00:21.0 mem=3843.6M) ***
*** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:01:39.8/0:01:40.0 (1.0), totSession cpu/real = 0:55:27.5/0:55:36.8 (1.0), mem = 3747.5M
End: GigaOpt DRV Optimization


------------------------------------------------------------------
     Summary (cpu=1.66min real=1.67min mem=3747.5M)
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow view_functional_wcl_fast 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -29.609 | -29.609 |  3.321  |
|           TNS (ns):|-29021.3 |-29021.3 |  0.000  |
|    Violating Paths:|  4809   |  4809   |    0    |
|          All Paths:|1.15e+05 |1.14e+05 |  2912   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     83 (83)      |   -0.178   |     83 (83)      |
|   max_tran     |   2703 (4411)    |  -123.441  |   2703 (4652)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+


Density: 36.635%
Routing Overflow: 0.07% H and 0.08% V
------------------------------------------------------------------
**optDesign ... cpu = 0:30:07, real = 0:30:11, mem = 3462.8M, totSessionCpu=0:55:33 **

Optimization is working on the following views:
  Setup views: view_functional_wcl_slow 
  Hold  views: view_functional_wcl_slow 

Active setup views:
 view_functional_wcl_slow
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Optimization in WNS mode
Info: 2028 nets with fixed/cover wires excluded.
Info: 2032 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:55:45.6/0:55:54.9 (1.0), mem = 3795.5M
**Info: (IMPSP-307): Design contains fractional 3 cells.
*info: 2032 clock nets excluded
*info: 1368 no-driver nets excluded.
*info: 2028 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -29.609 TNS Slack -29021.257 Density 36.64
OptDebug: Start of Optimizer WNS Pass 0:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |  3.321|     0.000|
|reg2reg   |-29.609|-29021.257|
|HEPG      |-29.609|-29021.257|
|All Paths |-29.609|-29021.257|
+----------+-------+----------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -29.609ns TNS -29021.257ns; HEPG WNS -29.609ns TNS -29021.257ns; all paths WNS -29.609ns TNS -29021.257ns; Real time 0:43:43
Active Path Group: reg2reg  
+--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS    | All TNS  | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
+--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
| -29.609|  -29.609|-29021.257|-29021.257|   36.64%|   0:00:00.0| 3814.6M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[13][34]/D             |
| -27.498|  -27.498|-26183.283|-26183.283|   36.64%|   0:00:00.0| 3838.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[9][35]/D              |
| -26.112|  -26.112|-23547.406|-23547.406|   36.64%|   0:00:00.0| 3838.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[17][6]/D              |
| -24.708|  -24.708|-21045.904|-21045.904|   36.64%|   0:00:00.0| 3838.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[8][8]/D               |
| -22.695|  -22.695|-18741.117|-18741.117|   36.64%|   0:00:00.0| 3838.2M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[21][26]/D             |
| -21.279|  -21.279|-16564.865|-16564.865|   36.64%|   0:00:01.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[11][18]/D             |
| -19.687|  -19.687|-14525.552|-14525.552|   36.64%|   0:00:00.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[21][7]/D              |
| -18.331|  -18.331|-12640.545|-12640.545|   36.64%|   0:00:00.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[12][25]/D             |
| -12.113|  -12.113|-10887.441|-10887.441|   36.64%|   0:00:00.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[23][24]/D             |
| -11.927|  -11.927| -9835.810| -9835.810|   36.64%|   0:00:00.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
| -11.869|  -11.869| -9797.997| -9797.997|   36.64%|   0:00:00.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
| -11.851|  -11.851| -9771.286| -9771.286|   36.64%|   0:00:00.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
| -11.827|  -11.827| -9753.100| -9753.100|   36.64%|   0:00:00.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
| -11.808|  -11.808| -9745.971| -9745.971|   36.64%|   0:00:00.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
| -11.793|  -11.793| -9732.652| -9732.652|   36.64%|   0:00:01.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
| -11.772|  -11.772| -9772.089| -9772.089|   36.64%|   0:00:00.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[14][19]/D             |
| -11.754|  -11.754| -9757.702| -9757.702|   36.64%|   0:00:00.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[14][19]/D             |
| -11.741|  -11.741| -9750.232| -9750.232|   36.64%|   0:00:00.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[14][19]/D             |
| -11.734|  -11.734| -9741.300| -9741.300|   36.64%|   0:00:00.0| 3841.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[14][19]/D             |
| -11.713|  -11.713| -9736.665| -9736.665|   36.64%|   0:00:01.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
| -11.704|  -11.704| -9732.812| -9732.812|   36.64%|   0:00:00.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
| -11.695|  -11.695| -9727.509| -9727.509|   36.64%|   0:00:00.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
| -11.690|  -11.690| -9724.826| -9724.826|   36.64%|   0:00:00.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
| -10.551|  -10.551| -9277.247| -9277.247|   36.64%|   0:00:00.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[13][14]/D             |
| -10.369|  -10.369| -8307.302| -8307.302|   36.64%|   0:00:00.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[7][13]/D              |
|  -8.334|   -8.334| -7314.821| -7314.821|   36.64%|   0:00:00.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[18][33]/D             |
|  -8.106|   -8.106| -6560.914| -6560.914|   36.64%|   0:00:01.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[23] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -8.083|   -8.083| -6552.809| -6552.809|   36.64%|   0:00:00.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/s_out_data_reg_reg[2]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -7.962|   -7.962| -6544.902| -6544.902|   36.64%|   0:00:00.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[1].torus_switch_xy/s_out_data_reg_reg[26] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -7.252|   -7.252| -6536.940| -6536.940|   36.64%|   0:00:00.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[30] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -7.219|   -7.219| -6529.688| -6529.688|   36.64%|   0:00:00.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/s_out_data_reg_reg[27] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -7.102|   -7.102| -6522.470| -6522.470|   36.64%|   0:00:00.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_y_reg_reg[0]/D   |
|  -7.060|   -7.060| -6515.367| -6515.367|   36.64%|   0:00:00.0| 3844.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
|  -6.984|   -6.984| -6466.945| -6466.945|   36.64%|   0:00:01.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[30] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -6.641|   -6.641| -6459.961| -6459.961|   36.64%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[1][4]/D               |
|  -6.555|   -6.555| -5827.443| -5827.443|   36.64%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
|  -6.439|   -6.439| -5816.250| -5816.250|   36.64%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
|  -6.430|   -6.430| -5814.996| -5814.996|   36.64%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
|  -6.427|   -6.427| -5814.689| -5814.689|   36.64%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
|  -6.422|   -6.422| -5806.956| -5806.956|   36.64%|   0:00:01.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
|  -6.418|   -6.418| -5809.162| -5809.162|   36.64%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
|  -6.416|   -6.416| -5804.583| -5804.583|   36.64%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
|  -6.400|   -6.400| -5797.949| -5797.949|   36.65%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
|  -6.388|   -6.388| -5790.252| -5790.252|   36.65%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
|  -6.384|   -6.384| -5787.270| -5787.270|   36.65%|   0:00:01.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
|  -6.383|   -6.383| -5784.461| -5784.461|   36.65%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
|  -6.376|   -6.376| -5783.710| -5783.710|   36.65%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
|  -6.372|   -6.372| -5779.399| -5779.399|   36.65%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
|  -6.363|   -6.363| -5771.505| -5771.505|   36.65%|   0:00:01.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
|  -6.354|   -6.354| -5768.215| -5768.215|   36.65%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
|  -6.347|   -6.347| -5767.459| -5767.459|   36.65%|   0:00:00.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
|  -6.334|   -6.334| -5766.479| -5766.479|   36.65%|   0:00:01.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[16][19]/D             |
|  -6.325|   -6.325| -5765.807| -5765.807|   36.65%|   0:00:01.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
|  -6.319|   -6.319| -5758.342| -5758.342|   36.65%|   0:00:01.0| 3863.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
|  -6.316|   -6.316| -5756.913| -5756.913|   36.65%|   0:00:00.0| 3872.9M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
|  -6.307|   -6.307| -5752.158| -5752.158|   36.65%|   0:00:01.0| 3872.9M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
|  -6.281|   -6.281| -5748.217| -5748.217|   36.65%|   0:00:01.0| 3872.9M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
|  -6.275|   -6.275| -5746.833| -5746.833|   36.65%|   0:00:01.0| 3872.9M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
|  -6.274|   -6.274| -5745.758| -5745.758|   36.65%|   0:00:03.0| 3872.9M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
|  -6.274|   -6.274| -5745.738| -5745.738|   36.65%|   0:00:00.0| 3872.9M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[4][19]/D              |
|  -6.276|   -6.276| -5744.275| -5744.275|   36.66%|   0:00:01.0| 3872.9M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][19]/D             |
|  -6.276|   -6.276| -5744.087| -5744.087|   36.66%|   0:00:00.0| 3872.9M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[16][19]/D             |
|  -6.276|   -6.276| -5744.087| -5744.087|   36.66%|   0:00:00.0| 3872.9M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[16][19]/D             |
+--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread Job [begin] (WnsOpt #1 / ccopt_design #1) : mem = 0.9M
*** Enable all active views. ***
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_credit_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 120816
Total number of fetched objects 120816
End delay calculation. (MEM=0 CPU=0:00:35.4 REAL=0:00:35.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:42.1 REAL=0:00:42.0)
*** Done Building Timing Graph (cpu=0:00:54.0 real=0:00:54.0 totSessionCpu=0:00:55.1 mem=0.0M)

------------------------------------------------------------------
     Design Initial Hold Timing
------------------------------------------------------------------

Hold views included:
 view_functional_wcl_slow view_functional_wcl_fast 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.044  |  0.001  | -0.044  |
|           TNS (ns):| -0.400  |  0.000  | -0.400  |
|    Violating Paths:|   35    |    0    |   35    |
|          All Paths:|1.15e+05 |1.14e+05 |  2912   |
+--------------------+---------+---------+---------+

Density: 36.657%
Routing Overflow: 0.07% H and 0.08% V
------------------------------------------------------------------
*** QThread Job [finish] (WnsOpt #1 / ccopt_design #1) : cpu/real = 0:00:59.1/0:00:59.0 (1.0), mem = 0.0M

_______________________________________________________________________
skewClock sized 26 and inserted 51 insts
+--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS    | All TNS  | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
+--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  -5.881|   -5.881| -5125.104| -5125.104|   36.66%|   0:01:28.0| 3979.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][19]/D             |
|  -5.875|   -5.875| -5125.275| -5125.275|   36.66%|   0:01:28.0| 3979.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][19]/D             |
|  -5.865|   -5.865| -5126.428| -5126.428|   36.66%|   0:00:00.0| 3979.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[17][19]/D             |
|  -5.865|   -5.865| -5126.248| -5126.248|   36.66%|   0:00:00.0| 3979.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[17][19]/D             |
|  -5.865|   -5.865| -5125.960| -5125.960|   36.66%|   0:00:00.0| 3979.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[17][19]/D             |
|  -5.865|   -5.865| -5126.326| -5126.326|   36.66%|   0:00:00.0| 3979.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[17][19]/D             |
+--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
skewClock sized 14 and inserted 42 insts
+--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS    | All TNS  | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
+--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  -5.721|   -5.721| -4470.197| -4470.197|   36.66%|   0:00:22.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[30] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -5.700|   -5.700| -4467.775| -4467.775|   36.66%|   0:00:22.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[2].torus_switch_xy/s_out_data_reg_reg[27] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -5.339|   -5.339| -4465.376| -4465.376|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/s_out_x_reg_reg[1]/D   |
|  -5.253|   -5.253| -4463.213| -4463.213|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[28] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -5.181|   -5.181| -4460.936| -4460.936|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[20][20]/D             |
|  -5.115|   -5.115| -4454.472| -4454.472|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[20][20]/D             |
|  -5.081|   -5.081| -4450.611| -4450.611|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[20][20]/D             |
|  -5.060|   -5.060| -4443.767| -4443.767|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[20][20]/D             |
|  -5.038|   -5.038| -4440.973| -4440.973|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[20][20]/D             |
|  -5.028|   -5.028| -4438.954| -4438.954|   36.66%|   0:00:01.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[20][20]/D             |
|  -5.017|   -5.017| -4436.977| -4436.977|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[20][20]/D             |
|  -5.001|   -5.001| -4433.780| -4433.780|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[20][20]/D             |
|  -4.953|   -4.953| -3962.778| -3962.778|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][19]/D             |
|  -4.954|   -4.954| -3962.737| -3962.737|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][19]/D             |
|  -4.952|   -4.952| -3962.719| -3962.719|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][19]/D             |
|  -4.951|   -4.951| -3962.730| -3962.730|   36.66%|   0:00:01.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][19]/D             |
|  -4.951|   -4.951| -3962.665| -3962.665|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][19]/D             |
|  -4.952|   -4.952| -3962.665| -3962.665|   36.66%|   0:00:00.0| 4005.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][19]/D             |
+--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:10 real=0:02:10 mem=4005.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:10 real=0:02:10 mem=4005.2M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 3.447|    0.000|
|reg2reg   |-4.952|-3962.665|
|HEPG      |-4.952|-3962.665|
|All Paths |-4.952|-3962.665|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -4.951ns TNS -3962.665ns; HEPG WNS -4.951ns TNS -3962.665ns; all paths WNS -4.951ns TNS -3962.665ns; Real time 0:45:55
** GigaOpt Optimizer WNS Slack -4.952 TNS Slack -3962.665 Density 36.66
*** Starting refinePlace (0:58:04 mem=3994.2M) ***
Total net bbox length = 6.057e+06 (3.132e+06 2.926e+06) (ext = 1.542e+04)

Starting Small incrNP...
Density distribution unevenness ratio = 56.416%

Density distribution unevenness ratio = 55.839%
Move report: incrNP moves 47300 insts, mean move: 18.30 um, max move: 254.80 um 
	Max move on inst (ys[2].xs[2].torus_switch_xy/U8): (1417.00, 1452.80) --> (1286.40, 1328.60)
Finished incrNP (cpu=0:00:36.5, real=0:00:37.0, mem=4173.7M)
End of Small incrNP (cpu=0:00:36.5, real=0:00:37.0)
Move report: Detail placement moves 25611 insts, mean move: 1.04 um, max move: 9.20 um 
	Max move on inst (ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[13][16]): (956.80, 1074.80) --> (951.20, 1078.40)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 4173.7MB
Summary Report:
Instances move: 53749 (out of 116999 movable)
Instances flipped: 45
Mean displacement: 16.28 um
Max displacement: 254.80 um (Instance: ys[2].xs[2].torus_switch_xy/U8) (1417, 1452.8) -> (1286.4, 1328.6)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKAN2D0
Total net bbox length = 4.979e+06 (2.587e+06 2.392e+06) (ext = 1.542e+04)
Runtime: CPU: 0:00:39.4 REAL: 0:00:40.0 MEM: 4173.7MB
*** Finished refinePlace (0:58:43 mem=4173.7M) ***
*** maximum move = 254.80 um ***
*** Finished re-routing un-routed nets (4016.7M) ***

*** Finish Physical Update (cpu=0:00:55.7 real=0:00:56.0 mem=4016.7M) ***
** GigaOpt Optimizer WNS Slack -13.926 TNS Slack -6000.129 Density 36.67
OptDebug: Start of Optimizer WNS Pass 1:
+----------+-------+---------+
|Path Group|    WNS|      TNS|
+----------+-------+---------+
|default   |  3.474|    0.000|
|reg2reg   |-13.926|-6000.129|
|HEPG      |-13.926|-6000.129|
|All Paths |-13.926|-6000.129|
+----------+-------+---------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -13.926ns TNS -6000.129ns; HEPG WNS -13.926ns TNS -6000.129ns; all paths WNS -13.926ns TNS -6000.129ns; Real time 0:46:54
Active Path Group: reg2reg  
+--------+---------+---------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
+--------+---------+---------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
| -13.926|  -13.926|-6000.129|-6000.129|   36.67%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][19]/D             |
| -11.247|  -11.247|-4667.219|-4667.219|   36.67%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[27][5]/D              |
|  -5.611|   -5.611|-3591.637|-3591.637|   36.67%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[8][29]/D              |
|  -5.429|   -5.429|-3062.815|-3062.815|   36.67%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[3][22]/D              |
|  -5.019|   -5.019|-2551.427|-2551.427|   36.67%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[15][5]/D              |
|  -4.976|   -4.976|-2072.489|-2072.489|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][20]/D             |
|  -4.329|   -4.329|-1602.394|-1602.394|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[22][26]/D             |
|  -3.434|   -3.434|-1189.686|-1189.686|   36.67%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[16] |
|        |         |         |         |         |            |        |                           |         | /D                                                 |
|  -3.263|   -3.263|-1186.253|-1186.253|   36.67%|   0:00:01.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[30] |
|        |         |         |         |         |            |        |                           |         | /D                                                 |
|  -3.193|   -3.193|-1182.990|-1182.990|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[4]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -2.994|   -2.994|-1179.797|-1179.797|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[6]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -2.972|   -2.972|-1178.209|-1178.209|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[15] |
|        |         |         |         |         |            |        |                           |         | /D                                                 |
|  -2.660|   -2.660|-1175.237|-1175.237|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[3][7]/D               |
|  -2.647|   -2.647| -923.483| -923.483|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][16]/D             |
|  -1.545|   -1.545| -676.258| -676.258|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[2]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -1.405|   -1.405| -674.712| -674.712|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[6]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -1.350|   -1.350| -674.568| -674.568|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[28][25]/D             |
|  -1.340|   -1.340| -664.390| -664.390|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[29][24]/D             |
|  -1.262|   -1.262| -655.356| -655.356|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[6]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -1.246|   -1.246| -647.041| -647.041|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[29][24]/D             |
|  -1.141|   -1.141| -556.609| -556.609|   36.68%|   0:00:01.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[12] |
|        |         |         |         |         |            |        |                           |         | /D                                                 |
|  -1.089|   -1.089| -550.073| -550.073|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/s_out_x_reg_reg[0]/D   |
|  -1.081|   -1.081| -548.983| -548.983|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[28][25]/D             |
|  -1.051|   -1.051| -451.844| -451.844|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -0.873|   -0.873| -451.243| -451.243|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[0][20]/D              |
|  -0.787|   -0.787| -386.155| -386.155|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_y_reg_reg[0]/D   |
|  -0.776|   -0.776| -385.367| -385.367|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[2]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -0.702|   -0.702| -384.591| -384.591|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[6]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -0.655|   -0.655| -384.294| -384.294|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[1][29]/D              |
|  -0.608|   -0.608| -339.255| -339.255|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[13][14]/D             |
|  -0.558|   -0.558| -325.786| -325.786|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[26][30]/D             |
|  -0.527|   -0.527| -282.110| -282.110|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/s_out_data_reg_reg[29] |
|        |         |         |         |         |            |        |                           |         | /D                                                 |
|  -0.511|   -0.511| -283.387| -283.387|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[4][22]/D              |
|  -0.501|   -0.501| -284.868| -284.868|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[12][32]/D             |
|  -0.486|   -0.486| -242.182| -242.182|   36.68%|   0:00:01.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[2][22]/D              |
|  -0.481|   -0.481| -242.263| -242.263|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[2][22]/D              |
|  -0.475|   -0.475| -242.568| -242.568|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[2][22]/D              |
|  -0.469|   -0.469| -242.192| -242.192|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[3][22]/D              |
|  -0.452|   -0.452| -236.209| -236.209|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[3][22]/D              |
|  -0.440|   -0.440| -233.691| -233.691|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[3][22]/D              |
|  -0.434|   -0.434| -233.158| -233.158|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[3][22]/D              |
|  -0.430|   -0.430| -232.156| -232.156|   36.68%|   0:00:01.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[4][22]/D              |
|  -0.422|   -0.422| -231.320| -231.320|   36.68%|   0:00:00.0| 4016.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[4][22]/D              |
|  -0.405|   -0.405| -156.590| -156.590|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[6]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -0.357|   -0.357| -142.135| -142.135|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[1][10]/D              |
|  -0.344|   -0.344| -113.184| -113.184|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[11][33]/D             |
|  -0.320|   -0.320|  -73.896|  -73.896|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/s_out_data_reg_reg[5]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -0.310|   -0.310|  -73.577|  -73.577|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[6]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -0.303|   -0.303|  -48.314|  -48.314|   36.68%|   0:00:01.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[20][29]/D             |
|  -0.276|   -0.276|  -44.152|  -44.152|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[6]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -0.247|   -0.247|  -44.112|  -44.112|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[20][29]/D             |
|  -0.236|   -0.236|  -26.829|  -26.829|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[6]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -0.218|   -0.218|  -26.708|  -26.708|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -0.200|   -0.200|  -26.690|  -26.690|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -0.178|   -0.178|  -26.668|  -26.668|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -0.171|   -0.171|  -26.661|  -26.661|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -0.160|   -0.160|  -16.201|  -16.201|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -0.148|   -0.148|   -6.666|   -6.666|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -0.128|   -0.128|   -6.619|   -6.619|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[20][29]/D             |
|  -0.115|   -0.115|   -3.260|   -3.260|   36.68%|   0:00:01.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[6]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -0.101|   -0.101|   -3.196|   -3.196|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -0.093|   -0.093|   -3.188|   -3.188|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -0.081|   -0.081|   -3.177|   -3.177|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -0.072|   -0.072|   -3.167|   -3.167|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -0.062|   -0.062|   -3.157|   -3.157|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -0.054|   -0.054|   -1.445|   -1.445|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -0.044|   -0.044|   -1.394|   -1.394|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -0.032|   -0.032|   -0.162|   -0.162|   36.68%|   0:00:01.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -0.023|   -0.023|   -0.075|   -0.075|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -0.013|   -0.013|   -0.065|   -0.065|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|  -0.005|   -0.005|   -0.030|   -0.030|   36.68%|   0:00:01.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[6][22]/D              |
|   0.010|    0.010|    0.000|    0.000|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/s_out_data_reg_reg[2]/ |
|        |         |         |         |         |            |        |                           |         | D                                                  |
|   0.020|    0.020|    0.000|    0.000|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[20][29]/D             |
|   0.020|    0.020|    0.000|    0.000|   36.68%|   0:00:00.0| 4035.8M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |         |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[20][29]/D             |
+--------+---------+---------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.3 real=0:00:08.0 mem=4035.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.4 real=0:00:08.0 mem=4035.8M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |3.474|0.000|
|reg2reg   |0.020|0.000|
|HEPG      |0.020|0.000|
|All Paths |0.020|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS 0.020ns TNS 0.000ns; HEPG WNS 0.020ns TNS 0.000ns; all paths WNS 0.020ns TNS 0.000ns; Real time 0:47:03
** GigaOpt Optimizer WNS Slack 0.020 TNS Slack 0.000 Density 36.68
*** Starting refinePlace (0:59:12 mem=4016.8M) ***
Total net bbox length = 4.980e+06 (2.587e+06 2.392e+06) (ext = 1.542e+04)

Starting Small incrNP...
Density distribution unevenness ratio = 55.833%

Density distribution unevenness ratio = 55.551%
Move report: incrNP moves 37902 insts, mean move: 12.09 um, max move: 200.40 um 
	Max move on inst (ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/FE_OFC3447_n210): (1445.80, 896.60) --> (1357.00, 1008.20)
Finished incrNP (cpu=0:00:30.2, real=0:00:31.0, mem=4166.6M)
End of Small incrNP (cpu=0:00:30.2, real=0:00:31.0)
Move report: Detail placement moves 32557 insts, mean move: 2.53 um, max move: 193.00 um 
	Max move on inst (ys[2].xs[2].msg_txrx[16].south_tx): (1398.40, 1496.00) --> (1218.00, 1483.40)
	Runtime: CPU: 0:00:10.5 REAL: 0:00:11.0 MEM: 4194.2MB
Summary Report:
Instances move: 54363 (out of 117033 movable)
Instances flipped: 18048
Mean displacement: 9.39 um
Max displacement: 213.60 um (Instance: ys[2].xs[2].msg_txrx[16].south_tx) (1420.8, 1494.2) -> (1218, 1483.4)
	Length: 166 sites, height: 2 rows, site name: core, cell type: low_swing_tx
Total net bbox length = 4.476e+06 (2.312e+06 2.164e+06) (ext = 1.547e+04)
Runtime: CPU: 0:00:40.9 REAL: 0:00:42.0 MEM: 4194.2MB
*** Finished refinePlace (0:59:53 mem=4194.2M) ***
*** maximum move = 213.60 um ***
*** Finished re-routing un-routed nets (3987.2M) ***

*** Finish Physical Update (cpu=0:00:53.0 real=0:00:54.0 mem=4003.2M) ***
** GigaOpt Optimizer WNS Slack -3.930 TNS Slack -933.665 Density 36.68
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 3.871|   0.000|
|reg2reg   |-3.930|-933.665|
|HEPG      |-3.930|-933.665|
|All Paths |-3.930|-933.665|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 2: reg2reg* WNS -3.930ns TNS -933.665ns; HEPG WNS -3.930ns TNS -933.665ns; all paths WNS -3.930ns TNS -933.665ns; Real time 0:47:59
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  -3.930|   -3.930|-933.665| -933.665|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[6][24]/D              |
|  -2.453|   -2.453|-791.556| -791.556|   36.68%|   0:00:01.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[0][35]/D              |
|  -1.901|   -1.901|-342.799| -342.799|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[12] |
|        |         |        |         |         |            |        |                           |         | /D                                                 |
|  -1.676|   -1.676|-340.898| -340.898|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[7][31]/D              |
|  -1.363|   -1.363|-201.262| -201.262|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[13][34]/D             |
|  -1.037|   -1.037| -74.914|  -74.914|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/s_out_data_reg_reg[2]/ |
|        |         |        |         |         |            |        |                           |         | D                                                  |
|  -0.893|   -0.893| -74.770|  -74.770|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/s_out_data_reg_reg[2]/ |
|        |         |        |         |         |            |        |                           |         | D                                                  |
|  -0.729|   -0.729| -74.605|  -74.605|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/s_out_data_reg_reg[2]/ |
|        |         |        |         |         |            |        |                           |         | D                                                  |
|  -0.707|   -0.707| -74.910|  -74.910|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/s_out_data_reg_reg[2]/ |
|        |         |        |         |         |            |        |                           |         | D                                                  |
|  -0.517|   -0.517| -74.203|  -74.203|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/s_out_data_reg_reg[24] |
|        |         |        |         |         |            |        |                           |         | /D                                                 |
|  -0.496|   -0.496| -38.213|  -38.213|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[15][24]/D             |
|  -0.413|   -0.413| -13.317|  -13.317|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[29] |
|        |         |        |         |         |            |        |                           |         | /D                                                 |
|  -0.236|   -0.236| -12.904|  -12.904|   36.68%|   0:00:01.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[15][24]/D             |
|  -0.125|   -0.125|  -3.379|   -3.379|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[12][10]/D             |
|  -0.076|   -0.076|  -1.831|   -1.831|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[12][10]/D             |
|  -0.002|   -0.002|  -0.002|   -0.002|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[18][2]/D              |
|   0.020|    0.052|   0.000|    0.000|   36.68%|   0:00:00.0| 4003.2M|                         NA|       NA| NA                                                 |
|   0.020|    0.052|   0.000|    0.000|   36.68%|   0:00:00.0| 4003.2M|   view_functional_wcl_slow|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=4003.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.7 real=0:00:02.0 mem=4003.2M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |3.871|0.000|
|reg2reg   |0.052|0.000|
|HEPG      |0.052|0.000|
|All Paths |0.052|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer WNS Pass 2: reg2reg* WNS 0.052ns TNS 0.000ns; HEPG WNS 0.052ns TNS 0.000ns; all paths WNS 0.052ns TNS 0.000ns; Real time 0:48:02
** GigaOpt Optimizer WNS Slack 0.020 TNS Slack 0.000 Density 36.68
*** Starting refinePlace (1:00:10 mem=4003.2M) ***
Total net bbox length = 4.476e+06 (2.312e+06 2.164e+06) (ext = 1.547e+04)

Starting Small incrNP...
Density distribution unevenness ratio = 54.791%
Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=4003.2M)
End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
Move report: Detail placement moves 76 insts, mean move: 2.17 um, max move: 17.80 um 
	Max move on inst (ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/U15): (310.40, 646.40) --> (328.20, 646.40)
	Runtime: CPU: 0:00:07.8 REAL: 0:00:08.0 MEM: 4024.3MB
Summary Report:
Instances move: 76 (out of 117039 movable)
Instances flipped: 0
Mean displacement: 2.17 um
Max displacement: 17.80 um (Instance: ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/U15) (310.4, 646.4) -> (328.2, 646.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: INVD3
Total net bbox length = 4.476e+06 (2.312e+06 2.164e+06) (ext = 1.547e+04)
Runtime: CPU: 0:00:08.1 REAL: 0:00:08.0 MEM: 4024.3MB
*** Finished refinePlace (1:00:18 mem=4024.3M) ***
*** maximum move = 17.80 um ***
*** Finished re-routing un-routed nets (3986.3M) ***

*** Finish Physical Update (cpu=0:00:11.0 real=0:00:11.0 mem=4002.3M) ***
** GigaOpt Optimizer WNS Slack 0.020 TNS Slack 0.000 Density 36.68
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |3.871|0.000|
|reg2reg   |0.052|0.000|
|HEPG      |0.052|0.000|
|All Paths |0.052|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+-----------+------------+------------+------------+----------+
|   Layer   |     DB     |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+------------+----------+
| M3 (z=3)  |          0 |          0 |       2125 | default  |
| M8 (z=8)  |       1671 |          4 |          0 | default  |
| M9 (z=9)  |          0 |          1 |          0 | default  |
+-----------+------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:04:31 real=0:04:32 mem=4002.3M) ***

*** WnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:04:36.2/0:04:37.9 (1.0), totSession cpu/real = 1:00:21.8/1:00:32.8 (1.0), mem = 3884.2M
End: GigaOpt Optimization in WNS mode
Info: 2028 nets with fixed/cover wires excluded.
Info: 2125 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 3 cells.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 1:00:24.1/1:00:35.1 (1.0), mem = 3947.1M
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.027  TNS Slack 0.000 Density 36.68
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   36.68%|        -|   0.027|   0.000|   0:00:00.0| 3956.7M|
|   36.68%|        1|   0.027|   0.000|   0:00:03.0| 3989.2M|
|   36.68%|        5|   0.027|   0.000|   0:00:00.0| 3989.2M|
|   36.51%|     1320|   0.027|   0.000|   0:00:16.0| 3989.2M|
|   35.51%|    13758|  -0.036|  -0.547|   0:01:16.0| 3992.7M|
|   35.49%|      455|  -0.036|  -0.547|   0:00:12.0| 3992.7M|
|   35.49%|       16|  -0.036|  -0.547|   0:00:02.0| 3992.7M|
|   35.49%|        0|  -0.036|  -0.547|   0:00:00.0| 3992.7M|
|   35.49%|        0|  -0.036|  -0.547|   0:00:01.0| 3992.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.036  TNS Slack -0.547 Density 35.49
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |       2125 | default  |
| M8 (z=8)  |       1645 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 36067 skipped = 0, called in commitmove = 14229, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:01:53) (real = 0:01:53) **
*** Starting refinePlace (1:02:17 mem=3975.7M) ***
Total net bbox length = 4.469e+06 (2.312e+06 2.157e+06) (ext = 1.547e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:04.8 REAL: 0:00:05.0 MEM: 3959.7MB
Summary Report:
Instances move: 0 (out of 115674 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.469e+06 (2.312e+06 2.157e+06) (ext = 1.547e+04)
Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 3959.7MB
*** Finished refinePlace (1:02:23 mem=3959.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3959.7M) ***

*** Finish Physical Update (cpu=0:00:08.1 real=0:00:08.0 mem=3975.7M) ***
*** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:02:00.7/0:02:01.0 (1.0), totSession cpu/real = 1:02:24.9/1:02:36.1 (1.0), mem = 3975.7M
End: Area Reclaim Optimization (cpu=0:02:01, real=0:02:01, mem=3886.63M, totSessionCpu=1:02:25).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (1:02:25 mem=3886.6M) ***
**WARN: [IO pin not placed] clk
**WARN: [IO pin not placed] rst
**WARN: [IO pin not placed] out_v
**WARN: [IO pin not placed] out[31]
**WARN: [IO pin not placed] out[30]
**WARN: [IO pin not placed] out[29]
**WARN: [IO pin not placed] out[28]
**WARN: [IO pin not placed] out[27]
**WARN: [IO pin not placed] out[26]
**WARN: [IO pin not placed] out[25]
**WARN: [IO pin not placed] ...
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 36 / 36 = 100.00%
*** Finished SKP initialization (cpu=0:00:08.5, real=0:00:08.0)***
Timing cost in AAE based: 7341465.4169112099334598
Move report: Detail placement moves 38859 insts, mean move: 13.22 um, max move: 38.40 um 
	Max move on inst (FE_OFC190_s_tx_3_1_9): (614.00, 918.20) --> (627.20, 893.00)
	Runtime: CPU: 0:00:46.2 REAL: 0:00:46.0 MEM: 4388.2MB
Summary Report:
Instances move: 38859 (out of 115674 movable)
Instances flipped: 2017
Mean displacement: 13.22 um
Max displacement: 38.40 um (Instance: FE_OFC190_s_tx_3_1_9) (614, 918.2) -> (627.2, 893)
	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
Runtime: CPU: 0:00:46.4 REAL: 0:00:47.0 MEM: 4388.2MB
*** Finished refinePlace (1:03:12 mem=4388.2M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_credit_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3851.44)
Total number of fetched objects 119581
End delay calculation. (MEM=3906.4 CPU=0:00:17.0 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=3906.4 CPU=0:00:20.8 REAL=0:00:21.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3792
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 2028  Num Prerouted Wires = 159635
[NR-eGR] Read 118967 nets ( ignored 2028 )
[NR-eGR] There are 97 clock nets ( 97 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 116842
[NR-eGR] Rule id: 1  Nets: 97
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1645 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.640428e+05um
[NR-eGR] Layer group 2: route 97 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.652056e+05um
[NR-eGR] Layer group 3: route 115197 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 3: 0.09% H + 0.01% V. EstWL: 4.712438e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       735( 0.11%)        25( 0.00%)         0( 0.00%)   ( 0.11%) 
[NR-eGR]      M3 ( 3)       923( 0.13%)        54( 0.01%)         0( 0.00%)   ( 0.14%) 
[NR-eGR]      M4 ( 4)       157( 0.02%)         4( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5 ( 5)      1543( 0.22%)        34( 0.00%)         0( 0.00%)   ( 0.23%) 
[NR-eGR]      M6 ( 6)      1205( 0.17%)        29( 0.00%)         0( 0.00%)   ( 0.18%) 
[NR-eGR]      M7 ( 7)       282( 0.04%)        29( 0.00%)         4( 0.00%)   ( 0.05%) 
[NR-eGR]      M8 ( 8)        66( 0.01%)        11( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      4911( 0.09%)       186( 0.00%)         4( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)           178   484934 
[NR-eGR]  M2  (2V)        904141   698131 
[NR-eGR]  M3  (3H)       1291113   192928 
[NR-eGR]  M4  (4V)        797678   109064 
[NR-eGR]  M5  (5H)        268388    65349 
[NR-eGR]  M6  (6V)        321012    62838 
[NR-eGR]  M7  (7H)       1012417     7897 
[NR-eGR]  M8  (8V)        428940      686 
[NR-eGR]  M9  (9H)         50630        0 
[NR-eGR]  AP  (10V)            0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      5074497  1621827 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3955305um
[NR-eGR] Total length: 5074497um, number of vias: 1621827
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1189um, number of vias: 516
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 9.76 sec, Real: 9.74 sec, Curr Mem: 3835.27 MB )
Extraction called for design 'torus_credit_D_W32' of instances=117670 and nets=120367 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_credit_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 3731.270M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 1:04:03.7/1:04:15.0 (1.0), mem = 3766.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |       2125 | default  |
| M8 (z=8)  |       1645 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 1:04:04.5/1:04:15.7 (1.0), mem = 3766.3M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
OPTC: user 20.0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_credit_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3773.89)
Total number of fetched objects 119581
End delay calculation. (MEM=3872.46 CPU=0:00:16.6 REAL=0:00:16.0)
End delay calculation (fullDC). (MEM=3872.46 CPU=0:00:20.4 REAL=0:00:20.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (ccopt_design #1) : totSession cpu/real = 1:04:34.9/1:04:46.0 (1.0), mem = 3872.5M
Info: 2028 nets with fixed/cover wires excluded.
Info: 2125 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 3 cells.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  2114|  4612|   -63.16|   135|   135|    -0.19|     0|     0|     0|     0|    -2.25|  -250.01|       0|       0|       0| 35.49%|          |         |
|  1721|  3173|    -5.66|     2|     2|    -0.19|     0|     0|     0|     0|     0.58|     0.00|    1203|     214|     128| 35.58%| 0:00:11.0|  4011.3M|
|  1707|  3145|    -5.66|     2|     2|    -0.19|     0|     0|     0|     0|     0.58|     0.00|      54|       0|       0| 35.58%| 0:00:08.0|  4011.3M|
|  1707|  3145|    -5.66|     2|     2|    -0.19|     0|     0|     0|     0|     0.58|     0.00|       1|       0|       0| 35.58%| 0:00:08.0|  4011.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |       2125 | default  |
| M8 (z=8)  |       1683 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1718 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:  1630 net(s): Could not be fixed because the gain is not enough.
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
*info:    86 net(s): Could not be fixed because buffering engine can't find a solution.

*info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:31.7 real=0:00:32.0 mem=4011.3M) ***

*** DrvOpt #4 [finish] (ccopt_design #1) : cpu/real = 0:00:38.9/0:00:38.9 (1.0), totSession cpu/real = 1:05:13.7/1:05:24.9 (1.0), mem = 3893.3M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (1:05:14 mem=3893.3M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 54.862%

Density distribution unevenness ratio = 54.810%
Move report: incrNP moves 5087 insts, mean move: 14.57 um, max move: 167.20 um 
	Max move on inst (ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/U33): (1495.00, 696.80) --> (1392.60, 632.00)
Finished incrNP (cpu=0:00:13.6, real=0:00:14.0, mem=4014.7M)
End of Small incrNP (cpu=0:00:13.6, real=0:00:14.0)
Move report: Detail placement moves 13659 insts, mean move: 2.14 um, max move: 104.40 um 
	Max move on inst (ys[2].xs[0].msg_txrx[33].south_tx): (319.12, 1490.60) --> (423.52, 1490.60)
	Runtime: CPU: 0:00:10.3 REAL: 0:00:10.0 MEM: 4042.2MB
Summary Report:
Instances move: 16339 (out of 117146 movable)
Instances flipped: 1027
Mean displacement: 6.09 um
Max displacement: 172.40 um (Instance: ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/U33) (1495, 696.8) -> (1387.4, 632)
	Length: 6 sites, height: 1 rows, site name: core, cell type: INVD3
Runtime: CPU: 0:00:24.2 REAL: 0:00:24.0 MEM: 4042.2MB
*** Finished refinePlace (1:05:38 mem=4042.2M) ***
Register exp ratio and priority group on 0 nets on 120440 nets : 

Active setup views:
 view_functional_wcl_slow
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'torus_credit_D_W32' of instances=119142 and nets=121845 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_credit_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:02.0  MEM: 3788.203M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_credit_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3810.3)
Total number of fetched objects 121053
End delay calculation. (MEM=3896.11 CPU=0:00:16.6 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=3896.11 CPU=0:00:20.4 REAL=0:00:21.0)
*** Done Building Timing Graph (cpu=0:00:30.5 real=0:00:30.0 totSessionCpu=1:06:13 mem=3896.1M)
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3792
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 2028  Num Prerouted Wires = 159635
[NR-eGR] Read 120439 nets ( ignored 2028 )
[NR-eGR] There are 97 clock nets ( 97 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 118314
[NR-eGR] Rule id: 1  Nets: 97
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1683 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.631518e+05um
[NR-eGR] Layer group 2: route 97 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.643074e+05um
[NR-eGR] Layer group 3: route 116631 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 3: 0.08% H + 0.01% V. EstWL: 4.642537e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       686( 0.10%)        21( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]      M3 ( 3)       847( 0.12%)        29( 0.00%)         0( 0.00%)   ( 0.13%) 
[NR-eGR]      M4 ( 4)       140( 0.02%)         1( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5 ( 5)      1310( 0.19%)        28( 0.00%)         0( 0.00%)   ( 0.19%) 
[NR-eGR]      M6 ( 6)      1128( 0.16%)        31( 0.00%)         1( 0.00%)   ( 0.17%) 
[NR-eGR]      M7 ( 7)       222( 0.03%)        28( 0.00%)         3( 0.00%)   ( 0.04%) 
[NR-eGR]      M8 ( 8)        26( 0.00%)        11( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      4359( 0.08%)       149( 0.00%)         4( 0.00%)   ( 0.08%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.60 sec, Real: 5.61 sec, Curr Mem: 4113.84 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:40:53, real = 0:40:59, mem = 3578.1M, totSessionCpu=1:06:19 **


------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.638  |  0.638  |  4.429  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|1.15e+05 |1.14e+05 |  2912   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.169   |      2 (2)       |
|   max_tran     |   1210 (2031)    |   -5.519   |   1210 (2584)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+


Density: 35.584%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------------

**optDesign ... cpu = 0:41:05, real = 0:41:12, mem = 3583.8M, totSessionCpu=1:06:30 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665          36  %s : Net has unplaced terms or is connec...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1127        2  The skew group %s has been identified as...
WARNING   IMPCCOPT-2231        2  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
WARNING   IMPCCOPT-1007      134  Did not meet the max transition constrai...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 186 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:54:18.3/0:54:25.9 (1.0), totSession cpu/real = 1:06:30.8/1:06:43.6 (1.0), mem = 3848.6M
#% End ccopt_design (date=12/07 23:09:34, total cpu=0:54:18, real=0:54:25, peak res=4120.4M, current mem=3447.2M)
<CMD> routeDesign
#% Begin routeDesign (date=12/07 23:09:34, mem=3447.2M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3447.24 (MB), peak = 4120.37 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          13.6
setExtractRCMode -engine                       preRoute
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setSIMode -separate_delta_delay_on_data        true

#rc_corner has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=3770.6M, init mem=3801.0M)
*info: Placed = 119142         (Fixed = 1996)
*info: Unplaced = 0           
Placement Density:35.58%(796279/2237717)
Placement Density (including fixed std cells):35.58%(796279/2237717)
Finished checkPlace (total: cpu=0:00:01.5, real=0:00:02.0; vio checks: cpu=0:00:01.0, real=0:00:01.0; mem=3801.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (2028) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3801.0M) ***
#Start route 2125 clock and analog nets...
% Begin globalDetailRoute (date=12/07 23:09:36, mem=3459.5M)

globalDetailRoute

#Start globalDetailRoute on Sat Dec  7 23:09:36 2024
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=119720
#need_extraction net=0 (total=121845)
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[35].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[34].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[33].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[32].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[31].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[30].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[29].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[28].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[27].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[26].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[25].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[24].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[23].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[22].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[21].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[20].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[19].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[18].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[17].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[16].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (EMS-27) Message (NRDB-629) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 1406 (skipped).
#Total number of nets with skipped attribute = 118314 (skipped).
#Total number of routable nets = 2125.
#Total number of nets in the design = 121845.
#1826 routable nets do not have any wires.
#299 routable nets have routed wires.
#118314 skipped nets have only detail routed wires.
#1826 nets will be global routed.
#1826 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#299 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Sat Dec  7 23:09:41 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 121843 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3473.13 (MB), peak = 4120.37 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 3477.35 (MB), peak = 4120.37 (MB)
#
#Finished routing data preparation on Sat Dec  7 23:09:59 2024
#
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = 11.82 (MB)
#Total memory = 3477.35 (MB)
#Peak memory = 4120.37 (MB)
#
#
#Start global routing on Sat Dec  7 23:09:59 2024
#
#
#Start global routing initialization on Sat Dec  7 23:09:59 2024
#
#Number of eco nets is 1729
#
#Start global routing data preparation on Sat Dec  7 23:09:59 2024
#
#Start routing resource analysis on Sat Dec  7 23:09:59 2024
#
#Routing resource analysis is done on Sat Dec  7 23:10:02 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3032        4467      250000    34.02%
#  M2             V        5295        2205      250000     1.26%
#  M3             H        5998        1501      250000     0.00%
#  M4             V        5403        2097      250000     0.00%
#  M5             H        1514        5985      250000    79.68%
#  M6             V        1514        5986      250000    79.68%
#  M7             H        7498           1      250000     0.00%
#  M8             V        1874           1      250000     0.00%
#  M9             H        1875           0      250000     0.00%
#  AP             V         230           0      250000    54.00%
#  --------------------------------------------------------------
#  Total                  34234      29.66%     2500000    24.86%
#
#  2125 nets (1.74%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Dec  7 23:10:02 2024
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3532.50 (MB), peak = 4120.37 (MB)
#
#
#Global routing initialization is done on Sat Dec  7 23:10:02 2024
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3538.66 (MB), peak = 4120.37 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3575.50 (MB), peak = 4120.37 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3575.50 (MB), peak = 4120.37 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3573.25 (MB), peak = 4120.37 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1406 (skipped).
#Total number of nets with skipped attribute = 118314 (skipped).
#Total number of routable nets = 2125.
#Total number of nets in the design = 121845.
#
#2125 routable nets have routed wires.
#118314 skipped nets have only detail routed wires.
#1826 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#299 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default               1826               0  
#------------------------------------------------
#        Total               1826               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default               2125         1683          116631  
#-------------------------------------------------------------
#        Total               2125         1683          116631  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            8(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  M9            0(0.00%)   (0.00%)
#  AP            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      8(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 2125
#Total wire length = 284511 um.
#Total half perimeter of net bounding box = 118150 um.
#Total wire length on LAYER M1 = 27 um.
#Total wire length on LAYER M2 = 22962 um.
#Total wire length on LAYER M3 = 178425 um.
#Total wire length on LAYER M4 = 82732 um.
#Total wire length on LAYER M5 = 2 um.
#Total wire length on LAYER M6 = 3 um.
#Total wire length on LAYER M7 = 264 um.
#Total wire length on LAYER M8 = 95 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 147081
#Total number of multi-cut vias = 1505 (  1.0%)
#Total number of single cut vias = 145576 ( 99.0%)
#Up-Via Summary (total 147081):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             56290 ( 97.4%)      1494 (  2.6%)      57784
# M2             56276 (100.0%)         0 (  0.0%)      56276
# M3             32905 (100.0%)         0 (  0.0%)      32905
# M4                35 (100.0%)         0 (  0.0%)         35
# M5                33 (100.0%)         0 (  0.0%)         33
# M6                22 ( 66.7%)        11 ( 33.3%)         33
# M7                15 (100.0%)         0 (  0.0%)         15
#-----------------------------------------------------------
#               145576 ( 99.0%)      1505 (  1.0%)     147081 
#
#Total number of involved priority nets 1826
#Maximum src to sink distance for priority net 416.2
#Average of max src_to_sink distance for priority net 46.5
#Average of ave src_to_sink distance for priority net 28.3
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 76.78 (MB)
#Total memory = 3554.13 (MB)
#Peak memory = 4120.37 (MB)
#
#Finished global routing on Sat Dec  7 23:10:10 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3521.62 (MB), peak = 4120.37 (MB)
#Start Track Assignment.
#Done with 17126 horizontal wires in 16 hboxes and 3246 vertical wires in 16 hboxes.
#Done with 214 horizontal wires in 16 hboxes and 143 vertical wires in 16 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 2125
#Total wire length = 283991 um.
#Total half perimeter of net bounding box = 118150 um.
#Total wire length on LAYER M1 = 27 um.
#Total wire length on LAYER M2 = 22962 um.
#Total wire length on LAYER M3 = 178375 um.
#Total wire length on LAYER M4 = 82263 um.
#Total wire length on LAYER M5 = 2 um.
#Total wire length on LAYER M6 = 3 um.
#Total wire length on LAYER M7 = 264 um.
#Total wire length on LAYER M8 = 95 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 147081
#Total number of multi-cut vias = 1505 (  1.0%)
#Total number of single cut vias = 145576 ( 99.0%)
#Up-Via Summary (total 147081):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             56290 ( 97.4%)      1494 (  2.6%)      57784
# M2             56276 (100.0%)         0 (  0.0%)      56276
# M3             32905 (100.0%)         0 (  0.0%)      32905
# M4                35 (100.0%)         0 (  0.0%)         35
# M5                33 (100.0%)         0 (  0.0%)         33
# M6                22 ( 66.7%)        11 ( 33.3%)         33
# M7                15 (100.0%)         0 (  0.0%)         15
#-----------------------------------------------------------
#               145576 ( 99.0%)      1505 (  1.0%)     147081 
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3609.29 (MB), peak = 4120.37 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:36
#Elapsed time = 00:00:36
#Increased memory = 143.82 (MB)
#Total memory = 3609.29 (MB)
#Peak memory = 4120.37 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 8 violations
#    elapsed time = 00:00:22, memory = 3647.12 (MB)
#    completing 20% with 15 violations
#    elapsed time = 00:00:54, memory = 3650.04 (MB)
#    completing 30% with 21 violations
#    elapsed time = 00:01:22, memory = 3661.98 (MB)
#    completing 40% with 22 violations
#    elapsed time = 00:01:47, memory = 3660.52 (MB)
#    completing 50% with 20 violations
#    elapsed time = 00:02:20, memory = 3660.46 (MB)
#    completing 60% with 18 violations
#    elapsed time = 00:02:42, memory = 3659.98 (MB)
#    completing 70% with 15 violations
#    elapsed time = 00:03:12, memory = 3661.32 (MB)
#    completing 80% with 12 violations
#    elapsed time = 00:03:38, memory = 3656.05 (MB)
#    completing 90% with 5 violations
#    elapsed time = 00:04:01, memory = 3656.35 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:04:32, memory = 3661.93 (MB)
# ECO: 5.02% of the total area was rechecked for DRC, and 40.48% required routing.
#   number of violations = 0
#115235 out of 119142 instances (96.7%) need to be verified(marked ipoed), dirty area = 39.0%.
#   number of violations = 0
#cpu time = 00:05:06, elapsed time = 00:05:07, memory = 3596.86 (MB), peak = 4120.37 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 2125
#Total wire length = 320981 um.
#Total half perimeter of net bounding box = 118150 um.
#Total wire length on LAYER M1 = 59 um.
#Total wire length on LAYER M2 = 30868 um.
#Total wire length on LAYER M3 = 193563 um.
#Total wire length on LAYER M4 = 96127 um.
#Total wire length on LAYER M5 = 2 um.
#Total wire length on LAYER M6 = 3 um.
#Total wire length on LAYER M7 = 264 um.
#Total wire length on LAYER M8 = 95 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 178090
#Total number of multi-cut vias = 1721 (  1.0%)
#Total number of single cut vias = 176369 ( 99.0%)
#Up-Via Summary (total 178090):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             60666 ( 97.3%)      1710 (  2.7%)      62376
# M2             66445 (100.0%)         0 (  0.0%)      66445
# M3             49153 (100.0%)         0 (  0.0%)      49153
# M4                35 (100.0%)         0 (  0.0%)         35
# M5                33 (100.0%)         0 (  0.0%)         33
# M6                22 ( 66.7%)        11 ( 33.3%)         33
# M7                15 (100.0%)         0 (  0.0%)         15
#-----------------------------------------------------------
#               176369 ( 99.0%)      1721 (  1.0%)     178090 
#
#Total number of DRC violations = 0
#Cpu time = 00:05:08
#Elapsed time = 00:05:08
#Increased memory = -12.43 (MB)
#Total memory = 3596.86 (MB)
#Peak memory = 4120.37 (MB)
#detailRoute Statistics:
#Cpu time = 00:05:08
#Elapsed time = 00:05:08
#Increased memory = -12.43 (MB)
#Total memory = 3596.86 (MB)
#Peak memory = 4120.37 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:05:50
#Elapsed time = 00:05:50
#Increased memory = -17.63 (MB)
#Total memory = 3441.84 (MB)
#Peak memory = 4120.37 (MB)
#Number of warnings = 22
#Total number of warnings = 117
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Dec  7 23:15:27 2024
#
% End globalDetailRoute (date=12/07 23:15:27, total cpu=0:05:50, real=0:05:51, peak res=3664.6M, current mem=3436.4M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=12/07 23:15:27, mem=3436.4M)

globalDetailRoute

#Start globalDetailRoute on Sat Dec  7 23:15:27 2024
#
#Generating timing data, please wait...
#120440 total nets, 2125 already routed, 2125 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#Dump tif for version 2.1
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out_v. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 121053
End delay calculation. (MEM=3918.65 CPU=0:00:16.7 REAL=0:00:17.0)
#Generating timing data took: cpu time = 00:00:46, elapsed time = 00:00:46, memory = 3443.22 (MB), peak = 4120.37 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=0
#need_extraction net=0 (total=121845)
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[35].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[34].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[33].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[32].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[31].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[30].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[29].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[28].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[27].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[26].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[25].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[24].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[23].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[22].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[21].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[20].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[19].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[18].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[17].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[16].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (EMS-27) Message (NRDB-629) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start reading timing information from file .timing_file_3579361.tif.gz ...
#Read in timing information for 36 ports, 119142 instances from timing file .timing_file_3579361.tif.gz.
#NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
#Total number of trivial nets (e.g. < 2 pins) = 1406 (skipped).
#Total number of routable nets = 120439.
#Total number of nets in the design = 121845.
#118314 routable nets do not have any wires.
#2125 routable nets have routed wires.
#118314 nets will be global routed.
#1683 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#2125 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Sat Dec  7 23:16:25 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 121843 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3453.77 (MB), peak = 4120.37 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3457.95 (MB), peak = 4120.37 (MB)
#
#Finished routing data preparation on Sat Dec  7 23:16:31 2024
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 9.56 (MB)
#Total memory = 3457.95 (MB)
#Peak memory = 4120.37 (MB)
#
#
#Start global routing on Sat Dec  7 23:16:31 2024
#
#
#Start global routing initialization on Sat Dec  7 23:16:31 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat Dec  7 23:16:31 2024
#
#Start routing resource analysis on Sat Dec  7 23:16:31 2024
#
#Routing resource analysis is done on Sat Dec  7 23:16:34 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3032        4467      250000    34.02%
#  M2             V        5184        2316      250000     1.26%
#  M3             H        5794        1705      250000     0.00%
#  M4             V        5324        2176      250000     0.00%
#  M5             H        1514        5985      250000    79.68%
#  M6             V        1514        5986      250000    79.68%
#  M7             H        7498           1      250000     0.00%
#  M8             V        1874           1      250000     0.00%
#  M9             H        1875           0      250000     0.00%
#  AP             V         230           0      250000    54.00%
#  --------------------------------------------------------------
#  Total                  33841      30.18%     2500000    24.86%
#
#  2125 nets (1.74%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Dec  7 23:16:34 2024
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3475.13 (MB), peak = 4120.37 (MB)
#
#
#Global routing initialization is done on Sat Dec  7 23:16:34 2024
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3482.35 (MB), peak = 4120.37 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3484.05 (MB), peak = 4120.37 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:26, elapsed time = 00:00:26, memory = 3520.61 (MB), peak = 4120.37 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:34, elapsed time = 00:00:34, memory = 3527.61 (MB), peak = 4120.37 (MB)
#
#start global routing iteration 4...
#cpu time = 00:06:25, elapsed time = 00:06:25, memory = 3697.84 (MB), peak = 4120.37 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1406 (skipped).
#Total number of routable nets = 120439.
#Total number of nets in the design = 121845.
#
#120439 routable nets have routed wires.
#1683 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#2125 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default         1683          116631  
#------------------------------------------
#        Total         1683          116631  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default               2125         1683          116631  
#-------------------------------------------------------------
#        Total               2125         1683          116631  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          924(0.37%)    160(0.06%)     17(0.01%)   (0.44%)
#  M3         1981(0.79%)     56(0.02%)      0(0.00%)   (0.81%)
#  M4           60(0.02%)      0(0.00%)      0(0.00%)   (0.02%)
#  M5         3083(1.23%)      0(0.00%)      0(0.00%)   (1.23%)
#  M6         3302(1.32%)      1(0.00%)      0(0.00%)   (1.32%)
#  M7            4(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8           18(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#  M9            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  AP            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total   9372(0.41%)    217(0.01%)     17(0.00%)   (0.42%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#  Overflow after GR: 0.22% H + 0.20% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   M1(H)    |          2.36 |         10.49 |  1483.19   561.60  1500.01   590.39 |
[hotspot] |   M2(V)    |          0.52 |          8.92 |   489.60   950.39   518.39   979.20 |
[hotspot] |   M3(H)    |          7.48 |         40.66 |   187.19   561.60   216.00   590.39 |
[hotspot] |   M4(V)    |          0.26 |          0.26 |  1353.60  1022.39  1382.39  1051.19 |
[hotspot] |   M5(H)    |        229.57 |       5279.41 |  1281.60   561.60  1375.19   698.39 |
[hotspot] |   M6(V)    |        427.08 |       5443.02 |  1296.00   180.00  1432.80   309.60 |
[hotspot] |   M7(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M8(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M9(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   AP(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    | (M6)   427.08 | (M6)  5443.02 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.26 |          0.26 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.26/0.26 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |  1310.39   590.39  1339.19   619.20 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 2125
#Total wire length = 5625353 um.
#Total half perimeter of net bounding box = 4007326 um.
#Total wire length on LAYER M1 = 35345 um.
#Total wire length on LAYER M2 = 921623 um.
#Total wire length on LAYER M3 = 1693005 um.
#Total wire length on LAYER M4 = 1420174 um.
#Total wire length on LAYER M5 = 887 um.
#Total wire length on LAYER M6 = 672 um.
#Total wire length on LAYER M7 = 846504 um.
#Total wire length on LAYER M8 = 580271 um.
#Total wire length on LAYER M9 = 126870 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 1255018
#Total number of multi-cut vias = 1721 (  0.1%)
#Total number of single cut vias = 1253297 ( 99.9%)
#Up-Via Summary (total 1255018):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            477769 ( 99.6%)      1710 (  0.4%)     479479
# M2            417961 (100.0%)         0 (  0.0%)     417961
# M3            215171 (100.0%)         0 (  0.0%)     215171
# M4             33075 (100.0%)         0 (  0.0%)      33075
# M5             33041 (100.0%)         0 (  0.0%)      33041
# M6             33032 (100.0%)        11 (  0.0%)      33043
# M7             34715 (100.0%)         0 (  0.0%)      34715
# M8              8533 (100.0%)         0 (  0.0%)       8533
#-----------------------------------------------------------
#              1253297 ( 99.9%)      1721 (  0.1%)    1255018 
#
#Max overcon = 6 tracks.
#Total overcon = 0.42%.
#Worst layer Gcell overcon rate = 1.32%.
#
#Global routing statistics:
#Cpu time = 00:07:34
#Elapsed time = 00:07:35
#Increased memory = 221.88 (MB)
#Total memory = 3679.83 (MB)
#Peak memory = 4120.37 (MB)
#
#Finished global routing on Sat Dec  7 23:24:05 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3647.34 (MB), peak = 4120.37 (MB)
#Start Track Assignment.
#Done with 283899 horizontal wires in 16 hboxes and 318339 vertical wires in 16 hboxes.
#Done with 78741 horizontal wires in 16 hboxes and 61141 vertical wires in 16 hboxes.
#Done with 16 horizontal wires in 16 hboxes and 16 vertical wires in 16 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1         35211.44 	  0.87%  	  0.05% 	  0.10%
# M2        884402.54 	  0.15%  	  0.00% 	  0.02%
# M3       1491272.77 	  0.45%  	  0.00% 	  0.08%
# M4       1314333.21 	  0.20%  	  0.00% 	  0.08%
# M5           885.80 	  0.00%  	  0.00% 	  0.00%
# M6           649.10 	  0.00%  	  0.00% 	  0.00%
# M7        840563.04 	  0.02%  	  0.00% 	  0.00%
# M8        580187.58 	  0.03%  	  0.00% 	  0.00%
# M9        127685.81 	  0.04%  	  0.04% 	  0.00%
# AP             0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     5275191.29  	  0.22% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 2125
#Total wire length = 5570094 um.
#Total half perimeter of net bounding box = 4007326 um.
#Total wire length on LAYER M1 = 35200 um.
#Total wire length on LAYER M2 = 905040 um.
#Total wire length on LAYER M3 = 1682373 um.
#Total wire length on LAYER M4 = 1408710 um.
#Total wire length on LAYER M5 = 885 um.
#Total wire length on LAYER M6 = 647 um.
#Total wire length on LAYER M7 = 838758 um.
#Total wire length on LAYER M8 = 572511 um.
#Total wire length on LAYER M9 = 125969 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 1255018
#Total number of multi-cut vias = 1721 (  0.1%)
#Total number of single cut vias = 1253297 ( 99.9%)
#Up-Via Summary (total 1255018):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            477769 ( 99.6%)      1710 (  0.4%)     479479
# M2            417961 (100.0%)         0 (  0.0%)     417961
# M3            215171 (100.0%)         0 (  0.0%)     215171
# M4             33075 (100.0%)         0 (  0.0%)      33075
# M5             33041 (100.0%)         0 (  0.0%)      33041
# M6             33032 (100.0%)        11 (  0.0%)      33043
# M7             34715 (100.0%)         0 (  0.0%)      34715
# M8              8533 (100.0%)         0 (  0.0%)       8533
#-----------------------------------------------------------
#              1253297 ( 99.9%)      1721 (  0.1%)    1255018 
#
#cpu time = 00:01:03, elapsed time = 00:01:03, memory = 3667.94 (MB), peak = 4120.37 (MB)
#
#number of short segments in preferred routing layers
#	M8        Total 
#	296       296       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:08:45
#Elapsed time = 00:08:46
#Increased memory = 222.42 (MB)
#Total memory = 3670.80 (MB)
#Peak memory = 4120.37 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 463 violations
#    elapsed time = 00:01:47, memory = 3771.14 (MB)
#    completing 20% with 1155 violations
#    elapsed time = 00:04:13, memory = 3775.80 (MB)
#    completing 30% with 1580 violations
#    elapsed time = 00:06:27, memory = 3785.67 (MB)
#    completing 40% with 1578 violations
#    elapsed time = 00:08:45, memory = 3780.39 (MB)
#    completing 50% with 1546 violations
#    elapsed time = 00:11:27, memory = 3779.63 (MB)
#    completing 60% with 1734 violations
#    elapsed time = 00:13:16, memory = 3790.55 (MB)
#    completing 70% with 2034 violations
#    elapsed time = 00:15:43, memory = 3785.61 (MB)
#    completing 80% with 2164 violations
#    elapsed time = 00:17:52, memory = 3779.78 (MB)
#    completing 90% with 2082 violations
#    elapsed time = 00:19:57, memory = 3779.08 (MB)
#    completing 100% with 1883 violations
#    elapsed time = 00:22:33, memory = 3779.93 (MB)
#   number of violations = 1887
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc   MinCut      Mar   Totals
#	M1            1        3        0        0      190        0        0      194
#	M2          116       71     1343        0        1        0       48     1579
#	M3            6        3       26        0        0        0        0       35
#	M4            0        0        7        0        0        0        0        7
#	M5            0        0        0        0        0        0        0        0
#	M6            0        0        0        0        0        5        0        5
#	M7            1        1       63        2        0        0        0       67
#	Totals      124       78     1439        2      191        5       48     1887
#cpu time = 00:22:34, elapsed time = 00:22:36, memory = 3665.45 (MB), peak = 4120.37 (MB)
#start 1st optimization iteration ...
#   number of violations = 1601
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CShort      Mar   Others   Totals
#	M1           10        8        0        0        0        0        0       18
#	M2          239       58     1101       85        1       83        2     1569
#	M3            1        0        1        0        0        0        0        2
#	M4            0        0        0        0        0        0        0        0
#	M5            0        0        0        0        0        0        0        0
#	M6            0        0        0        0        0        0        0        0
#	M7            0        0       12        0        0        0        0       12
#	Totals      250       66     1114       85        1       83        2     1601
#    number of process antenna violations = 136
#cpu time = 00:01:01, elapsed time = 00:01:01, memory = 3660.39 (MB), peak = 4120.37 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1690
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CShort      Mar   Totals
#	M1           11        7        0        0        0        0       18
#	M2          312       42     1078      158        2       74     1666
#	M3            0        0        2        0        0        0        2
#	M4            0        0        0        0        0        0        0
#	M5            0        0        0        0        0        0        0
#	M6            0        0        0        0        0        0        0
#	M7            0        0        4        0        0        0        4
#	Totals      323       49     1084      158        2       74     1690
#cpu time = 00:01:01, elapsed time = 00:01:01, memory = 3663.98 (MB), peak = 4120.37 (MB)
#start 3rd optimization iteration ...
#   number of violations = 9
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        0        0
#	M2            4        2        6
#	M3            0        0        0
#	M4            0        0        0
#	M5            0        0        0
#	M6            0        0        0
#	M7            0        3        3
#	Totals        4        5        9
#cpu time = 00:01:18, elapsed time = 00:01:18, memory = 3664.43 (MB), peak = 4120.37 (MB)
#start 4th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        0        0
#	M2            1        0        1
#	M3            0        0        0
#	M4            0        0        0
#	M5            0        0        0
#	M6            0        0        0
#	M7            0        2        2
#	Totals        1        2        3
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3665.45 (MB), peak = 4120.37 (MB)
#start 5th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        0        0
#	M2            1        0        1
#	M3            0        0        0
#	M4            0        0        0
#	M5            0        0        0
#	M6            0        0        0
#	M7            0        1        1
#	Totals        1        1        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3664.41 (MB), peak = 4120.37 (MB)
#start 6th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            0        0
#	M7            1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3661.94 (MB), peak = 4120.37 (MB)
#start 7th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            0        0
#	M7            1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3662.76 (MB), peak = 4120.37 (MB)
#start 8th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            0        0
#	M7            1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3662.82 (MB), peak = 4120.37 (MB)
#start 9th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3663.29 (MB), peak = 4120.37 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 2125
#Total wire length = 5596093 um.
#Total half perimeter of net bounding box = 4007326 um.
#Total wire length on LAYER M1 = 62529 um.
#Total wire length on LAYER M2 = 1096569 um.
#Total wire length on LAYER M3 = 1681762 um.
#Total wire length on LAYER M4 = 1274835 um.
#Total wire length on LAYER M5 = 10728 um.
#Total wire length on LAYER M6 = 16059 um.
#Total wire length on LAYER M7 = 812314 um.
#Total wire length on LAYER M8 = 524125 um.
#Total wire length on LAYER M9 = 117171 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 1304893
#Total number of multi-cut vias = 6923 (  0.5%)
#Total number of single cut vias = 1297970 ( 99.5%)
#Up-Via Summary (total 1304893):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            485646 ( 99.4%)      2714 (  0.6%)     488360
# M2            482086 (100.0%)         0 (  0.0%)     482086
# M3            201381 (100.0%)         0 (  0.0%)     201381
# M4             36310 (100.0%)         0 (  0.0%)      36310
# M5             34560 (100.0%)         0 (  0.0%)      34560
# M6             31910 ( 88.3%)      4209 ( 11.7%)      36119
# M7             18848 (100.0%)         0 (  0.0%)      18848
# M8              7229 (100.0%)         0 (  0.0%)       7229
#-----------------------------------------------------------
#              1297970 ( 99.5%)      6923 (  0.5%)    1304893 
#
#Total number of DRC violations = 0
#Cpu time = 00:26:17
#Elapsed time = 00:26:19
#Increased memory = -7.52 (MB)
#Total memory = 3663.29 (MB)
#Peak memory = 4120.37 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3662.32 (MB), peak = 4120.37 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 2125
#Total wire length = 5596163 um.
#Total half perimeter of net bounding box = 4007326 um.
#Total wire length on LAYER M1 = 62529 um.
#Total wire length on LAYER M2 = 1096569 um.
#Total wire length on LAYER M3 = 1681759 um.
#Total wire length on LAYER M4 = 1274835 um.
#Total wire length on LAYER M5 = 10731 um.
#Total wire length on LAYER M6 = 16059 um.
#Total wire length on LAYER M7 = 812313 um.
#Total wire length on LAYER M8 = 524134 um.
#Total wire length on LAYER M9 = 117234 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 1305069
#Total number of multi-cut vias = 6923 (  0.5%)
#Total number of single cut vias = 1298146 ( 99.5%)
#Up-Via Summary (total 1305069):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            485646 ( 99.4%)      2714 (  0.6%)     488360
# M2            482086 (100.0%)         0 (  0.0%)     482086
# M3            201383 (100.0%)         0 (  0.0%)     201383
# M4             36316 (100.0%)         0 (  0.0%)      36316
# M5             34560 (100.0%)         0 (  0.0%)      34560
# M6             31910 ( 88.3%)      4209 ( 11.7%)      36119
# M7             18870 (100.0%)         0 (  0.0%)      18870
# M8              7375 (100.0%)         0 (  0.0%)       7375
#-----------------------------------------------------------
#              1298146 ( 99.5%)      6923 (  0.5%)    1305069 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 2125
#Total wire length = 5596163 um.
#Total half perimeter of net bounding box = 4007326 um.
#Total wire length on LAYER M1 = 62529 um.
#Total wire length on LAYER M2 = 1096569 um.
#Total wire length on LAYER M3 = 1681759 um.
#Total wire length on LAYER M4 = 1274835 um.
#Total wire length on LAYER M5 = 10731 um.
#Total wire length on LAYER M6 = 16059 um.
#Total wire length on LAYER M7 = 812313 um.
#Total wire length on LAYER M8 = 524134 um.
#Total wire length on LAYER M9 = 117234 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 1305069
#Total number of multi-cut vias = 6923 (  0.5%)
#Total number of single cut vias = 1298146 ( 99.5%)
#Up-Via Summary (total 1305069):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            485646 ( 99.4%)      2714 (  0.6%)     488360
# M2            482086 (100.0%)         0 (  0.0%)     482086
# M3            201383 (100.0%)         0 (  0.0%)     201383
# M4             36316 (100.0%)         0 (  0.0%)      36316
# M5             34560 (100.0%)         0 (  0.0%)      34560
# M6             31910 ( 88.3%)      4209 ( 11.7%)      36119
# M7             18870 (100.0%)         0 (  0.0%)      18870
# M8              7375 (100.0%)         0 (  0.0%)       7375
#-----------------------------------------------------------
#              1298146 ( 99.5%)      6923 (  0.5%)    1305069 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#68.62% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:03:01, elapsed time = 00:03:02, memory = 3660.02 (MB), peak = 4120.37 (MB)
#CELL_VIEW torus_credit_D_W32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 2125
#Total wire length = 5596163 um.
#Total half perimeter of net bounding box = 4007326 um.
#Total wire length on LAYER M1 = 62529 um.
#Total wire length on LAYER M2 = 1096569 um.
#Total wire length on LAYER M3 = 1681759 um.
#Total wire length on LAYER M4 = 1274835 um.
#Total wire length on LAYER M5 = 10731 um.
#Total wire length on LAYER M6 = 16059 um.
#Total wire length on LAYER M7 = 812313 um.
#Total wire length on LAYER M8 = 524134 um.
#Total wire length on LAYER M9 = 117234 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 1305069
#Total number of multi-cut vias = 1029807 ( 78.9%)
#Total number of single cut vias = 275262 ( 21.1%)
#Up-Via Summary (total 1305069):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            251309 ( 51.5%)    237051 ( 48.5%)     488360
# M2             16818 (  3.5%)    465268 ( 96.5%)     482086
# M3              4122 (  2.0%)    197261 ( 98.0%)     201383
# M4                11 (  0.0%)     36305 (100.0%)      36316
# M5                64 (  0.2%)     34496 ( 99.8%)      34560
# M6                69 (  0.2%)     36050 ( 99.8%)      36119
# M7              2600 ( 13.8%)     16270 ( 86.2%)      18870
# M8               269 (  3.6%)      7106 ( 96.4%)       7375
#-----------------------------------------------------------
#               275262 ( 21.1%)   1029807 ( 78.9%)    1305069 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 1
#
#    By Layer and Type :
#	         AdjCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            0        0
#	M7            1        1
#	Totals        1        1
#cpu time = 00:01:55, elapsed time = 00:01:55, memory = 3662.64 (MB), peak = 4120.37 (MB)
#CELL_VIEW torus_credit_D_W32,init has 1 DRC violations
#Total number of DRC violations = 1
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 1
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER AP = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Dec  7 23:57:04 2024
#
#
#Start Post Route Wire Spread.
#Done with 59527 horizontal wires in 31 hboxes and 66478 vertical wires in 31 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 2125
#Total wire length = 5655371 um.
#Total half perimeter of net bounding box = 4007326 um.
#Total wire length on LAYER M1 = 62926 um.
#Total wire length on LAYER M2 = 1103376 um.
#Total wire length on LAYER M3 = 1696621 um.
#Total wire length on LAYER M4 = 1296909 um.
#Total wire length on LAYER M5 = 10764 um.
#Total wire length on LAYER M6 = 16090 um.
#Total wire length on LAYER M7 = 820584 um.
#Total wire length on LAYER M8 = 529379 um.
#Total wire length on LAYER M9 = 118723 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 1305069
#Total number of multi-cut vias = 1029807 ( 78.9%)
#Total number of single cut vias = 275262 ( 21.1%)
#Up-Via Summary (total 1305069):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            251309 ( 51.5%)    237051 ( 48.5%)     488360
# M2             16818 (  3.5%)    465268 ( 96.5%)     482086
# M3              4122 (  2.0%)    197261 ( 98.0%)     201383
# M4                11 (  0.0%)     36305 (100.0%)      36316
# M5                64 (  0.2%)     34496 ( 99.8%)      34560
# M6                69 (  0.2%)     36050 ( 99.8%)      36119
# M7              2600 ( 13.8%)     16270 ( 86.2%)      18870
# M8               269 (  3.6%)      7106 ( 96.4%)       7375
#-----------------------------------------------------------
#               275262 ( 21.1%)   1029807 ( 78.9%)    1305069 
#
#
#Start DRC checking..
#   number of violations = 1
#
#    By Layer and Type :
#	         AdjCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            0        0
#	M7            1        1
#	Totals        1        1
#cpu time = 00:02:05, elapsed time = 00:02:05, memory = 3668.36 (MB), peak = 4120.37 (MB)
#CELL_VIEW torus_credit_D_W32,init has 1 DRC violations
#Total number of DRC violations = 1
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 1
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER AP = 0
#   number of violations = 1
#
#    By Layer and Type :
#	         AdjCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            0        0
#	M7            1        1
#	Totals        1        1
#cpu time = 00:02:57, elapsed time = 00:02:57, memory = 3667.84 (MB), peak = 4120.37 (MB)
#CELL_VIEW torus_credit_D_W32,init has 1 DRC violations
#Total number of DRC violations = 1
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 1
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER AP = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 2125
#Total wire length = 5655371 um.
#Total half perimeter of net bounding box = 4007326 um.
#Total wire length on LAYER M1 = 62926 um.
#Total wire length on LAYER M2 = 1103376 um.
#Total wire length on LAYER M3 = 1696621 um.
#Total wire length on LAYER M4 = 1296909 um.
#Total wire length on LAYER M5 = 10764 um.
#Total wire length on LAYER M6 = 16090 um.
#Total wire length on LAYER M7 = 820584 um.
#Total wire length on LAYER M8 = 529379 um.
#Total wire length on LAYER M9 = 118723 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 1305069
#Total number of multi-cut vias = 1029807 ( 78.9%)
#Total number of single cut vias = 275262 ( 21.1%)
#Up-Via Summary (total 1305069):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            251309 ( 51.5%)    237051 ( 48.5%)     488360
# M2             16818 (  3.5%)    465268 ( 96.5%)     482086
# M3              4122 (  2.0%)    197261 ( 98.0%)     201383
# M4                11 (  0.0%)     36305 (100.0%)      36316
# M5                64 (  0.2%)     34496 ( 99.8%)      34560
# M6                69 (  0.2%)     36050 ( 99.8%)      36119
# M7              2600 ( 13.8%)     16270 ( 86.2%)      18870
# M8               269 (  3.6%)      7106 ( 96.4%)       7375
#-----------------------------------------------------------
#               275262 ( 21.1%)   1029807 ( 78.9%)    1305069 
#
#detailRoute Statistics:
#Cpu time = 00:34:49
#Elapsed time = 00:34:52
#Increased memory = -2.96 (MB)
#Total memory = 3667.84 (MB)
#Peak memory = 4120.37 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:44:38
#Elapsed time = 00:44:42
#Increased memory = 163.29 (MB)
#Total memory = 3599.69 (MB)
#Peak memory = 4120.37 (MB)
#Number of warnings = 22
#Total number of warnings = 140
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Dec  8 00:00:08 2024
#
% End globalDetailRoute (date=12/08 00:00:09, total cpu=0:44:39, real=0:44:42, peak res=3877.5M, current mem=3596.2M)
#Default setup view is reset to view_functional_wcl_slow.
#Default setup view is reset to view_functional_wcl_slow.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:50:31, elapsed time = 00:50:34, memory = 3487.87 (MB), peak = 4120.37 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPESI-3014         13  The RC network is incomplete for net %s....
WARNING   NRDB-629           576  NanoRoute cannot route PIN %s of INST %s...
WARNING   NRIG-1303            1  The congestion map does not match the GC...
*** Message Summary: 591 warning(s), 0 error(s)

#% End routeDesign (date=12/08 00:00:09, total cpu=0:50:31, real=0:50:35, peak res=3877.5M, current mem=3487.9M)
<CMD> setFillerMode -corePrefix FILL -core {FILL1 FILL2 FILL4}
<CMD> addFiller
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*INFO: Adding fillers to module ys[0].xs[0].torus_switch_xy.
*INFO:   Added 1533 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 1001 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 1299 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[0].client_xy.
*INFO:   Added 56345 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 221 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 193 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[0].torus_switch_xy.
*INFO:   Added 1958 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 1203 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 1438 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[0].client_xy.
*INFO:   Added 53093 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 313 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 288 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[0].torus_switch_xy.
*INFO:   Added 2079 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 1131 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 1346 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[0].client_xy.
*INFO:   Added 56366 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 209 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 197 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[0].torus_switch_xy.
*INFO:   Added 1400 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 1321 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 1523 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[0].client_xy.
*INFO:   Added 58228 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 200 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 184 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[1].torus_switch_xy.
*INFO:   Added 1724 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 1366 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 1578 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[1].client_xy.
*INFO:   Added 56015 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 203 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 186 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[1].torus_switch_xy.
*INFO:   Added 2446 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 1550 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 1770 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[1].client_xy.
*INFO:   Added 52780 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 317 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 304 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[1].torus_switch_xy.
*INFO:   Added 788 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 597 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 678 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[1].client_xy.
*INFO:   Added 56592 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 230 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 187 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[1].torus_switch_xy.
*INFO:   Added 2202 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 1806 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 2087 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[1].client_xy.
*INFO:   Added 57561 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 276 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 225 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[2].torus_switch_xy.
*INFO:   Added 457 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 342 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 457 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[2].client_xy.
*INFO:   Added 52037 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 182 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 276 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[2].torus_switch_xy.
*INFO:   Added 1335 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 846 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 1213 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[2].client_xy.
*INFO:   Added 46828 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 372 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 412 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[2].torus_switch_xy.
*INFO:   Added 2535 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 1535 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 1668 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[2].client_xy.
*INFO:   Added 48865 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 342 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 415 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[2].torus_switch_xy.
*INFO:   Added 871 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 918 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 1093 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[2].client_xy.
*INFO:   Added 54572 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 165 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 245 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[3].torus_switch_xy.
*INFO:   Added 383 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 281 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 341 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[3].client_xy.
*INFO:   Added 51842 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 279 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 225 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[3].torus_switch_xy.
*INFO:   Added 1735 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 1477 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 1745 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[3].client_xy.
*INFO:   Added 48487 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 321 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 343 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[3].torus_switch_xy.
*INFO:   Added 1419 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 1098 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 1239 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[3].client_xy.
*INFO:   Added 51451 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 297 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 274 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[3].torus_switch_xy.
*INFO:   Added 494 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 315 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 369 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[3].client_xy.
*INFO:   Added 54381 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 286 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 217 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to top-module.
*INFO:   Added 55567 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 7270 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 8753 filler insts (cell FILL1 / prefix FILL).
*INFO: Total 995407 filler insts added - prefix FILL (CPU: 0:00:32.6).
For 995407 new insts, <CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Dec  8 00:00:43 2024

Design Name: torus_credit_D_W32
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (1500.0000, 1500.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 00:00:44 **** Processed 5000 nets.
**** 00:00:44 **** Processed 10000 nets.
**WARN: (IMPVFC-97):	IO pin clk of net clk has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin rst of net rst has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out_v of net out_v has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[31] of net out[31] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[30] of net out[30] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[29] of net out[29] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[28] of net out[28] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[27] of net out[27] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[26] of net out[26] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[25] of net out[25] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[24] of net out[24] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[23] of net out[23] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[22] of net out[22] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[21] of net out[21] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[20] of net out[20] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[19] of net out[19] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[18] of net out[18] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[17] of net out[17] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[16] of net out[16] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[15] of net out[15] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**** 00:00:45 **** Processed 15000 nets.
**** 00:00:45 **** Processed 20000 nets.
**** 00:00:46 **** Processed 25000 nets.
**** 00:00:46 **** Processed 30000 nets.
**** 00:00:46 **** Processed 35000 nets.
**** 00:00:46 **** Processed 40000 nets.
**** 00:00:46 **** Processed 45000 nets.
**** 00:00:46 **** Processed 50000 nets.
**** 00:00:46 **** Processed 55000 nets.
**** 00:00:47 **** Processed 60000 nets.
**** 00:00:47 **** Processed 65000 nets.
**** 00:00:47 **** Processed 70000 nets.
**** 00:00:47 **** Processed 75000 nets.
**** 00:00:47 **** Processed 80000 nets.
**** 00:00:47 **** Processed 85000 nets.
**** 00:00:48 **** Processed 90000 nets.
**** 00:00:48 **** Processed 95000 nets.
**** 00:00:48 **** Processed 100000 nets.
**** 00:00:48 **** Processed 105000 nets.
**** 00:00:48 **** Processed 110000 nets.
**** 00:00:48 **** Processed 115000 nets.
**** 00:00:49 **** Processed 120000 nets.
Net VDD: has special routes with opens, dangling Wire.
Net VSS: has special routes with opens, dangling Wire.
**WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
Type 'man IMPVFC-3' for more detail.

Begin Summary 
    6 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    994 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    1000 total info(s) created.
End Summary

End Time: Sun Dec  8 00:00:57 2024
Time Elapsed: 0:00:14.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1000 Viols.  0 Wrngs.
  (CPU Time: 0:00:13.4  MEM: 419.762M)

<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 4362.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]

  Verification Complete : 1000 Viols.

 Violation Summary By Layer and Type:

	          Short   MetSpc   Totals
	M1          711      289     1000
	Totals      711      289     1000

 *** End Verify DRC (CPU: 0:00:19.8  ELAPSED TIME: 19.00  MEM: 256.1M) ***

<CMD> saveNetlist asic-post-par.torus_credit.32.v
Writing Netlist "asic-post-par.torus_credit.32.v" ...
<CMD> extractRC
Extraction called for design 'torus_credit_D_W32' of instances=1114549 and nets=121845 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_credit_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:03.0  Real Time: 0:00:03.0  MEM: 4160.309M)
<CMD> write_sdf post-par.sdf -interconn all -setuphold split
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=4206.04 CPU=0:00:00.2 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: torus_credit_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=4251.23)
siFlow : Timing analysis mode is single, using late cdB files
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out_v. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 121053
End delay calculation. (MEM=4565.35 CPU=0:00:26.9 REAL=0:00:27.0)
End delay calculation (fullDC). (MEM=4565.35 CPU=0:00:32.6 REAL=0:00:32.0)
<CMD> streamOut post-par.torus_credit.32.gds -merge {/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds torus_xbar_1b.gds low_swing_tx.gds low_swing_rx.gds}
Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has version number: 5
Merge file: torus_xbar_1b.gds has version number: 5
Merge file: low_swing_tx.gds has version number: 5
Merge file: low_swing_rx.gds has version number: 5
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 67
Statistics for GDS generated (version 5)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    212                             COMP
    213                          DIEAREA
    202                               AP
    200                               AP
    199                               AP
    198                               AP
    197                               AP
    196                               RV
    195                               RV
    191                               RV
    181                               M9
    179                               M9
    178                               M9
    177                               M9
    176                               M9
    175                             VIA8
    174                             VIA8
    170                             VIA8
    160                               M8
    158                               M8
    157                               M8
    156                               M8
    155                               M8
    154                             VIA7
    153                             VIA7
    149                             VIA7
    139                               M7
    137                               M7
    136                               M7
    135                               M7
    134                               M7
    133                             VIA6
    132                             VIA6
    131                             VIA6
    130                             VIA6
    129                             VIA6
    128                             VIA6
    127                             VIA6
    122                               M6
    121                               M6
    120                               M6
    119                               M6
    118                               M6
    53                                M3
    52                                M3
    185                               M9
    48                              VIA2
    29                                M2
    180                               M9
    47                              VIA2
    182                               M9
    44                              VIA2
    43                              VIA2
    172                             VIA8
    38                                M2
    95                                M5
    36                                M2
    93                                M5
    112                             VIA5
    194                               RV
    55                                M3
    113                               M6
    32                                M2
    54                                M3
    31                                M2
    107                             VIA5
    30                                M2
    49                              VIA2
    106                             VIA5
    33                                M2
    109                             VIA5
    10                                M1
    86                              VIA4
    50                                M3
    206                               AP
    69                              VIA3
    143                               M7
    6                                 CO
    169                             VIA8
    35                                M2
    8                                 M1
    164                               M8
    27                              VIA1
    141                               M7
    3                                 CO
    51                                M3
    70                              VIA3
    7                                 CO
    64                              VIA3
    173                             VIA8
    34                                M2
    92                                M5
    111                             VIA5
    11                                M1
    142                               M7
    4                                 CO
    9                                 M1
    28                              VIA1
    85                              VIA4
    138                               M7
    5                                 CO
    12                                M1
    88                              VIA4
    183                               M9
    45                              VIA2
    22                              VIA1
    152                             VIA7
    13                                M1
    71                                M4
    90                              VIA4
    184                               M9
    46                              VIA2
    161                               M8
    23                              VIA1
    171                             VIA8
    37                                M2
    94                                M5
    148                             VIA7
    14                                M1
    15                                M1
    72                                M4
    91                              VIA4
    150                             VIA7
    16                                M1
    73                                M4
    159                               M8
    26                              VIA1
    151                             VIA7
    17                                M1
    74                                M4
    1                                 CO
    162                               M8
    24                              VIA1
    140                               M7
    2                                 CO
    163                               M8
    25                              VIA1
    190                               RV
    56                                M3
    57                                M3
    114                               M6
    192                               RV
    58                                M3
    115                               M6
    193                               RV
    59                                M3
    116                               M6
    203                               AP
    65                              VIA3
    204                               AP
    66                              VIA3
    205                               AP
    67                              VIA3
    201                               AP
    68                              VIA3
    75                                M4
    76                                M4
    77                                M4
    78                                M4
    79                                M4
    80                                M4
    87                              VIA4
    89                              VIA4
    96                                M5
    97                                M5
    98                                M5
    99                                M5
    100                               M5
    101                               M5
    108                             VIA5
    110                             VIA5
    117                               M6
    210                               AP
    209                               AP
    208                               AP
    207                               AP
    189                               M9
    188                               M9
    187                               M9
    186                               M9
    168                               M8
    167                               M8
    166                               M8
    165                               M8
    147                               M7
    146                               M7
    145                               M7
    144                               M7
    63                                M3
    62                                M3
    39                                M2
    105                               M5
    103                               M5
    123                               M6
    42                                M2
    41                                M2
    40                                M2
    20                                M1
    60                                M3
    18                                M1
    61                                M3
    102                               M5
    21                                M1
    19                                M1
    81                                M4
    104                               M5
    82                                M4
    83                                M4
    84                                M4
    124                               M6
    125                               M6
    126                               M6


Stream Out Information Processed for GDS version 5:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                        1114549

Ports/Pins                             0

Nets                             2494824
    metal layer M1                 28082
    metal layer M2               1005624
    metal layer M3                764892
    metal layer M4                437921
    metal layer M5                 38874
    metal layer M6                 35622
    metal layer M7                137970
    metal layer M8                 36624
    metal layer M9                  9215

    Via Instances                1305152

Special Nets                        2032
    metal layer M1                   832
    metal layer M5                   600
    metal layer M6                   600

    Via Instances                1173874

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                              120477
    metal layer M1                  6148
    metal layer M2                 75179
    metal layer M3                 30283
    metal layer M4                  5605
    metal layer M5                   294
    metal layer M6                   353
    metal layer M7                  1460
    metal layer M8                  1036
    metal layer M9                   119


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Scanning GDS file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds to register cell name ......
Scanning GDS file torus_xbar_1b.gds to register cell name ......
Scanning GDS file low_swing_tx.gds to register cell name ......
Scanning GDS file low_swing_rx.gds to register cell name ......
Merging GDS file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds ......
	****** Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has version number: 5.
	****** Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has units: 1000 per micron.
	****** unit scaling factor = 2 ******
Merging GDS file torus_xbar_1b.gds ......
	****** Merge file: torus_xbar_1b.gds has version number: 5.
	****** Merge file: torus_xbar_1b.gds has units: 1000 per micron.
	****** unit scaling factor = 2 ******
Merging GDS file low_swing_tx.gds ......
	****** Merge file: low_swing_tx.gds has version number: 5.
	****** Merge file: low_swing_tx.gds has units: 1000 per micron.
	****** unit scaling factor = 2 ******
Merging GDS file low_swing_rx.gds ......
	****** Merge file: low_swing_rx.gds has version number: 5.
	****** Merge file: low_swing_rx.gds has units: 1000 per micron.
	****** unit scaling factor = 2 ******
######Streamout is finished!
<CMD> report_timing > asic-post-par-timing.$asictop.$datawidth.rpt
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: torus_credit_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=4532.57)
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out_v. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 121053
End delay calculation. (MEM=4549.37 CPU=0:00:18.3 REAL=0:00:19.0)
End delay calculation (fullDC). (MEM=4549.37 CPU=0:00:23.1 REAL=0:00:23.0)
<CMD> report_area > asic-post-par-area.torus_credit.32.rpt
<CMD> report_power -hierarchy all > asic-post-par-power.torus_credit.32.rpt
env CDS_WORKAREA is set to /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
Using Power View: view_functional_wcl_slow.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4228.72MB/5910.11MB/4228.72MB)

Begin Processing Timing Window Data for Power Calculation

ideal_clock(166.667MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=4238.93MB/5910.11MB/4238.93MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4238.99MB/5910.11MB/4238.99MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Dec-08 00:02:52 (2024-Dec-08 05:02:52 GMT)
2024-Dec-08 00:02:52 (2024-Dec-08 05:02:52 GMT): 10%
2024-Dec-08 00:02:52 (2024-Dec-08 05:02:52 GMT): 20%
2024-Dec-08 00:02:52 (2024-Dec-08 05:02:52 GMT): 30%
2024-Dec-08 00:02:52 (2024-Dec-08 05:02:52 GMT): 40%
2024-Dec-08 00:02:52 (2024-Dec-08 05:02:52 GMT): 50%
2024-Dec-08 00:02:52 (2024-Dec-08 05:02:52 GMT): 60%
2024-Dec-08 00:02:52 (2024-Dec-08 05:02:52 GMT): 70%
2024-Dec-08 00:02:52 (2024-Dec-08 05:02:52 GMT): 80%
2024-Dec-08 00:02:52 (2024-Dec-08 05:02:52 GMT): 90%

Finished Levelizing
2024-Dec-08 00:02:53 (2024-Dec-08 05:02:53 GMT)

Starting Activity Propagation
2024-Dec-08 00:02:53 (2024-Dec-08 05:02:53 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2024-Dec-08 00:02:54 (2024-Dec-08 05:02:54 GMT): 10%

Finished Activity Propagation
2024-Dec-08 00:02:57 (2024-Dec-08 05:02:57 GMT)
Ended Processing Signal Activity: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=4244.05MB/5910.11MB/4244.05MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2024-Dec-08 00:02:57 (2024-Dec-08 05:02:57 GMT)
 ... Calculating switching power
2024-Dec-08 00:02:58 (2024-Dec-08 05:02:58 GMT): 10%
2024-Dec-08 00:02:58 (2024-Dec-08 05:02:58 GMT): 20%
2024-Dec-08 00:02:58 (2024-Dec-08 05:02:58 GMT): 30%
2024-Dec-08 00:02:58 (2024-Dec-08 05:02:58 GMT): 40%
2024-Dec-08 00:02:58 (2024-Dec-08 05:02:58 GMT): 50%
 ... Calculating internal and leakage power
2024-Dec-08 00:03:02 (2024-Dec-08 05:03:02 GMT): 60%
2024-Dec-08 00:03:07 (2024-Dec-08 05:03:07 GMT): 70%
2024-Dec-08 00:03:11 (2024-Dec-08 05:03:11 GMT): 80%
2024-Dec-08 00:03:16 (2024-Dec-08 05:03:16 GMT): 90%

Finished Calculating power
2024-Dec-08 00:03:20 (2024-Dec-08 05:03:20 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:23, real=0:00:23, mem(process/total/peak)=4245.58MB/5918.11MB/4245.58MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4245.58MB/5918.11MB/4245.58MB)

Ended Power Analysis: (cpu=0:00:31, real=0:00:31, mem(process/total/peak)=4245.76MB/5918.11MB/4245.76MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4245.76MB/5918.11MB/4245.76MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Dec-08 00:03:21 (2024-Dec-08 05:03:21 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: torus_credit_D_W32
*
*	Liberty Libraries used:
*	        view_functional_wcl_slow: {/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib torus_xbar_1b_wc.lib low_swing_rx_wc.lib low_swing_tx_wc.lib }
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -hierarchy all
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       60.94338799 	   68.8605%
Total Switching Power:      23.01877637 	   26.0091%
Total Leakage Power:         4.54054429 	    5.1304%
Total Power:                88.50270865
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         53.94       3.671        3.34       60.95       68.87
Macro                                  0           0           0           0           0
IO                                     0           0   3.506e-05   3.506e-05   3.962e-05
Combinational                      4.101       6.228       1.082       11.41       12.89
Clock (Combinational)              2.899       13.12      0.1184       16.14       18.23
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              60.94       23.02       4.541        88.5         100
-----------------------------------------------------------------------------------------


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
ideal_clock                        2.899       13.12      0.1184       16.14       18.23
-----------------------------------------------------------------------------------------
Total                              2.899       13.12      0.1184       16.14       18.23
-----------------------------------------------------------------------------------------
Clock: ideal_clock
Clock Period: 0.006000 usec 
Clock Toggle Rate:   333.3333 Mhz 
Clock Static Probability:  0.5000
  


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      60.94       23.02       4.541        88.5         100


Hierarchy                       Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
ys[0].xs[0].client_xy             0.0613     0.04348    0.005086      0.1099      0.1241 
ys[0].xs[0].torus_switch_xy
                                   3.682       1.327      0.2726       5.282       5.968 
ys[0].xs[1].client_xy             0.0607     0.04176    0.004998      0.1075      0.1214 
ys[0].xs[1].torus_switch_xy
                                   3.647       1.204       0.268       5.119       5.784 
ys[0].xs[2].client_xy            0.05992     0.03919    0.004691      0.1038      0.1173 
ys[0].xs[2].torus_switch_xy
                                   3.675       1.469      0.2692       5.413       6.116 
ys[0].xs[3].client_xy            0.05964     0.03964    0.004655      0.1039      0.1174 
ys[0].xs[3].torus_switch_xy
                                   3.664       1.369      0.2681       5.301        5.99 
ys[1].xs[0].client_xy            0.05962     0.03793    0.004494       0.102      0.1153 
ys[1].xs[0].torus_switch_xy
                                   3.688       1.287      0.2728       5.247       5.929 
ys[1].xs[1].client_xy            0.05964      0.0377     0.00456      0.1019      0.1151 
ys[1].xs[1].torus_switch_xy
                                   3.684       1.225      0.2727       5.181       5.854 
ys[1].xs[2].client_xy            0.05965     0.03957    0.004527      0.1037      0.1172 
ys[1].xs[2].torus_switch_xy
                                   3.726       1.458      0.2789       5.463       6.172 
ys[1].xs[3].client_xy            0.05925     0.03689    0.004591      0.1007      0.1138 
ys[1].xs[3].torus_switch_xy
                                   3.681       1.258       0.274       5.213        5.89 
ys[2].xs[0].client_xy            0.05945      0.0359    0.004876      0.1002      0.1132 
ys[2].xs[0].torus_switch_xy
                                   3.685       1.385      0.2736       5.344       6.038 
ys[2].xs[1].client_xy             0.0609      0.0413    0.005015      0.1072      0.1211 
ys[2].xs[1].torus_switch_xy
                                   3.681       1.321      0.2748       5.277       5.962 
ys[2].xs[2].client_xy            0.05967     0.04142    0.004654      0.1057      0.1195 
ys[2].xs[2].torus_switch_xy
                                   3.682       1.298      0.2714       5.251       5.933 
ys[2].xs[3].client_xy            0.05764     0.03094    0.004463     0.09304      0.1051 
ys[2].xs[3].torus_switch_xy
                                   3.698       1.326      0.2738       5.298       5.986 
ys[3].xs[0].client_xy            0.06023     0.03735    0.005207      0.1028      0.1161 
ys[3].xs[0].torus_switch_xy
                                   3.663       1.234      0.2719        5.17       5.841 
ys[3].xs[1].client_xy            0.06091     0.04115    0.005544      0.1076      0.1216 
ys[3].xs[1].torus_switch_xy
                                   3.648       1.177      0.2675       5.092       5.754 
ys[3].xs[2].client_xy            0.06078     0.04108    0.005013      0.1069      0.1208 
ys[3].xs[2].torus_switch_xy
                                   3.718       1.432      0.2747       5.425        6.13 
ys[3].xs[3].client_xy            0.05966     0.03759    0.004671      0.1019      0.1152 
ys[3].xs[3].torus_switch_xy
                                     3.7       1.504      0.2715       5.476       6.187 
ys[0].xs[0].client_xy/regulator
                                 0.00886    0.001116   0.0007662     0.01074     0.01214 
ys[0].xs[0].torus_switch_xy/east_conn_tx
                                 0.02338     0.01236    0.002593     0.03833     0.04331 
ys[0].xs[0].torus_switch_xy/west_conn_rx
                                   3.507      0.9608      0.2572       4.725       5.339 
ys[0].xs[1].client_xy/regulator
                                0.008866    0.001206   0.0007662     0.01084     0.01225 
ys[0].xs[1].torus_switch_xy/east_conn_tx
                                 0.02318    0.007152    0.002501     0.03284      0.0371 
ys[0].xs[1].torus_switch_xy/west_conn_rx
                                   3.471      0.7984       0.253       4.522        5.11 
ys[0].xs[2].client_xy/regulator
                                0.008858    0.001118   0.0007662     0.01074     0.01214 
ys[0].xs[2].torus_switch_xy/east_conn_tx
                                 0.02305     0.01312    0.002463     0.03863     0.04365 
ys[0].xs[2].torus_switch_xy/west_conn_rx
                                   3.507       1.086      0.2546       4.848       5.478 
ys[0].xs[3].client_xy/regulator
                                0.008853     0.00113   0.0007661     0.01075     0.01215 
ys[0].xs[3].torus_switch_xy/east_conn_tx
                                 0.02318     0.01897    0.002713     0.04486     0.05069 
ys[0].xs[3].torus_switch_xy/west_conn_rx
                                   3.489       0.962      0.2529       4.703       5.314 
ys[1].xs[0].client_xy/regulator
                                0.008864     0.00115   0.0007662     0.01078     0.01218 
ys[1].xs[0].torus_switch_xy/east_conn_tx
                                 0.02337    0.007728     0.00257     0.03366     0.03804 
ys[1].xs[0].torus_switch_xy/west_conn_rx
                                   3.547       1.132      0.2587       4.938        5.58 
ys[1].xs[1].client_xy/regulator
                                0.008859    0.001112   0.0007662     0.01074     0.01213 
ys[1].xs[1].torus_switch_xy/east_conn_tx
                                 0.02364    0.008476    0.002556     0.03467     0.03917 
ys[1].xs[1].torus_switch_xy/west_conn_rx
                                   3.542       1.054      0.2579       4.854       5.484 
ys[1].xs[2].client_xy/regulator
                                0.008863    0.001092   0.0007662     0.01072     0.01211 
ys[1].xs[2].torus_switch_xy/east_conn_tx
                                 0.02376     0.01889     0.00268     0.04533     0.05122 
ys[1].xs[2].torus_switch_xy/west_conn_rx
                                   3.569        1.23      0.2635       5.063        5.72 
ys[1].xs[3].client_xy/regulator
                                0.008851    0.001144   0.0007661     0.01076     0.01216 
ys[1].xs[3].torus_switch_xy/east_conn_tx
                                  0.0228     0.01157    0.002527      0.0369     0.04169 
ys[1].xs[3].torus_switch_xy/west_conn_rx
                                   3.529       1.022      0.2595       4.811       5.436 
ys[2].xs[0].client_xy/regulator
                                0.008871    0.001146   0.0007662     0.01078     0.01218 
ys[2].xs[0].torus_switch_xy/east_conn_tx
                                 0.02293       0.007    0.002493     0.03242     0.03663 
ys[2].xs[0].torus_switch_xy/west_conn_rx
                                   3.522       1.078      0.2582       4.857       5.488 
ys[2].xs[1].client_xy/regulator
                                0.008862    0.001092   0.0007662     0.01072     0.01211 
ys[2].xs[1].torus_switch_xy/east_conn_tx
                                 0.02343     0.01057    0.002573     0.03658     0.04133 
ys[2].xs[1].torus_switch_xy/west_conn_rx
                                   3.524       1.021      0.2599       4.805       5.429 
ys[2].xs[2].client_xy/regulator
                                0.008864    0.001128   0.0007662     0.01076     0.01216 
ys[2].xs[2].torus_switch_xy/east_conn_tx
                                 0.02287    0.007488    0.002548      0.0329     0.03718 
ys[2].xs[2].torus_switch_xy/west_conn_rx
                                   3.517       1.004      0.2569       4.778       5.399 
ys[2].xs[3].client_xy/regulator
                                0.008853    0.001161   0.0007661     0.01078     0.01218 
ys[2].xs[3].torus_switch_xy/east_conn_tx
                                  0.0226     0.01396    0.002491     0.03905     0.04412 
ys[2].xs[3].torus_switch_xy/west_conn_rx
                                   3.513      0.9466      0.2584       4.718       5.331 
ys[3].xs[0].client_xy/regulator
                                0.008868    0.001079   0.0007662     0.01071      0.0121 
ys[3].xs[0].torus_switch_xy/east_conn_tx
                                 0.02364     0.01777     0.00271     0.04412     0.04985 
ys[3].xs[0].torus_switch_xy/west_conn_rx
                                   3.493      0.8724      0.2562       4.621       5.222 
ys[3].xs[1].client_xy/regulator
                                 0.00886     0.00112   0.0007662     0.01075     0.01214 
ys[3].xs[1].torus_switch_xy/east_conn_tx
                                 0.02343     0.01006    0.002513       0.036     0.04068 
ys[3].xs[1].torus_switch_xy/west_conn_rx
                                   3.487      0.8613      0.2525         4.6       5.198 
ys[3].xs[2].client_xy/regulator
                                0.008864    0.001155   0.0007662     0.01078     0.01219 
ys[3].xs[2].torus_switch_xy/east_conn_tx
                                 0.02412     0.02355    0.002809     0.05048     0.05703 
ys[3].xs[2].torus_switch_xy/west_conn_rx
                                   3.511      0.9497       0.257       4.718       5.331 
ys[3].xs[3].client_xy/regulator
                                0.008852    0.001119   0.0007661     0.01074     0.01213 
ys[3].xs[3].torus_switch_xy/east_conn_tx
                                 0.02344     0.02257    0.002717     0.04872     0.05505 
ys[3].xs[3].torus_switch_xy/west_conn_rx
                                   3.527       1.144      0.2556       4.926       5.566 
ys[0].xs[0].client_xy/i_x_r_reg[1]
                               0.0001375   3.079e-05   1.634e-05   0.0001846   0.0002086 
ys[0].xs[0].client_xy/i_x_r_reg[0]
                               0.0001676   4.353e-05   1.634e-05   0.0002275    0.000257 
ys[0].xs[0].client_xy/i_y_r_reg[0]
                                0.000161   3.606e-05   1.634e-05   0.0002134   0.0002412 
ys[0].xs[0].client_xy/i_y_r_reg[1]
                               0.0001411     4.5e-05   1.634e-05   0.0002024   0.0002287 
ys[0].xs[0].torus_switch_xy/dor_credit_inst
                                0.005455     0.01046    0.001045     0.01696     0.01916 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[31]
                                3.96e-07           0   8.085e-06   8.481e-06   9.582e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[30]
                               4.121e-07           0   8.085e-06   8.497e-06     9.6e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[29]
                                3.96e-07           0   8.085e-06   8.481e-06   9.582e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[28]
                               4.121e-07           0   8.085e-06   8.497e-06     9.6e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[27]
                               4.121e-07           0   8.085e-06   8.497e-06     9.6e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[26]
                                3.96e-07           0   8.085e-06   8.481e-06   9.582e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[25]
                                3.96e-07           0   8.085e-06   8.481e-06   9.582e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[24]
                                3.96e-07           0   8.085e-06   8.481e-06   9.582e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[23]
                               3.962e-07           0   8.085e-06   8.481e-06   9.583e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[22]
                                3.96e-07           0   8.085e-06   8.481e-06   9.582e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[21]
                               3.961e-07           0   8.085e-06   8.481e-06   9.582e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[20]
                               4.121e-07           0   8.085e-06   8.497e-06     9.6e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[19]
                                3.96e-07           0   8.085e-06   8.481e-06   9.582e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[18]
                                3.96e-07           0   8.085e-06   8.481e-06   9.582e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[17]
                                3.96e-07           0   8.085e-06   8.481e-06   9.582e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[16]
                                3.96e-07           0   8.085e-06   8.481e-06   9.582e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[15]
                                3.96e-07           0   8.085e-06   8.481e-06   9.582e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[14]
                                3.96e-07           0   8.085e-06   8.481e-06   9.582e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[13]
                                3.96e-07           0   8.085e-06   8.481e-06   9.582e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[12]
                                3.96e-07           0   8.085e-06   8.481e-06   9.582e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[11]
                               3.961e-07           0   8.085e-06   8.481e-06   9.582e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[10]
                               4.121e-07           0   8.085e-06   8.497e-06     9.6e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[9]
                                3.96e-07           0   8.085e-06   8.481e-06   9.582e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[8]
                                3.96e-07           0   8.085e-06   8.481e-06   9.582e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[7]
                               3.961e-07           0   8.085e-06   8.481e-06   9.582e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[6]
                                3.96e-07           0   8.085e-06   8.481e-06   9.582e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[5]
                               4.121e-07           0   8.085e-06   8.497e-06     9.6e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[4]
                               4.121e-07           0   8.085e-06   8.497e-06     9.6e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[3]
                               3.961e-07           0   8.085e-06   8.481e-06   9.582e-06 
ys[0].xs[0].torus_switch_xy/n_in_x_reg_reg[0]
                                3.96e-07           0   8.085e-06   8.481e-06   9.582e-06 
ys[0].xs[0].torus_switch_xy/n_in_y_reg_reg[1]
                                3.96e-07           0   8.085e-06   8.481e-06   9.582e-06 
ys[0].xs[0].torus_switch_xy/n_in_x_reg_reg[1]
                                3.96e-07           0   8.085e-06   8.481e-06   9.582e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[0]
                                3.96e-07           0   8.085e-06   8.481e-06   9.582e-06 
ys[0].xs[0].torus_switch_xy/n_in_y_reg_reg[0]
                                3.96e-07           0   8.085e-06   8.481e-06   9.582e-06 
ys[0].xs[1].client_xy/i_x_r_reg[1]
                               0.0001322   2.699e-05   1.627e-05   0.0001754   0.0001982 
ys[0].xs[1].client_xy/i_x_r_reg[0]
                               0.0001565   3.775e-05   1.627e-05   0.0002106   0.0002379 
ys[0].xs[1].client_xy/i_y_r_reg[0]
                               0.0001542   3.699e-05   1.627e-05   0.0002074   0.0002344 
ys[0].xs[1].client_xy/i_y_r_reg[1]
                               0.0001357   2.665e-05   1.627e-05   0.0001786   0.0002018 
ys[0].xs[1].torus_switch_xy/dor_credit_inst
                                0.003137     0.01161   0.0006683     0.01542     0.01742 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[31]
                               2.505e-07           0   8.085e-06   8.335e-06   9.418e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[30]
                               2.505e-07           0   8.085e-06   8.335e-06   9.418e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[29]
                               2.505e-07           0   8.085e-06   8.335e-06   9.418e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[28]
                               2.505e-07           0   8.085e-06   8.335e-06   9.418e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[27]
                               4.562e-07           0   8.085e-06   8.541e-06    9.65e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[26]
                               2.505e-07           0   8.085e-06   8.335e-06   9.418e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[25]
                               2.505e-07           0   8.085e-06   8.335e-06   9.418e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[24]
                               4.562e-07           0   8.085e-06   8.541e-06    9.65e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[23]
                               2.505e-07           0   8.085e-06   8.335e-06   9.418e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[22]
                               4.562e-07           0   8.085e-06   8.541e-06    9.65e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[21]
                               4.562e-07           0   8.085e-06   8.541e-06    9.65e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[20]
                               2.505e-07           0   8.085e-06   8.335e-06   9.418e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[19]
                               2.505e-07           0   8.085e-06   8.335e-06   9.418e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[18]
                               4.562e-07           0   8.085e-06   8.541e-06    9.65e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[17]
                               2.505e-07           0   8.085e-06   8.335e-06   9.418e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[16]
                               2.505e-07           0   8.085e-06   8.335e-06   9.418e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[15]
                               2.505e-07           0   8.085e-06   8.335e-06   9.418e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[14]
                               2.505e-07           0   8.085e-06   8.335e-06   9.418e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[13]
                               2.505e-07           0   8.085e-06   8.335e-06   9.418e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[12]
                               2.505e-07           0   8.085e-06   8.335e-06   9.418e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[11]
                               2.505e-07           0   8.085e-06   8.335e-06   9.418e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[10]
                               2.505e-07           0   8.085e-06   8.335e-06   9.418e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[9]
                               2.505e-07           0   8.085e-06   8.335e-06   9.418e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[8]
                               4.562e-07           0   8.085e-06   8.541e-06    9.65e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[7]
                               2.505e-07           0   8.085e-06   8.335e-06   9.418e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[6]
                               2.505e-07           0   8.085e-06   8.335e-06   9.418e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[5]
                               4.264e-07           0   8.085e-06   8.511e-06   9.617e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[4]
                               4.363e-07           0   8.085e-06   8.521e-06   9.628e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[3]
                               4.264e-07           0   8.085e-06   8.511e-06   9.617e-06 
ys[0].xs[1].torus_switch_xy/n_in_x_reg_reg[0]
                               2.505e-07           0   8.085e-06   8.335e-06   9.418e-06 
ys[0].xs[1].torus_switch_xy/n_in_x_reg_reg[1]
                               2.505e-07           0   8.085e-06   8.335e-06   9.418e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[0]
                               2.505e-07           0   8.085e-06   8.335e-06   9.418e-06 
ys[0].xs[1].torus_switch_xy/n_in_y_reg_reg[0]
                               2.505e-07           0   8.085e-06   8.335e-06   9.418e-06 
ys[0].xs[2].client_xy/i_x_r_reg[1]
                               0.0001318   2.326e-05   1.627e-05   0.0001713   0.0001936 
ys[0].xs[2].client_xy/i_x_r_reg[0]
                               0.0001564   5.029e-05   1.627e-05   0.0002229   0.0002519 
ys[0].xs[2].client_xy/i_y_r_reg[0]
                               0.0001539   3.394e-05   1.627e-05   0.0002041   0.0002306 
ys[0].xs[2].client_xy/i_y_r_reg[1]
                               0.0001357   2.759e-05   1.627e-05   0.0001795   0.0002028 
ys[0].xs[2].torus_switch_xy/dor_credit_inst
                                0.003027     0.01901   0.0006294     0.02267     0.02561 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[31]
                               3.886e-07           0   8.085e-06   8.473e-06   9.574e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[30]
                               3.909e-07           0   8.085e-06   8.476e-06   9.577e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[29]
                               3.905e-07           0   8.085e-06   8.475e-06   9.576e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[28]
                               3.904e-07           0   8.085e-06   8.475e-06   9.576e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[27]
                               3.847e-07           0   8.085e-06   8.469e-06    9.57e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[26]
                               3.847e-07           0   8.085e-06   8.469e-06    9.57e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[25]
                               3.909e-07           0   8.085e-06   8.476e-06   9.577e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[24]
                               3.847e-07           0   8.085e-06   8.469e-06    9.57e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[23]
                               3.909e-07           0   8.085e-06   8.476e-06   9.577e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[22]
                               3.905e-07           0   8.085e-06   8.475e-06   9.576e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[21]
                               3.909e-07           0   8.085e-06   8.476e-06   9.577e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[20]
                               3.886e-07           0   8.085e-06   8.473e-06   9.574e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[19]
                               3.909e-07           0   8.085e-06   8.476e-06   9.577e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[18]
                               3.904e-07           0   8.085e-06   8.475e-06   9.576e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[17]
                               3.886e-07           0   8.085e-06   8.473e-06   9.574e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[16]
                               3.908e-07           0   8.085e-06   8.475e-06   9.576e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[15]
                               3.886e-07           0   8.085e-06   8.473e-06   9.574e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[14]
                               3.909e-07           0   8.085e-06   8.476e-06   9.577e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[13]
                               3.909e-07           0   8.085e-06   8.476e-06   9.577e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[12]
                               3.909e-07           0   8.085e-06   8.476e-06   9.577e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[11]
                               3.905e-07           0   8.085e-06   8.475e-06   9.576e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[10]
                               3.904e-07           0   8.085e-06   8.475e-06   9.576e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[9]
                               3.909e-07           0   8.085e-06   8.476e-06   9.577e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[8]
                               3.886e-07           0   8.085e-06   8.473e-06   9.574e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[7]
                               3.847e-07           0   8.085e-06   8.469e-06    9.57e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[6]
                               3.909e-07           0   8.085e-06   8.476e-06   9.577e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[5]
                               3.886e-07           0   8.085e-06   8.473e-06   9.574e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[4]
                               3.909e-07           0   8.085e-06   8.476e-06   9.577e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[3]
                               3.886e-07           0   8.085e-06   8.473e-06   9.574e-06 
ys[0].xs[2].torus_switch_xy/n_in_x_reg_reg[0]
                               3.886e-07           0   8.085e-06   8.473e-06   9.574e-06 
ys[0].xs[2].torus_switch_xy/n_in_x_reg_reg[1]
                               3.886e-07           0   8.085e-06   8.473e-06   9.574e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[0]
                               3.886e-07           0   8.085e-06   8.473e-06   9.574e-06 
ys[0].xs[2].torus_switch_xy/n_in_y_reg_reg[0]
                               3.886e-07           0   8.085e-06   8.473e-06   9.574e-06 
ys[0].xs[3].client_xy/i_x_r_reg[0]
                               0.0001472   4.342e-05   1.624e-05   0.0002069   0.0002338 
ys[0].xs[3].client_xy/i_x_r_reg[1]
                               0.0001268   2.472e-05   1.624e-05   0.0001678   0.0001895 
ys[0].xs[3].client_xy/i_y_r_reg[0]
                               0.0001484   4.651e-05   1.624e-05   0.0002112   0.0002386 
ys[0].xs[3].client_xy/i_y_r_reg[1]
                               0.0001316   5.055e-05   1.624e-05   0.0001984   0.0002242 
ys[0].xs[3].torus_switch_xy/dor_credit_inst
                                0.002363     0.01537   0.0006482     0.01838     0.02077 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[31]
                               3.831e-07           0   8.085e-06   8.468e-06   9.568e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[30]
                               4.108e-07           0   8.085e-06   8.495e-06   9.599e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[29]
                               4.108e-07           0   8.085e-06   8.495e-06   9.599e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[28]
                               4.108e-07           0   8.085e-06   8.495e-06   9.599e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[27]
                               4.108e-07           0   8.085e-06   8.495e-06   9.599e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[26]
                               4.536e-07           0   8.085e-06   8.538e-06   9.647e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[25]
                               4.196e-07           0   8.085e-06   8.504e-06   9.609e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[24]
                               4.196e-07           0   8.085e-06   8.504e-06   9.609e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[23]
                               4.196e-07           0   8.085e-06   8.504e-06   9.609e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[22]
                               4.104e-07           0   8.085e-06   8.495e-06   9.599e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[21]
                               4.109e-07           0   8.085e-06   8.496e-06   9.599e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[20]
                               4.116e-07           0   8.085e-06   8.496e-06     9.6e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[19]
                               5.042e-07           0   8.085e-06   8.589e-06   9.705e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[18]
                               4.108e-07           0   8.085e-06   8.495e-06   9.599e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[17]
                               4.196e-07           0   8.085e-06   8.504e-06   9.609e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[16]
                               4.105e-07           0   8.085e-06   8.495e-06   9.599e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[15]
                               4.112e-07           0   8.085e-06   8.496e-06   9.599e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[14]
                               4.196e-07           0   8.085e-06   8.504e-06   9.609e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[13]
                               4.105e-07           0   8.085e-06   8.495e-06   9.599e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[12]
                                4.11e-07           0   8.085e-06   8.496e-06   9.599e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[11]
                               4.104e-07           0   8.085e-06   8.495e-06   9.599e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[10]
                               4.108e-07           0   8.085e-06   8.495e-06   9.599e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[9]
                               4.536e-07           0   8.085e-06   8.538e-06   9.647e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[8]
                               4.108e-07           0   8.085e-06   8.495e-06   9.599e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[7]
                               4.104e-07           0   8.085e-06   8.495e-06   9.599e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[6]
                               5.042e-07           0   8.085e-06   8.589e-06   9.705e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[5]
                               4.105e-07           0   8.085e-06   8.495e-06   9.599e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[4]
                                4.11e-07           0   8.085e-06   8.496e-06   9.599e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[3]
                               4.108e-07           0   8.085e-06   8.495e-06   9.599e-06 
ys[0].xs[3].torus_switch_xy/n_in_x_reg_reg[0]
                               4.104e-07           0   8.085e-06   8.495e-06   9.599e-06 
ys[0].xs[3].torus_switch_xy/n_in_x_reg_reg[1]
                               4.104e-07           0   8.085e-06   8.495e-06   9.599e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[0]
                               4.104e-07           0   8.085e-06   8.495e-06   9.599e-06 
ys[0].xs[3].torus_switch_xy/n_in_y_reg_reg[0]
                               4.105e-07           0   8.085e-06   8.495e-06   9.599e-06 
ys[1].xs[0].client_xy/i_x_r_reg[1]
                                0.000138   2.549e-05   1.634e-05   0.0001799   0.0002032 
ys[1].xs[0].client_xy/i_x_r_reg[0]
                               0.0001682   4.661e-05   1.634e-05   0.0002312   0.0002612 
ys[1].xs[0].client_xy/i_y_r_reg[0]
                               0.0001621   3.731e-05   1.634e-05   0.0002158   0.0002438 
ys[1].xs[0].client_xy/i_y_r_reg[1]
                               0.0001418   3.932e-05   1.634e-05   0.0001974   0.0002231 
ys[1].xs[0].torus_switch_xy/dor_credit_inst
                                0.003839     0.01121   0.0007926     0.01584      0.0179 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[31]
                               3.932e-07           0   8.085e-06   8.478e-06   9.579e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[30]
                               3.931e-07           0   8.085e-06   8.478e-06   9.579e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[29]
                               3.931e-07           0   8.085e-06   8.478e-06   9.579e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[28]
                               4.029e-07           0   8.085e-06   8.488e-06    9.59e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[27]
                               6.362e-07           0   1.503e-05   1.567e-05    1.77e-05 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[26]
                               4.029e-07           0   8.085e-06   8.488e-06    9.59e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[25]
                               3.931e-07           0   8.085e-06   8.478e-06   9.579e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[24]
                               4.029e-07           0   8.085e-06   8.488e-06    9.59e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[23]
                               4.028e-07           0   8.085e-06   8.487e-06    9.59e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[22]
                               3.931e-07           0   8.085e-06   8.478e-06   9.579e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[21]
                               4.028e-07           0   8.085e-06   8.487e-06    9.59e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[20]
                               4.028e-07           0   8.085e-06   8.487e-06    9.59e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[19]
                                4.03e-07           0   8.085e-06   8.488e-06    9.59e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[18]
                               4.029e-07           0   8.085e-06   8.488e-06    9.59e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[17]
                               4.029e-07           0   8.085e-06   8.488e-06    9.59e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[16]
                               4.029e-07           0   8.085e-06   8.488e-06    9.59e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[15]
                               4.028e-07           0   8.085e-06   8.487e-06    9.59e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[14]
                               4.028e-07           0   8.085e-06   8.487e-06    9.59e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[13]
                               4.028e-07           0   8.085e-06   8.487e-06    9.59e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[12]
                               3.931e-07           0   8.085e-06   8.478e-06   9.579e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[11]
                               4.028e-07           0   8.085e-06   8.487e-06    9.59e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[10]
                                4.03e-07           0   8.085e-06   8.488e-06    9.59e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[9]
                               3.931e-07           0   8.085e-06   8.478e-06   9.579e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[8]
                               3.931e-07           0   8.085e-06   8.478e-06   9.579e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[7]
                               4.028e-07           0   8.085e-06   8.487e-06    9.59e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[6]
                               3.931e-07           0   8.085e-06   8.478e-06   9.579e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[5]
                               4.028e-07           0   8.085e-06   8.487e-06    9.59e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[4]
                               4.028e-07           0   8.085e-06   8.487e-06    9.59e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[3]
                               4.028e-07           0   8.085e-06   8.487e-06    9.59e-06 
ys[1].xs[0].torus_switch_xy/n_in_x_reg_reg[0]
                               3.932e-07           0   8.085e-06   8.478e-06   9.579e-06 
ys[1].xs[0].torus_switch_xy/n_in_x_reg_reg[1]
                               3.932e-07           0   8.085e-06   8.478e-06   9.579e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[0]
                               3.931e-07           0   8.085e-06   8.478e-06   9.579e-06 
ys[1].xs[0].torus_switch_xy/n_in_y_reg_reg[0]
                               3.932e-07           0   8.085e-06   8.478e-06   9.579e-06 
ys[1].xs[1].client_xy/i_x_r_reg[1]
                               0.0001341   3.215e-05   1.627e-05   0.0001825   0.0002062 
ys[1].xs[1].client_xy/i_x_r_reg[0]
                               0.0001596   3.508e-05   1.627e-05    0.000211   0.0002384 
ys[1].xs[1].client_xy/i_y_r_reg[0]
                               0.0001566    5.66e-05   1.627e-05   0.0002294   0.0002592 
ys[1].xs[1].client_xy/i_y_r_reg[1]
                               0.0001374   5.079e-05   1.627e-05   0.0002044    0.000231 
ys[1].xs[1].torus_switch_xy/dor_credit_inst
                                0.004565    0.008478   0.0009392     0.01398      0.0158 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[31]
                               3.941e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[30]
                               3.905e-07           0   8.085e-06   8.475e-06   9.576e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[29]
                               3.941e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[28]
                                3.94e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[27]
                               4.189e-07           0   8.085e-06   8.504e-06   9.608e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[26]
                                3.94e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[25]
                               4.491e-07           0   8.085e-06   8.534e-06   9.642e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[24]
                               3.905e-07           0   8.085e-06   8.475e-06   9.576e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[23]
                               4.189e-07           0   8.085e-06   8.504e-06   9.608e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[22]
                               3.905e-07           0   8.085e-06   8.475e-06   9.576e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[21]
                               3.905e-07           0   8.085e-06   8.475e-06   9.576e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[20]
                                3.94e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[19]
                               3.939e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[18]
                               3.905e-07           0   8.085e-06   8.475e-06   9.576e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[17]
                               3.905e-07           0   8.085e-06   8.475e-06   9.576e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[16]
                               4.491e-07           0   8.085e-06   8.534e-06   9.642e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[15]
                               8.984e-07           0   1.947e-05   2.037e-05   2.302e-05 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[14]
                               3.941e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[13]
                               3.905e-07           0   8.085e-06   8.475e-06   9.576e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[12]
                                3.94e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[11]
                               3.905e-07           0   8.085e-06   8.475e-06   9.576e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[10]
                               3.909e-07           0   8.085e-06   8.475e-06   9.577e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[9]
                               3.941e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[8]
                               3.905e-07           0   8.085e-06   8.475e-06   9.576e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[7]
                               3.941e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[6]
                               3.941e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[5]
                               4.189e-07           0   8.085e-06   8.504e-06   9.608e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[4]
                               3.905e-07           0   8.085e-06   8.475e-06   9.576e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[3]
                               3.941e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[1].xs[1].torus_switch_xy/n_in_x_reg_reg[0]
                               3.909e-07           0   8.085e-06   8.475e-06   9.577e-06 
ys[1].xs[1].torus_switch_xy/n_in_y_reg_reg[1]
                               3.939e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[1].xs[1].torus_switch_xy/n_in_x_reg_reg[1]
                               3.939e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[0]
                               3.323e-07           0   7.109e-06   7.441e-06   8.408e-06 
ys[1].xs[1].torus_switch_xy/n_in_y_reg_reg[0]
                               3.939e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[1].xs[2].client_xy/i_x_r_reg[1]
                               0.0001348   5.361e-05   1.627e-05   0.0002047   0.0002313 
ys[1].xs[2].client_xy/i_x_r_reg[0]
                               0.0001603   3.346e-05   1.627e-05     0.00021   0.0002373 
ys[1].xs[2].client_xy/i_y_r_reg[0]
                               0.0001571   4.487e-05   1.627e-05   0.0002183   0.0002466 
ys[1].xs[2].client_xy/i_y_r_reg[1]
                                0.000138   2.972e-05   1.627e-05    0.000184   0.0002079 
ys[1].xs[2].torus_switch_xy/dor_credit_inst
                                0.004448     0.01863   0.0009563     0.02404     0.02716 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[31]
                                4.18e-07           0   8.085e-06   8.503e-06   9.607e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[30]
                               4.131e-07           0   8.085e-06   8.498e-06   9.602e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[29]
                                4.18e-07           0   8.085e-06   8.503e-06   9.607e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[28]
                               4.131e-07           0   8.085e-06   8.498e-06   9.602e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[27]
                               3.854e-07           0   8.085e-06    8.47e-06    9.57e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[26]
                               3.856e-07           0   8.085e-06    8.47e-06   9.571e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[25]
                               3.856e-07           0   8.085e-06    8.47e-06   9.571e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[24]
                               3.856e-07           0   8.085e-06    8.47e-06   9.571e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[23]
                               3.856e-07           0   8.085e-06    8.47e-06   9.571e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[22]
                               3.856e-07           0   8.085e-06    8.47e-06   9.571e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[21]
                               3.856e-07           0   8.085e-06    8.47e-06   9.571e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[20]
                               3.856e-07           0   8.085e-06    8.47e-06   9.571e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[19]
                               3.856e-07           0   8.085e-06    8.47e-06   9.571e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[18]
                               3.856e-07           0   8.085e-06    8.47e-06   9.571e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[17]
                                4.18e-07           0   8.085e-06   8.503e-06   9.607e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[16]
                               3.856e-07           0   8.085e-06    8.47e-06   9.571e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[15]
                               3.856e-07           0   8.085e-06    8.47e-06   9.571e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[14]
                               3.856e-07           0   8.085e-06    8.47e-06   9.571e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[13]
                               4.131e-07           0   8.085e-06   8.498e-06   9.602e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[12]
                               3.856e-07           0   8.085e-06    8.47e-06   9.571e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[11]
                               3.856e-07           0   8.085e-06    8.47e-06   9.571e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[10]
                               4.131e-07           0   8.085e-06   8.498e-06   9.602e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[9]
                               4.131e-07           0   8.085e-06   8.498e-06   9.602e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[8]
                               3.856e-07           0   8.085e-06    8.47e-06   9.571e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[7]
                               3.856e-07           0   8.085e-06    8.47e-06   9.571e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[6]
                               3.856e-07           0   8.085e-06    8.47e-06   9.571e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[5]
                                4.18e-07           0   8.085e-06   8.503e-06   9.607e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[4]
                               3.856e-07           0   8.085e-06    8.47e-06   9.571e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[3]
                                4.18e-07           0   8.085e-06   8.503e-06   9.607e-06 
ys[1].xs[2].torus_switch_xy/n_in_x_reg_reg[0]
                               3.854e-07           0   8.085e-06    8.47e-06    9.57e-06 
ys[1].xs[2].torus_switch_xy/n_in_y_reg_reg[1]
                               4.131e-07           0   8.085e-06   8.498e-06   9.602e-06 
ys[1].xs[2].torus_switch_xy/n_in_x_reg_reg[1]
                               3.856e-07           0   8.085e-06    8.47e-06   9.571e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[0]
                               4.131e-07           0   8.085e-06   8.498e-06   9.602e-06 
ys[1].xs[2].torus_switch_xy/n_in_y_reg_reg[0]
                               4.131e-07           0   8.085e-06   8.498e-06   9.602e-06 
ys[1].xs[3].client_xy/i_x_r_reg[0]
                               0.0001479   6.628e-05   1.624e-05   0.0002304   0.0002604 
ys[1].xs[3].client_xy/i_x_r_reg[1]
                               0.0001271   3.332e-05   1.624e-05   0.0001766   0.0001996 
ys[1].xs[3].client_xy/i_y_r_reg[0]
                               0.0001487   3.552e-05   1.624e-05   0.0002004   0.0002265 
ys[1].xs[3].client_xy/i_y_r_reg[1]
                               0.0001317   2.699e-05   1.624e-05   0.0001749   0.0001976 
ys[1].xs[3].torus_switch_xy/dor_credit_inst
                                0.002211    0.005986   0.0005778    0.008775    0.009915 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[31]
                               4.326e-07           0   8.085e-06   8.517e-06   9.624e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[30]
                               4.326e-07           0   8.085e-06   8.517e-06   9.624e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[29]
                               4.286e-07           0   8.085e-06   8.513e-06   9.619e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[28]
                               3.939e-07           0   8.085e-06   8.478e-06    9.58e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[27]
                               6.272e-07           0   1.503e-05   1.566e-05   1.769e-05 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[26]
                               4.286e-07           0   8.085e-06   8.513e-06   9.619e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[25]
                               4.286e-07           0   8.085e-06   8.513e-06   9.619e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[24]
                               3.939e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[23]
                               4.326e-07           0   8.085e-06   8.517e-06   9.624e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[22]
                               4.044e-07           0   8.085e-06   8.489e-06   9.592e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[21]
                               4.044e-07           0   8.085e-06   8.489e-06   9.592e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[20]
                               4.326e-07           0   8.085e-06   8.517e-06   9.624e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[19]
                               3.938e-07           0   8.085e-06   8.478e-06    9.58e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[18]
                               3.938e-07           0   8.085e-06   8.478e-06    9.58e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[17]
                               4.326e-07           0   8.085e-06   8.517e-06   9.624e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[16]
                               3.938e-07           0   8.085e-06   8.478e-06    9.58e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[15]
                               3.954e-07           0   8.085e-06    8.48e-06   9.582e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[14]
                               4.044e-07           0   8.085e-06   8.489e-06   9.592e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[13]
                               3.938e-07           0   8.085e-06   8.478e-06    9.58e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[12]
                               4.326e-07           0   8.085e-06   8.517e-06   9.624e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[11]
                               4.045e-07           0   8.085e-06   8.489e-06   9.592e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[10]
                               3.939e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[9]
                               4.044e-07           0   8.085e-06   8.489e-06   9.592e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[8]
                               3.939e-07           0   8.085e-06   8.478e-06    9.58e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[7]
                               4.045e-07           0   8.085e-06   8.489e-06   9.592e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[6]
                               4.045e-07           0   8.085e-06   8.489e-06   9.592e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[5]
                               4.044e-07           0   8.085e-06   8.489e-06   9.592e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[4]
                               3.938e-07           0   8.085e-06   8.478e-06    9.58e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[3]
                               3.954e-07           0   8.085e-06    8.48e-06   9.582e-06 
ys[1].xs[3].torus_switch_xy/n_in_x_reg_reg[0]
                               4.044e-07           0   8.085e-06   8.489e-06   9.592e-06 
ys[1].xs[3].torus_switch_xy/n_in_y_reg_reg[1]
                               4.045e-07           0   8.085e-06   8.489e-06   9.592e-06 
ys[1].xs[3].torus_switch_xy/n_in_x_reg_reg[1]
                               4.045e-07           0   8.085e-06   8.489e-06   9.592e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[0]
                               4.045e-07           0   8.085e-06   8.489e-06   9.592e-06 
ys[1].xs[3].torus_switch_xy/n_in_y_reg_reg[0]
                               4.044e-07           0   8.085e-06   8.489e-06   9.592e-06 
ys[2].xs[0].client_xy/i_x_r_reg[1]
                               0.0001382   5.308e-05   1.634e-05   0.0002076   0.0002346 
ys[2].xs[0].client_xy/i_x_r_reg[0]
                               0.0001681   9.508e-05   1.634e-05   0.0002795   0.0003158 
ys[2].xs[0].client_xy/i_y_r_reg[0]
                               0.0001619   6.537e-05   1.634e-05   0.0002437   0.0002753 
ys[2].xs[0].client_xy/i_y_r_reg[1]
                               0.0001417   2.758e-05   1.634e-05   0.0001856   0.0002097 
ys[2].xs[0].torus_switch_xy/dor_credit_inst
                                0.005314     0.01328    0.001065     0.01966     0.02221 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[31]
                               3.851e-07           0   8.085e-06    8.47e-06    9.57e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[30]
                               4.021e-07           0   8.085e-06   8.487e-06   9.589e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[29]
                               3.852e-07           0   8.085e-06    8.47e-06    9.57e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[28]
                               4.021e-07           0   8.085e-06   8.487e-06   9.589e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[27]
                               8.799e-07           0   1.947e-05   2.035e-05     2.3e-05 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[26]
                               4.021e-07           0   8.085e-06   8.487e-06   9.589e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[25]
                               4.021e-07           0   8.085e-06   8.487e-06   9.589e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[24]
                               4.021e-07           0   8.085e-06   8.487e-06   9.589e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[23]
                               3.847e-07           0   8.085e-06   8.469e-06    9.57e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[22]
                               3.853e-07           0   8.085e-06    8.47e-06    9.57e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[21]
                               4.021e-07           0   8.085e-06   8.487e-06   9.589e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[20]
                               4.021e-07           0   8.085e-06   8.487e-06   9.589e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[19]
                               3.846e-07           0   8.085e-06   8.469e-06   9.569e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[18]
                               4.021e-07           0   8.085e-06   8.487e-06   9.589e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[17]
                               8.799e-07           0   1.947e-05   2.035e-05     2.3e-05 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[16]
                               4.021e-07           0   8.085e-06   8.487e-06   9.589e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[15]
                               4.021e-07           0   8.085e-06   8.487e-06   9.589e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[14]
                               4.021e-07           0   8.085e-06   8.487e-06   9.589e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[13]
                               4.021e-07           0   8.085e-06   8.487e-06   9.589e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[12]
                               4.021e-07           0   8.085e-06   8.487e-06   9.589e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[11]
                               4.021e-07           0   8.085e-06   8.487e-06   9.589e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[10]
                               4.021e-07           0   8.085e-06   8.487e-06   9.589e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[9]
                               4.021e-07           0   8.085e-06   8.487e-06   9.589e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[8]
                               8.798e-07           0   1.947e-05   2.035e-05     2.3e-05 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[7]
                               4.021e-07           0   8.085e-06   8.487e-06   9.589e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[6]
                               4.021e-07           0   8.085e-06   8.487e-06   9.589e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[5]
                               8.799e-07           0   1.947e-05   2.035e-05     2.3e-05 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[4]
                               4.021e-07           0   8.085e-06   8.487e-06   9.589e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[3]
                               4.021e-07           0   8.085e-06   8.487e-06   9.589e-06 
ys[2].xs[0].torus_switch_xy/n_in_x_reg_reg[0]
                               4.021e-07           0   8.085e-06   8.487e-06   9.589e-06 
ys[2].xs[0].torus_switch_xy/n_in_y_reg_reg[1]
                               4.021e-07           0   8.085e-06   8.487e-06   9.589e-06 
ys[2].xs[0].torus_switch_xy/n_in_x_reg_reg[1]
                               3.851e-07           0   8.085e-06    8.47e-06    9.57e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[0]
                               3.851e-07           0   8.085e-06    8.47e-06    9.57e-06 
ys[2].xs[0].torus_switch_xy/n_in_y_reg_reg[0]
                               3.849e-07           0   8.085e-06    8.47e-06    9.57e-06 
ys[2].xs[1].client_xy/i_x_r_reg[1]
                               0.0001352    2.82e-05   1.627e-05   0.0001796    0.000203 
ys[2].xs[1].client_xy/i_x_r_reg[0]
                               0.0001605   3.223e-05   1.627e-05    0.000209   0.0002361 
ys[2].xs[1].client_xy/i_y_r_reg[0]
                                0.000157    5.52e-05   1.627e-05   0.0002285   0.0002582 
ys[2].xs[1].client_xy/i_y_r_reg[1]
                               0.0001384   2.586e-05   1.627e-05   0.0001806    0.000204 
ys[2].xs[1].torus_switch_xy/dor_credit_inst
                                0.004579     0.01312    0.000946     0.01865     0.02107 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[27]
                               3.868e-07           0   8.085e-06   8.471e-06   9.572e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[26]
                               3.811e-07           0   8.085e-06   8.466e-06   9.565e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[25]
                               3.812e-07           0   8.085e-06   8.466e-06   9.566e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[24]
                               3.867e-07           0   8.085e-06   8.471e-06   9.572e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[23]
                               3.868e-07           0   8.085e-06   8.471e-06   9.572e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[22]
                               3.868e-07           0   8.085e-06   8.471e-06   9.572e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[21]
                               3.867e-07           0   8.085e-06   8.471e-06   9.572e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[20]
                               3.811e-07           0   8.085e-06   8.466e-06   9.565e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[19]
                               3.811e-07           0   8.085e-06   8.466e-06   9.565e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[18]
                               3.867e-07           0   8.085e-06   8.471e-06   9.572e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[17]
                               3.811e-07           0   8.085e-06   8.466e-06   9.565e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[16]
                               3.811e-07           0   8.085e-06   8.466e-06   9.565e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[15]
                               3.868e-07           0   8.085e-06   8.471e-06   9.572e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[14]
                               3.868e-07           0   8.085e-06   8.471e-06   9.572e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[13]
                               3.812e-07           0   8.085e-06   8.466e-06   9.566e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[12]
                               3.811e-07           0   8.085e-06   8.466e-06   9.566e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[11]
                               3.811e-07           0   8.085e-06   8.466e-06   9.565e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[10]
                               3.868e-07           0   8.085e-06   8.471e-06   9.572e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[9]
                               3.811e-07           0   8.085e-06   8.466e-06   9.566e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[8]
                               3.868e-07           0   8.085e-06   8.471e-06   9.572e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[7]
                               3.868e-07           0   8.085e-06   8.471e-06   9.572e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[6]
                               3.811e-07           0   8.085e-06   8.466e-06   9.566e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[5]
                               3.811e-07           0   8.085e-06   8.466e-06   9.566e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[4]
                               3.868e-07           0   8.085e-06   8.471e-06   9.572e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[3]
                               3.868e-07           0   8.085e-06   8.471e-06   9.572e-06 
ys[2].xs[1].torus_switch_xy/n_in_x_reg_reg[0]
                               3.868e-07           0   8.085e-06   8.471e-06   9.572e-06 
ys[2].xs[1].torus_switch_xy/n_in_y_reg_reg[1]
                               3.811e-07           0   8.085e-06   8.466e-06   9.565e-06 
ys[2].xs[1].torus_switch_xy/n_in_x_reg_reg[1]
                               3.811e-07           0   8.085e-06   8.466e-06   9.566e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[0]
                               3.812e-07           0   8.085e-06   8.466e-06   9.566e-06 
ys[2].xs[1].torus_switch_xy/n_in_y_reg_reg[0]
                               3.868e-07           0   8.085e-06   8.471e-06   9.572e-06 
ys[2].xs[2].client_xy/i_x_r_reg[1]
                               0.0001292   2.565e-05   1.627e-05   0.0001711   0.0001934 
ys[2].xs[2].client_xy/i_x_r_reg[0]
                               0.0001519   3.233e-05   1.627e-05   0.0002005   0.0002266 
ys[2].xs[2].client_xy/i_y_r_reg[0]
                               0.0001516   4.303e-05   1.627e-05   0.0002109   0.0002383 
ys[2].xs[2].client_xy/i_y_r_reg[1]
                                0.000134   3.728e-05   1.627e-05   0.0001875   0.0002119 
ys[2].xs[2].torus_switch_xy/dor_credit_inst
                                0.003719    0.009367   0.0009025     0.01399     0.01581 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[26]
                               4.633e-07           0   8.085e-06   8.548e-06   9.658e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[25]
                               3.873e-07           0   8.085e-06   8.472e-06   9.573e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[24]
                               4.633e-07           0   8.085e-06   8.548e-06   9.658e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[23]
                               3.869e-07           0   8.085e-06   8.472e-06   9.572e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[22]
                               3.873e-07           0   8.085e-06   8.472e-06   9.573e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[21]
                               3.869e-07           0   8.085e-06   8.472e-06   9.572e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[20]
                               4.633e-07           0   8.085e-06   8.548e-06   9.658e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[19]
                               3.869e-07           0   8.085e-06   8.472e-06   9.572e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[18]
                               3.873e-07           0   8.085e-06   8.472e-06   9.573e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[17]
                               3.869e-07           0   8.085e-06   8.472e-06   9.572e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[16]
                               4.633e-07           0   8.085e-06   8.548e-06   9.658e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[15]
                               3.869e-07           0   8.085e-06   8.472e-06   9.572e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[14]
                               3.873e-07           0   8.085e-06   8.472e-06   9.572e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[13]
                               4.633e-07           0   8.085e-06   8.548e-06   9.658e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[12]
                               3.873e-07           0   8.085e-06   8.472e-06   9.573e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[11]
                               3.869e-07           0   8.085e-06   8.471e-06   9.572e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[10]
                               4.633e-07           0   8.085e-06   8.548e-06   9.658e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[9]
                               4.633e-07           0   8.085e-06   8.548e-06   9.658e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[8]
                               4.022e-07           0   8.085e-06   8.487e-06   9.589e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[7]
                               4.633e-07           0   8.085e-06   8.548e-06   9.658e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[6]
                               3.869e-07           0   8.085e-06   8.472e-06   9.572e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[5]
                               3.869e-07           0   8.085e-06   8.472e-06   9.572e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[4]
                               4.633e-07           0   8.085e-06   8.548e-06   9.658e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[3]
                               3.868e-07           0   8.085e-06   8.471e-06   9.572e-06 
ys[2].xs[2].torus_switch_xy/n_in_x_reg_reg[0]
                               4.022e-07           0   8.085e-06   8.487e-06   9.589e-06 
ys[2].xs[2].torus_switch_xy/n_in_y_reg_reg[1]
                               4.022e-07           0   8.085e-06   8.487e-06   9.589e-06 
ys[2].xs[2].torus_switch_xy/n_in_x_reg_reg[1]
                               4.633e-07           0   8.085e-06   8.548e-06   9.658e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[0]
                               4.022e-07           0   8.085e-06   8.487e-06   9.589e-06 
ys[2].xs[2].torus_switch_xy/n_in_y_reg_reg[0]
                               3.869e-07           0   8.085e-06   8.472e-06   9.572e-06 
ys[2].xs[3].client_xy/i_x_r_reg[0]
                               0.0001477   2.886e-05   1.624e-05   0.0001928   0.0002178 
ys[2].xs[3].client_xy/i_x_r_reg[1]
                                0.000127    2.49e-05   1.624e-05   0.0001681     0.00019 
ys[2].xs[3].client_xy/i_y_r_reg[0]
                               0.0001487   3.105e-05   1.624e-05    0.000196   0.0002215 
ys[2].xs[3].client_xy/i_y_r_reg[1]
                               0.0001315   5.336e-05   1.624e-05   0.0002011   0.0002273 
ys[2].xs[3].torus_switch_xy/dor_credit_inst
                                0.003032    0.007073   0.0008323     0.01094     0.01236 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[26]
                               3.808e-07           0   8.085e-06   8.465e-06   9.565e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[25]
                               3.897e-07           0   8.085e-06   8.474e-06   9.575e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[24]
                               3.897e-07           0   8.085e-06   8.474e-06   9.575e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[23]
                               3.897e-07           0   8.085e-06   8.474e-06   9.575e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[22]
                                4.47e-07           0   8.085e-06   8.532e-06    9.64e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[21]
                               3.897e-07           0   8.085e-06   8.474e-06   9.575e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[20]
                               3.802e-07           0   8.085e-06   8.465e-06   9.564e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[19]
                               3.808e-07           0   8.085e-06   8.465e-06   9.565e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[18]
                                4.47e-07           0   8.085e-06   8.532e-06    9.64e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[17]
                               3.802e-07           0   8.085e-06   8.465e-06   9.564e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[16]
                               3.808e-07           0   8.085e-06   8.465e-06   9.565e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[15]
                               3.802e-07           0   8.085e-06   8.465e-06   9.564e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[14]
                               3.897e-07           0   8.085e-06   8.474e-06   9.575e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[13]
                               3.897e-07           0   8.085e-06   8.474e-06   9.575e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[12]
                               3.802e-07           0   8.085e-06   8.465e-06   9.564e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[11]
                                4.47e-07           0   8.085e-06   8.532e-06    9.64e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[10]
                               3.802e-07           0   8.085e-06   8.465e-06   9.564e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[9]
                               3.812e-07           0   8.085e-06   8.466e-06   9.566e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[8]
                               3.897e-07           0   8.085e-06   8.474e-06   9.575e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[7]
                               3.806e-07           0   8.085e-06   8.465e-06   9.565e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[6]
                                3.81e-07           0   8.085e-06   8.466e-06   9.565e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[5]
                               3.897e-07           0   8.085e-06   8.474e-06   9.575e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[4]
                               3.818e-07           0   8.085e-06   8.466e-06   9.566e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[3]
                               3.802e-07           0   8.085e-06   8.465e-06   9.564e-06 
ys[2].xs[3].torus_switch_xy/n_in_x_reg_reg[0]
                               3.808e-07           0   8.085e-06   8.465e-06   9.565e-06 
ys[2].xs[3].torus_switch_xy/n_in_y_reg_reg[1]
                                3.81e-07           0   8.085e-06   8.466e-06   9.565e-06 
ys[2].xs[3].torus_switch_xy/n_in_x_reg_reg[1]
                               3.811e-07           0   8.085e-06   8.466e-06   9.565e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[0]
                               3.811e-07           0   8.085e-06   8.466e-06   9.565e-06 
ys[2].xs[3].torus_switch_xy/n_in_y_reg_reg[0]
                               3.811e-07           0   8.085e-06   8.466e-06   9.565e-06 
ys[3].xs[0].client_xy/i_x_r_reg[1]
                               0.0001381   2.794e-05   1.634e-05   0.0001823    0.000206 
ys[3].xs[0].client_xy/i_x_r_reg[0]
                               0.0001682   4.875e-05   1.634e-05   0.0002333   0.0002636 
ys[3].xs[0].client_xy/i_y_r_reg[0]
                               0.0001617   3.516e-05   1.634e-05   0.0002132    0.000241 
ys[3].xs[0].client_xy/i_y_r_reg[1]
                               0.0001415   2.545e-05   1.634e-05   0.0001833   0.0002071 
ys[3].xs[0].torus_switch_xy/dor_credit_inst
                                 0.00336    0.005447   0.0006746    0.009481     0.01071 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[26]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[25]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[24]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[23]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[22]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[21]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[20]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[19]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[18]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[17]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[16]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[15]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[14]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[13]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[12]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[11]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[10]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[9]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[8]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[7]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[6]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[5]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[4]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[3]
                               4.391e-07           0   8.085e-06   8.524e-06   9.631e-06 
ys[3].xs[0].torus_switch_xy/n_in_x_reg_reg[0]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[0].torus_switch_xy/n_in_y_reg_reg[1]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[0].torus_switch_xy/n_in_x_reg_reg[1]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[0]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[0].torus_switch_xy/n_in_y_reg_reg[0]
                               4.013e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[1].client_xy/i_x_r_reg[1]
                               0.0001323   2.523e-05   1.627e-05   0.0001738   0.0001964 
ys[3].xs[1].client_xy/i_x_r_reg[0]
                               0.0001564   6.236e-05   1.627e-05    0.000235   0.0002656 
ys[3].xs[1].client_xy/i_y_r_reg[0]
                               0.0001544   3.696e-05   1.627e-05   0.0002077   0.0002346 
ys[3].xs[1].client_xy/i_y_r_reg[1]
                               0.0001361   3.098e-05   1.627e-05   0.0001833   0.0002072 
ys[3].xs[1].torus_switch_xy/dor_credit_inst
                                0.002294    0.008856   0.0004701     0.01162     0.01313 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[26]
                               3.077e-07           0   8.085e-06   8.392e-06   9.483e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[25]
                               3.077e-07           0   8.085e-06   8.392e-06   9.483e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[24]
                               4.496e-07           0   8.085e-06   8.534e-06   9.643e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[23]
                               3.077e-07           0   8.085e-06   8.392e-06   9.483e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[22]
                               4.496e-07           0   8.085e-06   8.534e-06   9.643e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[21]
                               4.496e-07           0   8.085e-06   8.534e-06   9.643e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[20]
                               3.077e-07           0   8.085e-06   8.392e-06   9.483e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[19]
                               4.476e-07           0   8.085e-06   8.532e-06   9.641e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[18]
                               4.496e-07           0   8.085e-06   8.534e-06   9.643e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[17]
                               4.476e-07           0   8.085e-06   8.532e-06   9.641e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[16]
                               4.476e-07           0   8.085e-06   8.532e-06   9.641e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[15]
                                4.65e-07           0   8.085e-06    8.55e-06    9.66e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[14]
                               3.077e-07           0   8.085e-06   8.392e-06   9.483e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[13]
                               3.077e-07           0   8.085e-06   8.392e-06   9.483e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[12]
                               3.077e-07           0   8.085e-06   8.392e-06   9.483e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[11]
                               4.476e-07           0   8.085e-06   8.532e-06   9.641e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[10]
                               4.496e-07           0   8.085e-06   8.534e-06   9.643e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[9]
                               3.077e-07           0   8.085e-06   8.392e-06   9.483e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[8]
                               4.496e-07           0   8.085e-06   8.534e-06   9.643e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[7]
                               3.077e-07           0   8.085e-06   8.392e-06   9.483e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[6]
                               3.077e-07           0   8.085e-06   8.392e-06   9.483e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[5]
                               3.077e-07           0   8.085e-06   8.392e-06   9.483e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[4]
                               3.077e-07           0   8.085e-06   8.392e-06   9.483e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[3]
                               4.496e-07           0   8.085e-06   8.534e-06   9.643e-06 
ys[3].xs[1].torus_switch_xy/n_in_x_reg_reg[0]
                               3.078e-07           0   8.085e-06   8.392e-06   9.483e-06 
ys[3].xs[1].torus_switch_xy/n_in_y_reg_reg[1]
                               3.077e-07           0   8.085e-06   8.392e-06   9.483e-06 
ys[3].xs[1].torus_switch_xy/n_in_x_reg_reg[1]
                               3.077e-07           0   8.085e-06   8.392e-06   9.483e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[0]
                               3.077e-07           0   8.085e-06   8.392e-06   9.483e-06 
ys[3].xs[1].torus_switch_xy/n_in_y_reg_reg[0]
                               3.077e-07           0   8.085e-06   8.392e-06   9.483e-06 
ys[3].xs[2].client_xy/i_x_r_reg[1]
                               0.0001321   4.229e-05   1.627e-05   0.0001906   0.0002154 
ys[3].xs[2].client_xy/i_x_r_reg[0]
                               0.0001565    5.75e-05   1.627e-05   0.0002303   0.0002602 
ys[3].xs[2].client_xy/i_y_r_reg[0]
                               0.0001542   3.006e-05   1.627e-05   0.0002005   0.0002266 
ys[3].xs[2].client_xy/i_y_r_reg[1]
                               0.0001357   2.781e-05   1.627e-05   0.0001798   0.0002032 
ys[3].xs[2].torus_switch_xy/dor_credit_inst
                                0.003789     0.01573    0.000751     0.02028     0.02291 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[26]
                               4.014e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[25]
                               4.014e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[24]
                               4.014e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[23]
                               4.014e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[22]
                               4.014e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[21]
                               4.014e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[20]
                               4.014e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[19]
                               3.809e-07           0   8.085e-06   8.466e-06   9.565e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[18]
                               4.014e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[17]
                               3.809e-07           0   8.085e-06   8.466e-06   9.565e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[16]
                               3.809e-07           0   8.085e-06   8.466e-06   9.565e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[15]
                               4.014e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[14]
                               4.014e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[13]
                               4.014e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[12]
                               3.822e-07           0   8.085e-06   8.467e-06   9.567e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[11]
                               4.014e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[10]
                               4.014e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[9]
                               3.809e-07           0   8.085e-06   8.466e-06   9.565e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[8]
                               4.014e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[7]
                               3.809e-07           0   8.085e-06   8.466e-06   9.565e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[6]
                               3.809e-07           0   8.085e-06   8.466e-06   9.565e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[5]
                               4.014e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[4]
                               4.014e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[3]
                               4.432e-07           0   8.085e-06   8.528e-06   9.636e-06 
ys[3].xs[2].torus_switch_xy/n_in_x_reg_reg[0]
                               4.432e-07           0   8.085e-06   8.528e-06   9.636e-06 
ys[3].xs[2].torus_switch_xy/n_in_y_reg_reg[1]
                               4.432e-07           0   8.085e-06   8.528e-06   9.636e-06 
ys[3].xs[2].torus_switch_xy/n_in_x_reg_reg[1]
                               4.014e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[0]
                               4.432e-07           0   8.085e-06   8.528e-06   9.636e-06 
ys[3].xs[2].torus_switch_xy/n_in_y_reg_reg[0]
                               4.014e-07           0   8.085e-06   8.486e-06   9.588e-06 
ys[3].xs[3].client_xy/i_x_r_reg[0]
                               0.0001494   2.956e-05   1.624e-05   0.0001952   0.0002205 
ys[3].xs[3].client_xy/i_x_r_reg[1]
                               0.0001282    2.71e-05   1.624e-05   0.0001715   0.0001938 
ys[3].xs[3].client_xy/i_y_r_reg[0]
                               0.0001497   3.129e-05   1.624e-05   0.0001972   0.0002228 
ys[3].xs[3].client_xy/i_y_r_reg[1]
                               0.0001329   3.589e-05   1.624e-05    0.000185    0.000209 
ys[3].xs[3].torus_switch_xy/dor_credit_inst
                                0.002331      0.0143   0.0006916     0.01732     0.01957 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[31]
                               3.925e-07           0   8.085e-06   8.477e-06   9.578e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[30]
                               3.926e-07           0   8.085e-06   8.477e-06   9.579e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[29]
                               3.925e-07           0   8.085e-06   8.477e-06   9.578e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[28]
                               3.941e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[27]
                               3.941e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[23]
                               3.925e-07           0   8.085e-06   8.477e-06   9.578e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[22]
                               3.925e-07           0   8.085e-06   8.477e-06   9.578e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[21]
                               3.941e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[20]
                               3.925e-07           0   8.085e-06   8.477e-06   9.578e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[19]
                               3.925e-07           0   8.085e-06   8.477e-06   9.578e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[18]
                               3.941e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[17]
                               3.944e-07           0   8.085e-06   8.479e-06   9.581e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[16]
                               3.941e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[15]
                               3.925e-07           0   8.085e-06   8.477e-06   9.578e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[14]
                               3.941e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[13]
                               3.941e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[12]
                               3.928e-07           0   8.085e-06   8.477e-06   9.579e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[11]
                               3.941e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[10]
                               3.925e-07           0   8.085e-06   8.477e-06   9.578e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[9]
                               3.941e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[8]
                               3.941e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[7]
                               3.941e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[6]
                               3.941e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[5]
                               3.941e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[4]
                               3.925e-07           0   8.085e-06   8.477e-06   9.578e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[3]
                               3.944e-07           0   8.085e-06   8.479e-06   9.581e-06 
ys[3].xs[3].torus_switch_xy/n_in_x_reg_reg[0]
                               3.941e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[3].xs[3].torus_switch_xy/n_in_y_reg_reg[1]
                               3.941e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[3].xs[3].torus_switch_xy/n_in_x_reg_reg[1]
                               3.941e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[0]
                               3.941e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[3].xs[3].torus_switch_xy/n_in_y_reg_reg[0]
                               3.941e-07           0   8.085e-06   8.479e-06    9.58e-06 
ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.152      0.2439      0.0843        1.48       1.672 
ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.161      0.3206      0.0831       1.565       1.768 
ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.148      0.2247     0.08355       1.456       1.645 
ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.139      0.1781     0.08182       1.399       1.581 
ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.138      0.1672     0.08225       1.388       1.568 
ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.152      0.2726     0.08301       1.508       1.704 
ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.147      0.2375     0.08235       1.466       1.657 
ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.149      0.2318     0.08163       1.462       1.652 
ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.146      0.3238     0.08339       1.553       1.755 
ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.152      0.2651      0.0834         1.5       1.695 
ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.134      0.1926     0.08164       1.408       1.591 
ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                    1.16      0.3082     0.08171        1.55       1.751 
ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.155      0.2749     0.08298       1.512       1.709 
ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.167      0.2685     0.08478       1.521       1.718 
ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.155      0.2739     0.08306       1.512       1.708 
ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.155      0.2697     0.08263       1.507       1.703 
ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.155      0.2197     0.08409       1.459       1.648 
ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.157      0.2573     0.08382       1.499       1.693 
ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                    1.16      0.2639      0.0839       1.508       1.704 
ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.148      0.2136     0.08449       1.446       1.634 
ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.157      0.3474     0.08633       1.591       1.797 
ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.139      0.1621     0.08431       1.385       1.565 
ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.162       0.296      0.0838       1.542       1.742 
ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.162       0.303     0.08422       1.549        1.75 
ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.147      0.2345     0.08285       1.464       1.655 
ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.175      0.3991     0.08703       1.661       1.877 
ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.146      0.2395     0.08173       1.467       1.658 
ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.156      0.2614     0.08333         1.5       1.695 
ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                    1.14      0.1772     0.08353       1.401       1.582 
ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.171      0.3458     0.08613       1.603       1.811 
ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.149      0.2309     0.08232       1.462       1.652 
ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.145       0.208     0.08312       1.436       1.623 
ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.153      0.2633     0.08385         1.5       1.695 
ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.159      0.2616     0.08413       1.505       1.701 
ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.152      0.2284     0.08385       1.464       1.655 
ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.161      0.2931     0.08336       1.537       1.737 
ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.164      0.3066     0.08399       1.555       1.757 
ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                    1.14       0.194     0.08241       1.417       1.601 
ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.142      0.2082     0.08352       1.434        1.62 
ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.148       0.225     0.08228       1.455       1.644 
ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.141      0.1848     0.08178       1.408       1.591 
ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.154      0.2646     0.08244       1.501       1.696 
ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.137      0.1695     0.08151       1.388       1.568 
ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.172      0.2983     0.08315       1.553       1.755 
ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                    1.15      0.2818     0.08571       1.517       1.714 
ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.143      0.2535     0.08341        1.48       1.673 
ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                    1.15      0.2833     0.08271       1.516       1.713 
ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.159       0.319     0.08224        1.56       1.763 
ys[0].xs[0].client_xy/regulator/add_31
                               0.0004909   0.0001446   0.0001759   0.0008113   0.0009167 
ys[0].xs[0].torus_switch_xy/east_conn_tx/add_67_G3
                               0.0005098   0.0001826   0.0001759   0.0008683   0.0009811 
ys[0].xs[0].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0004937   0.0002393   0.0001759   0.0009089    0.001027 
ys[0].xs[0].torus_switch_xy/east_conn_tx/add_67
                               0.0004934   0.0002471   0.0001759   0.0009164    0.001035 
ys[0].xs[1].client_xy/regulator/add_31
                               0.0004912   0.0001593   0.0001759   0.0008264   0.0009337 
ys[0].xs[1].torus_switch_xy/east_conn_tx/add_67_G3
                               0.0004915   0.0001685   0.0001759   0.0008359   0.0009445 
ys[0].xs[1].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0004909   0.0001736   0.0001759   0.0008404   0.0009495 
ys[0].xs[1].torus_switch_xy/east_conn_tx/add_67
                               0.0004907   0.0001622   0.0001759   0.0008288   0.0009364 
ys[0].xs[2].client_xy/regulator/add_31
                               0.0004908   0.0001352   0.0001759    0.000802   0.0009061 
ys[0].xs[2].torus_switch_xy/east_conn_tx/add_67_G3
                               0.0004952   0.0003541   0.0001759    0.001025    0.001158 
ys[0].xs[2].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0005036    0.000573   0.0001759    0.001252    0.001415 
ys[0].xs[2].torus_switch_xy/east_conn_tx/add_67
                               0.0004971   0.0002352   0.0001759   0.0009082    0.001026 
ys[0].xs[3].client_xy/regulator/add_31
                               0.0004911   0.0001454   0.0001759   0.0008123   0.0009178 
ys[0].xs[3].torus_switch_xy/east_conn_tx/add_67_G3
                               0.0005141   0.0006228   0.0001759    0.001313    0.001483 
ys[0].xs[3].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0004993   0.0002927   0.0001759   0.0009679    0.001094 
ys[0].xs[3].torus_switch_xy/east_conn_tx/add_67
                               0.0005033     0.00045   0.0001759    0.001129    0.001276 
ys[1].xs[0].client_xy/regulator/add_31
                               0.0004913   0.0001562   0.0001759   0.0008234   0.0009304 
ys[1].xs[0].torus_switch_xy/east_conn_tx/add_67_G3
                               0.0004908   0.0001691   0.0001759   0.0008358   0.0009443 
ys[1].xs[0].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0004909   0.0001705   0.0001759   0.0008373   0.0009461 
ys[1].xs[0].torus_switch_xy/east_conn_tx/add_67
                               0.0004908   0.0001688   0.0001759   0.0008355   0.0009441 
ys[1].xs[1].client_xy/regulator/add_31
                               0.0004911   0.0001464   0.0001759   0.0008134   0.0009191 
ys[1].xs[1].torus_switch_xy/east_conn_tx/add_67_G3
                               0.0004904   0.0001471   0.0001759   0.0008133    0.000919 
ys[1].xs[1].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0004905   0.0001559   0.0001759   0.0008223   0.0009291 
ys[1].xs[1].torus_switch_xy/east_conn_tx/add_67
                               0.0004907   0.0001516   0.0001759   0.0008182   0.0009245 
ys[1].xs[2].client_xy/regulator/add_31
                                0.000491   0.0001392   0.0001759    0.000806   0.0009108 
ys[1].xs[2].torus_switch_xy/east_conn_tx/add_67_G3
                                0.000558   0.0007341    0.000207    0.001499    0.001694 
ys[1].xs[2].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0004919    0.000175   0.0001759   0.0008427   0.0009522 
ys[1].xs[2].torus_switch_xy/east_conn_tx/add_67
                               0.0004912   0.0001855   0.0001759   0.0008526   0.0009634 
ys[1].xs[3].client_xy/regulator/add_31
                               0.0004913   0.0001626   0.0001759   0.0008298   0.0009376 
ys[1].xs[3].torus_switch_xy/east_conn_tx/add_67_G3
                               0.0004934   0.0002168   0.0001759   0.0008861    0.001001 
ys[1].xs[3].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0004924   0.0001772   0.0001759   0.0008455   0.0009554 
ys[1].xs[3].torus_switch_xy/east_conn_tx/add_67
                               0.0005009    0.000173   0.0001759   0.0008498   0.0009602 
ys[2].xs[0].client_xy/regulator/add_31
                                0.000491   0.0001508   0.0001759   0.0008177   0.0009239 
ys[2].xs[0].torus_switch_xy/east_conn_tx/add_67_G3
                               0.0004917   0.0002204   0.0001759    0.000888    0.001003 
ys[2].xs[0].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0004921   0.0001857   0.0001759   0.0008537   0.0009646 
ys[2].xs[0].torus_switch_xy/east_conn_tx/add_67
                               0.0004912   0.0001899   0.0001759   0.0008569   0.0009683 
ys[2].xs[1].client_xy/regulator/add_31
                               0.0004911   0.0001446   0.0001759   0.0008116    0.000917 
ys[2].xs[1].torus_switch_xy/east_conn_tx/add_67_G3
                               0.0004918   0.0001687   0.0001759   0.0008363    0.000945 
ys[2].xs[1].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0004968   0.0003293   0.0001759    0.001002    0.001132 
ys[2].xs[1].torus_switch_xy/east_conn_tx/add_67
                               0.0004907   0.0001415   0.0001759    0.000808    0.000913 
ys[2].xs[2].client_xy/regulator/add_31
                               0.0004909   0.0001446   0.0001759   0.0008113   0.0009167 
ys[2].xs[2].torus_switch_xy/east_conn_tx/add_67_G3
                               0.0004948   0.0001686   0.0001759   0.0008393   0.0009483 
ys[2].xs[2].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0004916   0.0001805   0.0001759    0.000848   0.0009582 
ys[2].xs[2].torus_switch_xy/east_conn_tx/add_67
                               0.0004914    0.000175   0.0001759   0.0008423   0.0009517 
ys[2].xs[3].client_xy/regulator/add_31
                               0.0004909   0.0001474   0.0001759   0.0008142   0.0009199 
ys[2].xs[3].torus_switch_xy/east_conn_tx/add_67_G3
                               0.0004985   0.0005436   0.0001759    0.001218    0.001376 
ys[2].xs[3].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0004959    0.000476   0.0001759    0.001148    0.001297 
ys[2].xs[3].torus_switch_xy/east_conn_tx/add_67
                               0.0004989     0.00056   0.0001759    0.001235    0.001395 
ys[3].xs[0].client_xy/regulator/add_31
                               0.0004907   0.0001366   0.0001759   0.0008032   0.0009076 
ys[3].xs[0].torus_switch_xy/east_conn_tx/add_67_G3
                               0.0005195    0.000175   0.0001759   0.0008704   0.0009835 
ys[3].xs[0].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0005158    0.000252   0.0001759   0.0009436    0.001066 
ys[3].xs[0].torus_switch_xy/east_conn_tx/add_67
                               0.0004904   0.0001575   0.0001759   0.0008238   0.0009308 
ys[3].xs[1].client_xy/regulator/add_31
                                0.000491   0.0001521   0.0001759    0.000819   0.0009254 
ys[3].xs[1].torus_switch_xy/east_conn_tx/add_67_G3
                               0.0004935   0.0002147   0.0001759    0.000884   0.0009989 
ys[3].xs[1].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0004963   0.0003366   0.0001759    0.001009     0.00114 
ys[3].xs[1].torus_switch_xy/east_conn_tx/add_67
                               0.0004949   0.0003063   0.0001759   0.0009771    0.001104 
ys[3].xs[2].client_xy/regulator/add_31
                               0.0004908   0.0001383   0.0001759    0.000805   0.0009096 
ys[3].xs[2].torus_switch_xy/east_conn_tx/add_67_G3
                               0.0005317   0.0006582   0.0001759    0.001366    0.001543 
ys[3].xs[2].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0004972   0.0003773   0.0001759     0.00105    0.001187 
ys[3].xs[2].torus_switch_xy/east_conn_tx/add_67
                               0.0005027   0.0003934   0.0001759    0.001072    0.001211 
ys[3].xs[3].client_xy/regulator/add_31
                               0.0004908   0.0001371   0.0001759   0.0008038   0.0009082 
ys[3].xs[3].torus_switch_xy/east_conn_tx/add_67_G3
                               0.0005136   0.0005499   0.0001759    0.001239      0.0014 
ys[3].xs[3].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0005152   0.0007301   0.0001759    0.001421    0.001606 
ys[3].xs[3].torus_switch_xy/east_conn_tx/add_67
                               0.0005026   0.0002257   0.0001759   0.0009042    0.001022 
ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                                0.000517   0.0005763   0.0001759    0.001269    0.001434 
ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006225   0.0003388   0.0001759    0.001137    0.001285 
ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                                0.000532   0.0006225   0.0001759     0.00133    0.001503 
ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006291   0.0003548   0.0001759     0.00116     0.00131 
ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0004976   0.0006836   0.0001759    0.001357    0.001533 
ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                               0.0006178   0.0003756   0.0001759    0.001169    0.001321 
ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0004957   0.0005829   0.0001759    0.001254    0.001417 
ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                                0.000613   0.0003494   0.0001759    0.001138    0.001286 
ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                               0.0004957   0.0005313   0.0001759    0.001203    0.001359 
ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006115   0.0003501   0.0001759    0.001138    0.001285 
ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0004959    0.000622   0.0001759    0.001294    0.001462 
ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                                0.000615   0.0003591   0.0001759     0.00115    0.001299 
ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0005261   0.0007661   0.0001759    0.001468    0.001659 
ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006361   0.0005228   0.0001759    0.001335    0.001508 
ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                               0.0005172   0.0005874   0.0001759    0.001281    0.001447 
ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006204   0.0003502   0.0001759    0.001146    0.001295 
ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0005457    0.002175   0.0001759    0.002897    0.003273 
ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                               0.0007143   0.0009316   0.0001759    0.001822    0.002058 
ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0005056    0.001068   0.0001759    0.001749    0.001977 
ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006317   0.0006394   0.0001759    0.001447    0.001635 
ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                               0.0004997   0.0004816   0.0001759    0.001157    0.001307 
ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006148   0.0003735   0.0001759    0.001164    0.001315 
ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0005347   0.0008703   0.0001759    0.001581    0.001786 
ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                               0.0006321   0.0006843   0.0001759    0.001492    0.001686 
ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0005088   0.0005377   0.0001759    0.001222    0.001381 
ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006191   0.0005672   0.0001759    0.001362    0.001539 
ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                               0.0004999   0.0006461   0.0001759    0.001322    0.001494 
ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006138   0.0003872   0.0001759    0.001177     0.00133 
ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0005044   0.0006055   0.0001759    0.001286    0.001453 
ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                               0.0006222   0.0003811   0.0001759    0.001179    0.001332 
ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0004953   0.0005051   0.0001759    0.001176    0.001329 
ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006109   0.0003893   0.0001759    0.001176    0.001329 
ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                               0.0004981   0.0006982   0.0001759    0.001372     0.00155 
ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006167   0.0003439   0.0001759    0.001137    0.001284 
ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0004983   0.0005208   0.0001759    0.001195     0.00135 
ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                               0.0006127   0.0003499   0.0001759    0.001138    0.001286 
ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0005096   0.0007412   0.0001759    0.001427    0.001612 
ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006244   0.0004238   0.0001759    0.001224    0.001383 
ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                                0.000499   0.0006283   0.0001759    0.001303    0.001472 
ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006173    0.000441   0.0001759    0.001234    0.001395 
ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0005429   0.0009863   0.0001759    0.001705    0.001927 
ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                               0.0006423   0.0004752   0.0001759    0.001293    0.001461 
ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0004976   0.0006309   0.0001759    0.001304    0.001474 
ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006164   0.0003879   0.0001759     0.00118    0.001333 
ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                               0.0005018   0.0005258   0.0001759    0.001203     0.00136 
ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006125   0.0003554   0.0001759    0.001144    0.001292 
ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0005036   0.0005812   0.0001759    0.001261    0.001424 
ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                               0.0006152   0.0005629   0.0001759    0.001354     0.00153 
ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0004997    0.000631   0.0001759    0.001307    0.001476 
ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006167   0.0004113   0.0001759    0.001204     0.00136 
ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                               0.0004972     0.00058   0.0001759    0.001253    0.001416 
ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006146   0.0003349   0.0001759    0.001125    0.001272 
ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0005078   0.0006043   0.0001759    0.001288    0.001455 
ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                               0.0006165    0.000335   0.0001759    0.001127    0.001274 
ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0005018   0.0009443   0.0001759    0.001622    0.001833 
ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006312   0.0009367   0.0001759    0.001744     0.00197 
ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                               0.0005086   0.0006601   0.0001759    0.001345    0.001519 
ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006208   0.0004363   0.0001759    0.001233    0.001393 
ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0005414   0.0008602   0.0001759    0.001577    0.001782 
ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                               0.0006456   0.0006115   0.0001759    0.001433    0.001619 
ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0004969   0.0007622   0.0001759    0.001435    0.001621 
ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006221   0.0007914   0.0001759    0.001589    0.001796 
ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                               0.0004993   0.0005983   0.0001759    0.001274    0.001439 
ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006136   0.0003567   0.0001759    0.001146    0.001295 
ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0004977   0.0006706   0.0001759    0.001344    0.001519 
ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                               0.0006192   0.0005331   0.0001759    0.001328    0.001501 
ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0004997    0.001246   0.0001759    0.001921    0.002171 
ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006389   0.0005122   0.0001759    0.001327    0.001499 
ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                               0.0005062   0.0006118   0.0001759    0.001294    0.001462 
ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006217   0.0003907   0.0001759    0.001188    0.001343 
ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0005141     0.00056   0.0001759     0.00125    0.001412 
ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                               0.0006202   0.0004061   0.0001759    0.001202    0.001358 
ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0005071   0.0005111   0.0001759    0.001194    0.001349 
ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006177   0.0004143   0.0001759    0.001208    0.001365 
ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                               0.0005101   0.0005365   0.0001759    0.001223    0.001381 
ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006173   0.0003874   0.0001759    0.001181    0.001334 
ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0005485   0.0005636   0.0001759    0.001288    0.001455 
ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                               0.0006178   0.0003653   0.0001759    0.001159     0.00131 
ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0005033   0.0005698   0.0001759    0.001249    0.001411 
ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006131   0.0003321   0.0001759    0.001121    0.001267 
ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                               0.0004957   0.0005151   0.0001759    0.001187    0.001341 
ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                                0.000612    0.000374   0.0001759    0.001162    0.001313 
ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0004956   0.0004983   0.0001759     0.00117    0.001322 
ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                               0.0006104   0.0003677   0.0001759    0.001154    0.001304 
ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0004962   0.0005621   0.0001759    0.001234    0.001395 
ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006129   0.0003727   0.0001759    0.001162    0.001312 
ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                               0.0005781    0.001673    0.000207    0.002458    0.002778 
ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006587   0.0004953   0.0001759     0.00133    0.001503 
ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0005103    0.001034   0.0001759     0.00172    0.001943 
ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                                0.000635   0.0006219   0.0001759    0.001433    0.001619 
ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0005015    0.001155   0.0001759    0.001832     0.00207 
ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006438    0.000754   0.0001759    0.001574    0.001778 
ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                                0.000502   0.0007892   0.0001759    0.001467    0.001658 
ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006288    0.000645   0.0001759     0.00145    0.001638 
ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0005155   0.0007769   0.0001759    0.001468    0.001659 
ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                               0.0006351    0.000446   0.0001759    0.001257     0.00142 
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: ys[1].xs[0].torus_switch_xy/CTS_ccl_a_buf_00871 (BUFFD16):          0.01658
*              Highest Leakage Power: ys[0].xs[0].torus_switch_xy/dor_credit_inst/FE_OFC11044_dor_w2e (BUFFD16):        0.0002596
*                Total Cap:      1.34645e-09 F
*                Total instances in design: 119142
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=4256.57MB/5918.11MB/4256.57MB)


*** Memory Usage v#1 (Current mem = 4404.371M, initial mem = 486.906M) ***
*** Message Summary: 4342 warning(s), 31 error(s)

--- Ending "Innovus" (totcpu=2:00:16, real=2:00:33, mem=4404.4M) ---
