
*** Running vivado
    with args -log wrapper_module.vds -m64 -mode batch -messageDb vivado.pb -notrace -source wrapper_module.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source wrapper_module.tcl -notrace
Command: synth_design -top wrapper_module -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 426.336 ; gain = 254.230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'wrapper_module' [F:/2018project/snake/snake_vga_game_vivado/src/wrapper_module.v:21]
INFO: [Synth 8-638] synthesizing module 'Navigation_State_Machine' [F:/2018project/snake/snake_vga_game_vivado/src/Navigation_State_Machine.v:21]
	Parameter Up bound to: 2'b00 
	Parameter Down bound to: 2'b01 
	Parameter Left bound to: 2'b10 
	Parameter Right bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'Navigation_State_Machine' (1#1) [F:/2018project/snake/snake_vga_game_vivado/src/Navigation_State_Machine.v:21]
INFO: [Synth 8-638] synthesizing module 'Master_State_Machine' [F:/2018project/snake/snake_vga_game_vivado/src/Master_State_Machine.v:21]
	Parameter IDLE bound to: 2'b00 
	Parameter PLAY bound to: 2'b01 
	Parameter WIN bound to: 2'b10 
	Parameter FAIL bound to: 2'b11 
	Parameter TIME_OUT bound to: 38'b00010110010110100000101111000000000000 
INFO: [Synth 8-226] default block is never used [F:/2018project/snake/snake_vga_game_vivado/src/Master_State_Machine.v:47]
WARNING: [Synth 8-567] referenced signal 'SCORE' should be on the sensitivity list [F:/2018project/snake/snake_vga_game_vivado/src/Master_State_Machine.v:46]
WARNING: [Synth 8-567] referenced signal 'Hit_wall_sig' should be on the sensitivity list [F:/2018project/snake/snake_vga_game_vivado/src/Master_State_Machine.v:46]
WARNING: [Synth 8-567] referenced signal 'Hit_body_sig' should be on the sensitivity list [F:/2018project/snake/snake_vga_game_vivado/src/Master_State_Machine.v:46]
WARNING: [Synth 8-567] referenced signal 'Hit_block_sig' should be on the sensitivity list [F:/2018project/snake/snake_vga_game_vivado/src/Master_State_Machine.v:46]
WARNING: [Synth 8-567] referenced signal 'time_cnt' should be on the sensitivity list [F:/2018project/snake/snake_vga_game_vivado/src/Master_State_Machine.v:46]
INFO: [Synth 8-256] done synthesizing module 'Master_State_Machine' (2#1) [F:/2018project/snake/snake_vga_game_vivado/src/Master_State_Machine.v:21]
INFO: [Synth 8-638] synthesizing module 'Target_Generate' [F:/2018project/snake/snake_vga_game_vivado/src/Target_Generate.v:21]
INFO: [Synth 8-638] synthesizing module 'LDSR8' [F:/2018project/snake/snake_vga_game_vivado/src/LDSR8.v:21]
	Parameter PRI_DATA bound to: 8'b00001010 
INFO: [Synth 8-256] done synthesizing module 'LDSR8' (3#1) [F:/2018project/snake/snake_vga_game_vivado/src/LDSR8.v:21]
INFO: [Synth 8-638] synthesizing module 'LDSR7' [F:/2018project/snake/snake_vga_game_vivado/src/LDSR7.v:21]
	Parameter PRI_DATA bound to: 7'b0110010 
INFO: [Synth 8-256] done synthesizing module 'LDSR7' (4#1) [F:/2018project/snake/snake_vga_game_vivado/src/LDSR7.v:21]
INFO: [Synth 8-256] done synthesizing module 'Target_Generate' (5#1) [F:/2018project/snake/snake_vga_game_vivado/src/Target_Generate.v:21]
INFO: [Synth 8-638] synthesizing module 'Snake_Control' [F:/2018project/snake/snake_vga_game_vivado/src/Snake_Control.v:21]
	Parameter SnakeLength bound to: 50 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter PLAY bound to: 2'b01 
	Parameter WIN bound to: 2'b10 
	Parameter FAIL bound to: 2'b11 
	Parameter Up bound to: 2'b00 
	Parameter Down bound to: 2'b01 
	Parameter Left bound to: 2'b10 
	Parameter Right bound to: 2'b11 
	Parameter TIME_1S bound to: 9999999 - type: integer 
	Parameter block1_x bound to: 8'b00011100 
	Parameter block1_y bound to: 7'b0001011 
	Parameter block2_x bound to: 8'b00101000 
	Parameter block2_y bound to: 7'b0001111 
	Parameter block3_x bound to: 8'b00110111 
	Parameter block3_y bound to: 7'b0100001 
	Parameter block4_x bound to: 8'b00111100 
	Parameter block4_y bound to: 7'b0111100 
	Parameter NONE bound to: 3'b000 
	Parameter HEAD bound to: 3'b001 
	Parameter BODY bound to: 3'b010 
	Parameter WALL bound to: 3'b011 
	Parameter BLOCK bound to: 3'b100 
INFO: [Synth 8-226] default block is never used [F:/2018project/snake/snake_vga_game_vivado/src/Snake_Control.v:132]
INFO: [Synth 8-226] default block is never used [F:/2018project/snake/snake_vga_game_vivado/src/Snake_Control.v:151]
WARNING: [Synth 8-567] referenced signal 'SnakeState_X' should be on the sensitivity list [F:/2018project/snake/snake_vga_game_vivado/src/Snake_Control.v:366]
WARNING: [Synth 8-567] referenced signal 'SnakeState_Y' should be on the sensitivity list [F:/2018project/snake/snake_vga_game_vivado/src/Snake_Control.v:366]
WARNING: [Synth 8-567] referenced signal 'Block_light_sig' should be on the sensitivity list [F:/2018project/snake/snake_vga_game_vivado/src/Snake_Control.v:366]
WARNING: [Synth 8-567] referenced signal 'Search_body_num' should be on the sensitivity list [F:/2018project/snake/snake_vga_game_vivado/src/Snake_Control.v:366]
INFO: [Synth 8-256] done synthesizing module 'Snake_Control' (6#1) [F:/2018project/snake/snake_vga_game_vivado/src/Snake_Control.v:21]
INFO: [Synth 8-638] synthesizing module 'Vga_module' [F:/2018project/snake/snake_vga_game_vivado/src/Vga_module.v:21]
INFO: [Synth 8-638] synthesizing module 'clk_div' [F:/2018project/snake/snake_vga_game_vivado/src/clk_div.v:21]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (7#1) [F:/2018project/snake/snake_vga_game_vivado/src/clk_div.v:21]
INFO: [Synth 8-638] synthesizing module 'Colour_Memory' [F:/2018project/snake/snake_vga_game_vivado/src/Colour_Memory.v:21]
	Parameter IDLE bound to: 2'b00 
	Parameter PLAY bound to: 2'b01 
	Parameter WIN bound to: 2'b10 
	Parameter FAIL bound to: 2'b11 
	Parameter NONE bound to: 3'b000 
	Parameter HEAD bound to: 3'b001 
	Parameter BODY bound to: 3'b010 
	Parameter WALL bound to: 3'b011 
	Parameter BLOCK bound to: 3'b100 
	Parameter HEAD_COLOR bound to: 3'b010 
	Parameter BODY_COLOR bound to: 3'b011 
INFO: [Synth 8-638] synthesizing module 'char_rom' [F:/2018project/snake/snake_vga_game_vivado/snake_vga_game_vivado/snake_vga_game_vivado.runs/synth_1/.Xil/Vivado-10304-/realtime/char_rom_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'char_rom' (8#1) [F:/2018project/snake/snake_vga_game_vivado/snake_vga_game_vivado/snake_vga_game_vivado.runs/synth_1/.Xil/Vivado-10304-/realtime/char_rom_stub.v:7]
INFO: [Synth 8-226] default block is never used [F:/2018project/snake/snake_vga_game_vivado/src/Colour_Memory.v:144]
INFO: [Synth 8-256] done synthesizing module 'Colour_Memory' (9#1) [F:/2018project/snake/snake_vga_game_vivado/src/Colour_Memory.v:21]
INFO: [Synth 8-638] synthesizing module 'VGA_Interface' [F:/2018project/snake/snake_vga_game_vivado/src/VGA_Interface.v:21]
	Parameter VertTimeToPulseWidthEnd bound to: 10'b0000000010 
	Parameter VertTimeToBackPorchEnd bound to: 10'b0000011111 
	Parameter VertTimeToDispayTimeEnd bound to: 10'b0111111111 
	Parameter VertTimeToFrontPorchEnd bound to: 10'b1000001001 
	Parameter HorzTimeToPulseWidthEnd bound to: 10'b0001100000 
	Parameter HorzTimeToBackPorchEnd bound to: 10'b0010010000 
	Parameter HorzTimeToDispayTimeEnd bound to: 10'b1100010000 
	Parameter HorzTimeToFrontPorchEnd bound to: 10'b1100100000 
INFO: [Synth 8-256] done synthesizing module 'VGA_Interface' (10#1) [F:/2018project/snake/snake_vga_game_vivado/src/VGA_Interface.v:21]
INFO: [Synth 8-256] done synthesizing module 'Vga_module' (11#1) [F:/2018project/snake/snake_vga_game_vivado/src/Vga_module.v:21]
INFO: [Synth 8-638] synthesizing module 'Generic_counter' [F:/2018project/snake/snake_vga_game_vivado/src/Generic_counter.v:21]
	Parameter COUNTER_WIDTH bound to: 17 - type: integer 
	Parameter COUNTER_MAX bound to: 99999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter' (12#1) [F:/2018project/snake/snake_vga_game_vivado/src/Generic_counter.v:21]
WARNING: [Synth 8-350] instance 'Bit17Counter' of module 'Generic_counter' requires 6 connections, but only 5 given [F:/2018project/snake/snake_vga_game_vivado/src/wrapper_module.v:131]
INFO: [Synth 8-638] synthesizing module 'Generic_counter__parameterized0' [F:/2018project/snake/snake_vga_game_vivado/src/Generic_counter.v:21]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter COUNTER_MAX bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter__parameterized0' (12#1) [F:/2018project/snake/snake_vga_game_vivado/src/Generic_counter.v:21]
WARNING: [Synth 8-350] instance 'Bit2Counter' of module 'Generic_counter' requires 6 connections, but only 5 given [F:/2018project/snake/snake_vga_game_vivado/src/wrapper_module.v:144]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_2way' [F:/2018project/snake/snake_vga_game_vivado/src/Multiplexer_2way.v:21]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_2way' (13#1) [F:/2018project/snake/snake_vga_game_vivado/src/Multiplexer_2way.v:21]
WARNING: [Synth 8-689] width (4) of port connection 'IN0' does not match port width (5) of module 'Multiplexer_2way' [F:/2018project/snake/snake_vga_game_vivado/src/wrapper_module.v:153]
WARNING: [Synth 8-689] width (4) of port connection 'IN1' does not match port width (5) of module 'Multiplexer_2way' [F:/2018project/snake/snake_vga_game_vivado/src/wrapper_module.v:154]
WARNING: [Synth 8-689] width (4) of port connection 'OUT' does not match port width (5) of module 'Multiplexer_2way' [F:/2018project/snake/snake_vga_game_vivado/src/wrapper_module.v:155]
INFO: [Synth 8-638] synthesizing module 'Seg7Display' [F:/2018project/snake/snake_vga_game_vivado/src/Seg7Display.v:21]
INFO: [Synth 8-226] default block is never used [F:/2018project/snake/snake_vga_game_vivado/src/Seg7Display.v:34]
INFO: [Synth 8-226] default block is never used [F:/2018project/snake/snake_vga_game_vivado/src/Seg7Display.v:44]
INFO: [Synth 8-256] done synthesizing module 'Seg7Display' (14#1) [F:/2018project/snake/snake_vga_game_vivado/src/Seg7Display.v:21]
INFO: [Synth 8-256] done synthesizing module 'wrapper_module' (15#1) [F:/2018project/snake/snake_vga_game_vivado/src/wrapper_module.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 426.336 ; gain = 254.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 426.336 ; gain = 254.230
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/2018project/snake/snake_vga_game_vivado/snake_vga_game_vivado/snake_vga_game_vivado.runs/synth_1/.Xil/Vivado-10304-/dcp/char_rom_in_context.xdc] for cell 'Vga_module_inst/Colour_Memory_inst/char_rom_inst'
Finished Parsing XDC File [F:/2018project/snake/snake_vga_game_vivado/snake_vga_game_vivado/snake_vga_game_vivado.runs/synth_1/.Xil/Vivado-10304-/dcp/char_rom_in_context.xdc] for cell 'Vga_module_inst/Colour_Memory_inst/char_rom_inst'
Parsing XDC File [F:/2018project/snake/snake_vga_game_vivado/snake_vga_game_vivado/snake_vga_game_vivado.srcs/constrs_1/new/snake_top.xdc]
Finished Parsing XDC File [F:/2018project/snake/snake_vga_game_vivado/snake_vga_game_vivado/snake_vga_game_vivado.srcs/constrs_1/new/snake_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/2018project/snake/snake_vga_game_vivado/snake_vga_game_vivado/snake_vga_game_vivado.srcs/constrs_1/new/snake_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/wrapper_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/wrapper_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 810.184 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 810.184 ; gain = 638.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 810.184 ; gain = 638.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 810.184 ; gain = 638.078
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "time_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [F:/2018project/snake/snake_vga_game_vivado/src/Snake_Control.v:151]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [F:/2018project/snake/snake_vga_game_vivado/src/Snake_Control.v:151]
INFO: [Synth 8-5546] ROM "SnakeState_X" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SnakeState_X" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SnakeState_Y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SnakeState_Y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Hit_wall_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Hit_wall_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Hit_wall_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Hit_wall_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Reached_Target" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "game_Score" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "SnakeState_X" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "SnakeState_X" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SnakeState_X" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SnakeState_Y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SnakeState_Y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Hit_wall_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Hit_wall_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Hit_wall_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Hit_wall_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Reached_Target" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "game_Score" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "SnakeState_X" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Hit_wall_sig" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CLK_25M" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "FrameCount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "COLOUR_IN" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "vcnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "HS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "HS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Vaild_x" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Vaild_x" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Vaild_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Vaild_y" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 810.184 ; gain = 638.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   4 Input     12 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               50 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 53    
	                7 Bit    Registers := 51    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 109   
+---Muxes : 
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 25    
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Navigation_State_Machine 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
Module Master_State_Machine 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module LDSR8 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module LDSR7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module Target_Generate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   5 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Snake_Control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               50 Bit    Registers := 1     
	                8 Bit    Registers := 50    
	                7 Bit    Registers := 50    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 100   
+---Muxes : 
	   2 Input     50 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 6     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Colour_Memory 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module VGA_Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module Generic_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module Generic_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
Module Multiplexer_2way 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module Seg7Display 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 810.184 ; gain = 638.078
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "game_Score" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "SnakeState_Y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SnakeState_X" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "SnakeState_X" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Hit_wall_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Hit_wall_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Hit_wall_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Vga_module_inst/Colour_Memory_inst/FrameCount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Vga_module_inst/VGA_Interface_inst/vcnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Vga_module_inst/VGA_Interface_inst/Vaild_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Vga_module_inst/VGA_Interface_inst/Vaild_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Vga_module_inst/VGA_Interface_inst/Vaild_x" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Vga_module_inst/VGA_Interface_inst/Vaild_x" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Vga_module_inst/VGA_Interface_inst/HS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Vga_module_inst/VGA_Interface_inst/HS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Vga_module_inst/VGA_Interface_inst/VS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Vga_module_inst/VGA_Interface_inst/VS" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 810.184 ; gain = 638.078
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 810.184 ; gain = 638.078

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Snake_Control_inst/i_1/\refresh_time_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Snake_Control_inst/i_1/\refresh_time_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Snake_Control_inst/i_1/\refresh_time_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Snake_Control_inst/i_1/\refresh_time_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Snake_Control_inst/i_1/\refresh_time_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Snake_Control_inst/i_1/\refresh_time_cnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Snake_Control_inst/i_1/\refresh_time_cnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Snake_Control_inst/\Snake_light_sig_reg[0] )
INFO: [Synth 8-3886] merging instance '\Vga_module_inst/Colour_Memory_inst/COLOUR_IN_reg[10] ' (FDE) to '\Vga_module_inst/Colour_Memory_inst/COLOUR_IN_reg[11] '
INFO: [Synth 8-3886] merging instance '\Vga_module_inst/VGA_Interface_inst/COLOUR_OUT_reg[10] ' (FDR) to '\Vga_module_inst/VGA_Interface_inst/COLOUR_OUT_reg[11] '
WARNING: [Synth 8-3332] Sequential element (\refresh_time_cnt_reg[0] ) is unused and will be removed from module Snake_Control.
WARNING: [Synth 8-3332] Sequential element (\refresh_time_cnt_reg[1] ) is unused and will be removed from module Snake_Control.
WARNING: [Synth 8-3332] Sequential element (\refresh_time_cnt_reg[2] ) is unused and will be removed from module Snake_Control.
WARNING: [Synth 8-3332] Sequential element (\refresh_time_cnt_reg[3] ) is unused and will be removed from module Snake_Control.
WARNING: [Synth 8-3332] Sequential element (\refresh_time_cnt_reg[4] ) is unused and will be removed from module Snake_Control.
WARNING: [Synth 8-3332] Sequential element (\refresh_time_cnt_reg[5] ) is unused and will be removed from module Snake_Control.
WARNING: [Synth 8-3332] Sequential element (\refresh_time_cnt_reg[6] ) is unused and will be removed from module Snake_Control.
WARNING: [Synth 8-3332] Sequential element (\Snake_light_sig_reg[49] ) is unused and will be removed from module Snake_Control.
WARNING: [Synth 8-3332] Sequential element (\Snake_light_sig_reg[0] ) is unused and will be removed from module Snake_Control.
WARNING: [Synth 8-3332] Sequential element (\Vga_module_inst/Colour_Memory_inst/COLOUR_IN_reg[10] ) is unused and will be removed from module wrapper_module.
WARNING: [Synth 8-3332] Sequential element (\Vga_module_inst/VGA_Interface_inst/COLOUR_OUT_reg[10] ) is unused and will be removed from module wrapper_module.
WARNING: [Synth 8-3332] Sequential element (\Bit2Counter/count_value_reg[1] ) is unused and will be removed from module wrapper_module.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 810.184 ; gain = 638.078
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 810.184 ; gain = 638.078

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 810.184 ; gain = 638.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 810.184 ; gain = 638.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 819.168 ; gain = 647.063
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 819.168 ; gain = 647.063

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 819.168 ; gain = 647.063
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop Vga_module_inst/VGA_Interface_inst/Vaild_display_reg is being inverted and renamed to Vga_module_inst/VGA_Interface_inst/Vaild_display_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 819.168 ; gain = 647.063
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 819.168 ; gain = 647.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 819.168 ; gain = 647.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 819.168 ; gain = 647.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 819.168 ; gain = 647.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 819.168 ; gain = 647.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |char_rom      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |char_rom |     1|
|2     |BUFG     |     2|
|3     |CARRY4   |    50|
|4     |LUT1     |   140|
|5     |LUT2     |    65|
|6     |LUT3     |    65|
|7     |LUT4     |   219|
|8     |LUT5     |    76|
|9     |LUT6     |   793|
|10    |MUXF7    |    18|
|11    |MUXF8    |     8|
|12    |FDRE     |   745|
|13    |FDSE     |   410|
|14    |IBUF     |     6|
|15    |OBUF     |    26|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------+--------------------------------+------+
|      |Instance                        |Module                          |Cells |
+------+--------------------------------+--------------------------------+------+
|1     |top                             |                                |  2879|
|2     |  Bit17Counter                  |Generic_counter                 |    60|
|3     |  Bit2Counter                   |Generic_counter__parameterized0 |     3|
|4     |  Master_State_Machine_inst     |Master_State_Machine            |   120|
|5     |  Navigation_State_Machine_inst |Navigation_State_Machine        |     4|
|6     |  Snake_Control_inst            |Snake_Control                   |  1894|
|7     |  Target_Generate_inst          |Target_Generate                 |    65|
|8     |    LDSR7_inst                  |LDSR7                           |    18|
|9     |    LDSR8_inst                  |LDSR8                           |    27|
|10    |  Vga_module_inst               |Vga_module                      |   699|
|11    |    Colour_Memory_inst          |Colour_Memory                   |   438|
|12    |    VGA_Interface_inst          |VGA_Interface                   |   250|
|13    |    clk_div_inst                |clk_div                         |    11|
+------+--------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 819.168 ; gain = 647.063
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 819.168 ; gain = 8.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 819.168 ; gain = 647.063
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
116 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 819.168 ; gain = 607.297
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 819.168 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 22 23:06:31 2018...
