
;; Function iowrite_example (iowrite_example, funcdef_no=1, decl_uid=5148, cgraph_uid=1, symbol_order=5)

verify found no changes in insn with uid = 14.
verify found no changes in insn with uid = 19.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Splitting with gen_split_82
;; SImode fixup for i10; addr 28, range (0,1018): 0xfe10000
;; SImode fixup for i15; addr 46, range (0,1018): `uart_1'
;; Emitting minipool after insn 43; address 88; align 4 (bytes)
;;  Offset 0, min -65536, max 1046 0xfe10000
;;  Offset 4, min -65536, max 1064 `uart_1'


iowrite_example

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 7 [r7] 13 [sp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 7 [r7] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 15 [pc]
;;  ref usage 	r0={7d,4u} r1={5d,2u} r2={3d} r3={9d,6u} r4={3d,6u} r5={3d,5u} r7={4d,8u} r12={5d} r13={5d,19u} r14={4d,4u} r15={3d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={1d,1u} 
;;    total ref usage 279{224d,55u,0e} in 33{31 regular + 2 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 32 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 32 3 33 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0]))) [4  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 5 r5))
            (use (reg/f:SI 7 r7))
            (use (reg:SI 14 lr))
        ]) ./test.c:46 292 {*push_multi}
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -16 [0xfffffffffffffff0])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                    (reg:SI 4 r4))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [4  S4 A32])
                    (reg:SI 5 r5))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 8 [0x8])) [4  S4 A32])
                    (reg/f:SI 7 r7))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 12 [0xc])) [4  S4 A32])
                    (reg:SI 12 ip))
            ])
        (nil)))
(insn/f 33 32 34 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -8 [0xfffffffffffffff8]))) ./test.c:46 4 {*arm_addsi3}
     (nil))
(insn 34 33 35 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 7 r7)
            ] UNSPEC_PRLG_STK)) ./test.c:46 293 {stack_tie}
     (nil))
(insn/f 35 34 36 2 (set (reg/f:SI 7 r7)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 0 [0]))) ./test.c:46 4 {*arm_addsi3}
     (nil))
(note 36 35 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 36 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 5 r5 [orig:111 SSB.1 ] [111])
        (const_int 268435456 [0x10000000])) 817 {*thumb2_movsi_insn}
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 3 r3 [orig:112 SSP.2 ] [112])
        (mem:SI (reg/f:SI 5 r5 [orig:111 SSB.1 ] [111]) [0 MEM[(void *)SSB.1_6]+0 S4 A32])) 817 {*thumb2_movsi_insn}
     (nil))
(insn 7 6 8 2 (parallel [
            (set (reg/f:SI 4 r4 [orig:113 SSP.2 ] [113])
                (plus:SI (reg/f:SI 3 r3 [orig:112 SSP.2 ] [112])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 100 cc))
        ]) 856 {*thumb2_addsi_short}
     (nil))
(insn 8 7 9 2 (set (mem:SI (reg/f:SI 5 r5 [orig:111 SSB.1 ] [111]) [0 MEM[(void *)SSB.1_6]+0 S4 A32])
        (reg/f:SI 4 r4 [orig:113 SSP.2 ] [113])) 817 {*thumb2_movsi_insn}
     (nil))
(insn 9 8 10 2 (set (mem:SI (reg/f:SI 4 r4 [orig:113 SSP.2 ] [113]) [0 MEM[(void *)SSP.2_8]+0 S4 A32])
        (reg:SI 14 lr)) 817 {*thumb2_movsi_insn}
     (nil))
(insn 10 9 11 2 (set (reg:SI 3 r3 [118])
        (mem:SI (label_ref 48) [0  S4 A32])) ./test.c:57 817 {*thumb2_movsi_insn}
     (nil))
(insn 11 10 12 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 7 r7)
                (const_int 4 [0x4])) [3 uart_2+0 S4 A32])
        (reg:SI 3 r3 [118])) ./test.c:57 817 {*thumb2_movsi_insn}
     (nil))
(insn 12 11 13 2 (set (reg:SI 1 r1)
        (mem/f/c:SI (plus:SI (reg/f:SI 7 r7)
                (const_int 4 [0x4])) [3 uart_2+0 S4 A32])) ./test.c:58 817 {*thumb2_movsi_insn}
     (nil))
(insn 13 12 14 2 (parallel [
            (set (reg:SI 0 r0)
                (const_int 1 [0x1]))
            (clobber (reg:CC 100 cc))
        ]) ./test.c:58 855 {*thumb2_movsi_shortim}
     (nil))
(call_insn 14 13 15 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("cputreg32") [flags 0x41]  <function_decl 0x7fdd2a107400 cputreg32>) [0 cputreg32 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./test.c:58 208 {*call_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(insn 15 14 16 2 (set (reg/f:SI 3 r3 [119])
        (mem:SI (const:SI (plus:SI (label_ref 48)
                    (const_int 4 [0x4]))) [0  S4 A32])) ./test.c:59 817 {*thumb2_movsi_insn}
     (nil))
(insn 16 15 17 2 (set (reg/f:SI 3 r3 [orig:110 uart_1.0_4 ] [110])
        (mem/f/c:SI (reg/f:SI 3 r3 [119]) [3 uart_1+0 S4 A32])) ./test.c:59 817 {*thumb2_movsi_insn}
     (nil))
(insn 17 16 18 2 (set (reg:SI 1 r1)
        (reg/f:SI 3 r3 [orig:110 uart_1.0_4 ] [110])) ./test.c:59 817 {*thumb2_movsi_insn}
     (nil))
(insn 18 17 19 2 (parallel [
            (set (reg:SI 0 r0)
                (const_int 1 [0x1]))
            (clobber (reg:CC 100 cc))
        ]) ./test.c:59 855 {*thumb2_movsi_shortim}
     (nil))
(call_insn 19 18 20 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("cputreg32") [flags 0x41]  <function_decl 0x7fdd2a107400 cputreg32>) [0 cputreg32 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./test.c:59 208 {*call_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(insn 20 19 21 2 (set (reg:SI 14 lr)
        (mem:SI (reg/f:SI 4 r4 [orig:113 SSP.2 ] [113]) [0 MEM[(void *)SSP.2_8]+0 S4 A32])) 817 {*thumb2_movsi_insn}
     (nil))
(insn 21 20 22 2 (parallel [
            (set (reg/f:SI 3 r3 [orig:116 SSP.2 ] [116])
                (plus:SI (reg/f:SI 4 r4 [orig:113 SSP.2 ] [113])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 100 cc))
        ]) 856 {*thumb2_addsi_short}
     (nil))
(insn 22 21 25 2 (set (mem:SI (reg/f:SI 5 r5 [orig:111 SSB.1 ] [111]) [0 MEM[(void *)SSB.1_6]+0 S4 A32])
        (reg/f:SI 3 r3 [orig:116 SSP.2 ] [116])) 817 {*thumb2_movsi_insn}
     (nil))
(insn 25 22 26 2 (clobber (reg/i:SI 0 r0)) ./test.c:75 -1
     (nil))
(insn 26 25 29 2 (clobber (reg:SI 3 r3 [orig:117 <retval> ] [117])) ./test.c:75 -1
     (nil))
(insn 29 26 24 2 (const_int 0 [0]) ./test.c:75 225 {nop}
     (nil))
(insn 24 29 27 2 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:117 <retval> ] [117])) ./test.c:75 817 {*thumb2_movsi_insn}
     (nil))
(insn 27 24 37 2 (use (reg/i:SI 0 r0)) ./test.c:75 -1
     (nil))
(note 37 27 38 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 38 37 39 2 (parallel [
            (set (reg/f:SI 7 r7)
                (plus:SI (reg/f:SI 7 r7)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 100 cc))
        ]) ./test.c:75 856 {*thumb2_addsi_short}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 r7)
            (plus:SI (reg/f:SI 7 r7)
                (const_int 8 [0x8])))
        (nil)))
(insn 39 38 40 2 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) ./test.c:75 219 {blockage}
     (nil))
(insn/f 40 39 41 2 (set (reg/f:SI 13 sp)
        (reg/f:SI 7 r7)) ./test.c:75 817 {*thumb2_movsi_insn}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (reg/f:SI 7 r7))
        (nil)))
(insn 41 40 44 2 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) ./test.c:75 310 {force_register_use}
     (nil))
(insn 44 41 42 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [4  S4 A32])
        (reg:SI 14 lr)) ./test.c:75 817 {*thumb2_movsi_insn}
     (nil))
(jump_insn 42 44 43 2 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [4  S4 A32]))
            (set/f (reg/f:SI 7 r7)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [4  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [4  S4 A32]))
        ]) ./test.c:75 295 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_CFA_RESTORE (reg/f:SI 7 r7)
        (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
            (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                (nil))))
 -> return)
(barrier 43 42 46)
(code_label 46 43 47 3 "" [0 uses])
(insn 47 46 48 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_ALIGN) -1
     (nil))
(code_label 48 47 49 2 "" [0 uses])
(insn 49 48 50 (unspec_volatile [
            (const_int 266403840 [0xfe10000])
        ] VUNSPEC_POOL_4) -1
     (nil))
(insn 50 49 51 (unspec_volatile [
            (symbol_ref:SI ("uart_1") [flags 0x2]  <var_decl 0x7fdd2a1bf1b0 uart_1>)
        ] VUNSPEC_POOL_4) -1
     (nil))
(insn 51 50 52 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_POOL_END) -1
     (nil))
(barrier 52 51 31)
(note 31 52 0 NOTE_INSN_DELETED)

;; Function main (main, funcdef_no=2, decl_uid=5152, cgraph_uid=2, symbol_order=6)

verify found no changes in insn with uid = 5.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


main

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 7 [r7] 13 [sp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 3 [r3] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 15 [pc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={3d,1u} r7={3d,3u} r12={3d} r13={3d,10u} r14={2d,2u} r15={2d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,1u} 
;;    total ref usage 129{110d,19u,0e} in 7{6 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 17 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 17 3 18 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [4  A8])
                (unspec:BLK [
                        (reg/f:SI 7 r7)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) ./test.c:150 292 {*push_multi}
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                    (reg/f:SI 7 r7))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [4  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 18 17 19 2 (set (reg/f:SI 7 r7)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 0 [0]))) ./test.c:150 4 {*arm_addsi3}
     (nil))
(note 19 18 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 19 5 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 5 2 6 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("iowrite_example") [flags 0x3]  <function_decl 0x7fdd2a1b8a00 iowrite_example>) [0 iowrite_example S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./test.c:151 209 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 6 5 13 2 (parallel [
            (set (reg:SI 3 r3 [orig:110 _3 ] [110])
                (const_int 0 [0]))
            (clobber (reg:CC 100 cc))
        ]) ./test.c:152 855 {*thumb2_movsi_shortim}
     (nil))
(insn 13 6 14 2 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:111 <retval> ] [111])) ./test.c:153 817 {*thumb2_movsi_insn}
     (nil))
(insn 14 13 20 2 (use (reg/i:SI 0 r0)) ./test.c:153 -1
     (nil))
(note 20 14 21 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 21 20 22 2 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg/f:SI 7 r7)
                (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [4  S4 A32]))
        ]) ./test.c:153 295 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_CFA_RESTORE (reg/f:SI 7 r7)
        (nil))
 -> return)
(barrier 22 21 16)
(note 16 22 0 NOTE_INSN_DELETED)
