module control(inst,mux_sel,alu_op,alu_src,xfer_size,dw,negative,overflow,zero,imm26,imm19);
input logic [31:0] inst;
input logic negative, overflow, zero;
output logic [8:0] mux_sel;
output logic [1:0] dw, alu_src;
output logic [2:0] alu_op;
output logic [3:0] xfer_size;
output logic [25:0] imm26;
output logic [18:0] imm19;

always_comb begin
case(inst[31:21])
11'b000101xxxxx: begin //B
mux_sel = 9'b1100xxxxx;
dw = 2'bxx;
alu_src = 2'bxx;
alu_op = 3'bxxx;
xfer_size = 4'bxxxx;
imm26 = inst[25:0];
imm19 = 19'bx;
end

11'b01010100xxx: begin //B.LT
mux_sel = {1'b0,(negative !== overflow), 7'b00xxxxx};
dw = 2'bxx;
alu_src = 2'bxx;
alu_op = 3'bxxx;
xfer_size = 4'bxxxx;
imm26 = 26'bx;
imm19 = inst[23:5];
end

11'b10110100xxx: begin // CBZ
mux_sel = {1'b0,zero,7'b00xxxxx};
dw = 2'bxx;
alu_src = 2'bxx;
alu_op = 3'bxxx;
xfer_size = 4'bxxxx;
imm26 = 26'bx;
imm19 = inst[23:5];
