Generated by Fabric Compiler ( version 2020.2-Lite <build 59895> ) at Thu Jul  6 18:55:06 2023


Cell Usage:
GTP_DFF                       4 uses
GTP_DFF_C                    26 uses
GTP_DFF_CE                   88 uses
GTP_DLATCH                    4 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      1 use
GTP_LUT2                     55 uses
GTP_LUT3                      1 use
GTP_LUT4                     29 uses
GTP_LUT5                     16 uses
GTP_LUT5CARRY                63 uses

I/O ports: 15
GTP_INBUF                   6 uses
GTP_OUTBUF                  9 uses

Mapping Summary:
Total LUTs: 165 of 17536 (0.94%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 165
Total Registers: 118 of 26304 (0.45%)
Total Latches: 4

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 15 of 240 (6.25%)


Number of unique control sets : 10
  CLK(nt_sys_clk)                                  : 4
  CLK(nt_sys_clk), C(~nt_sys_rst_n)                : 26
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N115)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N120)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N128)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N135)      : 2
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N142)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N149)      : 2
  G(N152)                                          : 2
  G(N155)                                          : 2


Number of DFF:CE Signals : 6
  N115(from GTP_LUT2:Z)                            : 21
  N120(from GTP_LUT2:Z)                            : 21
  N128(from GTP_LUT4:Z)                            : 21
  N135(from GTP_LUT4:Z)                            : 2
  N142(from GTP_LUT4:Z)                            : 21
  N149(from GTP_LUT4:Z)                            : 2

Number of DFF:CLK Signals : 1
  nt_sys_clk(from GTP_INBUF:O)                     : 118

Number of DFF:CP Signals : 1
  ~nt_sys_rst_n(from GTP_INV:Z)                    : 114

Number of DLATCH:G Signals : 2
  N152(from GTP_LUT2:Z)                            : 2
  N155(from GTP_LUT2:Z)                            : 2

Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF      | ADC     | APM     | CRYSTAL     | DLL     | DQSL     | DRM     | FLSIF     | FUSECODE     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | Distributed RAM     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| flow_led             | 169     | 118     | 0       | 0       | 0           | 0       | 0        | 0       | 0         | 0            | 0         | 0        | 15     | 0           | 0           | 0            | 0        | 0                   | 0       | 0        | 0          | 0             | 1         | 0        | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               118           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     287.770 MHz       1000.000          3.475        996.525
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.525       0.000              0            200
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.881       0.000              0            200
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.279       0.000              0            118
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : counter_t[0]/CLK (GTP_DFF_C)
Endpoint    : counter_t[0]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_t[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_t[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.619       4.710         counter_t[0]     
                                                                                   N7_mux4_7/I4 (GTP_LUT5)
                                   td                    0.283       4.993 r       N7_mux4_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.458         _N249            
                                                                                   N7_mux9_4/I4 (GTP_LUT5)
                                   td                    0.174       5.632 f       N7_mux9_4/Z (GTP_LUT5)
                                   net (fanout=21)       0.724       6.356         _N231            
                                                                                   N7_mux12/I3 (GTP_LUT4)
                                   td                    0.174       6.530 f       N7_mux12/Z (GTP_LUT4)
                                   net (fanout=1)        0.465       6.995         _N301            
                                                                                   N122[0]_0/I4 (GTP_LUT5)
                                   td                    0.164       7.159 r       N122[0]_0/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.159         _N311            
                                                                           r       counter_t[0]/D (GTP_DFF_C)

 Data arrival time                                                   7.159         Logic Levels: 4  
                                                                                   Logic: 1.120ns(33.009%), Route: 2.273ns(66.991%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_t[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -7.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.525                          
====================================================================================================

====================================================================================================

Startpoint  : dis_reg_b[2]/CLK (GTP_DFF_CE)
Endpoint    : nr_b/D (GTP_DFF)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       dis_reg_b[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.586       4.677         dis_reg_b[2]     
                                                                                   N108_mux5_3/I0 (GTP_LUT4)
                                   td                    0.261       4.938 f       N108_mux5_3/Z (GTP_LUT4)
                                   net (fanout=1)        0.465       5.403         _N571            
                                                                                   N108_mux7/I4 (GTP_LUT5)
                                   td                    0.174       5.577 f       N108_mux7/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.042         _N297            
                                                                                   N108_mux11_4/I4 (GTP_LUT5)
                                   td                    0.174       6.216 f       N108_mux11_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.681         _N265            
                                                                                   N108_mux20_8/I4 (GTP_LUT5)
                                   td                    0.164       6.845 r       N108_mux20_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       6.845         _N268            
                                                                           r       nr_b/D (GTP_DFF) 

 Data arrival time                                                   6.845         Logic Levels: 4  
                                                                                   Logic: 1.098ns(35.661%), Route: 1.981ns(64.339%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.555    1003.766         nt_sys_clk       
                                                                           r       nr_b/CLK (GTP_DFF)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -6.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.839                          
====================================================================================================

====================================================================================================

Startpoint  : dis_reg_a[2]/CLK (GTP_DFF_CE)
Endpoint    : nr_a/D (GTP_DFF)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_a[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       dis_reg_a[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.586       4.677         dis_reg_a[2]     
                                                                                   N61_mux5_3/I0 (GTP_LUT4)
                                   td                    0.261       4.938 f       N61_mux5_3/Z (GTP_LUT4)
                                   net (fanout=1)        0.465       5.403         _N540            
                                                                                   N61_mux7/I4 (GTP_LUT5)
                                   td                    0.174       5.577 f       N61_mux7/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.042         _N288            
                                                                                   N61_mux11_4/I4 (GTP_LUT5)
                                   td                    0.174       6.216 f       N61_mux11_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.681         _N261            
                                                                                   N61_mux20_8/I4 (GTP_LUT5)
                                   td                    0.164       6.845 r       N61_mux20_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       6.845         _N264            
                                                                           r       nr_a/D (GTP_DFF) 

 Data arrival time                                                   6.845         Logic Levels: 4  
                                                                                   Logic: 1.098ns(35.661%), Route: 1.981ns(64.339%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.555    1003.766         nt_sys_clk       
                                                                           r       nr_a/CLK (GTP_DFF)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -6.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.839                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[20]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_a[20]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_a[20]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_a[20]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_a[20]  
                                                                           f       dis_reg_a[20]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_a[20]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[2]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_a[2]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_a[2]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_a[2]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_a[2]   
                                                                           f       dis_reg_a[2]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_a[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : nr_b/CLK (GTP_DFF)
Endpoint    : nr_b_led/D (GTP_DFF)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.555       3.766         nt_sys_clk       
                                                                           r       nr_b/CLK (GTP_DFF)

                                   tco                   0.317       4.083 f       nr_b/Q (GTP_DFF) 
                                   net (fanout=2)        0.597       4.680         nt_nr_b          
                                                                           f       nr_b_led/D (GTP_DFF)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.555       3.766         nt_sys_clk       
                                                                           r       nr_b_led/CLK (GTP_DFF)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : nr_a/CLK (GTP_DFF)
Endpoint    : nr_a (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.555       3.766         nt_sys_clk       
                                                                           r       nr_a/CLK (GTP_DFF)

                                   tco                   0.317       4.083 f       nr_a/Q (GTP_DFF) 
                                   net (fanout=2)        0.943       5.026         nt_nr_a          
                                                                                   nr_a_obuf/I (GTP_OUTBUF)
                                   td                    2.409       7.435 f       nr_a_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.435         nr_a             
 nr_a                                                                      f       nr_a (port)      

 Data arrival time                                                   7.435         Logic Levels: 1  
                                                                                   Logic: 2.726ns(74.298%), Route: 0.943ns(25.702%)
====================================================================================================

====================================================================================================

Startpoint  : nr_b/CLK (GTP_DFF)
Endpoint    : nr_b (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.555       3.766         nt_sys_clk       
                                                                           r       nr_b/CLK (GTP_DFF)

                                   tco                   0.317       4.083 f       nr_b/Q (GTP_DFF) 
                                   net (fanout=2)        0.943       5.026         nt_nr_b          
                                                                                   nr_b_obuf/I (GTP_OUTBUF)
                                   td                    2.409       7.435 f       nr_b_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.435         nr_b             
 nr_b                                                                      f       nr_b (port)      

 Data arrival time                                                   7.435         Logic Levels: 1  
                                                                                   Logic: 2.726ns(74.298%), Route: 0.943ns(25.702%)
====================================================================================================

====================================================================================================

Startpoint  : nr_b_led/CLK (GTP_DFF)
Endpoint    : nr_b_led (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.555       3.766         nt_sys_clk       
                                                                           r       nr_b_led/CLK (GTP_DFF)

                                   tco                   0.317       4.083 f       nr_b_led/Q (GTP_DFF)
                                   net (fanout=1)        0.749       4.832         nt_nr_b_led      
                                                                                   nr_b_led_obuf/I (GTP_OUTBUF)
                                   td                    2.409       7.241 f       nr_b_led_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.241         nr_b_led         
 nr_b_led                                                                  f       nr_b_led (port)  

 Data arrival time                                                   7.241         Logic Levels: 1  
                                                                                   Logic: 2.726ns(78.446%), Route: 0.749ns(21.554%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_b                                                  0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.000       0.000         echo_b           
                                                                                   echo_b_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_b_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_b        
                                                                           r       echo_b1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_a                                                  0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.000       0.000         echo_a           
                                                                                   echo_a_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_a_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_a        
                                                                           r       echo_a1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : counter_t[11]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   N4/I (GTP_INV)   
                                   td                    0.000       1.211 f       N4/Z (GTP_INV)   
                                   net (fanout=114)      1.937       3.148         N4               
                                                                           f       counter_t[11]/C (GTP_DFF_C)

 Data arrival time                                                   3.148         Logic Levels: 2  
                                                                                   Logic: 1.211ns(38.469%), Route: 1.937ns(61.531%)
====================================================================================================

{sys_clk_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.279     499.899         0.620           Low Pulse Width                           trig/CLK     
 499.279     499.899         0.620           Low Pulse Width                           counter_e_a[0]/CLK
 499.279     499.899         0.620           Low Pulse Width                           nr_b/CLK     
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------+
| Type       | File Name                                               
+-----------------------------------------------------------------------+
| Input      | D:/VERILOG/flow_led/prj/compile/flow_led_comp.adf       
| Output     | D:/VERILOG/flow_led/prj/synthesize/flow_led_syn.adf     
|            | D:/VERILOG/flow_led/prj/synthesize/flow_led_syn.vm      
|            | D:/VERILOG/flow_led/prj/synthesize/flow_led.snr         
+-----------------------------------------------------------------------+


Flow Command: synthesize -ads -selected_syn_tool_opt 2 
Peak memory: 229,941,248 bytes
Total CPU  time to synthesize completion : 5.844 sec
Total real time to synthesize completion : 6.000 sec
