#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon May 13 16:00:13 2024
# Process ID: 24156
# Current directory: E:/project/display_1/display
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23244 E:\project\display_1\display\display.xpr
# Log file: E:/project/display_1/display/vivado.log
# Journal file: E:/project/display_1/display\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/project/display_1/display/display.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 953.121 ; gain = 237.422
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol inst, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:34]
INFO: [VRFC 10-2458] undeclared symbol clk_10, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:50]
INFO: [VRFC 10-2458] undeclared symbol locked, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:51]
INFO: [VRFC 10-2458] undeclared symbol sysclk_p, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:55]
INFO: [VRFC 10-2458] undeclared symbol sysclk_n, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:56]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'clk' might have multiple concurrent drivers [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 50 ns : File "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1227.328 ; gain = 61.992
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/project/display_1/display/display.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon May 13 16:13:06 2024] Launched synth_1...
Run output will be captured here: E:/project/display_1/display/display.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/inst_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol inst, assumed default net type wire [E:/project/display_1/display/display.srcs/sources_1/new/top.sv:39]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol clk_10, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:49]
INFO: [VRFC 10-2458] undeclared symbol locked, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:50]
INFO: [VRFC 10-2458] undeclared symbol sysclk_p, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:54]
INFO: [VRFC 10-2458] undeclared symbol sysclk_n, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:55]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'clk' might have multiple concurrent drivers [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 50 ns : File "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1245.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol clk_10, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:54]
INFO: [VRFC 10-2458] undeclared symbol locked, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:55]
INFO: [VRFC 10-2458] undeclared symbol sysclk_p, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:59]
INFO: [VRFC 10-2458] undeclared symbol sysclk_n, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:60]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'clk' might have multiple concurrent drivers [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 60 ns : File "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1245.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol clk_10, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:54]
INFO: [VRFC 10-2458] undeclared symbol locked, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:55]
INFO: [VRFC 10-2458] undeclared symbol sysclk_p, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:59]
INFO: [VRFC 10-2458] undeclared symbol sysclk_n, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:60]
INFO: [VRFC 10-2458] undeclared symbol res, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:128]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 's' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:128]
WARNING: [VRFC 10-3823] variable 'clk' might have multiple concurrent drivers [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:53]
WARNING: [VRFC 10-3823] variable 'seg1' might have multiple concurrent drivers [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:129]
WARNING: [VRFC 10-3823] variable 'seg2' might have multiple concurrent drivers [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:130]
WARNING: [VRFC 10-3823] variable 'seg3' might have multiple concurrent drivers [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:131]
WARNING: [VRFC 10-3823] variable 'seg4' might have multiple concurrent drivers [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:132]
WARNING: [VRFC 10-3823] variable 'ans' might have multiple concurrent drivers [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 60 ns : File "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1245.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'seg1' might have multiple concurrent drivers [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:132]
WARNING: [VRFC 10-3823] variable 'seg2' might have multiple concurrent drivers [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:133]
WARNING: [VRFC 10-3823] variable 'seg3' might have multiple concurrent drivers [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:134]
WARNING: [VRFC 10-3823] variable 'seg4' might have multiple concurrent drivers [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:135]
WARNING: [VRFC 10-3823] variable 'ans' might have multiple concurrent drivers [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:136]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 60 ns : File "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1245.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'seg1' might have multiple concurrent drivers [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:132]
WARNING: [VRFC 10-3823] variable 'seg2' might have multiple concurrent drivers [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:133]
WARNING: [VRFC 10-3823] variable 'seg3' might have multiple concurrent drivers [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:134]
WARNING: [VRFC 10-3823] variable 'seg4' might have multiple concurrent drivers [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:135]
WARNING: [VRFC 10-3823] variable 'ans' might have multiple concurrent drivers [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:136]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 60 ns : File "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1245.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
WARNING: [VRFC 10-3248] data object 'res' is already declared [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:89]
WARNING: [VRFC 10-3703] second declaration of 'res' ignored [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:89]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 60 ns : File "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1246.188 ; gain = 1.172
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 60 ns : File "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1246.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol raddr_1, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:93]
INFO: [VRFC 10-2458] undeclared symbol raddr_2, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:94]
INFO: [VRFC 10-2458] undeclared symbol re_1, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:95]
INFO: [VRFC 10-2458] undeclared symbol re_2, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:96]
INFO: [VRFC 10-2458] undeclared symbol rdata_1, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:97]
INFO: [VRFC 10-2458] undeclared symbol rdata_2, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:98]
INFO: [VRFC 10-2458] undeclared symbol aluop, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:99]
INFO: [VRFC 10-2458] undeclared symbol reg_1, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:100]
INFO: [VRFC 10-2458] undeclared symbol reg_2, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:101]
INFO: [VRFC 10-2458] undeclared symbol waddr, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:102]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:103]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'raddr_1' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:93]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'raddr_2' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rdata_1' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:97]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rdata_2' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:98]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'aluop' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'reg_1' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:100]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'reg_2' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:101]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'waddr' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:102]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'waddr' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wdata' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'raddr_1' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rdata_1' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'raddr_2' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rdata_2' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'aluop' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'reg_1' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:122]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'reg_2' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 60 ns : File "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1247.543 ; gain = 1.355
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/project/display_1/display/display.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon May 13 16:51:25 2024] Launched synth_1...
Run output will be captured here: E:/project/display_1/display/display.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol raddr_1, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:93]
INFO: [VRFC 10-2458] undeclared symbol raddr_2, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:94]
INFO: [VRFC 10-2458] undeclared symbol re_1, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:95]
INFO: [VRFC 10-2458] undeclared symbol re_2, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:96]
INFO: [VRFC 10-2458] undeclared symbol rdata_1, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:97]
INFO: [VRFC 10-2458] undeclared symbol rdata_2, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:98]
INFO: [VRFC 10-2458] undeclared symbol aluop, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:99]
INFO: [VRFC 10-2458] undeclared symbol reg_1, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:100]
INFO: [VRFC 10-2458] undeclared symbol reg_2, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:101]
INFO: [VRFC 10-2458] undeclared symbol waddr, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:102]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:103]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'raddr_1' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:93]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'raddr_2' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rdata_1' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:97]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rdata_2' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:98]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'aluop' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'reg_1' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:100]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'reg_2' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:101]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'waddr' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:102]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'waddr' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wdata' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'raddr_1' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rdata_1' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'raddr_2' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rdata_2' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'aluop' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'reg_1' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:122]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'reg_2' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:123]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/project/display_1/display/display.srcs/sources_1/new/regfile.sv" Line 2. Module regfile doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 60 ns : File "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1252.680 ; gain = 1.051
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'E:/project/display_1/display/display.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg900-2
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1419.027 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 413 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'regfile' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Common 17-344] 'open_run' was cancelled
INFO: [Vivado 12-5357] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol raddr_1, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:91]
INFO: [VRFC 10-2458] undeclared symbol raddr_2, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:92]
INFO: [VRFC 10-2458] undeclared symbol re_1, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:93]
INFO: [VRFC 10-2458] undeclared symbol re_2, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:94]
INFO: [VRFC 10-2458] undeclared symbol rdata_1, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:95]
INFO: [VRFC 10-2458] undeclared symbol rdata_2, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:96]
INFO: [VRFC 10-2458] undeclared symbol aluop, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:97]
INFO: [VRFC 10-2458] undeclared symbol reg_1, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:98]
INFO: [VRFC 10-2458] undeclared symbol reg_2, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:99]
INFO: [VRFC 10-2458] undeclared symbol waddr, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:100]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'raddr_1' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:91]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'raddr_2' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:92]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rdata_1' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:95]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rdata_2' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:96]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'aluop' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:97]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'reg_1' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:98]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'reg_2' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'waddr' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:100]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'waddr' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wdata' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'raddr_1' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rdata_1' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:112]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'raddr_2' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rdata_2' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'aluop' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:119]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'reg_1' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'reg_2' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:121]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/project/display_1/display/display.srcs/sources_1/new/regfile.sv" Line 2. Module regfile doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 600 ns : File "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1419.160 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol raddr_1, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:93]
INFO: [VRFC 10-2458] undeclared symbol raddr_2, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:94]
INFO: [VRFC 10-2458] undeclared symbol re_1, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:95]
INFO: [VRFC 10-2458] undeclared symbol re_2, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:96]
INFO: [VRFC 10-2458] undeclared symbol rdata_1, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:97]
INFO: [VRFC 10-2458] undeclared symbol rdata_2, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:98]
INFO: [VRFC 10-2458] undeclared symbol aluop, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:99]
INFO: [VRFC 10-2458] undeclared symbol reg_1, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:100]
INFO: [VRFC 10-2458] undeclared symbol reg_2, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:101]
INFO: [VRFC 10-2458] undeclared symbol waddr, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:102]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:103]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'raddr_1' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:93]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'raddr_2' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rdata_1' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:97]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rdata_2' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:98]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'aluop' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'reg_1' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:100]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'reg_2' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:101]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'waddr' [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 600 ns : File "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1419.160 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/project/display_1/display/display.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon May 13 17:38:39 2024] Launched synth_1...
Run output will be captured here: E:/project/display_1/display/display.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/inst_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'immo' is driven by invalid combination of procedural drivers [E:/project/display_1/display/display.srcs/sources_1/new/inst_dec.sv:44]
WARNING: [VRFC 10-2921] 'immo' driven by this always_comb block should not be driven by any other process [E:/project/display_1/display/display.srcs/sources_1/new/inst_dec.sv:46]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/project/display_1/display/display.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/project/display_1/display/display.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon May 13 17:44:29 2024] Launched synth_1...
Run output will be captured here: E:/project/display_1/display/display.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon May 13 17:56:07 2024] Launched synth_1...
Run output will be captured here: E:/project/display_1/display/display.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/inst_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/project/display_1/display/display.srcs/sources_1/new/inst_dec.sv" Line 3. Module inst_dec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 600 ns : File "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1439.957 ; gain = 11.734
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/project/display_1/display/display.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon May 13 17:59:21 2024] Launched synth_1...
Run output will be captured here: E:/project/display_1/display/display.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/inst_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/project/display_1/display/display.srcs/sources_1/new/inst_dec.sv" Line 3. Module inst_dec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 600 ns : File "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1456.711 ; gain = 1.434
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/project/display_1/display/display.srcs/sources_1/new/inst_dec.sv" Line 3. Module inst_dec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project/display_1/display/display.srcs/sources_1/new/regfile.sv" Line 2. Module regfile doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 600 ns : File "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1463.660 ; gain = 2.617
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/inst_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/project/display_1/display/display.srcs/sources_1/new/inst_dec.sv" Line 3. Module inst_dec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project/display_1/display/display.srcs/sources_1/new/regfile.sv" Line 2. Module regfile doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 600 ns : File "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1469.203 ; gain = 2.492
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/project/display_1/display/display.srcs/sources_1/new/inst_dec.sv" Line 3. Module inst_dec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project/display_1/display/display.srcs/sources_1/new/regfile.sv" Line 2. Module regfile doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 600 ns : File "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1474.457 ; gain = 5.254
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/project/display_1/display/display.srcs/sources_1/new/inst_dec.sv" Line 3. Module inst_dec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project/display_1/display/display.srcs/sources_1/new/regfile.sv" Line 2. Module regfile doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 600 ns : File "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1481.465 ; gain = 6.152
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/project/display_1/display/display.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon May 13 18:58:21 2024] Launched synth_1...
Run output will be captured here: E:/project/display_1/display/display.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/inst_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv:126]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/project/display_1/display/display.srcs/sources_1/new/inst_dec.sv" Line 3. Module inst_dec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project/display_1/display/display.srcs/sources_1/new/regfile.sv" Line 2. Module regfile doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 600 ns : File "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1487.801 ; gain = 1.652
close_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Simtcl 6-16] Simulation closed
INFO: [Common 17-344] 'close_sim' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/inst_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/project/display_1/display/display.srcs/sources_1/new/inst_dec.sv" Line 3. Module inst_dec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project/display_1/display/display.srcs/sources_1/new/regfile.sv" Line 2. Module regfile doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
source top_tb.tcl
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/project/display_1/display/display.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon May 13 19:06:18 2024] Launched synth_1...
Run output will be captured here: E:/project/display_1/display/display.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 600 ns : File "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1503.195 ; gain = 9.137
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/project/display_1/display/display.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon May 13 19:24:08 2024] Launched synth_1...
Run output will be captured here: E:/project/display_1/display/display.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/inst_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_1/display/display.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/project/display_1/display/display.srcs/sources_1/new/inst_dec.sv" Line 3. Module inst_dec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project/display_1/display/display.srcs/sources_1/new/regfile.sv" Line 2. Module regfile doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 600 ns : File "E:/project/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1508.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 13 19:40:13 2024...
