
---------- Begin Simulation Statistics ----------
final_tick                               158392689000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 217151                       # Simulator instruction rate (inst/s)
host_mem_usage                                 722636                       # Number of bytes of host memory used
host_op_rate                                   217584                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   460.51                       # Real time elapsed on the host
host_tick_rate                              343951205                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.158393                       # Number of seconds simulated
sim_ticks                                158392689000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.562061                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104278                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113534                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83519                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635734                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                299                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             790                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              491                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4390259                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66047                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.583927                       # CPI: cycles per instruction
system.cpu.discardedOps                        196793                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42629215                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485721                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033989                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        25967472                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.631342                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        158392689                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132425217                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        56805                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        130064                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          173                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       696411                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          174                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1393202                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            175                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 158392689000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18291                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        40181                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16615                       # Transaction distribution
system.membus.trans_dist::ReadExReq             54977                       # Transaction distribution
system.membus.trans_dist::ReadExResp            54977                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18291                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       203332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 203332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29042944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29042944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             73268                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   73268    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               73268                       # Request fanout histogram
system.membus.respLayer1.occupancy         1270232750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           772960000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 158392689000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            379899                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       715589                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          185                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           37606                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           316894                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          316894                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           313                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       379586                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2089184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2089995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       127488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    351203328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              351330816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           56971                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10286336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           753764                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000466                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021636                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 753414     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    349      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             753764                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6797946000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6268323996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2817000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 158392689000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   41                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               623480                       # number of demand (read+write) hits
system.l2.demand_hits::total                   623521                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  41                       # number of overall hits
system.l2.overall_hits::.cpu.data              623480                       # number of overall hits
system.l2.overall_hits::total                  623521                       # number of overall hits
system.l2.demand_misses::.cpu.inst                272                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              73000                       # number of demand (read+write) misses
system.l2.demand_misses::total                  73272                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               272                       # number of overall misses
system.l2.overall_misses::.cpu.data             73000                       # number of overall misses
system.l2.overall_misses::total                 73272                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32204000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9706750000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9738954000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32204000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9706750000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9738954000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              313                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           696480                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               696793                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             313                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          696480                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              696793                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.869010                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.104813                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.105156                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.869010                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.104813                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.105156                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 118397.058824                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 132969.178082                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 132915.083524                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 118397.058824                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 132969.178082                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 132915.083524                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               40181                       # number of writebacks
system.l2.writebacks::total                     40181                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           272                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         72996                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             73268                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          272                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        72996                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            73268                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26764000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8246236000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8273000000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26764000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8246236000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8273000000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.869010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.104807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.105150                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.869010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.104807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.105150                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 98397.058824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 112968.327032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112914.232680                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 98397.058824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 112968.327032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112914.232680                       # average overall mshr miss latency
system.l2.replacements                          56971                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       675408                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           675408                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       675408                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       675408                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          175                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              175                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          175                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          175                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            261917                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                261917                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           54977                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               54977                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7572493000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7572493000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        316894                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            316894                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.173487                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.173487                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 137739.290976                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 137739.290976                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        54977                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          54977                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6472953000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6472953000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.173487                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.173487                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 117739.290976                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 117739.290976                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          272                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              272                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32204000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32204000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          313                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            313                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.869010                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.869010                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 118397.058824                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 118397.058824                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          272                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          272                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26764000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26764000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.869010                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.869010                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 98397.058824                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 98397.058824                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        361563                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            361563                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18023                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18023                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2134257000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2134257000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       379586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        379586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.047481                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047481                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 118418.520779                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118418.520779                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18019                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18019                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1773283000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1773283000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.047470                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.047470                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 98411.843055                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98411.843055                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 158392689000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16048.100868                       # Cycle average of tags in use
system.l2.tags.total_refs                     1393025                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     73355                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.990185                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.662791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        42.437553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15966.000525                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.974487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979498                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16382                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  22361819                       # Number of tag accesses
system.l2.tags.data_accesses                 22361819                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 158392689000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          69632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18686976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18756608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        69632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         69632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10286336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10286336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           72996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               73268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        40181                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              40181                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            439616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         117978779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             118418395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       439616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           439616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       64941987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             64941987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       64941987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           439616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        117978779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            183360382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    160724.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    291980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.017186968250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9746                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9746                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              430336                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             151033                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       73268                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40181                       # Number of write requests accepted
system.mem_ctrls.readBursts                    293072                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   160724                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10108                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10296398750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1465340000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15791423750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35133.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53883.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   262420                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  144943                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                293072                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               160724                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   57974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   58056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   64407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        46402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    625.855782                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   509.627336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   354.493977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          599      1.29%      1.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          963      2.08%      3.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17730     38.21%     41.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          557      1.20%     42.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3902      8.41%     51.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          671      1.45%     52.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3655      7.88%     60.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          413      0.89%     61.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17912     38.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        46402                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.059101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.427988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    194.033757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         9738     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            3      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9746                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9746                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.488508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.441844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.334440                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8348     85.66%     85.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               85      0.87%     86.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              421      4.32%     90.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      0.11%     90.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              819      8.40%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               14      0.14%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.02%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.04%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.07%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               34      0.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9746                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18756352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10284608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18756608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10286336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       118.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        64.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    118.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     64.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  156771467000                       # Total gap between requests
system.mem_ctrls.avgGap                    1381867.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        69632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18686720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10284608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 439616.250217205379                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 117977162.443400397897                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 64931077.721649132669                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1088                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       291984                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       160724                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     42949000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  15748474750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3318025399250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39475.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     53936.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20644243.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            164369940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             87364695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1044724800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          417855780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12503006880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15296952060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      47941149120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        77455423275                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        489.008828                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 124433260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5288920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28670509000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            166940340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             88730895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1047780720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          420982560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12503006880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14939897220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      48241826880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        77409165495                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        488.716783                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 125221695000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5288920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27882074000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    158392689000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 158392689000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7611880                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7611880                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7611880                       # number of overall hits
system.cpu.icache.overall_hits::total         7611880                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          313                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            313                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          313                       # number of overall misses
system.cpu.icache.overall_misses::total           313                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34953000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34953000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34953000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34953000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7612193                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7612193                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7612193                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7612193                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000041                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000041                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 111670.926518                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 111670.926518                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 111670.926518                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 111670.926518                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          185                       # number of writebacks
system.cpu.icache.writebacks::total               185                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          313                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          313                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          313                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          313                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34327000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34327000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34327000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34327000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000041                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000041                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000041                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000041                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 109670.926518                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 109670.926518                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 109670.926518                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 109670.926518                       # average overall mshr miss latency
system.cpu.icache.replacements                    185                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7611880                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7611880                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          313                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           313                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34953000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34953000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7612193                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7612193                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 111670.926518                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 111670.926518                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          313                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          313                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34327000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34327000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 109670.926518                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 109670.926518                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 158392689000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.846232                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7612193                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               313                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          24320.105431                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.846232                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998799                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998799                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          30449085                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         30449085                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 158392689000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158392689000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 158392689000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51423340                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51423340                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51424971                       # number of overall hits
system.cpu.dcache.overall_hits::total        51424971                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       710959                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         710959                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       717749                       # number of overall misses
system.cpu.dcache.overall_misses::total        717749                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  28330343000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28330343000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  28330343000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28330343000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52134299                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52134299                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52142720                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52142720                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013637                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013637                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013765                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013765                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39848.068595                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39848.068595                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39471.100622                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39471.100622                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       675408                       # number of writebacks
system.cpu.dcache.writebacks::total            675408                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16460                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16460                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16460                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16460                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       694499                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       694499                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       696480                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       696480                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25118066000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25118066000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25316544000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25316544000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013321                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013321                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013357                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013357                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36167.173747                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36167.173747                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36349.276361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36349.276361                       # average overall mshr miss latency
system.cpu.dcache.replacements                 696224                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40776784                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40776784                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       379348                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        379348                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11949074000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11949074000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41156132                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41156132                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009217                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009217                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31498.977192                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31498.977192                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1743                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1743                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       377605                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       377605                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11064829000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11064829000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009175                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009175                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29302.654891                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29302.654891                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10646556                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10646556                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       331611                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       331611                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16381269000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16381269000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978167                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978167                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030206                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030206                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49399.051901                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49399.051901                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14717                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14717                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       316894                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       316894                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14053237000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14053237000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028866                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028866                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 44346.806819                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44346.806819                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1631                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1631                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         6790                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         6790                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.806318                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.806318                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1981                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1981                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    198478000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    198478000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235245                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235245                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 100190.812721                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 100190.812721                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 158392689000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.460715                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52121527                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            696480                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.835641                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.460715                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990081                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990081                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         209267664                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        209267664                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 158392689000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158392689000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
