Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Dec  4 00:13:40 2023
| Host         : PeePeePooPoo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.493        0.000                      0                  115        0.173        0.000                      0                  115        3.000        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_100               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       35.493        0.000                      0                  115        0.173        0.000                      0                  115       19.020        0.000                       0                    91  
  clk_out2_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.493ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 2.000ns (45.211%)  route 2.424ns (54.789%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.624    -0.905    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y21          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.723 r  vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          0.933     1.656    vga_to_hdmi/inst/encb/data_o[1]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     1.780 f  vga_to_hdmi/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           0.824     2.604    vga_to_hdmi/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X1Y21          LUT2 (Prop_lut2_I0_O)        0.124     2.728 f  vga_to_hdmi/inst/encb/dout[6]_i_2/O
                         net (fo=1, routed)           0.667     3.395    vga_to_hdmi/inst/encb/dout[6]_i_2_n_0
    SLICE_X1Y21          LUT3 (Prop_lut3_I2_O)        0.124     3.519 r  vga_to_hdmi/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000     3.519    vga_to_hdmi/inst/encb/dout[6]_i_1_n_0
    SLICE_X1Y21          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.507    38.496    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y21          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[6]/C
                         clock pessimism              0.576    39.072    
                         clock uncertainty           -0.091    38.981    
    SLICE_X1Y21          FDCE (Setup_fdce_C_D)        0.031    39.012    vga_to_hdmi/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         39.012    
                         arrival time                          -3.519    
  -------------------------------------------------------------------
                         slack                                 35.493    

Slack (MET) :             35.626ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 2.110ns (49.227%)  route 2.176ns (50.773%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.624    -0.905    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y21          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.723 r  vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          1.331     2.054    vga_to_hdmi/inst/encb/data_o[1]
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.150     2.204 r  vga_to_hdmi/inst/encb/dout[7]_i_3__1/O
                         net (fo=2, routed)           0.845     3.050    vga_to_hdmi/inst/encr/dout_reg[7]_0
    SLICE_X0Y24          LUT3 (Prop_lut3_I0_O)        0.332     3.382 r  vga_to_hdmi/inst/encr/dout[3]_i_1__1/O
                         net (fo=1, routed)           0.000     3.382    vga_to_hdmi/inst/encr/dout[3]_i_1__1_n_0
    SLICE_X0Y24          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.502    38.491    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[3]/C
                         clock pessimism              0.576    39.067    
                         clock uncertainty           -0.091    38.976    
    SLICE_X0Y24          FDCE (Setup_fdce_C_D)        0.031    39.007    vga_to_hdmi/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         39.007    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                 35.626    

Slack (MET) :             35.634ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 2.110ns (49.306%)  route 2.169ns (50.694%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.624    -0.905    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y21          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.723 r  vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          1.331     2.054    vga_to_hdmi/inst/encb/data_o[1]
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.150     2.204 r  vga_to_hdmi/inst/encb/dout[7]_i_3__1/O
                         net (fo=2, routed)           0.838     3.043    vga_to_hdmi/inst/encr/dout_reg[7]_0
    SLICE_X0Y24          LUT3 (Prop_lut3_I0_O)        0.332     3.375 r  vga_to_hdmi/inst/encr/dout[7]_i_1__1/O
                         net (fo=1, routed)           0.000     3.375    vga_to_hdmi/inst/encr/dout[7]_i_1__1_n_0
    SLICE_X0Y24          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.502    38.491    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[7]/C
                         clock pessimism              0.576    39.067    
                         clock uncertainty           -0.091    38.976    
    SLICE_X0Y24          FDCE (Setup_fdce_C_D)        0.032    39.008    vga_to_hdmi/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         39.008    
                         arrival time                          -3.375    
  -------------------------------------------------------------------
                         slack                                 35.634    

Slack (MET) :             35.666ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 2.233ns (52.554%)  route 2.016ns (47.446%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.624    -0.905    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y21          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.723 r  vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          0.933     1.656    vga_to_hdmi/inst/encb/data_o[1]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     1.780 f  vga_to_hdmi/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           0.819     2.599    vga_to_hdmi/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X1Y21          LUT2 (Prop_lut2_I0_O)        0.154     2.753 f  vga_to_hdmi/inst/encb/dout[2]_i_2/O
                         net (fo=1, routed)           0.264     3.017    vga_to_hdmi/inst/encb/dout[2]_i_2_n_0
    SLICE_X1Y21          LUT3 (Prop_lut3_I2_O)        0.327     3.344 r  vga_to_hdmi/inst/encb/dout[2]_i_1/O
                         net (fo=1, routed)           0.000     3.344    vga_to_hdmi/inst/encb/dout[2]_i_1_n_0
    SLICE_X1Y21          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.507    38.496    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y21          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[2]/C
                         clock pessimism              0.576    39.072    
                         clock uncertainty           -0.091    38.981    
    SLICE_X1Y21          FDCE (Setup_fdce_C_D)        0.029    39.010    vga_to_hdmi/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         39.010    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                 35.666    

Slack (MET) :             35.798ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/encb/n0q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 0.890ns (21.617%)  route 3.227ns (78.383%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.625    -0.904    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y20          FDRE                                         r  vga_to_hdmi/inst/encb/n0q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518    -0.386 f  vga_to_hdmi/inst/encb/n0q_m_reg[3]/Q
                         net (fo=8, routed)           1.390     1.004    vga_to_hdmi/inst/encb/n0q_m[3]
    SLICE_X2Y20          LUT5 (Prop_lut5_I0_O)        0.124     1.128 r  vga_to_hdmi/inst/encb/cnt[4]_i_5/O
                         net (fo=6, routed)           0.832     1.960    vga_to_hdmi/inst/encb/cnt[4]_i_5_n_0
    SLICE_X3Y21          LUT3 (Prop_lut3_I1_O)        0.124     2.084 r  vga_to_hdmi/inst/encb/dout[9]_i_2/O
                         net (fo=8, routed)           1.005     3.089    vga_to_hdmi/inst/encb/dout[9]_i_2_n_0
    SLICE_X0Y20          LUT4 (Prop_lut4_I2_O)        0.124     3.213 r  vga_to_hdmi/inst/encb/dout[1]_i_1/O
                         net (fo=1, routed)           0.000     3.213    vga_to_hdmi/inst/encb/dout[1]_i_1_n_0
    SLICE_X0Y20          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.508    38.497    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y20          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[1]/C
                         clock pessimism              0.576    39.073    
                         clock uncertainty           -0.091    38.982    
    SLICE_X0Y20          FDCE (Setup_fdce_C_D)        0.029    39.011    vga_to_hdmi/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         39.011    
                         arrival time                          -3.213    
  -------------------------------------------------------------------
                         slack                                 35.798    

Slack (MET) :             35.807ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/encb/n0q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.890ns (21.655%)  route 3.220ns (78.345%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.625    -0.904    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y20          FDRE                                         r  vga_to_hdmi/inst/encb/n0q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518    -0.386 f  vga_to_hdmi/inst/encb/n0q_m_reg[3]/Q
                         net (fo=8, routed)           1.390     1.004    vga_to_hdmi/inst/encb/n0q_m[3]
    SLICE_X2Y20          LUT5 (Prop_lut5_I0_O)        0.124     1.128 r  vga_to_hdmi/inst/encb/cnt[4]_i_5/O
                         net (fo=6, routed)           0.832     1.960    vga_to_hdmi/inst/encb/cnt[4]_i_5_n_0
    SLICE_X3Y21          LUT3 (Prop_lut3_I1_O)        0.124     2.084 r  vga_to_hdmi/inst/encb/dout[9]_i_2/O
                         net (fo=8, routed)           0.998     3.082    vga_to_hdmi/inst/encb/dout[9]_i_2_n_0
    SLICE_X0Y20          LUT4 (Prop_lut4_I3_O)        0.124     3.206 r  vga_to_hdmi/inst/encb/dout[5]_i_1/O
                         net (fo=1, routed)           0.000     3.206    vga_to_hdmi/inst/encb/dout[5]_i_1_n_0
    SLICE_X0Y20          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.508    38.497    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y20          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[5]/C
                         clock pessimism              0.576    39.073    
                         clock uncertainty           -0.091    38.982    
    SLICE_X0Y20          FDCE (Setup_fdce_C_D)        0.031    39.013    vga_to_hdmi/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         39.013    
                         arrival time                          -3.206    
  -------------------------------------------------------------------
                         slack                                 35.807    

Slack (MET) :             35.871ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/encb/n0q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 1.388ns (34.306%)  route 2.658ns (65.694%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.625    -0.904    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y20          FDRE                                         r  vga_to_hdmi/inst/encb/n0q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518    -0.386 r  vga_to_hdmi/inst/encb/n0q_m_reg[3]/Q
                         net (fo=8, routed)           1.390     1.004    vga_to_hdmi/inst/encb/n0q_m[3]
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.157     1.161 r  vga_to_hdmi/inst/encb/cnt[4]_i_3/O
                         net (fo=6, routed)           0.834     1.995    vga_to_hdmi/inst/encb/cnt[4]_i_3_n_0
    SLICE_X1Y20          LUT4 (Prop_lut4_I0_O)        0.381     2.376 f  vga_to_hdmi/inst/encb/cnt[2]_i_2/O
                         net (fo=1, routed)           0.434     2.810    vga_to_hdmi/inst/encb/cnt[2]_i_2_n_0
    SLICE_X1Y20          LUT4 (Prop_lut4_I1_O)        0.332     3.142 r  vga_to_hdmi/inst/encb/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.142    vga_to_hdmi/inst/encb/cnt[2]_i_1_n_0
    SLICE_X1Y20          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.508    38.497    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y20          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[2]/C
                         clock pessimism              0.576    39.073    
                         clock uncertainty           -0.091    38.982    
    SLICE_X1Y20          FDCE (Setup_fdce_C_D)        0.031    39.013    vga_to_hdmi/inst/encb/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         39.013    
                         arrival time                          -3.142    
  -------------------------------------------------------------------
                         slack                                 35.871    

Slack (MET) :             36.009ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encg/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 1.876ns (48.065%)  route 2.027ns (51.935%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.624    -0.905    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y21          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.723 r  vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          1.331     2.054    vga_to_hdmi/inst/encb/data_o[1]
    SLICE_X0Y23          LUT3 (Prop_lut3_I1_O)        0.124     2.178 r  vga_to_hdmi/inst/encb/dout[5]_i_3__0/O
                         net (fo=3, routed)           0.696     2.874    vga_to_hdmi/inst/encg/dout_reg[0]_0
    SLICE_X0Y23          LUT3 (Prop_lut3_I0_O)        0.124     2.998 r  vga_to_hdmi/inst/encg/dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.998    vga_to_hdmi/inst/encg/dout[0]_i_1__0_n_0
    SLICE_X0Y23          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.504    38.493    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X0Y23          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[0]/C
                         clock pessimism              0.576    39.069    
                         clock uncertainty           -0.091    38.978    
    SLICE_X0Y23          FDCE (Setup_fdce_C_D)        0.029    39.007    vga_to_hdmi/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         39.007    
                         arrival time                          -2.998    
  -------------------------------------------------------------------
                         slack                                 36.009    

Slack (MET) :             36.018ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encg/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 1.876ns (48.154%)  route 2.020ns (51.846%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.624    -0.905    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y21          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.723 r  vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          1.331     2.054    vga_to_hdmi/inst/encb/data_o[1]
    SLICE_X0Y23          LUT3 (Prop_lut3_I1_O)        0.124     2.178 r  vga_to_hdmi/inst/encb/dout[5]_i_3__0/O
                         net (fo=3, routed)           0.689     2.867    vga_to_hdmi/inst/encg/dout_reg[0]_0
    SLICE_X0Y23          LUT3 (Prop_lut3_I0_O)        0.124     2.991 r  vga_to_hdmi/inst/encg/dout[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.991    vga_to_hdmi/inst/encg/dout[1]_i_1__0_n_0
    SLICE_X0Y23          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.504    38.493    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X0Y23          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[1]/C
                         clock pessimism              0.576    39.069    
                         clock uncertainty           -0.091    38.978    
    SLICE_X0Y23          FDCE (Setup_fdce_C_D)        0.031    39.009    vga_to_hdmi/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         39.009    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                 36.018    

Slack (MET) :             36.086ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/encg/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encg/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 0.890ns (23.222%)  route 2.943ns (76.778%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 38.494 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.618    -0.911    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y24          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518    -0.393 r  vga_to_hdmi/inst/encg/cnt_reg[2]/Q
                         net (fo=13, routed)          0.970     0.577    vga_to_hdmi/inst/encg/cnt[2]
    SLICE_X2Y25          LUT5 (Prop_lut5_I1_O)        0.124     0.701 r  vga_to_hdmi/inst/encg/cnt[4]_i_3__0/O
                         net (fo=5, routed)           0.945     1.646    vga_to_hdmi/inst/encg/cnt[4]_i_3__0_n_0
    SLICE_X2Y24          LUT3 (Prop_lut3_I1_O)        0.124     1.770 f  vga_to_hdmi/inst/encg/dout[9]_i_2__0/O
                         net (fo=9, routed)           1.028     2.798    vga_to_hdmi/inst/encg/q_m_reg_reg[8]_1
    SLICE_X0Y22          LUT4 (Prop_lut4_I2_O)        0.124     2.922 r  vga_to_hdmi/inst/encg/dout[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.922    vga_to_hdmi/inst/encg/dout[2]_i_1__0_n_0
    SLICE_X0Y22          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.505    38.494    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X0Y22          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[2]/C
                         clock pessimism              0.576    39.070    
                         clock uncertainty           -0.091    38.979    
    SLICE_X0Y22          FDCE (Setup_fdce_C_D)        0.029    39.008    vga_to_hdmi/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         39.008    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                 36.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 vga/vs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[2].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.179%)  route 0.178ns (55.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.583    -0.616    vga/clk_out1
    SLICE_X4Y22          FDRE                                         r  vga/vs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  vga/vs_reg/Q
                         net (fo=1, routed)           0.178    -0.297    vga_to_hdmi/inst/srldly_0/data_i[2]
    SLICE_X2Y21          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[2].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.854    -0.853    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y21          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[2].srl16_i/CLK
                         clock pessimism              0.274    -0.579    
    SLICE_X2Y21          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.470    vga_to_hdmi/inst/srldly_0/srl[2].srl16_i
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.000%)  route 0.119ns (42.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.585    -0.614    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y21          FDRE                                         r  vga_to_hdmi/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  vga_to_hdmi/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.119    -0.331    vga_to_hdmi/inst/encb/c0_q
    SLICE_X4Y21          FDRE                                         r  vga_to_hdmi/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.852    -0.855    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X4Y21          FDRE                                         r  vga_to_hdmi/inst/encb/c0_reg_reg/C
                         clock pessimism              0.274    -0.581    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.075    -0.506    vga_to_hdmi/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 vga/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.665%)  route 0.142ns (43.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.583    -0.616    vga/clk_out1
    SLICE_X7Y21          FDRE                                         r  vga/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  vga/vc_reg[3]/Q
                         net (fo=8, routed)           0.142    -0.333    vga/drawY[3]
    SLICE_X6Y22          LUT5 (Prop_lut5_I3_O)        0.045    -0.288 r  vga/vc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    vga/DrawY[4]
    SLICE_X6Y22          FDRE                                         r  vga/vc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.851    -0.856    vga/clk_out1
    SLICE_X6Y22          FDRE                                         r  vga/vc_reg[4]/C
                         clock pessimism              0.253    -0.603    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.121    -0.482    vga/vc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga/hs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[3].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.882%)  route 0.179ns (52.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.583    -0.616    vga/clk_out1
    SLICE_X6Y21          FDRE                                         r  vga/hs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga/hs_reg/Q
                         net (fo=1, routed)           0.179    -0.274    vga_to_hdmi/inst/srldly_0/data_i[3]
    SLICE_X2Y21          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[3].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.854    -0.853    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y21          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[3].srl16_i/CLK
                         clock pessimism              0.274    -0.579    
    SLICE_X2Y21          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.485    vga_to_hdmi/inst/srldly_0/srl[3].srl16_i
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.254%)  route 0.169ns (50.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.585    -0.614    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y21          FDRE                                         r  vga_to_hdmi/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  vga_to_hdmi/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.169    -0.281    vga_to_hdmi/inst/encb/c1_q
    SLICE_X4Y21          FDRE                                         r  vga_to_hdmi/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.852    -0.855    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X4Y21          FDRE                                         r  vga_to_hdmi/inst/encb/c1_reg_reg/C
                         clock pessimism              0.274    -0.581    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.071    -0.510    vga_to_hdmi/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.449%)  route 0.156ns (45.551%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.583    -0.616    vga/clk_out1
    SLICE_X4Y22          FDRE                                         r  vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  vga/hc_reg[1]/Q
                         net (fo=6, routed)           0.156    -0.320    vga/drawX[1]
    SLICE_X4Y21          LUT5 (Prop_lut5_I2_O)        0.045    -0.275 r  vga/hc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    vga/DrawX[4]
    SLICE_X4Y21          FDRE                                         r  vga/hc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.852    -0.855    vga/clk_out1
    SLICE_X4Y21          FDRE                                         r  vga/hc_reg[4]/C
                         clock pessimism              0.253    -0.602    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.092    -0.510    vga/hc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encg/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.582    -0.617    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y24          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  vga_to_hdmi/inst/encg/cnt_reg[2]/Q
                         net (fo=13, routed)          0.149    -0.304    vga_to_hdmi/inst/encg/cnt[2]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.045    -0.259 r  vga_to_hdmi/inst/encg/cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.259    vga_to_hdmi/inst/encg/cnt[2]_i_1__0_n_0
    SLICE_X2Y24          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.850    -0.857    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y24          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.240    -0.617    
    SLICE_X2Y24          FDCE (Hold_fdce_C_D)         0.121    -0.496    vga_to_hdmi/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encr/q_m_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.922%)  route 0.187ns (50.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.583    -0.616    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y26          FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  vga_to_hdmi/inst/encr/q_m_reg_reg[8]/Q
                         net (fo=8, routed)           0.187    -0.289    vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[8]
    SLICE_X2Y26          LUT5 (Prop_lut5_I3_O)        0.045    -0.244 r  vga_to_hdmi/inst/encr/cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.244    vga_to_hdmi/inst/encr/cnt[1]_i_1__1_n_0
    SLICE_X2Y26          FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.851    -0.856    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y26          FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.253    -0.603    
    SLICE_X2Y26          FDCE (Hold_fdce_C_D)         0.120    -0.483    vga_to_hdmi/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga/vc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.337%)  route 0.156ns (45.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.583    -0.616    vga/clk_out1
    SLICE_X5Y22          FDRE                                         r  vga/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  vga/vc_reg[6]/Q
                         net (fo=6, routed)           0.156    -0.319    vga/drawY[6]
    SLICE_X5Y22          LUT3 (Prop_lut3_I0_O)        0.045    -0.274 r  vga/vc[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    vga/DrawY[6]
    SLICE_X5Y22          FDRE                                         r  vga/vc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.851    -0.856    vga/clk_out1
    SLICE_X5Y22          FDRE                                         r  vga/vc_reg[6]/C
                         clock pessimism              0.240    -0.616    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.092    -0.524    vga/vc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.294%)  route 0.157ns (45.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.586    -0.613    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y20          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  vga_to_hdmi/inst/encb/cnt_reg[2]/Q
                         net (fo=14, routed)          0.157    -0.316    vga_to_hdmi/inst/encb/cnt[2]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.271 r  vga_to_hdmi/inst/encb/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    vga_to_hdmi/inst/encb/cnt[2]_i_1_n_0
    SLICE_X1Y20          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.855    -0.852    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y20          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[2]/C
                         clock pessimism              0.239    -0.613    
    SLICE_X1Y20          FDCE (Hold_fdce_C_D)         0.092    -0.521    vga_to_hdmi/inst/encb/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y20     vga_to_hdmi/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y19     vga_to_hdmi/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y18     vga_to_hdmi/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y17     vga_to_hdmi/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y22     vga_to_hdmi/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y21     vga_to_hdmi/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y24     vga_to_hdmi/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y23     vga_to_hdmi/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y21      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y21      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y21      vga_to_hdmi/inst/srldly_0/srl[2].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y21      vga_to_hdmi/inst/srldly_0/srl[2].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y21      vga_to_hdmi/inst/srldly_0/srl[3].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y21      vga_to_hdmi/inst/srldly_0/srl[3].srl16_i/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y22      vga/hc_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y22      vga/hc_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y21      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y21      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y21      vga_to_hdmi/inst/srldly_0/srl[2].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y21      vga_to_hdmi/inst/srldly_0/srl[2].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y21      vga_to_hdmi/inst/srldly_0/srl[3].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y21      vga_to_hdmi/inst/srldly_0/srl[3].srl16_i/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y22      vga/hc_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y22      vga/hc_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    clk_wiz/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y20     vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y19     vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y18     vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y17     vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671    -0.858    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.386 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.385    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    1.838     1.453 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.453    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671    -0.858    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.386 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.385    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     1.837     1.452 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.452    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665    -0.864    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.392 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.391    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     1.447 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.447    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666    -0.863    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.391 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.390    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    1.837     1.447 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.447    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665    -0.864    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.392 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.391    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     1.446 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.446    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666    -0.863    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.391 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.390    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     1.836     1.446 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.446    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663    -0.866    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.394 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.393    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     1.433 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.433    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663    -0.866    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.394 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.393    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     1.432 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.432    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580    -0.619    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.441    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     0.774     0.333 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     0.333    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580    -0.619    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.441    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    0.775     0.334 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     0.334    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582    -0.617    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.440 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.439    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     0.785     0.346 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     0.346    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581    -0.618    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.441 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.440    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     0.787     0.346 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     0.346    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582    -0.617    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.440 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.439    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    0.786     0.347 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     0.347    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581    -0.618    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.441 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.440    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    0.788     0.347 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     0.347    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584    -0.615    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.438 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.437    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     0.786     0.349 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     0.349    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584    -0.615    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.438 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.437    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    0.787     0.350 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     0.350    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     5.396 f  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     5.876    clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.731 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     3.265    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.294 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     4.109    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.689 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.102    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.556    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





