Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 00:39:24 2024
| Host         : eecs-digital-07 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 ball/ball_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            coll/dist_ball_pin_reg[2][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        13.329ns  (logic 7.925ns (59.455%)  route 5.404ns (40.545%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 11.598 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.258ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, routed)           1.809    -2.238    wizard_hdmi/sysclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -6.159 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -4.141    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.045 r  wizard_hdmi/clkout1_buf/O
                         net (fo=58254, routed)       1.787    -2.258    ball/clk_pixel
    SLICE_X53Y17         FDRE                                         r  ball/ball_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.456    -1.802 r  ball/ball_x_reg[1]/Q
                         net (fo=73, routed)          1.356    -0.446    pins/Q[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.124    -0.322 r  pins/p_15_in_i_13/O
                         net (fo=1, routed)           0.000    -0.322    pins/p_15_in_i_13_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.228 r  pins/p_15_in_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.228    pins/p_15_in_i_3_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.342 r  pins/p_15_in_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.342    pins/p_15_in_i_2_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.655 r  pins/p_15_in_i_1/O[3]
                         net (fo=21, routed)          1.215     1.870    coll/p_15_in_5[3]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[18]_P[0])
                                                      4.023     5.893 r  coll/p_15_in/P[0]
                         net (fo=4, routed)           1.515     7.408    coll/p_15_in__0[0]
    SLICE_X60Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.532 r  coll/dist_ball_pin[2][3]_i_20/O
                         net (fo=1, routed)           0.000     7.532    coll/dist_ball_pin[2][3]_i_20_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.045 r  coll/dist_ball_pin_reg[2][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.045    coll/dist_ball_pin_reg[2][3]_i_14_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.162 r  coll/dist_ball_pin_reg[2][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.162    coll/dist_ball_pin_reg[2][7]_i_14_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.381 r  coll/dist_ball_pin_reg[2][11]_i_14/O[0]
                         net (fo=1, routed)           0.677     9.058    coll/p_18_out[8]
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.295     9.353 r  coll/dist_ball_pin[2][11]_i_13/O
                         net (fo=1, routed)           0.642     9.995    coll/dist_ball_pin[2][11]_i_13_n_0
    SLICE_X58Y33         LUT5 (Prop_lut5_I4_O)        0.124    10.119 r  coll/dist_ball_pin[2][11]_i_9/O
                         net (fo=1, routed)           0.000    10.119    ball/dist_ball_pin_reg[2][11][0]
    SLICE_X58Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.632 r  ball/dist_ball_pin_reg[2][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    ball/dist_ball_pin_reg[2][11]_i_1_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.749 r  ball/dist_ball_pin_reg[2][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.749    ball/dist_ball_pin_reg[2][15]_i_1_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.072 r  ball/dist_ball_pin_reg[2][19]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.072    coll/dist_ball_pin_reg[2][19]_1[17]
    SLICE_X58Y35         FDRE                                         r  coll/dist_ball_pin_reg[2][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.060    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     8.204 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     9.838    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.929 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, routed)           1.683    11.612    wizard_hdmi/sysclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.918 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.841    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.932 r  wizard_hdmi/clkout1_buf/O
                         net (fo=58254, routed)       1.666    11.598    coll/clk_pixel
    SLICE_X58Y35         FDRE                                         r  coll/dist_ball_pin_reg[2][17]/C
                         clock pessimism             -0.421    11.177    
                         clock uncertainty           -0.210    10.968    
    SLICE_X58Y35         FDRE (Setup_fdre_C_D)        0.109    11.077    coll/dist_ball_pin_reg[2][17]
  -------------------------------------------------------------------
                         required time                         11.077    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                  0.005    




