Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed May 18 19:11:10 2022
| Host         : DESKTOP-LNFBGQQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  4           
TIMING-20  Warning   Non-clocked latch              245         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1839)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (488)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1839)
---------------------------
 There are 128 register/latch pins with no clock driven by root clock pin: system_i/AGENT/PG_0/inst/en0/out0_reg[0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: system_i/AGENT/PG_0/inst/en0/out0_reg[1]/Q (HIGH)

 There are 227 register/latch pins with no clock driven by root clock pin: system_i/CU_0/inst/FSM_onehot_cs_reg[0]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: system_i/CU_0/inst/FSM_onehot_cs_reg[10]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: system_i/CU_0/inst/FSM_onehot_cs_reg[11]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: system_i/CU_0/inst/FSM_onehot_cs_reg[12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: system_i/CU_0/inst/FSM_onehot_cs_reg[1]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: system_i/CU_0/inst/FSM_onehot_cs_reg[2]/Q (HIGH)

 There are 195 register/latch pins with no clock driven by root clock pin: system_i/CU_0/inst/FSM_onehot_cs_reg[3]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: system_i/CU_0/inst/FSM_onehot_cs_reg[6]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: system_i/CU_0/inst/FSM_onehot_cs_reg[7]/Q (HIGH)

 There are 163 register/latch pins with no clock driven by root clock pin: system_i/CU_0/inst/FSM_onehot_cs_reg[8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: system_i/CU_0/inst/FSM_onehot_cs_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (488)
--------------------------------------------------
 There are 488 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.747        0.000                      0                11506        0.064        0.000                      0                11506        9.020        0.000                       0                  4042  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.747        0.000                      0                11506        0.064        0.000                      0                11506        9.020        0.000                       0                  4042  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/EV/SD_0/inst/reg0/out0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.506ns  (logic 5.809ns (40.046%)  route 8.697ns (59.954%))
  Logic Levels:           17  (CARRY4=11 LDCE=1 LUT3=2 LUT5=3)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 22.670 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.649     2.943    system_i/PS/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y59         FDRE                                         r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1205, routed)        2.041     5.440    system_i/AGENT/PG_0/inst/en1/rst
    SLICE_X65Y32         LDCE (SetClr_ldce_CLR_Q)     0.885     6.325 f  system_i/AGENT/PG_0/inst/en1/out0_reg[1]/Q
                         net (fo=128, routed)         1.321     7.646    system_i/EV/SD_0/act[1]
    SLICE_X58Y36         LUT3 (Prop_lut3_I0_O)        0.124     7.770 f  system_i/EV/SD_0/out00_carry_i_15/O
                         net (fo=1, routed)           0.000     7.770    system_i/EV/SD_0/out00_carry_i_15_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.146 r  system_i/EV/SD_0/out00_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.146    system_i/EV/SD_0/out00_carry_i_10_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.263 r  system_i/EV/SD_0/out00_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.263    system_i/EV/SD_0/out00_carry_i_9_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.380 r  system_i/EV/SD_0/out00_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.380    system_i/EV/SD_0/out00_carry__0_i_9_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.497 r  system_i/EV/SD_0/out00_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.497    system_i/EV/SD_0/out00_carry__1_i_9_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.812 r  system_i/EV/SD_0/out00_carry__2_i_9/O[3]
                         net (fo=3, routed)           0.779     9.591    system_i/EV/SD_0/inst/mult0/p1/in006_out[18]
    SLICE_X56Y40         LUT5 (Prop_lut5_I2_O)        0.307     9.898 r  system_i/EV/SD_0/inst/mult0/p1/out00_carry__3_i_8__2/O
                         net (fo=1, routed)           0.000     9.898    system_i/EV/SD_0/inst/mult0/p1/out00_carry__3_i_8__2_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.430 r  system_i/EV/SD_0/inst/mult0/p1/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.430    system_i/EV/SD_0/inst/mult0/p1/out00_carry__3_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.764 r  system_i/EV/SD_0/inst/mult0/p1/out00_carry__4/O[1]
                         net (fo=2, routed)           0.768    11.532    system_i/EV/SD_0/inst/mult0/p1/out00[21]
    SLICE_X54Y36         LUT3 (Prop_lut3_I1_O)        0.303    11.835 r  system_i/EV/SD_0/inst/mult0/p1/panjang_r0[23]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    11.835    system_i/EV/SD_0/inst/mult0/p1/panjang_r0[23]_INST_0_i_8_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.368 r  system_i/EV/SD_0/inst/mult0/p1/panjang_r0[23]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.368    system_i/EV/SD_0/inst/mult0/p1/panjang_r0[23]_INST_0_i_1_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.485 r  system_i/EV/SD_0/inst/mult0/p1/panjang_r0[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.485    system_i/EV/SD_0/inst/mult0/p1/panjang_r0[27]_INST_0_i_1_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.800 r  system_i/EV/SD_0/inst/mult0/p1/panjang_r0[31]_INST_0_i_1/O[3]
                         net (fo=15, routed)          1.404    14.204    system_i/EV/SD_0/inst/reg0/level_r0[0]_INST_0_i_2_1[3]
    SLICE_X40Y37         LUT5 (Prop_lut5_I1_O)        0.307    14.511 r  system_i/EV/SD_0/inst/reg0/level_r0[2]_INST_0_i_37/O
                         net (fo=1, routed)           0.000    14.511    system_i/EV/SD_0/inst/reg0/level_r0[2]_INST_0_i_37_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.912 f  system_i/EV/SD_0/inst/reg0/level_r0[2]_INST_0_i_4/CO[3]
                         net (fo=3, routed)           1.514    16.426    system_i/EV/SD_0/inst/reg0/level_r0[2]_INST_0_i_4_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.153    16.579 r  system_i/EV/SD_0/inst/reg0/level_r0[2]_INST_0/O
                         net (fo=1, routed)           0.869    17.449    system_i/EV/SD_0/inst/reg0/D[2]
    SLICE_X33Y37         FDRE                                         r  system_i/EV/SD_0/inst/reg0/out0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.491    22.670    system_i/EV/SD_0/inst/reg0/clk
    SLICE_X33Y37         FDRE                                         r  system_i/EV/SD_0/inst/reg0/out0_reg[2]/C
                         clock pessimism              0.115    22.785    
                         clock uncertainty           -0.302    22.483    
    SLICE_X33Y37         FDRE (Setup_fdre_C_D)       -0.288    22.195    system_i/EV/SD_0/inst/reg0/out0_reg[2]
  -------------------------------------------------------------------
                         required time                         22.195    
                         arrival time                         -17.449    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/EV/SD_0/inst/reg0/out0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.190ns  (logic 5.969ns (42.065%)  route 8.221ns (57.935%))
  Logic Levels:           17  (CARRY4=11 LDCE=1 LUT3=2 LUT5=3)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 22.670 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.649     2.943    system_i/PS/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y59         FDRE                                         r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1205, routed)        2.051     5.450    system_i/AGENT/PG_0/inst/en1/rst
    SLICE_X66Y33         LDCE (SetClr_ldce_CLR_Q)     0.898     6.348 f  system_i/AGENT/PG_0/inst/en1/out0_reg[0]/Q
                         net (fo=128, routed)         0.943     7.291    system_i/EV/SD_0/act[0]
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.415 r  system_i/EV/SD_0/out00_carry_i_17__2/O
                         net (fo=1, routed)           0.000     7.415    system_i/EV/SD_0/out00_carry_i_17__2_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.965 r  system_i/EV/SD_0/out00_carry_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     7.965    system_i/EV/SD_0/out00_carry_i_10__2_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.079 r  system_i/EV/SD_0/out00_carry_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     8.079    system_i/EV/SD_0/out00_carry_i_9__2_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  system_i/EV/SD_0/out00_carry__0_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     8.193    system_i/EV/SD_0/out00_carry__0_i_9__2_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.307 r  system_i/EV/SD_0/out00_carry__1_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     8.307    system_i/EV/SD_0/out00_carry__1_i_9__2_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.421 r  system_i/EV/SD_0/out00_carry__2_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     8.421    system_i/EV/SD_0/out00_carry__2_i_9__2_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.643 r  system_i/EV/SD_0/out00_carry__3_i_9__2/O[0]
                         net (fo=3, routed)           0.782     9.425    system_i/EV/SD_0/inst/mult3/p1/in000_out[19]
    SLICE_X63Y39         LUT5 (Prop_lut5_I2_O)        0.299     9.724 r  system_i/EV/SD_0/inst/mult3/p1/out00_carry__3_i_7/O
                         net (fo=1, routed)           0.000     9.724    system_i/EV/SD_0/inst/mult3/p1/out00_carry__3_i_7_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.274 r  system_i/EV/SD_0/inst/mult3/p1/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.274    system_i/EV/SD_0/inst/mult3/p1/out00_carry__3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.608 r  system_i/EV/SD_0/inst/mult3/p1/out00_carry__4/O[1]
                         net (fo=2, routed)           0.571    11.179    system_i/EV/SD_0/inst/mult3/p1/out00[21]
    SLICE_X62Y40         LUT3 (Prop_lut3_I1_O)        0.303    11.482 r  system_i/EV/SD_0/inst/mult3/p1/panjang_r3[23]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    11.482    system_i/EV/SD_0/inst/mult3/p1/panjang_r3[23]_INST_0_i_8_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.015 r  system_i/EV/SD_0/inst/mult3/p1/panjang_r3[23]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.015    system_i/EV/SD_0/inst/mult3/p1/panjang_r3[23]_INST_0_i_1_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.254 r  system_i/EV/SD_0/inst/mult3/p1/panjang_r3[27]_INST_0_i_1/O[2]
                         net (fo=15, routed)          1.689    13.943    system_i/EV/SD_0/inst/reg0/level_r3[0]_INST_0_i_2_0[2]
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.301    14.244 r  system_i/EV/SD_0/inst/reg0/level_r3[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    14.244    system_i/EV/SD_0/inst/reg0/level_r3[2]_INST_0_i_12_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.794 f  system_i/EV/SD_0/inst/reg0/level_r3[2]_INST_0_i_1/CO[3]
                         net (fo=4, routed)           1.321    16.115    system_i/EV/SD_0/inst/reg0/level_r3[2]_INST_0_i_1_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I1_O)        0.154    16.269 r  system_i/EV/SD_0/inst/reg0/level_r3[2]_INST_0/O
                         net (fo=1, routed)           0.864    17.133    system_i/EV/SD_0/inst/reg0/D[11]
    SLICE_X33Y37         FDRE                                         r  system_i/EV/SD_0/inst/reg0/out0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.491    22.670    system_i/EV/SD_0/inst/reg0/clk
    SLICE_X33Y37         FDRE                                         r  system_i/EV/SD_0/inst/reg0/out0_reg[11]/C
                         clock pessimism              0.115    22.785    
                         clock uncertainty           -0.302    22.483    
    SLICE_X33Y37         FDRE (Setup_fdre_C_D)       -0.270    22.213    system_i/EV/SD_0/inst/reg0/out0_reg[11]
  -------------------------------------------------------------------
                         required time                         22.213    
                         arrival time                         -17.133    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/AGENT/QA_0/inst/reg6/out0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.477ns  (logic 7.492ns (51.752%)  route 6.985ns (48.248%))
  Logic Levels:           20  (CARRY4=13 LUT3=1 LUT4=3 LUT5=3)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 22.667 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.649     2.943    system_i/PS/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y59         FDRE                                         r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1205, routed)        3.059     6.458    system_i/AGENT/QA_0/inst/reg0/rst
    SLICE_X53Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.582 r  system_i/AGENT/QA_0/inst/reg0/out00_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.582    system_i/AGENT/QA_0/inst/mult_gamma/p0/S[1]
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.132 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry/CO[3]
                         net (fo=1, routed)           0.000     7.132    system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.466 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__0/O[1]
                         net (fo=1, routed)           0.644     8.110    system_i/AGENT/QA_0/inst/reg0/out00_carry__0[1]
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.303     8.413 r  system_i/AGENT/QA_0/inst/reg0/out00_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     8.413    system_i/AGENT/QA_0/inst/mult_gamma/p1/i_alpha_carry__0_i_3_0[1]
    SLICE_X52Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.993 r  system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__0/O[2]
                         net (fo=2, routed)           0.729     9.722    system_i/AGENT/QA_0/inst/reg5/out00[6]
    SLICE_X48Y27         LUT4 (Prop_lut4_I3_O)        0.331    10.053 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__0_i_1/O
                         net (fo=2, routed)           0.690    10.743    system_i/AGENT/QA_0/inst/reg5/out0_reg[6]_0[3]
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.327    11.070 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.070    system_i/AGENT/QA_0/inst/reg5_n_83
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.471 r  system_i/AGENT/QA_0/inst/i_alpha_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.471    system_i/AGENT/QA_0/inst/i_alpha_carry__0_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.805 r  system_i/AGENT/QA_0/inst/i_alpha_carry__1/O[1]
                         net (fo=5, routed)           0.862    12.667    system_i/AGENT/QA_0/inst/mult_alpha/p0/i_alpha[8]
    SLICE_X47Y29         LUT5 (Prop_lut5_I1_O)        0.303    12.970 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__1_i_8/O
                         net (fo=1, routed)           0.000    12.970    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__1_i_8_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.502 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__1_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.836 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__2/O[1]
                         net (fo=1, routed)           0.571    14.407    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__2_n_6
    SLICE_X46Y30         LUT4 (Prop_lut4_I3_O)        0.303    14.710 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000    14.710    system_i/AGENT/QA_0/inst/mult_alpha/p1/w_new_qA_0_carry__2_i_4[1]
    SLICE_X46Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.243 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.243    system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__2_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.360 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.360    system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__3_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.477 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.477    system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__4_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.800 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__5/O[1]
                         net (fo=1, routed)           0.430    16.230    system_i/AGENT/QA_0/inst/reg5/out00_0[25]
    SLICE_X45Y32         LUT3 (Prop_lut3_I2_O)        0.306    16.536 r  system_i/AGENT/QA_0/inst/reg5/w_new_qA_0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    16.536    system_i/AGENT/QA_0/inst/reg5_n_71
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.086 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.086    system_i/AGENT/QA_0/inst/w_new_qA_0_carry__5_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.420 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__6/O[1]
                         net (fo=1, routed)           0.000    17.420    system_i/AGENT/QA_0/inst/reg6/D[29]
    SLICE_X45Y33         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.487    22.667    system_i/AGENT/QA_0/inst/reg6/clk
    SLICE_X45Y33         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[29]/C
                         clock pessimism              0.115    22.781    
                         clock uncertainty           -0.302    22.479    
    SLICE_X45Y33         FDRE (Setup_fdre_C_D)        0.062    22.541    system_i/AGENT/QA_0/inst/reg6/out0_reg[29]
  -------------------------------------------------------------------
                         required time                         22.541    
                         arrival time                         -17.420    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/AGENT/QA_0/inst/reg6/out0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.456ns  (logic 7.471ns (51.682%)  route 6.985ns (48.318%))
  Logic Levels:           20  (CARRY4=13 LUT3=1 LUT4=3 LUT5=3)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 22.667 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.649     2.943    system_i/PS/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y59         FDRE                                         r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1205, routed)        3.059     6.458    system_i/AGENT/QA_0/inst/reg0/rst
    SLICE_X53Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.582 r  system_i/AGENT/QA_0/inst/reg0/out00_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.582    system_i/AGENT/QA_0/inst/mult_gamma/p0/S[1]
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.132 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry/CO[3]
                         net (fo=1, routed)           0.000     7.132    system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.466 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__0/O[1]
                         net (fo=1, routed)           0.644     8.110    system_i/AGENT/QA_0/inst/reg0/out00_carry__0[1]
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.303     8.413 r  system_i/AGENT/QA_0/inst/reg0/out00_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     8.413    system_i/AGENT/QA_0/inst/mult_gamma/p1/i_alpha_carry__0_i_3_0[1]
    SLICE_X52Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.993 r  system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__0/O[2]
                         net (fo=2, routed)           0.729     9.722    system_i/AGENT/QA_0/inst/reg5/out00[6]
    SLICE_X48Y27         LUT4 (Prop_lut4_I3_O)        0.331    10.053 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__0_i_1/O
                         net (fo=2, routed)           0.690    10.743    system_i/AGENT/QA_0/inst/reg5/out0_reg[6]_0[3]
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.327    11.070 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.070    system_i/AGENT/QA_0/inst/reg5_n_83
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.471 r  system_i/AGENT/QA_0/inst/i_alpha_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.471    system_i/AGENT/QA_0/inst/i_alpha_carry__0_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.805 r  system_i/AGENT/QA_0/inst/i_alpha_carry__1/O[1]
                         net (fo=5, routed)           0.862    12.667    system_i/AGENT/QA_0/inst/mult_alpha/p0/i_alpha[8]
    SLICE_X47Y29         LUT5 (Prop_lut5_I1_O)        0.303    12.970 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__1_i_8/O
                         net (fo=1, routed)           0.000    12.970    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__1_i_8_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.502 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__1_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.836 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__2/O[1]
                         net (fo=1, routed)           0.571    14.407    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__2_n_6
    SLICE_X46Y30         LUT4 (Prop_lut4_I3_O)        0.303    14.710 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000    14.710    system_i/AGENT/QA_0/inst/mult_alpha/p1/w_new_qA_0_carry__2_i_4[1]
    SLICE_X46Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.243 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.243    system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__2_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.360 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.360    system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__3_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.477 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.477    system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__4_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.800 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__5/O[1]
                         net (fo=1, routed)           0.430    16.230    system_i/AGENT/QA_0/inst/reg5/out00_0[25]
    SLICE_X45Y32         LUT3 (Prop_lut3_I2_O)        0.306    16.536 r  system_i/AGENT/QA_0/inst/reg5/w_new_qA_0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    16.536    system_i/AGENT/QA_0/inst/reg5_n_71
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.086 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.086    system_i/AGENT/QA_0/inst/w_new_qA_0_carry__5_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.399 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__6/O[3]
                         net (fo=1, routed)           0.000    17.399    system_i/AGENT/QA_0/inst/reg6/D[31]
    SLICE_X45Y33         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.487    22.667    system_i/AGENT/QA_0/inst/reg6/clk
    SLICE_X45Y33         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[31]/C
                         clock pessimism              0.115    22.781    
                         clock uncertainty           -0.302    22.479    
    SLICE_X45Y33         FDRE (Setup_fdre_C_D)        0.062    22.541    system_i/AGENT/QA_0/inst/reg6/out0_reg[31]
  -------------------------------------------------------------------
                         required time                         22.541    
                         arrival time                         -17.399    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/EV/SD_0/inst/reg0/out0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.075ns  (logic 5.874ns (41.733%)  route 8.201ns (58.267%))
  Logic Levels:           16  (CARRY4=10 LDCE=1 LUT3=2 LUT5=3)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 22.670 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.649     2.943    system_i/PS/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y59         FDRE                                         r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1205, routed)        2.051     5.450    system_i/AGENT/PG_0/inst/en1/rst
    SLICE_X66Y33         LDCE (SetClr_ldce_CLR_Q)     0.898     6.348 f  system_i/AGENT/PG_0/inst/en1/out0_reg[0]/Q
                         net (fo=128, routed)         1.037     7.385    system_i/EV/SD_0/act[0]
    SLICE_X60Y36         LUT3 (Prop_lut3_I0_O)        0.124     7.509 f  system_i/EV/SD_0/out00_carry_i_17__1/O
                         net (fo=1, routed)           0.000     7.509    system_i/EV/SD_0/out00_carry_i_17__1_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.059 r  system_i/EV/SD_0/out00_carry_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     8.059    system_i/EV/SD_0/out00_carry_i_10__1_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.372 r  system_i/EV/SD_0/out00_carry_i_9__1/O[3]
                         net (fo=3, routed)           1.004     9.377    system_i/EV/SD_0/inst/mult2/p1/in002_out[6]
    SLICE_X57Y40         LUT5 (Prop_lut5_I2_O)        0.306     9.683 r  system_i/EV/SD_0/inst/mult2/p1/out00_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     9.683    system_i/EV/SD_0/inst/mult2/p1/out00_carry__0_i_8__0_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.215 r  system_i/EV/SD_0/inst/mult2/p1/out00_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.215    system_i/EV/SD_0/inst/mult2/p1/out00_carry__0_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.437 r  system_i/EV/SD_0/inst/mult2/p1/out00_carry__1/O[0]
                         net (fo=2, routed)           0.624    11.061    system_i/EV/SD_0/inst/mult2/p1/out00[8]
    SLICE_X54Y42         LUT3 (Prop_lut3_I1_O)        0.299    11.360 r  system_i/EV/SD_0/inst/mult2/p1/panjang_r2[11]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    11.360    system_i/EV/SD_0/inst/mult2/p1/panjang_r2[11]_INST_0_i_9_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.873 r  system_i/EV/SD_0/inst/mult2/p1/panjang_r2[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.873    system_i/EV/SD_0/inst/mult2/p1/panjang_r2[11]_INST_0_i_1_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.990 r  system_i/EV/SD_0/inst/mult2/p1/panjang_r2[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.990    system_i/EV/SD_0/inst/mult2/p1/panjang_r2[15]_INST_0_i_1_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.107 r  system_i/EV/SD_0/inst/mult2/p1/panjang_r2[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.107    system_i/EV/SD_0/inst/mult2/p1/panjang_r2[19]_INST_0_i_1_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.224 r  system_i/EV/SD_0/inst/mult2/p1/panjang_r2[23]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    system_i/EV/SD_0/inst/mult2/p1/panjang_r2[23]_INST_0_i_1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.547 r  system_i/EV/SD_0/inst/mult2/p1/panjang_r2[27]_INST_0_i_1/O[1]
                         net (fo=15, routed)          1.326    13.873    system_i/EV/SD_0/inst/reg0/level_r2[0]_INST_0_i_2_0[1]
    SLICE_X47Y39         LUT5 (Prop_lut5_I1_O)        0.306    14.179 r  system_i/EV/SD_0/inst/reg0/level_r2[2]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    14.179    system_i/EV/SD_0/inst/reg0/level_r2[2]_INST_0_i_40_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.711 f  system_i/EV/SD_0/inst/reg0/level_r2[2]_INST_0_i_4/CO[3]
                         net (fo=3, routed)           1.326    16.038    system_i/EV/SD_0/inst/reg0/level_r2[2]_INST_0_i_4_n_0
    SLICE_X44Y39         LUT5 (Prop_lut5_I4_O)        0.149    16.187 r  system_i/EV/SD_0/inst/reg0/level_r2[2]_INST_0/O
                         net (fo=1, routed)           0.832    17.018    system_i/EV/SD_0/inst/reg0/D[8]
    SLICE_X33Y37         FDRE                                         r  system_i/EV/SD_0/inst/reg0/out0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.491    22.670    system_i/EV/SD_0/inst/reg0/clk
    SLICE_X33Y37         FDRE                                         r  system_i/EV/SD_0/inst/reg0/out0_reg[8]/C
                         clock pessimism              0.115    22.785    
                         clock uncertainty           -0.302    22.483    
    SLICE_X33Y37         FDRE (Setup_fdre_C_D)       -0.266    22.217    system_i/EV/SD_0/inst/reg0/out0_reg[8]
  -------------------------------------------------------------------
                         required time                         22.217    
                         arrival time                         -17.018    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/EV/SD_0/inst/reg0/out0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.060ns  (logic 5.746ns (40.868%)  route 8.314ns (59.132%))
  Logic Levels:           17  (CARRY4=11 LDCE=1 LUT3=2 LUT5=3)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 22.670 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.649     2.943    system_i/PS/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y59         FDRE                                         r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1205, routed)        2.041     5.440    system_i/AGENT/PG_0/inst/en1/rst
    SLICE_X65Y32         LDCE (SetClr_ldce_CLR_Q)     0.885     6.325 f  system_i/AGENT/PG_0/inst/en1/out0_reg[1]/Q
                         net (fo=128, routed)         1.168     7.493    system_i/EV/SD_0/act[1]
    SLICE_X64Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.617 f  system_i/EV/SD_0/out00_carry_i_16__0/O
                         net (fo=1, routed)           0.000     7.617    system_i/EV/SD_0/out00_carry_i_16__0_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.015 r  system_i/EV/SD_0/out00_carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.015    system_i/EV/SD_0/out00_carry_i_10__0_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.129 r  system_i/EV/SD_0/out00_carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     8.129    system_i/EV/SD_0/out00_carry_i_9__0_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.368 r  system_i/EV/SD_0/out00_carry__0_i_9__0/O[2]
                         net (fo=3, routed)           1.017     9.384    system_i/EV/SD_0/inst/mult1/p1/in004_out[9]
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.302     9.686 r  system_i/EV/SD_0/inst/mult1/p1/out00_carry__1_i_7__1/O
                         net (fo=1, routed)           0.000     9.686    system_i/EV/SD_0/inst/mult1/p1/out00_carry__1_i_7__1_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.236 r  system_i/EV/SD_0/inst/mult1/p1/out00_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.236    system_i/EV/SD_0/inst/mult1/p1/out00_carry__1_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.350 r  system_i/EV/SD_0/inst/mult1/p1/out00_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.350    system_i/EV/SD_0/inst/mult1/p1/out00_carry__2_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.464 r  system_i/EV/SD_0/inst/mult1/p1/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.464    system_i/EV/SD_0/inst/mult1/p1/out00_carry__3_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.578 r  system_i/EV/SD_0/inst/mult1/p1/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.578    system_i/EV/SD_0/inst/mult1/p1/out00_carry__4_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.912 r  system_i/EV/SD_0/inst/mult1/p1/out00_carry__5/O[1]
                         net (fo=2, routed)           0.566    11.478    system_i/EV/SD_0/inst/mult1/p1/out00[25]
    SLICE_X55Y43         LUT3 (Prop_lut3_I1_O)        0.303    11.781 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[27]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    11.781    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[27]_INST_0_i_8_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.331 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.331    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[27]_INST_0_i_1_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.644 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[31]_INST_0_i_1/O[3]
                         net (fo=15, routed)          1.320    13.965    system_i/EV/SD_0/inst/reg0/level_r1[0]_INST_0_i_2_1[3]
    SLICE_X46Y38         LUT5 (Prop_lut5_I1_O)        0.306    14.271 r  system_i/EV/SD_0/inst/reg0/level_r1[2]_INST_0_i_37/O
                         net (fo=1, routed)           0.000    14.271    system_i/EV/SD_0/inst/reg0/level_r1[2]_INST_0_i_37_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.647 f  system_i/EV/SD_0/inst/reg0/level_r1[2]_INST_0_i_4/CO[3]
                         net (fo=3, routed)           1.307    15.953    system_i/EV/SD_0/inst/reg0/level_r1[2]_INST_0_i_4_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.154    16.107 r  system_i/EV/SD_0/inst/reg0/level_r1[2]_INST_0/O
                         net (fo=1, routed)           0.896    17.003    system_i/EV/SD_0/inst/reg0/D[5]
    SLICE_X33Y37         FDRE                                         r  system_i/EV/SD_0/inst/reg0/out0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.491    22.670    system_i/EV/SD_0/inst/reg0/clk
    SLICE_X33Y37         FDRE                                         r  system_i/EV/SD_0/inst/reg0/out0_reg[5]/C
                         clock pessimism              0.115    22.785    
                         clock uncertainty           -0.302    22.483    
    SLICE_X33Y37         FDRE (Setup_fdre_C_D)       -0.264    22.219    system_i/EV/SD_0/inst/reg0/out0_reg[5]
  -------------------------------------------------------------------
                         required time                         22.219    
                         arrival time                         -17.003    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/AGENT/QA_0/inst/reg6/out0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.382ns  (logic 7.397ns (51.433%)  route 6.985ns (48.567%))
  Logic Levels:           20  (CARRY4=13 LUT3=1 LUT4=3 LUT5=3)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 22.667 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.649     2.943    system_i/PS/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y59         FDRE                                         r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1205, routed)        3.059     6.458    system_i/AGENT/QA_0/inst/reg0/rst
    SLICE_X53Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.582 r  system_i/AGENT/QA_0/inst/reg0/out00_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.582    system_i/AGENT/QA_0/inst/mult_gamma/p0/S[1]
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.132 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry/CO[3]
                         net (fo=1, routed)           0.000     7.132    system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.466 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__0/O[1]
                         net (fo=1, routed)           0.644     8.110    system_i/AGENT/QA_0/inst/reg0/out00_carry__0[1]
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.303     8.413 r  system_i/AGENT/QA_0/inst/reg0/out00_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     8.413    system_i/AGENT/QA_0/inst/mult_gamma/p1/i_alpha_carry__0_i_3_0[1]
    SLICE_X52Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.993 r  system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__0/O[2]
                         net (fo=2, routed)           0.729     9.722    system_i/AGENT/QA_0/inst/reg5/out00[6]
    SLICE_X48Y27         LUT4 (Prop_lut4_I3_O)        0.331    10.053 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__0_i_1/O
                         net (fo=2, routed)           0.690    10.743    system_i/AGENT/QA_0/inst/reg5/out0_reg[6]_0[3]
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.327    11.070 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.070    system_i/AGENT/QA_0/inst/reg5_n_83
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.471 r  system_i/AGENT/QA_0/inst/i_alpha_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.471    system_i/AGENT/QA_0/inst/i_alpha_carry__0_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.805 r  system_i/AGENT/QA_0/inst/i_alpha_carry__1/O[1]
                         net (fo=5, routed)           0.862    12.667    system_i/AGENT/QA_0/inst/mult_alpha/p0/i_alpha[8]
    SLICE_X47Y29         LUT5 (Prop_lut5_I1_O)        0.303    12.970 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__1_i_8/O
                         net (fo=1, routed)           0.000    12.970    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__1_i_8_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.502 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__1_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.836 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__2/O[1]
                         net (fo=1, routed)           0.571    14.407    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__2_n_6
    SLICE_X46Y30         LUT4 (Prop_lut4_I3_O)        0.303    14.710 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000    14.710    system_i/AGENT/QA_0/inst/mult_alpha/p1/w_new_qA_0_carry__2_i_4[1]
    SLICE_X46Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.243 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.243    system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__2_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.360 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.360    system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__3_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.477 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.477    system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__4_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.800 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__5/O[1]
                         net (fo=1, routed)           0.430    16.230    system_i/AGENT/QA_0/inst/reg5/out00_0[25]
    SLICE_X45Y32         LUT3 (Prop_lut3_I2_O)        0.306    16.536 r  system_i/AGENT/QA_0/inst/reg5/w_new_qA_0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    16.536    system_i/AGENT/QA_0/inst/reg5_n_71
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.086 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.086    system_i/AGENT/QA_0/inst/w_new_qA_0_carry__5_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.325 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__6/O[2]
                         net (fo=1, routed)           0.000    17.325    system_i/AGENT/QA_0/inst/reg6/D[30]
    SLICE_X45Y33         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.487    22.667    system_i/AGENT/QA_0/inst/reg6/clk
    SLICE_X45Y33         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[30]/C
                         clock pessimism              0.115    22.781    
                         clock uncertainty           -0.302    22.479    
    SLICE_X45Y33         FDRE (Setup_fdre_C_D)        0.062    22.541    system_i/AGENT/QA_0/inst/reg6/out0_reg[30]
  -------------------------------------------------------------------
                         required time                         22.541    
                         arrival time                         -17.325    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/AGENT/QA_0/inst/reg6/out0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.366ns  (logic 7.381ns (51.379%)  route 6.985ns (48.621%))
  Logic Levels:           20  (CARRY4=13 LUT3=1 LUT4=3 LUT5=3)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 22.667 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.649     2.943    system_i/PS/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y59         FDRE                                         r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1205, routed)        3.059     6.458    system_i/AGENT/QA_0/inst/reg0/rst
    SLICE_X53Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.582 r  system_i/AGENT/QA_0/inst/reg0/out00_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.582    system_i/AGENT/QA_0/inst/mult_gamma/p0/S[1]
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.132 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry/CO[3]
                         net (fo=1, routed)           0.000     7.132    system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.466 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__0/O[1]
                         net (fo=1, routed)           0.644     8.110    system_i/AGENT/QA_0/inst/reg0/out00_carry__0[1]
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.303     8.413 r  system_i/AGENT/QA_0/inst/reg0/out00_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     8.413    system_i/AGENT/QA_0/inst/mult_gamma/p1/i_alpha_carry__0_i_3_0[1]
    SLICE_X52Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.993 r  system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__0/O[2]
                         net (fo=2, routed)           0.729     9.722    system_i/AGENT/QA_0/inst/reg5/out00[6]
    SLICE_X48Y27         LUT4 (Prop_lut4_I3_O)        0.331    10.053 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__0_i_1/O
                         net (fo=2, routed)           0.690    10.743    system_i/AGENT/QA_0/inst/reg5/out0_reg[6]_0[3]
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.327    11.070 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.070    system_i/AGENT/QA_0/inst/reg5_n_83
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.471 r  system_i/AGENT/QA_0/inst/i_alpha_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.471    system_i/AGENT/QA_0/inst/i_alpha_carry__0_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.805 r  system_i/AGENT/QA_0/inst/i_alpha_carry__1/O[1]
                         net (fo=5, routed)           0.862    12.667    system_i/AGENT/QA_0/inst/mult_alpha/p0/i_alpha[8]
    SLICE_X47Y29         LUT5 (Prop_lut5_I1_O)        0.303    12.970 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__1_i_8/O
                         net (fo=1, routed)           0.000    12.970    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__1_i_8_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.502 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__1_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.836 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__2/O[1]
                         net (fo=1, routed)           0.571    14.407    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__2_n_6
    SLICE_X46Y30         LUT4 (Prop_lut4_I3_O)        0.303    14.710 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000    14.710    system_i/AGENT/QA_0/inst/mult_alpha/p1/w_new_qA_0_carry__2_i_4[1]
    SLICE_X46Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.243 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.243    system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__2_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.360 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.360    system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__3_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.477 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.477    system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__4_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.800 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__5/O[1]
                         net (fo=1, routed)           0.430    16.230    system_i/AGENT/QA_0/inst/reg5/out00_0[25]
    SLICE_X45Y32         LUT3 (Prop_lut3_I2_O)        0.306    16.536 r  system_i/AGENT/QA_0/inst/reg5/w_new_qA_0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    16.536    system_i/AGENT/QA_0/inst/reg5_n_71
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.086 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.086    system_i/AGENT/QA_0/inst/w_new_qA_0_carry__5_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.309 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__6/O[0]
                         net (fo=1, routed)           0.000    17.309    system_i/AGENT/QA_0/inst/reg6/D[28]
    SLICE_X45Y33         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.487    22.667    system_i/AGENT/QA_0/inst/reg6/clk
    SLICE_X45Y33         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[28]/C
                         clock pessimism              0.115    22.781    
                         clock uncertainty           -0.302    22.479    
    SLICE_X45Y33         FDRE (Setup_fdre_C_D)        0.062    22.541    system_i/AGENT/QA_0/inst/reg6/out0_reg[28]
  -------------------------------------------------------------------
                         required time                         22.541    
                         arrival time                         -17.309    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/AGENT/QA_0/inst/reg6/out0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.360ns  (logic 7.375ns (51.359%)  route 6.985ns (48.641%))
  Logic Levels:           19  (CARRY4=12 LUT3=1 LUT4=3 LUT5=3)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 22.666 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.649     2.943    system_i/PS/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y59         FDRE                                         r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1205, routed)        3.059     6.458    system_i/AGENT/QA_0/inst/reg0/rst
    SLICE_X53Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.582 r  system_i/AGENT/QA_0/inst/reg0/out00_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.582    system_i/AGENT/QA_0/inst/mult_gamma/p0/S[1]
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.132 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry/CO[3]
                         net (fo=1, routed)           0.000     7.132    system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.466 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__0/O[1]
                         net (fo=1, routed)           0.644     8.110    system_i/AGENT/QA_0/inst/reg0/out00_carry__0[1]
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.303     8.413 r  system_i/AGENT/QA_0/inst/reg0/out00_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     8.413    system_i/AGENT/QA_0/inst/mult_gamma/p1/i_alpha_carry__0_i_3_0[1]
    SLICE_X52Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.993 r  system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__0/O[2]
                         net (fo=2, routed)           0.729     9.722    system_i/AGENT/QA_0/inst/reg5/out00[6]
    SLICE_X48Y27         LUT4 (Prop_lut4_I3_O)        0.331    10.053 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__0_i_1/O
                         net (fo=2, routed)           0.690    10.743    system_i/AGENT/QA_0/inst/reg5/out0_reg[6]_0[3]
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.327    11.070 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.070    system_i/AGENT/QA_0/inst/reg5_n_83
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.471 r  system_i/AGENT/QA_0/inst/i_alpha_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.471    system_i/AGENT/QA_0/inst/i_alpha_carry__0_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.805 r  system_i/AGENT/QA_0/inst/i_alpha_carry__1/O[1]
                         net (fo=5, routed)           0.862    12.667    system_i/AGENT/QA_0/inst/mult_alpha/p0/i_alpha[8]
    SLICE_X47Y29         LUT5 (Prop_lut5_I1_O)        0.303    12.970 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__1_i_8/O
                         net (fo=1, routed)           0.000    12.970    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__1_i_8_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.502 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__1_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.836 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__2/O[1]
                         net (fo=1, routed)           0.571    14.407    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__2_n_6
    SLICE_X46Y30         LUT4 (Prop_lut4_I3_O)        0.303    14.710 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000    14.710    system_i/AGENT/QA_0/inst/mult_alpha/p1/w_new_qA_0_carry__2_i_4[1]
    SLICE_X46Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.243 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.243    system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__2_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.360 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.360    system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__3_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.683 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__4/O[1]
                         net (fo=1, routed)           0.430    16.113    system_i/AGENT/QA_0/inst/reg5/out00_0[21]
    SLICE_X45Y31         LUT3 (Prop_lut3_I2_O)        0.306    16.419 r  system_i/AGENT/QA_0/inst/reg5/w_new_qA_0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.419    system_i/AGENT/QA_0/inst/reg5_n_67
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.969 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.969    system_i/AGENT/QA_0/inst/w_new_qA_0_carry__4_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.303 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__5/O[1]
                         net (fo=1, routed)           0.000    17.303    system_i/AGENT/QA_0/inst/reg6/D[25]
    SLICE_X45Y32         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.486    22.666    system_i/AGENT/QA_0/inst/reg6/clk
    SLICE_X45Y32         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[25]/C
                         clock pessimism              0.115    22.780    
                         clock uncertainty           -0.302    22.478    
    SLICE_X45Y32         FDRE (Setup_fdre_C_D)        0.062    22.540    system_i/AGENT/QA_0/inst/reg6/out0_reg[25]
  -------------------------------------------------------------------
                         required time                         22.540    
                         arrival time                         -17.303    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             5.259ns  (required time - arrival time)
  Source:                 system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/AGENT/QA_0/inst/reg6/out0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.339ns  (logic 7.354ns (51.288%)  route 6.985ns (48.712%))
  Logic Levels:           19  (CARRY4=12 LUT3=1 LUT4=3 LUT5=3)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 22.666 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.649     2.943    system_i/PS/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y59         FDRE                                         r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1205, routed)        3.059     6.458    system_i/AGENT/QA_0/inst/reg0/rst
    SLICE_X53Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.582 r  system_i/AGENT/QA_0/inst/reg0/out00_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.582    system_i/AGENT/QA_0/inst/mult_gamma/p0/S[1]
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.132 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry/CO[3]
                         net (fo=1, routed)           0.000     7.132    system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.466 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__0/O[1]
                         net (fo=1, routed)           0.644     8.110    system_i/AGENT/QA_0/inst/reg0/out00_carry__0[1]
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.303     8.413 r  system_i/AGENT/QA_0/inst/reg0/out00_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     8.413    system_i/AGENT/QA_0/inst/mult_gamma/p1/i_alpha_carry__0_i_3_0[1]
    SLICE_X52Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.993 r  system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__0/O[2]
                         net (fo=2, routed)           0.729     9.722    system_i/AGENT/QA_0/inst/reg5/out00[6]
    SLICE_X48Y27         LUT4 (Prop_lut4_I3_O)        0.331    10.053 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__0_i_1/O
                         net (fo=2, routed)           0.690    10.743    system_i/AGENT/QA_0/inst/reg5/out0_reg[6]_0[3]
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.327    11.070 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.070    system_i/AGENT/QA_0/inst/reg5_n_83
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.471 r  system_i/AGENT/QA_0/inst/i_alpha_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.471    system_i/AGENT/QA_0/inst/i_alpha_carry__0_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.805 r  system_i/AGENT/QA_0/inst/i_alpha_carry__1/O[1]
                         net (fo=5, routed)           0.862    12.667    system_i/AGENT/QA_0/inst/mult_alpha/p0/i_alpha[8]
    SLICE_X47Y29         LUT5 (Prop_lut5_I1_O)        0.303    12.970 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__1_i_8/O
                         net (fo=1, routed)           0.000    12.970    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__1_i_8_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.502 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__1_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.836 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__2/O[1]
                         net (fo=1, routed)           0.571    14.407    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__2_n_6
    SLICE_X46Y30         LUT4 (Prop_lut4_I3_O)        0.303    14.710 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000    14.710    system_i/AGENT/QA_0/inst/mult_alpha/p1/w_new_qA_0_carry__2_i_4[1]
    SLICE_X46Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.243 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.243    system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__2_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.360 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.360    system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__3_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.683 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__4/O[1]
                         net (fo=1, routed)           0.430    16.113    system_i/AGENT/QA_0/inst/reg5/out00_0[21]
    SLICE_X45Y31         LUT3 (Prop_lut3_I2_O)        0.306    16.419 r  system_i/AGENT/QA_0/inst/reg5/w_new_qA_0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.419    system_i/AGENT/QA_0/inst/reg5_n_67
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.969 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.969    system_i/AGENT/QA_0/inst/w_new_qA_0_carry__4_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.282 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__5/O[3]
                         net (fo=1, routed)           0.000    17.282    system_i/AGENT/QA_0/inst/reg6/D[27]
    SLICE_X45Y32         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.486    22.666    system_i/AGENT/QA_0/inst/reg6/clk
    SLICE_X45Y32         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[27]/C
                         clock pessimism              0.115    22.780    
                         clock uncertainty           -0.302    22.478    
    SLICE_X45Y32         FDRE (Setup_fdre_C_D)        0.062    22.540    system_i/AGENT/QA_0/inst/reg6/out0_reg[27]
  -------------------------------------------------------------------
                         required time                         22.540    
                         arrival time                         -17.282    
  -------------------------------------------------------------------
                         slack                                  5.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.041%)  route 0.256ns (60.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.578     0.914    system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X54Y13         FDRE                                         r  system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.164     1.078 r  system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]/Q
                         net (fo=1, routed)           0.256     1.334    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X3Y2          RAMB36E1                                     r  system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.890     1.256    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y2          RAMB36E1                                     r  system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.282     0.974    
    RAMB36_X3Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     1.270    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/adapt_mem_0/inst/adapt_mem_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.587     0.923    system_i/adapt_mem_0/inst/adapt_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y36         FDRE                                         r  system_i/adapt_mem_0/inst/adapt_mem_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/adapt_mem_0/inst/adapt_mem_v1_0_S00_AXI_inst/axi_rdata_reg[1]/Q
                         net (fo=1, routed)           0.056     1.119    system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X26Y36         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.854     1.220    system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y36         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X26Y36         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.053    system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/adapt_mem_0/inst/adapt_mem_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.653%)  route 0.102ns (38.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.594     0.930    system_i/adapt_mem_0/inst/adapt_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y40         FDRE                                         r  system_i/adapt_mem_0/inst/adapt_mem_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.164     1.094 r  system_i/adapt_mem_0/inst/adapt_mem_v1_0_S00_AXI_inst/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           0.102     1.196    system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X18Y40         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.864     1.230    system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X18Y40         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.284     0.946    
    SLICE_X18Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.129    system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[1].bram_wrdata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.970%)  route 0.287ns (67.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.578     0.914    system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X55Y13         FDRE                                         r  system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[1].bram_wrdata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[1].bram_wrdata_int_reg[1]/Q
                         net (fo=1, routed)           0.287     1.341    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X3Y1          RAMB36E1                                     r  system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.892     1.258    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y1          RAMB36E1                                     r  system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.282     0.976    
    RAMB36_X3Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     1.272    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[28].bram_wrdata_int_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.089%)  route 0.267ns (61.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.559     0.895    system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y16         FDRE                                         r  system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[28].bram_wrdata_int_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[28].bram_wrdata_int_reg[28]/Q
                         net (fo=1, routed)           0.267     1.325    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X2Y2          RAMB36E1                                     r  system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.870     1.236    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.280     0.956    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     1.252    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[6].bram_wrdata_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.092%)  route 0.267ns (61.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.578     0.914    system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X54Y13         FDRE                                         r  system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[6].bram_wrdata_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.164     1.078 r  system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[6].bram_wrdata_int_reg[6]/Q
                         net (fo=1, routed)           0.267     1.344    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X3Y2          RAMB36E1                                     r  system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.890     1.256    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y2          RAMB36E1                                     r  system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.282     0.974    
    RAMB36_X3Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     1.270    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[18].bram_wrdata_int_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.482%)  route 0.286ns (63.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.602     0.938    system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X98Y23         FDRE                                         r  system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[18].bram_wrdata_int_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y23         FDRE (Prop_fdre_C_Q)         0.164     1.102 r  system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[18].bram_wrdata_int_reg[18]/Q
                         net (fo=1, routed)           0.286     1.387    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X5Y4          RAMB36E1                                     r  system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.914     1.280    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y4          RAMB36E1                                     r  system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.263     1.017    
    RAMB36_X5Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     1.313    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 system_i/RAM_Block/RAM_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[18].bram_wrdata_int_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_3/PL_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.480%)  route 0.286ns (63.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.610     0.946    system_i/RAM_Block/RAM_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X98Y36         FDRE                                         r  system_i/RAM_Block/RAM_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[18].bram_wrdata_int_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y36         FDRE (Prop_fdre_C_Q)         0.164     1.110 r  system_i/RAM_Block/RAM_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[18].bram_wrdata_int_reg[18]/Q
                         net (fo=1, routed)           0.286     1.395    system_i/RAM_Block/RAM_3/PL_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X5Y7          RAMB36E1                                     r  system_i/RAM_Block/RAM_3/PL_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.921     1.287    system_i/RAM_Block/RAM_3/PL_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  system_i/RAM_Block/RAM_3/PL_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.263     1.024    
    RAMB36_X5Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     1.320    system_i/RAM_Block/RAM_3/PL_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[17].bram_wrdata_int_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.355%)  route 0.287ns (63.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.596     0.932    system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X14Y46         FDRE                                         r  system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[17].bram_wrdata_int_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[17].bram_wrdata_int_reg[17]/Q
                         net (fo=1, routed)           0.287     1.383    system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X0Y9          RAMB36E1                                     r  system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.907     1.273    system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.263     1.010    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     1.306    system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_i/intelight_mem_v2_0/inst/intelight_mem_v2_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.040%)  route 0.134ns (44.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.562     0.898    system_i/intelight_mem_v2_0/inst/intelight_mem_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y43         FDRE                                         r  system_i/intelight_mem_v2_0/inst/intelight_mem_v2_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  system_i/intelight_mem_v2_0/inst/intelight_mem_v2_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.134     1.195    system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X34Y43         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.830     1.196    system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y43         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.263     0.933    
    SLICE_X34Y43         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.115    system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y5   system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y5   system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y7   system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y7   system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y9   system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y9   system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5   system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5   system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y5   system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y5   system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y45  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y45  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X22Y44  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X22Y44  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X22Y44  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X22Y44  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X22Y44  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X22Y44  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X22Y42  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X22Y42  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y45  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y45  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X22Y44  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X22Y44  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X22Y44  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X22Y44  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X22Y44  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X22Y44  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X22Y42  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X22Y42  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



