
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/FIL/JTAG/netlist/pa.fromNcd.tcl
# create_project -name dac_mod_2_4_sim_cw -dir "C:/FIL/JTAG/netlist/planAhead_run_1" -part xc6slx45csg324-3
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "C:/FIL/JTAG/netlist/dac_mod_2_4_sim_cw.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/FIL/JTAG/netlist} }
# set_property target_constrs_file "dac_mod_2_4_sim_cw.ucf" [current_fileset -constrset]
Adding file 'C:/FIL/JTAG/netlist/dac_mod_2_4_sim_cw.ucf' to fileset 'constrs_1'
# add_files [list {dac_mod_2_4_sim_cw.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx45csg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design dac_mod_2_4_sim_cw.ngc ...
WARNING:NetListWriters:298 - No output is written to dac_mod_2_4_sim_cw.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   dac_mod_2_4_sim_x0/b11/Mmult_n0013[84:0]_submult_3_Madd1_lut[12 : 0] on block
   dac_mod_2_4_sim_cw is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file dac_mod_2_4_sim_cw.edif ...
ngc2edif: Total memory usage is 137712 kilobytes

Parsing EDIF File [./planAhead_run_1/dac_mod_2_4_sim_cw.data/cache/dac_mod_2_4_sim_cw_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/dac_mod_2_4_sim_cw.data/cache/dac_mod_2_4_sim_cw_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design addsb_11_0_378a84205e17796b.ngc ...
WARNING:NetListWriters:298 - No output is written to
   addsb_11_0_378a84205e17796b.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file addsb_11_0_378a84205e17796b.edif ...
ngc2edif: Total memory usage is 128496 kilobytes

Reading core file 'C:/FIL/JTAG/netlist/addsb_11_0_378a84205e17796b.ngc' for (cell view 'addsb_11_0_378a84205e17796b', library 'dac_mod_2_4_sim_cw_lib', file 'dac_mod_2_4_sim_cw.ngc')
Parsing EDIF File [./planAhead_run_1/dac_mod_2_4_sim_cw.data/cache/addsb_11_0_378a84205e17796b_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/dac_mod_2_4_sim_cw.data/cache/addsb_11_0_378a84205e17796b_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design xlpersistentdff.ngc ...
WARNING:NetListWriters:298 - No output is written to xlpersistentdff.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file xlpersistentdff.edif ...
ngc2edif: Total memory usage is 129520 kilobytes

Reading core file 'C:/FIL/JTAG/netlist/xlpersistentdff.ngc' for (cell view 'xlpersistentdff', library 'dac_mod_2_4_sim_cw_lib', file 'dac_mod_2_4_sim_cw.ngc')
Parsing EDIF File [./planAhead_run_1/dac_mod_2_4_sim_cw.data/cache/xlpersistentdff_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/dac_mod_2_4_sim_cw.data/cache/xlpersistentdff_ngc_zx.edif]
WARNING: [Netlist 29-43] Netlist 'dac_mod_2_4_sim_cw' is not ideal for floorplanning, since the cellview 'dac_mod_2_4_sim_cw' defined in file 'dac_mod_2_4_sim_cw.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/FIL/JTAG/netlist/dac_mod_2_4_sim_cw.ucf]
Finished Parsing UCF File [C:/FIL/JTAG/netlist/dac_mod_2_4_sim_cw.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 8e7fa696
link_design: Time (s): elapsed = 00:00:15 . Memory (MB): peak = 723.918 ; gain = 212.250
# read_xdl -file "C:/FIL/JTAG/netlist/dac_mod_2_4_sim_cw.ncd"
Release 14.7 - xdl P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '6slx45.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "dac_mod_2_4_sim_cw" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Successfully converted design 'C:\FIL\JTAG\netlist\dac_mod_2_4_sim_cw.ncd' to 'C:\FIL\JTAG\netlist\dac_mod_2_4_sim_cw.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : C:/FIL/JTAG/netlist/dac_mod_2_4_sim_cw.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : C:/FIL/JTAG/netlist/dac_mod_2_4_sim_cw.ncd
INFO: [Designutils 20-671] Placed 2642 instances
read_xdl: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 729.742 ; gain = 5.824
# if {[catch {read_twx -name results_1 -file "C:/FIL/JTAG/netlist/dac_mod_2_4_sim_cw.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"C:/FIL/JTAG/netlist/dac_mod_2_4_sim_cw.twx\": $eInfo"
# }
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Jan 09 07:41:00 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
