// Seed: 1986731681
module module_0 (
    input tri   id_0,
    input uwire id_1,
    input wand  id_2,
    inout wor   id_3
);
  wire id_5;
  wire id_6;
  wire id_7;
  supply1 id_8 = id_3;
  tri id_9 = 1;
  wire id_10;
  wire id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21;
endmodule
module module_1 (
    output supply0 id_0,
    output wand id_1,
    output wor id_2,
    input tri0 id_3,
    input wand id_4,
    input wire id_5,
    output uwire id_6,
    output wand id_7,
    inout wire id_8,
    output supply0 id_9,
    input tri1 id_10,
    output uwire id_11,
    input tri0 id_12,
    output wor id_13,
    input tri0 id_14,
    input uwire id_15,
    input supply1 id_16,
    input uwire id_17,
    input supply0 id_18,
    output wire id_19,
    input tri0 id_20,
    input wand id_21,
    output wand id_22,
    input tri0 id_23,
    input tri0 id_24,
    input supply1 id_25,
    input tri0 id_26,
    output tri0 id_27,
    output tri1 id_28,
    output tri0 id_29
    , id_53,
    input uwire id_30,
    output tri1 id_31,
    input wire id_32,
    input tri id_33,
    output tri1 id_34,
    output tri id_35,
    input supply1 id_36,
    output uwire id_37,
    output tri id_38,
    output tri0 id_39,
    input wand id_40,
    input tri id_41,
    output tri0 id_42,
    input wire id_43,
    input supply0 id_44,
    input uwire id_45,
    input wand id_46
    , id_54,
    output supply0 id_47,
    output tri1 id_48,
    input tri id_49,
    input wor id_50,
    output tri1 id_51
    , id_55
);
  if (id_3 < 1) begin : LABEL_0
    always @(1)
      if (1);
      else id_6 = id_41 & id_55;
    if (1'h0) supply1 id_56 = (id_41 <= id_44);
  end
  module_0 modCall_1 (
      id_4,
      id_21,
      id_8,
      id_8
  );
endmodule
