;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 6.7.2018. 17:23:31
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x24390000  	9273
0x0008	0x24310000  	9265
0x000C	0x24310000  	9265
0x0010	0x24310000  	9265
0x0014	0x24310000  	9265
0x0018	0x24310000  	9265
0x001C	0x24310000  	9265
0x0020	0x24310000  	9265
0x0024	0x24310000  	9265
0x0028	0x24310000  	9265
0x002C	0x24310000  	9265
0x0030	0x24310000  	9265
0x0034	0x24310000  	9265
0x0038	0x24310000  	9265
0x003C	0x24310000  	9265
0x0040	0x24310000  	9265
0x0044	0x24310000  	9265
0x0048	0x24310000  	9265
0x004C	0x24310000  	9265
0x0050	0x24310000  	9265
0x0054	0x24310000  	9265
0x0058	0x24310000  	9265
0x005C	0x24310000  	9265
0x0060	0x24310000  	9265
0x0064	0x24310000  	9265
0x0068	0x24310000  	9265
0x006C	0x24310000  	9265
0x0070	0x24310000  	9265
0x0074	0x24310000  	9265
0x0078	0x24310000  	9265
0x007C	0x24310000  	9265
0x0080	0x24310000  	9265
0x0084	0x24310000  	9265
0x0088	0x24310000  	9265
0x008C	0x24310000  	9265
0x0090	0x24310000  	9265
0x0094	0x24310000  	9265
0x0098	0x24310000  	9265
0x009C	0x24310000  	9265
0x00A0	0x24310000  	9265
0x00A4	0x24310000  	9265
0x00A8	0x24310000  	9265
0x00AC	0x24310000  	9265
0x00B0	0x24310000  	9265
0x00B4	0x24310000  	9265
0x00B8	0x24310000  	9265
0x00BC	0x24310000  	9265
0x00C0	0x24310000  	9265
0x00C4	0x24310000  	9265
0x00C8	0x24310000  	9265
0x00CC	0x24310000  	9265
0x00D0	0x24310000  	9265
0x00D4	0x24310000  	9265
0x00D8	0x24310000  	9265
0x00DC	0x24310000  	9265
0x00E0	0x24310000  	9265
0x00E4	0x24310000  	9265
0x00E8	0x24310000  	9265
0x00EC	0x24310000  	9265
0x00F0	0x24310000  	9265
0x00F4	0x24310000  	9265
0x00F8	0x24310000  	9265
0x00FC	0x24310000  	9265
0x0100	0x24310000  	9265
0x0104	0x24310000  	9265
0x0108	0x24310000  	9265
0x010C	0x24310000  	9265
0x0110	0x24310000  	9265
0x0114	0x24310000  	9265
0x0118	0x24310000  	9265
0x011C	0x24310000  	9265
0x0120	0x24310000  	9265
0x0124	0x24310000  	9265
0x0128	0x24310000  	9265
0x012C	0x24310000  	9265
0x0130	0x24310000  	9265
0x0134	0x24310000  	9265
0x0138	0x24310000  	9265
0x013C	0x24310000  	9265
0x0140	0x24310000  	9265
0x0144	0x24310000  	9265
0x0148	0x24310000  	9265
0x014C	0x24310000  	9265
; end of ____SysVT
_main:
;Click_NO2_STM.c, 65 :: 		void main()
0x2438	0xF000F80E  BL	9304
0x243C	0xF000FA3A  BL	10420
0x2440	0xF7FFFFEC  BL	9244
0x2444	0xF000F9E8  BL	10264
;Click_NO2_STM.c, 67 :: 		systemInit();
0x2448	0xF7FFFFBA  BL	_systemInit+0
;Click_NO2_STM.c, 68 :: 		applicationInit();
0x244C	0xF7FFFF70  BL	_applicationInit+0
;Click_NO2_STM.c, 70 :: 		while (1)
L_main8:
;Click_NO2_STM.c, 72 :: 		applicationTask();
0x2450	0xF7FFFF3E  BL	_applicationTask+0
;Click_NO2_STM.c, 73 :: 		}
0x2454	0xE7FC    B	L_main8
;Click_NO2_STM.c, 74 :: 		}
L_end_main:
L__main_end_loop:
0x2456	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x2280	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x2282	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x2286	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x228A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x228E	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x2290	0xB001    ADD	SP, SP, #4
0x2292	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x2294	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x2296	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x229A	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x229E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x22A2	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x22A4	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x22A8	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x22AA	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x22AC	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x22AE	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x22B2	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x22B6	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x22B8	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x22BC	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x22BE	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x22C0	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x22C4	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x22C8	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x22CA	0xB001    ADD	SP, SP, #4
0x22CC	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_NO2_STM.c, 32 :: 		void systemInit()
0x23C0	0xB081    SUB	SP, SP, #4
0x23C2	0xF8CDE000  STR	LR, [SP, #0]
;Click_NO2_STM.c, 34 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_AN_PIN, _GPIO_INPUT );
0x23C6	0x2201    MOVS	R2, #1
0x23C8	0x2100    MOVS	R1, #0
0x23CA	0x2000    MOVS	R0, #0
0x23CC	0xF7FFFD46  BL	_mikrobus_gpioInit+0
;Click_NO2_STM.c, 35 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_RST_PIN, _GPIO_OUTPUT );
0x23D0	0x2200    MOVS	R2, #0
0x23D2	0x2101    MOVS	R1, #1
0x23D4	0x2000    MOVS	R0, #0
0x23D6	0xF7FFFD41  BL	_mikrobus_gpioInit+0
;Click_NO2_STM.c, 36 :: 		mikrobus_i2cInit( _MIKROBUS1, &_NO2_I2C_CFG[0] );
0x23DA	0x480E    LDR	R0, [PC, #56]
0x23DC	0x4601    MOV	R1, R0
0x23DE	0x2000    MOVS	R0, #0
0x23E0	0xF7FFFE58  BL	_mikrobus_i2cInit+0
;Click_NO2_STM.c, 37 :: 		mikrobus_logInit( _LOG_USBUART_A, 115200 );
0x23E4	0xF44F31E1  MOV	R1, #115200
0x23E8	0x2020    MOVS	R0, #32
0x23EA	0xF7FFFEEF  BL	_mikrobus_logInit+0
;Click_NO2_STM.c, 38 :: 		mikrobus_logWrite( "--- System init ---", _LOG_LINE );
0x23EE	0x480A    LDR	R0, [PC, #40]
0x23F0	0x2102    MOVS	R1, #2
0x23F2	0xF7FFFE67  BL	_mikrobus_logWrite+0
;Click_NO2_STM.c, 39 :: 		Delay_ms( 100 );
0x23F6	0xF644777F  MOVW	R7, #20351
0x23FA	0xF2C00712  MOVT	R7, #18
0x23FE	0xBF00    NOP
0x2400	0xBF00    NOP
L_systemInit0:
0x2402	0x1E7F    SUBS	R7, R7, #1
0x2404	0xD1FD    BNE	L_systemInit0
0x2406	0xBF00    NOP
0x2408	0xBF00    NOP
0x240A	0xBF00    NOP
;Click_NO2_STM.c, 40 :: 		}
L_end_systemInit:
0x240C	0xF8DDE000  LDR	LR, [SP, #0]
0x2410	0xB001    ADD	SP, SP, #4
0x2412	0x4770    BX	LR
0x2414	0x133C0000  	__NO2_I2C_CFG+0
0x2418	0x00002000  	?lstr1_Click_NO2_STM+0
; end of _systemInit
_mikrobus_gpioInit:
;easymx_v7_STM32F107VC.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x1E5C	0xB081    SUB	SP, SP, #4
0x1E5E	0xF8CDE000  STR	LR, [SP, #0]
0x1E62	0xFA5FF981  UXTB	R9, R1
0x1E66	0xFA5FFA82  UXTB	R10, R2
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 36 (R9)
; direction start address is: 40 (R10)
;easymx_v7_STM32F107VC.c, 164 :: 		switch( bus )
0x1E6A	0xE00F    B	L_mikrobus_gpioInit78
; bus end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit80:
0x1E6C	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x1E70	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x1E74	0xF7FFFD3A  BL	easymx_v7_STM32F107VC__gpioInit_1+0
0x1E78	0xE00D    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit81:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
0x1E7A	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x1E7E	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x1E82	0xF7FFFE67  BL	easymx_v7_STM32F107VC__gpioInit_2+0
0x1E86	0xE006    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit82:
0x1E88	0x2001    MOVS	R0, #1
0x1E8A	0xE004    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 185 :: 		}
L_mikrobus_gpioInit78:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
; bus start address is: 0 (R0)
0x1E8C	0x2800    CMP	R0, #0
0x1E8E	0xD0ED    BEQ	L_mikrobus_gpioInit80
0x1E90	0x2801    CMP	R0, #1
0x1E92	0xD0F2    BEQ	L_mikrobus_gpioInit81
; bus end address is: 0 (R0)
; pin end address is: 36 (R9)
; direction end address is: 40 (R10)
0x1E94	0xE7F8    B	L_mikrobus_gpioInit82
;easymx_v7_STM32F107VC.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x1E96	0xF8DDE000  LDR	LR, [SP, #0]
0x1E9A	0xB001    ADD	SP, SP, #4
0x1E9C	0x4770    BX	LR
; end of _mikrobus_gpioInit
easymx_v7_STM32F107VC__gpioInit_1:
;__em_f107vc_gpio.c, 81 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x18EC	0xB081    SUB	SP, SP, #4
0x18EE	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_f107vc_gpio.c, 83 :: 		switch( pin )
0x18F2	0xE0A9    B	L_easymx_v7_STM32F107VC__gpioInit_10
; pin end address is: 0 (R0)
;__em_f107vc_gpio.c, 85 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_4 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_4 ); break;
L_easymx_v7_STM32F107VC__gpioInit_12:
0x18F4	0x2901    CMP	R1, #1
0x18F6	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_13
; dir end address is: 4 (R1)
0x18F8	0xF2400110  MOVW	R1, #16
0x18FC	0x4865    LDR	R0, [PC, #404]
0x18FE	0xF7FFFDC3  BL	_GPIO_Digital_Input+0
0x1902	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_14
L_easymx_v7_STM32F107VC__gpioInit_13:
0x1904	0xF2400110  MOVW	R1, #16
0x1908	0x4862    LDR	R0, [PC, #392]
0x190A	0xF7FFFDAF  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_14:
0x190E	0xE0BB    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 86 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_2 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_2 ); break;
L_easymx_v7_STM32F107VC__gpioInit_15:
; dir start address is: 4 (R1)
0x1910	0x2901    CMP	R1, #1
0x1912	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_16
; dir end address is: 4 (R1)
0x1914	0xF2400104  MOVW	R1, #4
0x1918	0x485F    LDR	R0, [PC, #380]
0x191A	0xF7FFFDB5  BL	_GPIO_Digital_Input+0
0x191E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_17
L_easymx_v7_STM32F107VC__gpioInit_16:
0x1920	0xF2400104  MOVW	R1, #4
0x1924	0x485C    LDR	R0, [PC, #368]
0x1926	0xF7FFFDA1  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_17:
0x192A	0xE0AD    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 87 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_13); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_13); break;
L_easymx_v7_STM32F107VC__gpioInit_18:
; dir start address is: 4 (R1)
0x192C	0x2901    CMP	R1, #1
0x192E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_19
; dir end address is: 4 (R1)
0x1930	0xF2420100  MOVW	R1, #8192
0x1934	0x4859    LDR	R0, [PC, #356]
0x1936	0xF7FFFDA7  BL	_GPIO_Digital_Input+0
0x193A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_110
L_easymx_v7_STM32F107VC__gpioInit_19:
0x193C	0xF2420100  MOVW	R1, #8192
0x1940	0x4856    LDR	R0, [PC, #344]
0x1942	0xF7FFFD93  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_110:
0x1946	0xE09F    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 88 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_111:
; dir start address is: 4 (R1)
0x1948	0x2901    CMP	R1, #1
0x194A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_112
; dir end address is: 4 (R1)
0x194C	0xF2404100  MOVW	R1, #1024
0x1950	0x4851    LDR	R0, [PC, #324]
0x1952	0xF7FFFD99  BL	_GPIO_Digital_Input+0
0x1956	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_113
L_easymx_v7_STM32F107VC__gpioInit_112:
0x1958	0xF2404100  MOVW	R1, #1024
0x195C	0x484E    LDR	R0, [PC, #312]
0x195E	0xF7FFFD85  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_113:
0x1962	0xE091    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 89 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_114:
; dir start address is: 4 (R1)
0x1964	0x2901    CMP	R1, #1
0x1966	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_115
; dir end address is: 4 (R1)
0x1968	0xF6400100  MOVW	R1, #2048
0x196C	0x484A    LDR	R0, [PC, #296]
0x196E	0xF7FFFD8B  BL	_GPIO_Digital_Input+0
0x1972	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_116
L_easymx_v7_STM32F107VC__gpioInit_115:
0x1974	0xF6400100  MOVW	R1, #2048
0x1978	0x4847    LDR	R0, [PC, #284]
0x197A	0xF7FFFD77  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_116:
0x197E	0xE083    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 90 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_117:
; dir start address is: 4 (R1)
0x1980	0x2901    CMP	R1, #1
0x1982	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_118
; dir end address is: 4 (R1)
0x1984	0xF2410100  MOVW	R1, #4096
0x1988	0x4843    LDR	R0, [PC, #268]
0x198A	0xF7FFFD7D  BL	_GPIO_Digital_Input+0
0x198E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_119
L_easymx_v7_STM32F107VC__gpioInit_118:
0x1990	0xF2410100  MOVW	R1, #4096
0x1994	0x4840    LDR	R0, [PC, #256]
0x1996	0xF7FFFD69  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_119:
0x199A	0xE075    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 91 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_0 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_0 ); break;
L_easymx_v7_STM32F107VC__gpioInit_120:
; dir start address is: 4 (R1)
0x199C	0x2901    CMP	R1, #1
0x199E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_121
; dir end address is: 4 (R1)
0x19A0	0xF2400101  MOVW	R1, #1
0x19A4	0x483B    LDR	R0, [PC, #236]
0x19A6	0xF7FFFD6F  BL	_GPIO_Digital_Input+0
0x19AA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_122
L_easymx_v7_STM32F107VC__gpioInit_121:
0x19AC	0xF2400101  MOVW	R1, #1
0x19B0	0x4838    LDR	R0, [PC, #224]
0x19B2	0xF7FFFD5B  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_122:
0x19B6	0xE067    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 92 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_123:
; dir start address is: 4 (R1)
0x19B8	0x2901    CMP	R1, #1
0x19BA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_124
; dir end address is: 4 (R1)
0x19BC	0xF2404100  MOVW	R1, #1024
0x19C0	0x4836    LDR	R0, [PC, #216]
0x19C2	0xF7FFFD61  BL	_GPIO_Digital_Input+0
0x19C6	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_125
L_easymx_v7_STM32F107VC__gpioInit_124:
0x19C8	0xF2404100  MOVW	R1, #1024
0x19CC	0x4833    LDR	R0, [PC, #204]
0x19CE	0xF7FFFD4D  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_125:
0x19D2	0xE059    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 93 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_9 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_9 ); break;
L_easymx_v7_STM32F107VC__gpioInit_126:
; dir start address is: 4 (R1)
0x19D4	0x2901    CMP	R1, #1
0x19D6	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_127
; dir end address is: 4 (R1)
0x19D8	0xF2402100  MOVW	R1, #512
0x19DC	0x482F    LDR	R0, [PC, #188]
0x19DE	0xF7FFFD53  BL	_GPIO_Digital_Input+0
0x19E2	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_128
L_easymx_v7_STM32F107VC__gpioInit_127:
0x19E4	0xF2402100  MOVW	R1, #512
0x19E8	0x482C    LDR	R0, [PC, #176]
0x19EA	0xF7FFFD3F  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_128:
0x19EE	0xE04B    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 94 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_8 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_8 ); break;
L_easymx_v7_STM32F107VC__gpioInit_129:
; dir start address is: 4 (R1)
0x19F0	0x2901    CMP	R1, #1
0x19F2	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_130
; dir end address is: 4 (R1)
0x19F4	0xF2401100  MOVW	R1, #256
0x19F8	0x4828    LDR	R0, [PC, #160]
0x19FA	0xF7FFFD45  BL	_GPIO_Digital_Input+0
0x19FE	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_131
L_easymx_v7_STM32F107VC__gpioInit_130:
0x1A00	0xF2401100  MOVW	R1, #256
0x1A04	0x4825    LDR	R0, [PC, #148]
0x1A06	0xF7FFFD31  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_131:
0x1A0A	0xE03D    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 95 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_132:
; dir start address is: 4 (R1)
0x1A0C	0x2901    CMP	R1, #1
0x1A0E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_133
; dir end address is: 4 (R1)
0x1A10	0xF2400140  MOVW	R1, #64
0x1A14	0x4822    LDR	R0, [PC, #136]
0x1A16	0xF7FFFD37  BL	_GPIO_Digital_Input+0
0x1A1A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_134
L_easymx_v7_STM32F107VC__gpioInit_133:
0x1A1C	0xF2400140  MOVW	R1, #64
0x1A20	0x481F    LDR	R0, [PC, #124]
0x1A22	0xF7FFFD23  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_134:
0x1A26	0xE02F    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 96 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_7 ); break;
L_easymx_v7_STM32F107VC__gpioInit_135:
; dir start address is: 4 (R1)
0x1A28	0x2901    CMP	R1, #1
0x1A2A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_136
; dir end address is: 4 (R1)
0x1A2C	0xF2400180  MOVW	R1, #128
0x1A30	0x481B    LDR	R0, [PC, #108]
0x1A32	0xF7FFFD29  BL	_GPIO_Digital_Input+0
0x1A36	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_137
L_easymx_v7_STM32F107VC__gpioInit_136:
0x1A38	0xF2400180  MOVW	R1, #128
0x1A3C	0x4818    LDR	R0, [PC, #96]
0x1A3E	0xF7FFFD15  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_137:
0x1A42	0xE021    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 97 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_STM32F107VC__gpioInit_138:
0x1A44	0x2001    MOVS	R0, #1
0x1A46	0xE020    B	L_end__gpioInit_1
;__em_f107vc_gpio.c, 98 :: 		}
L_easymx_v7_STM32F107VC__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1A48	0x2800    CMP	R0, #0
0x1A4A	0xF43FAF53  BEQ	L_easymx_v7_STM32F107VC__gpioInit_12
0x1A4E	0x2801    CMP	R0, #1
0x1A50	0xF43FAF5E  BEQ	L_easymx_v7_STM32F107VC__gpioInit_15
0x1A54	0x2802    CMP	R0, #2
0x1A56	0xF43FAF69  BEQ	L_easymx_v7_STM32F107VC__gpioInit_18
0x1A5A	0x2803    CMP	R0, #3
0x1A5C	0xF43FAF74  BEQ	L_easymx_v7_STM32F107VC__gpioInit_111
0x1A60	0x2804    CMP	R0, #4
0x1A62	0xF43FAF7F  BEQ	L_easymx_v7_STM32F107VC__gpioInit_114
0x1A66	0x2805    CMP	R0, #5
0x1A68	0xF43FAF8A  BEQ	L_easymx_v7_STM32F107VC__gpioInit_117
0x1A6C	0x2806    CMP	R0, #6
0x1A6E	0xF43FAF95  BEQ	L_easymx_v7_STM32F107VC__gpioInit_120
0x1A72	0x2807    CMP	R0, #7
0x1A74	0xD0A0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_123
0x1A76	0x2808    CMP	R0, #8
0x1A78	0xD0AC    BEQ	L_easymx_v7_STM32F107VC__gpioInit_126
0x1A7A	0x2809    CMP	R0, #9
0x1A7C	0xD0B8    BEQ	L_easymx_v7_STM32F107VC__gpioInit_129
0x1A7E	0x280A    CMP	R0, #10
0x1A80	0xD0C4    BEQ	L_easymx_v7_STM32F107VC__gpioInit_132
0x1A82	0x280B    CMP	R0, #11
0x1A84	0xD0D0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x1A86	0xE7DD    B	L_easymx_v7_STM32F107VC__gpioInit_138
L_easymx_v7_STM32F107VC__gpioInit_11:
;__em_f107vc_gpio.c, 99 :: 		return _MIKROBUS_OK;
0x1A88	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_gpio.c, 100 :: 		}
L_end__gpioInit_1:
0x1A8A	0xF8DDE000  LDR	LR, [SP, #0]
0x1A8E	0xB001    ADD	SP, SP, #4
0x1A90	0x4770    BX	LR
0x1A92	0xBF00    NOP
0x1A94	0x08004001  	GPIOA_BASE+0
0x1A98	0x10004001  	GPIOC_BASE+0
0x1A9C	0x14004001  	GPIOD_BASE+0
0x1AA0	0x0C004001  	GPIOB_BASE+0
; end of easymx_v7_STM32F107VC__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 369 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1488	0xB081    SUB	SP, SP, #4
0x148A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 370 :: 		
0x148E	0xF04F0242  MOV	R2, #66
0x1492	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1494	0xF7FFFD00  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 371 :: 		
L_end_GPIO_Digital_Input:
0x1498	0xF8DDE000  LDR	LR, [SP, #0]
0x149C	0xB001    ADD	SP, SP, #4
0x149E	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0E98	0xB081    SUB	SP, SP, #4
0x0E9A	0xF8CDE000  STR	LR, [SP, #0]
0x0E9E	0xB28C    UXTH	R4, R1
0x0EA0	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x0EA2	0x4B77    LDR	R3, [PC, #476]
0x0EA4	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0EA8	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x0EAA	0x4618    MOV	R0, R3
0x0EAC	0xF7FFF9BC  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0EB0	0xF1B40FFF  CMP	R4, #255
0x0EB4	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x0EB6	0x4B73    LDR	R3, [PC, #460]
0x0EB8	0x429D    CMP	R5, R3
0x0EBA	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0EBC	0xF04F3333  MOV	R3, #858993459
0x0EC0	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x0EC2	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0EC4	0x2D42    CMP	R5, #66
0x0EC6	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0EC8	0xF04F3344  MOV	R3, #1145324612
0x0ECC	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0ECE	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0ED0	0xF64F73FF  MOVW	R3, #65535
0x0ED4	0x429C    CMP	R4, R3
0x0ED6	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0ED8	0x4B6A    LDR	R3, [PC, #424]
0x0EDA	0x429D    CMP	R5, R3
0x0EDC	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0EDE	0xF04F3333  MOV	R3, #858993459
0x0EE2	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0EE4	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0EE6	0xF04F3333  MOV	R3, #858993459
0x0EEA	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0EEC	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0EEE	0x2D42    CMP	R5, #66
0x0EF0	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0EF2	0xF04F3344  MOV	R3, #1145324612
0x0EF6	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x0EF8	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0EFA	0xF04F3344  MOV	R3, #1145324612
0x0EFE	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0F00	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0F02	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0F04	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x0F06	0xF0050301  AND	R3, R5, #1
0x0F0A	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0F0C	0x2100    MOVS	R1, #0
0x0F0E	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0F10	0xF0050302  AND	R3, R5, #2
0x0F14	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x0F16	0xF40573C0  AND	R3, R5, #384
0x0F1A	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0F1C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0F1E	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0F20	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0F22	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0F24	0xF0050304  AND	R3, R5, #4
0x0F28	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x0F2A	0xF0050320  AND	R3, R5, #32
0x0F2E	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0F30	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0F32	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0F34	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x0F36	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0F38	0xF0050308  AND	R3, R5, #8
0x0F3C	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0F3E	0xF0050320  AND	R3, R5, #32
0x0F42	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0F44	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x0F46	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x0F48	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x0F4A	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0F4C	0x4B4E    LDR	R3, [PC, #312]
0x0F4E	0xEA050303  AND	R3, R5, R3, LSL #0
0x0F52	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0F54	0x2003    MOVS	R0, #3
0x0F56	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0F58	0xF4057300  AND	R3, R5, #512
0x0F5C	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x0F5E	0x2002    MOVS	R0, #2
0x0F60	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x0F62	0xF4056380  AND	R3, R5, #1024
0x0F66	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x0F68	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x0F6A	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0F6C	0xF005030C  AND	R3, R5, #12
0x0F70	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x0F72	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0F74	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x0F76	0xF00403FF  AND	R3, R4, #255
0x0F7A	0xB29B    UXTH	R3, R3
0x0F7C	0x2B00    CMP	R3, #0
0x0F7E	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x0F80	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x0F82	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x0F84	0xFA1FF884  UXTH	R8, R4
0x0F88	0x4632    MOV	R2, R6
0x0F8A	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0F8C	0x2808    CMP	R0, #8
0x0F8E	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x0F90	0xF04F0301  MOV	R3, #1
0x0F94	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0F98	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x0F9C	0x42A3    CMP	R3, R4
0x0F9E	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x0FA0	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x0FA2	0xF04F030F  MOV	R3, #15
0x0FA6	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0FA8	0x43DB    MVN	R3, R3
0x0FAA	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x0FAE	0xFA01F305  LSL	R3, R1, R5
0x0FB2	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0FB6	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0FB8	0xF4067381  AND	R3, R6, #258
0x0FBC	0xF5B37F81  CMP	R3, #258
0x0FC0	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x0FC2	0xF2020414  ADDW	R4, R2, #20
0x0FC6	0xF04F0301  MOV	R3, #1
0x0FCA	0x4083    LSLS	R3, R0
0x0FCC	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0FCE	0xF0060382  AND	R3, R6, #130
0x0FD2	0x2B82    CMP	R3, #130
0x0FD4	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x0FD6	0xF2020410  ADDW	R4, R2, #16
0x0FDA	0xF04F0301  MOV	R3, #1
0x0FDE	0x4083    LSLS	R3, R0
0x0FE0	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0FE2	0x462F    MOV	R7, R5
0x0FE4	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x0FE6	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0FE8	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x0FEA	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0FEC	0xFA1FF088  UXTH	R0, R8
0x0FF0	0x460F    MOV	R7, R1
0x0FF2	0x4631    MOV	R1, R6
0x0FF4	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x0FF6	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x0FF8	0x460F    MOV	R7, R1
0x0FFA	0x4629    MOV	R1, R5
0x0FFC	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0FFE	0xF1B00FFF  CMP	R0, #255
0x1002	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x1004	0x1D33    ADDS	R3, R6, #4
0x1006	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x100A	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x100C	0x2A08    CMP	R2, #8
0x100E	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x1010	0xF2020408  ADDW	R4, R2, #8
0x1014	0xF04F0301  MOV	R3, #1
0x1018	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x101C	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x1020	0x42A3    CMP	R3, R4
0x1022	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x1024	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x1026	0xF04F030F  MOV	R3, #15
0x102A	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x102C	0x43DB    MVN	R3, R3
0x102E	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x1032	0xFA07F305  LSL	R3, R7, R5
0x1036	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x103A	0xF4017381  AND	R3, R1, #258
0x103E	0xF5B37F81  CMP	R3, #258
0x1042	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x1044	0xF2060514  ADDW	R5, R6, #20
0x1048	0xF2020408  ADDW	R4, R2, #8
0x104C	0xF04F0301  MOV	R3, #1
0x1050	0x40A3    LSLS	R3, R4
0x1052	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x1054	0xF0010382  AND	R3, R1, #130
0x1058	0x2B82    CMP	R3, #130
0x105A	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x105C	0xF2060510  ADDW	R5, R6, #16
0x1060	0xF2020408  ADDW	R4, R2, #8
0x1064	0xF04F0301  MOV	R3, #1
0x1068	0x40A3    LSLS	R3, R4
0x106A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x106C	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x106E	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x1070	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x1072	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x1074	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x1078	0xF8DDE000  LDR	LR, [SP, #0]
0x107C	0xB001    ADD	SP, SP, #4
0x107E	0x4770    BX	LR
0x1080	0xFC00FFFF  	#-1024
0x1084	0x00140008  	#524308
0x1088	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0228	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x022A	0x4919    LDR	R1, [PC, #100]
0x022C	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0230	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x0232	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x0234	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0236	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0238	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x023A	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x023C	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x023E	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0240	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x0242	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0244	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x0246	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0248	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x024A	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x024C	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x024E	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x0252	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0254	0x490F    LDR	R1, [PC, #60]
0x0256	0x4288    CMP	R0, R1
0x0258	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x025A	0x490F    LDR	R1, [PC, #60]
0x025C	0x4288    CMP	R0, R1
0x025E	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0260	0x490E    LDR	R1, [PC, #56]
0x0262	0x4288    CMP	R0, R1
0x0264	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x0266	0x490E    LDR	R1, [PC, #56]
0x0268	0x4288    CMP	R0, R1
0x026A	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x026C	0x490D    LDR	R1, [PC, #52]
0x026E	0x4288    CMP	R0, R1
0x0270	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x0272	0x490D    LDR	R1, [PC, #52]
0x0274	0x4288    CMP	R0, R1
0x0276	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0278	0x490C    LDR	R1, [PC, #48]
0x027A	0x4288    CMP	R0, R1
0x027C	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x027E	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0280	0x490B    LDR	R1, [PC, #44]
0x0282	0x6809    LDR	R1, [R1, #0]
0x0284	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0288	0x4909    LDR	R1, [PC, #36]
0x028A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x028C	0xB001    ADD	SP, SP, #4
0x028E	0x4770    BX	LR
0x0290	0xFC00FFFF  	#-1024
0x0294	0x08004001  	#1073809408
0x0298	0x0C004001  	#1073810432
0x029C	0x10004001  	#1073811456
0x02A0	0x14004001  	#1073812480
0x02A4	0x18004001  	#1073813504
0x02A8	0x1C004001  	#1073814528
0x02AC	0x20004001  	#1073815552
0x02B0	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x146C	0xB081    SUB	SP, SP, #4
0x146E	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x1472	0x4A04    LDR	R2, [PC, #16]
0x1474	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1476	0xF7FFFD0F  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x147A	0xF8DDE000  LDR	LR, [SP, #0]
0x147E	0xB001    ADD	SP, SP, #4
0x1480	0x4770    BX	LR
0x1482	0xBF00    NOP
0x1484	0x00140008  	#524308
; end of _GPIO_Digital_Output
easymx_v7_STM32F107VC__gpioInit_2:
;__em_f107vc_gpio.c, 102 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1B54	0xB081    SUB	SP, SP, #4
0x1B56	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_f107vc_gpio.c, 104 :: 		switch( pin )
0x1B5A	0xE0A9    B	L_easymx_v7_STM32F107VC__gpioInit_239
; pin end address is: 0 (R0)
;__em_f107vc_gpio.c, 106 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_5 ); break;
L_easymx_v7_STM32F107VC__gpioInit_241:
0x1B5C	0x2901    CMP	R1, #1
0x1B5E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_242
; dir end address is: 4 (R1)
0x1B60	0xF2400120  MOVW	R1, #32
0x1B64	0x4865    LDR	R0, [PC, #404]
0x1B66	0xF7FFFC8F  BL	_GPIO_Digital_Input+0
0x1B6A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_243
L_easymx_v7_STM32F107VC__gpioInit_242:
0x1B6C	0xF2400120  MOVW	R1, #32
0x1B70	0x4862    LDR	R0, [PC, #392]
0x1B72	0xF7FFFC7B  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_243:
0x1B76	0xE0BB    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 107 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_3 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_3 ); break;
L_easymx_v7_STM32F107VC__gpioInit_244:
; dir start address is: 4 (R1)
0x1B78	0x2901    CMP	R1, #1
0x1B7A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_245
; dir end address is: 4 (R1)
0x1B7C	0xF2400108  MOVW	R1, #8
0x1B80	0x485F    LDR	R0, [PC, #380]
0x1B82	0xF7FFFC81  BL	_GPIO_Digital_Input+0
0x1B86	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_246
L_easymx_v7_STM32F107VC__gpioInit_245:
0x1B88	0xF2400108  MOVW	R1, #8
0x1B8C	0x485C    LDR	R0, [PC, #368]
0x1B8E	0xF7FFFC6D  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_246:
0x1B92	0xE0AD    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 108 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_14); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_14); break;
L_easymx_v7_STM32F107VC__gpioInit_247:
; dir start address is: 4 (R1)
0x1B94	0x2901    CMP	R1, #1
0x1B96	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_248
; dir end address is: 4 (R1)
0x1B98	0xF2440100  MOVW	R1, #16384
0x1B9C	0x4859    LDR	R0, [PC, #356]
0x1B9E	0xF7FFFC73  BL	_GPIO_Digital_Input+0
0x1BA2	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_249
L_easymx_v7_STM32F107VC__gpioInit_248:
0x1BA4	0xF2440100  MOVW	R1, #16384
0x1BA8	0x4856    LDR	R0, [PC, #344]
0x1BAA	0xF7FFFC5F  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_249:
0x1BAE	0xE09F    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 109 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_250:
; dir start address is: 4 (R1)
0x1BB0	0x2901    CMP	R1, #1
0x1BB2	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_251
; dir end address is: 4 (R1)
0x1BB4	0xF2404100  MOVW	R1, #1024
0x1BB8	0x4851    LDR	R0, [PC, #324]
0x1BBA	0xF7FFFC65  BL	_GPIO_Digital_Input+0
0x1BBE	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_252
L_easymx_v7_STM32F107VC__gpioInit_251:
0x1BC0	0xF2404100  MOVW	R1, #1024
0x1BC4	0x484E    LDR	R0, [PC, #312]
0x1BC6	0xF7FFFC51  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_252:
0x1BCA	0xE091    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 110 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_253:
; dir start address is: 4 (R1)
0x1BCC	0x2901    CMP	R1, #1
0x1BCE	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_254
; dir end address is: 4 (R1)
0x1BD0	0xF6400100  MOVW	R1, #2048
0x1BD4	0x484A    LDR	R0, [PC, #296]
0x1BD6	0xF7FFFC57  BL	_GPIO_Digital_Input+0
0x1BDA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_255
L_easymx_v7_STM32F107VC__gpioInit_254:
0x1BDC	0xF6400100  MOVW	R1, #2048
0x1BE0	0x4847    LDR	R0, [PC, #284]
0x1BE2	0xF7FFFC43  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_255:
0x1BE6	0xE083    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 111 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_256:
; dir start address is: 4 (R1)
0x1BE8	0x2901    CMP	R1, #1
0x1BEA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_257
; dir end address is: 4 (R1)
0x1BEC	0xF2410100  MOVW	R1, #4096
0x1BF0	0x4843    LDR	R0, [PC, #268]
0x1BF2	0xF7FFFC49  BL	_GPIO_Digital_Input+0
0x1BF6	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_258
L_easymx_v7_STM32F107VC__gpioInit_257:
0x1BF8	0xF2410100  MOVW	R1, #4096
0x1BFC	0x4840    LDR	R0, [PC, #256]
0x1BFE	0xF7FFFC35  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_258:
0x1C02	0xE075    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 112 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_259:
; dir start address is: 4 (R1)
0x1C04	0x2901    CMP	R1, #1
0x1C06	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_260
; dir end address is: 4 (R1)
0x1C08	0xF2410100  MOVW	R1, #4096
0x1C0C	0x483D    LDR	R0, [PC, #244]
0x1C0E	0xF7FFFC3B  BL	_GPIO_Digital_Input+0
0x1C12	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_261
L_easymx_v7_STM32F107VC__gpioInit_260:
0x1C14	0xF2410100  MOVW	R1, #4096
0x1C18	0x483A    LDR	R0, [PC, #232]
0x1C1A	0xF7FFFC27  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_261:
0x1C1E	0xE067    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 113 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_262:
; dir start address is: 4 (R1)
0x1C20	0x2901    CMP	R1, #1
0x1C22	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_263
; dir end address is: 4 (R1)
0x1C24	0xF6400100  MOVW	R1, #2048
0x1C28	0x4836    LDR	R0, [PC, #216]
0x1C2A	0xF7FFFC2D  BL	_GPIO_Digital_Input+0
0x1C2E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_264
L_easymx_v7_STM32F107VC__gpioInit_263:
0x1C30	0xF6400100  MOVW	R1, #2048
0x1C34	0x4833    LDR	R0, [PC, #204]
0x1C36	0xF7FFFC19  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_264:
0x1C3A	0xE059    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 114 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_265:
; dir start address is: 4 (R1)
0x1C3C	0x2901    CMP	R1, #1
0x1C3E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_266
; dir end address is: 4 (R1)
0x1C40	0xF2400140  MOVW	R1, #64
0x1C44	0x482F    LDR	R0, [PC, #188]
0x1C46	0xF7FFFC1F  BL	_GPIO_Digital_Input+0
0x1C4A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_267
L_easymx_v7_STM32F107VC__gpioInit_266:
0x1C4C	0xF2400140  MOVW	R1, #64
0x1C50	0x482C    LDR	R0, [PC, #176]
0x1C52	0xF7FFFC0B  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_267:
0x1C56	0xE04B    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 115 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_5 ); break;
L_easymx_v7_STM32F107VC__gpioInit_268:
; dir start address is: 4 (R1)
0x1C58	0x2901    CMP	R1, #1
0x1C5A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_269
; dir end address is: 4 (R1)
0x1C5C	0xF2400120  MOVW	R1, #32
0x1C60	0x4828    LDR	R0, [PC, #160]
0x1C62	0xF7FFFC11  BL	_GPIO_Digital_Input+0
0x1C66	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_270
L_easymx_v7_STM32F107VC__gpioInit_269:
0x1C68	0xF2400120  MOVW	R1, #32
0x1C6C	0x4825    LDR	R0, [PC, #148]
0x1C6E	0xF7FFFBFD  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_270:
0x1C72	0xE03D    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 116 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_271:
; dir start address is: 4 (R1)
0x1C74	0x2901    CMP	R1, #1
0x1C76	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_272
; dir end address is: 4 (R1)
0x1C78	0xF2400140  MOVW	R1, #64
0x1C7C	0x4822    LDR	R0, [PC, #136]
0x1C7E	0xF7FFFC03  BL	_GPIO_Digital_Input+0
0x1C82	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_273
L_easymx_v7_STM32F107VC__gpioInit_272:
0x1C84	0xF2400140  MOVW	R1, #64
0x1C88	0x481F    LDR	R0, [PC, #124]
0x1C8A	0xF7FFFBEF  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_273:
0x1C8E	0xE02F    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 117 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_7 ); break;
L_easymx_v7_STM32F107VC__gpioInit_274:
; dir start address is: 4 (R1)
0x1C90	0x2901    CMP	R1, #1
0x1C92	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_275
; dir end address is: 4 (R1)
0x1C94	0xF2400180  MOVW	R1, #128
0x1C98	0x481B    LDR	R0, [PC, #108]
0x1C9A	0xF7FFFBF5  BL	_GPIO_Digital_Input+0
0x1C9E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_276
L_easymx_v7_STM32F107VC__gpioInit_275:
0x1CA0	0xF2400180  MOVW	R1, #128
0x1CA4	0x4818    LDR	R0, [PC, #96]
0x1CA6	0xF7FFFBE1  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_276:
0x1CAA	0xE021    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 118 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_STM32F107VC__gpioInit_277:
0x1CAC	0x2001    MOVS	R0, #1
0x1CAE	0xE020    B	L_end__gpioInit_2
;__em_f107vc_gpio.c, 119 :: 		}
L_easymx_v7_STM32F107VC__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1CB0	0x2800    CMP	R0, #0
0x1CB2	0xF43FAF53  BEQ	L_easymx_v7_STM32F107VC__gpioInit_241
0x1CB6	0x2801    CMP	R0, #1
0x1CB8	0xF43FAF5E  BEQ	L_easymx_v7_STM32F107VC__gpioInit_244
0x1CBC	0x2802    CMP	R0, #2
0x1CBE	0xF43FAF69  BEQ	L_easymx_v7_STM32F107VC__gpioInit_247
0x1CC2	0x2803    CMP	R0, #3
0x1CC4	0xF43FAF74  BEQ	L_easymx_v7_STM32F107VC__gpioInit_250
0x1CC8	0x2804    CMP	R0, #4
0x1CCA	0xF43FAF7F  BEQ	L_easymx_v7_STM32F107VC__gpioInit_253
0x1CCE	0x2805    CMP	R0, #5
0x1CD0	0xF43FAF8A  BEQ	L_easymx_v7_STM32F107VC__gpioInit_256
0x1CD4	0x2806    CMP	R0, #6
0x1CD6	0xF43FAF95  BEQ	L_easymx_v7_STM32F107VC__gpioInit_259
0x1CDA	0x2807    CMP	R0, #7
0x1CDC	0xD0A0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_262
0x1CDE	0x2808    CMP	R0, #8
0x1CE0	0xD0AC    BEQ	L_easymx_v7_STM32F107VC__gpioInit_265
0x1CE2	0x2809    CMP	R0, #9
0x1CE4	0xD0B8    BEQ	L_easymx_v7_STM32F107VC__gpioInit_268
0x1CE6	0x280A    CMP	R0, #10
0x1CE8	0xD0C4    BEQ	L_easymx_v7_STM32F107VC__gpioInit_271
0x1CEA	0x280B    CMP	R0, #11
0x1CEC	0xD0D0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x1CEE	0xE7DD    B	L_easymx_v7_STM32F107VC__gpioInit_277
L_easymx_v7_STM32F107VC__gpioInit_240:
;__em_f107vc_gpio.c, 120 :: 		return _MIKROBUS_OK;
0x1CF0	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_gpio.c, 121 :: 		}
L_end__gpioInit_2:
0x1CF2	0xF8DDE000  LDR	LR, [SP, #0]
0x1CF6	0xB001    ADD	SP, SP, #4
0x1CF8	0x4770    BX	LR
0x1CFA	0xBF00    NOP
0x1CFC	0x08004001  	GPIOA_BASE+0
0x1D00	0x10004001  	GPIOC_BASE+0
0x1D04	0x14004001  	GPIOD_BASE+0
0x1D08	0x0C004001  	GPIOB_BASE+0
; end of easymx_v7_STM32F107VC__gpioInit_2
_mikrobus_i2cInit:
;easymx_v7_STM32F107VC.c, 222 :: 		T_mikrobus_ret mikrobus_i2cInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x2094	0xB081    SUB	SP, SP, #4
0x2096	0xF8CDE000  STR	LR, [SP, #0]
0x209A	0x468B    MOV	R11, R1
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 44 (R11)
;easymx_v7_STM32F107VC.c, 224 :: 		switch( bus )
0x209C	0xE009    B	L_mikrobus_i2cInit83
; bus end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 227 :: 		case _MIKROBUS1 : return _i2cInit_1( cfg );
L_mikrobus_i2cInit85:
0x209E	0x4658    MOV	R0, R11
; cfg end address is: 44 (R11)
0x20A0	0xF7FFFD48  BL	easymx_v7_STM32F107VC__i2cInit_1+0
0x20A4	0xE00A    B	L_end_mikrobus_i2cInit
;easymx_v7_STM32F107VC.c, 230 :: 		case _MIKROBUS2 : return _i2cInit_2( cfg );
L_mikrobus_i2cInit86:
; cfg start address is: 44 (R11)
0x20A6	0x4658    MOV	R0, R11
; cfg end address is: 44 (R11)
0x20A8	0xF7FFFD34  BL	easymx_v7_STM32F107VC__i2cInit_2+0
0x20AC	0xE006    B	L_end_mikrobus_i2cInit
;easymx_v7_STM32F107VC.c, 244 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_i2cInit87:
0x20AE	0x2001    MOVS	R0, #1
0x20B0	0xE004    B	L_end_mikrobus_i2cInit
;easymx_v7_STM32F107VC.c, 245 :: 		}
L_mikrobus_i2cInit83:
; cfg start address is: 44 (R11)
; bus start address is: 0 (R0)
0x20B2	0x2800    CMP	R0, #0
0x20B4	0xD0F3    BEQ	L_mikrobus_i2cInit85
0x20B6	0x2801    CMP	R0, #1
0x20B8	0xD0F5    BEQ	L_mikrobus_i2cInit86
; bus end address is: 0 (R0)
; cfg end address is: 44 (R11)
0x20BA	0xE7F8    B	L_mikrobus_i2cInit87
;easymx_v7_STM32F107VC.c, 248 :: 		}
L_end_mikrobus_i2cInit:
0x20BC	0xF8DDE000  LDR	LR, [SP, #0]
0x20C0	0xB001    ADD	SP, SP, #4
0x20C2	0x4770    BX	LR
; end of _mikrobus_i2cInit
easymx_v7_STM32F107VC__i2cInit_1:
;__em_f107vc_i2c.c, 29 :: 		static T_mikrobus_ret _i2cInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1B34	0xB081    SUB	SP, SP, #4
0x1B36	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_i2c.c, 31 :: 		I2C1_Init_Advanced( cfg[0], &_GPIO_MODULE_I2C1_PB67);
0x1B3A	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x1B3C	0x4608    MOV	R0, R1
0x1B3E	0x4904    LDR	R1, [PC, #16]
0x1B40	0xF7FFFCAE  BL	_I2C1_Init_Advanced+0
;__em_f107vc_i2c.c, 32 :: 		return _MIKROBUS_OK;
0x1B44	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_i2c.c, 33 :: 		}
L_end__i2cInit_1:
0x1B46	0xF8DDE000  LDR	LR, [SP, #0]
0x1B4A	0xB001    ADD	SP, SP, #4
0x1B4C	0x4770    BX	LR
0x1B4E	0xBF00    NOP
0x1B50	0x26E00000  	__GPIO_MODULE_I2C1_PB67+0
; end of easymx_v7_STM32F107VC__i2cInit_1
_I2C1_Init_Advanced:
;__Lib_I2C_12.c, 544 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x14A0	0xB081    SUB	SP, SP, #4
0x14A2	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_12.c, 545 :: 		
0x14A6	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x14A8	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x14AA	0x4803    LDR	R0, [PC, #12]
0x14AC	0xF7FFFE00  BL	_I2Cx_Init_Advanced+0
;__Lib_I2C_12.c, 546 :: 		
L_end_I2C1_Init_Advanced:
0x14B0	0xF8DDE000  LDR	LR, [SP, #0]
0x14B4	0xB001    ADD	SP, SP, #4
0x14B6	0x4770    BX	LR
0x14B8	0x54004000  	I2C1_CR1+0
; end of _I2C1_Init_Advanced
_I2Cx_Init_Advanced:
;__Lib_I2C_12.c, 591 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x10B0	0xB088    SUB	SP, SP, #32
0x10B2	0xF8CDE000  STR	LR, [SP, #0]
0x10B6	0x460E    MOV	R6, R1
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 24 (R6)
; module start address is: 8 (R2)
;__Lib_I2C_12.c, 593 :: 		
;__Lib_I2C_12.c, 600 :: 		
0x10B8	0x4B55    LDR	R3, [PC, #340]
0x10BA	0x4298    CMP	R0, R3
0x10BC	0xD10D    BNE	L_I2Cx_Init_Advanced112
;__Lib_I2C_12.c, 601 :: 		
0x10BE	0x2401    MOVS	R4, #1
0x10C0	0xB264    SXTB	R4, R4
0x10C2	0x4B54    LDR	R3, [PC, #336]
0x10C4	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 602 :: 		
0x10C6	0x4C54    LDR	R4, [PC, #336]
0x10C8	0x4B54    LDR	R3, [PC, #336]
0x10CA	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 603 :: 		
0x10CC	0x4C54    LDR	R4, [PC, #336]
0x10CE	0x4B55    LDR	R3, [PC, #340]
0x10D0	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 604 :: 		
0x10D2	0x4C55    LDR	R4, [PC, #340]
0x10D4	0x4B55    LDR	R3, [PC, #340]
0x10D6	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 605 :: 		
0x10D8	0xE00F    B	L_I2Cx_Init_Advanced113
L_I2Cx_Init_Advanced112:
;__Lib_I2C_12.c, 606 :: 		
0x10DA	0x4B55    LDR	R3, [PC, #340]
0x10DC	0x4298    CMP	R0, R3
0x10DE	0xD10C    BNE	L_I2Cx_Init_Advanced114
;__Lib_I2C_12.c, 607 :: 		
0x10E0	0x2401    MOVS	R4, #1
0x10E2	0xB264    SXTB	R4, R4
0x10E4	0x4B53    LDR	R3, [PC, #332]
0x10E6	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 608 :: 		
0x10E8	0x4C53    LDR	R4, [PC, #332]
0x10EA	0x4B4C    LDR	R3, [PC, #304]
0x10EC	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 609 :: 		
0x10EE	0x4C53    LDR	R4, [PC, #332]
0x10F0	0x4B4C    LDR	R3, [PC, #304]
0x10F2	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 610 :: 		
0x10F4	0x4C52    LDR	R4, [PC, #328]
0x10F6	0x4B4D    LDR	R3, [PC, #308]
0x10F8	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 611 :: 		
L_I2Cx_Init_Advanced114:
L_I2Cx_Init_Advanced113:
;__Lib_I2C_12.c, 612 :: 		
0x10FA	0x9601    STR	R6, [SP, #4]
; module end address is: 8 (R2)
0x10FC	0x9002    STR	R0, [SP, #8]
0x10FE	0x4610    MOV	R0, R2
0x1100	0xF7FFFB06  BL	_GPIO_Alternate_Function_Enable+0
0x1104	0x9802    LDR	R0, [SP, #8]
0x1106	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_12.c, 617 :: 		
0x1108	0x1D03    ADDS	R3, R0, #4
0x110A	0x681B    LDR	R3, [R3, #0]
;__Lib_I2C_12.c, 619 :: 		
0x110C	0xB29C    UXTH	R4, R3
0x110E	0xF06F033F  MVN	R3, #63
0x1112	0xEA040303  AND	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x1116	0xB29D    UXTH	R5, R3
;__Lib_I2C_12.c, 621 :: 		
0x1118	0xAB03    ADD	R3, SP, #12
0x111A	0x9001    STR	R0, [SP, #4]
0x111C	0x4618    MOV	R0, R3
0x111E	0xF7FFFB7F  BL	_RCC_GetClocksFrequency+0
0x1122	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_12.c, 622 :: 		
; pclk1 start address is: 28 (R7)
0x1124	0x9F05    LDR	R7, [SP, #20]
;__Lib_I2C_12.c, 624 :: 		
0x1126	0x9C05    LDR	R4, [SP, #20]
0x1128	0x4B46    LDR	R3, [PC, #280]
0x112A	0xFBB4F3F3  UDIV	R3, R4, R3
; freqrange start address is: 4 (R1)
0x112E	0xB299    UXTH	R1, R3
;__Lib_I2C_12.c, 625 :: 		
0x1130	0xB29B    UXTH	R3, R3
0x1132	0xEA450403  ORR	R4, R5, R3, LSL #0
0x1136	0xB2A4    UXTH	R4, R4
; tmpreg end address is: 20 (R5)
;__Lib_I2C_12.c, 627 :: 		
0x1138	0x1D03    ADDS	R3, R0, #4
0x113A	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 631 :: 		
0x113C	0x2400    MOVS	R4, #0
0x113E	0x6803    LDR	R3, [R0, #0]
0x1140	0xF3640300  BFI	R3, R4, #0, #1
0x1144	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 634 :: 		
; tmpreg start address is: 8 (R2)
0x1146	0x2200    MOVS	R2, #0
;__Lib_I2C_12.c, 637 :: 		
0x1148	0x4B3F    LDR	R3, [PC, #252]
0x114A	0x429E    CMP	R6, R3
0x114C	0xD812    BHI	L_I2Cx_Init_Advanced115
;__Lib_I2C_12.c, 640 :: 		
0x114E	0x0073    LSLS	R3, R6, #1
; I2C_ClockSpeed end address is: 24 (R6)
0x1150	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x1154	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 642 :: 		
0x1156	0x2C04    CMP	R4, #4
0x1158	0xD202    BCS	L__I2Cx_Init_Advanced144
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 645 :: 		
; result start address is: 12 (R3)
0x115A	0x2304    MOVS	R3, #4
; result end address is: 12 (R3)
0x115C	0x461C    MOV	R4, R3
;__Lib_I2C_12.c, 646 :: 		
0x115E	0xE7FF    B	L_I2Cx_Init_Advanced116
L__I2Cx_Init_Advanced144:
;__Lib_I2C_12.c, 642 :: 		
;__Lib_I2C_12.c, 646 :: 		
L_I2Cx_Init_Advanced116:
;__Lib_I2C_12.c, 648 :: 		
; result start address is: 16 (R4)
0x1160	0xEA420304  ORR	R3, R2, R4, LSL #0
; result end address is: 16 (R4)
0x1164	0xB29A    UXTH	R2, R3
;__Lib_I2C_12.c, 650 :: 		
0x1166	0xF2000420  ADDW	R4, R0, #32
0x116A	0x1C4B    ADDS	R3, R1, #1
0x116C	0xB29B    UXTH	R3, R3
; freqrange end address is: 4 (R1)
0x116E	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_12.c, 651 :: 		
0x1170	0xB291    UXTH	R1, R2
0x1172	0xE03F    B	L_I2Cx_Init_Advanced117
L_I2Cx_Init_Advanced115:
;__Lib_I2C_12.c, 656 :: 		
; freqrange start address is: 4 (R1)
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x1174	0x2303    MOVS	R3, #3
0x1176	0xFB06F403  MUL	R4, R6, R3
0x117A	0xFBB7F3F4  UDIV	R3, R7, R4
; result start address is: 32 (R8)
0x117E	0xFA1FF883  UXTH	R8, R3
;__Lib_I2C_12.c, 659 :: 		
0x1182	0x2319    MOVS	R3, #25
0x1184	0xFB06F503  MUL	R5, R6, R3
0x1188	0xFBB7F3F5  UDIV	R3, R7, R5
; result25 start address is: 36 (R9)
0x118C	0xFA1FF983  UXTH	R9, R3
;__Lib_I2C_12.c, 661 :: 		
0x1190	0xFB08F404  MUL	R4, R8, R4
; result end address is: 32 (R8)
;__Lib_I2C_12.c, 663 :: 		
0x1194	0xFB09F305  MUL	R3, R9, R5
; result25 end address is: 36 (R9)
;__Lib_I2C_12.c, 665 :: 		
0x1198	0x1B3C    SUB	R4, R7, R4
0x119A	0x1AFB    SUB	R3, R7, R3
0x119C	0x429C    CMP	R4, R3
0x119E	0xD205    BCS	L_I2Cx_Init_Advanced118
;__Lib_I2C_12.c, 666 :: 		
0x11A0	0x2303    MOVS	R3, #3
0x11A2	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x11A4	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x11A8	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 667 :: 		
; result end address is: 16 (R4)
0x11AA	0xE006    B	L_I2Cx_Init_Advanced119
L_I2Cx_Init_Advanced118:
;__Lib_I2C_12.c, 669 :: 		
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x11AC	0x2319    MOVS	R3, #25
0x11AE	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x11B0	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x11B4	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 670 :: 		
0x11B6	0xF4444480  ORR	R4, R4, #16384
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 671 :: 		
L_I2Cx_Init_Advanced119:
;__Lib_I2C_12.c, 674 :: 		
; result start address is: 16 (R4)
0x11BA	0xF64073FF  MOVW	R3, #4095
0x11BE	0xEA040303  AND	R3, R4, R3, LSL #0
0x11C2	0xB913    CBNZ	R3, L__I2Cx_Init_Advanced145
;__Lib_I2C_12.c, 677 :: 		
0x11C4	0xF0440401  ORR	R4, R4, #1
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 678 :: 		
0x11C8	0xE7FF    B	L_I2Cx_Init_Advanced120
L__I2Cx_Init_Advanced145:
;__Lib_I2C_12.c, 674 :: 		
;__Lib_I2C_12.c, 678 :: 		
L_I2Cx_Init_Advanced120:
;__Lib_I2C_12.c, 680 :: 		
; result start address is: 16 (R4)
0x11CA	0xF4444300  ORR	R3, R4, #32768
; result end address is: 16 (R4)
0x11CE	0xB29B    UXTH	R3, R3
0x11D0	0x431A    ORRS	R2, R3
0x11D2	0xB292    UXTH	R2, R2
;__Lib_I2C_12.c, 682 :: 		
0x11D4	0xF2000520  ADDW	R5, R0, #32
0x11D8	0xF240132C  MOVW	R3, #300
0x11DC	0xFB01F403  MUL	R4, R1, R3
0x11E0	0xB2A4    UXTH	R4, R4
; freqrange end address is: 4 (R1)
0x11E2	0xF24033E8  MOVW	R3, #1000
0x11E6	0xFBB4F3F3  UDIV	R3, R4, R3
0x11EA	0xB29B    UXTH	R3, R3
0x11EC	0x1C5B    ADDS	R3, R3, #1
0x11EE	0xB29B    UXTH	R3, R3
0x11F0	0x602B    STR	R3, [R5, #0]
; tmpreg end address is: 8 (R2)
0x11F2	0xB291    UXTH	R1, R2
;__Lib_I2C_12.c, 683 :: 		
L_I2Cx_Init_Advanced117:
;__Lib_I2C_12.c, 685 :: 		
; tmpreg start address is: 4 (R1)
0x11F4	0xF200031C  ADDW	R3, R0, #28
0x11F8	0x6019    STR	R1, [R3, #0]
; tmpreg end address is: 4 (R1)
;__Lib_I2C_12.c, 687 :: 		
0x11FA	0x2300    MOVS	R3, #0
0x11FC	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 688 :: 		
0x11FE	0x2401    MOVS	R4, #1
0x1200	0x6803    LDR	R3, [R0, #0]
0x1202	0xF3640300  BFI	R3, R4, #0, #1
0x1206	0x6003    STR	R3, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 689 :: 		
L_end_I2Cx_Init_Advanced:
0x1208	0xF8DDE000  LDR	LR, [SP, #0]
0x120C	0xB008    ADD	SP, SP, #32
0x120E	0x4770    BX	LR
0x1210	0x54004000  	I2C1_CR1+0
0x1214	0x03D44242  	RCC_APB1ENR+0
0x1218	0x13250000  	_I2C1_Start+0
0x121C	0x009C2000  	_I2C_Start_Ptr+0
0x1220	0x108D0000  	_I2C1_Read+0
0x1224	0x00A02000  	_I2C_Read_Ptr+0
0x1228	0x14490000  	_I2C1_Write+0
0x122C	0x00A42000  	_I2C_Write_Ptr+0
0x1230	0x58004000  	I2C2_CR1+0
0x1234	0x03D84242  	RCC_APB1ENR+0
0x1238	0x13890000  	_I2C2_Start+0
0x123C	0x0E750000  	_I2C2_Read+0
0x1240	0x13FD0000  	_I2C2_Write+0
0x1244	0x4240000F  	#1000000
0x1248	0x86A00001  	#100000
; end of _I2Cx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_105_107.c, 452 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0820	0xB082    SUB	SP, SP, #8
0x0822	0xF8CDE000  STR	LR, [SP, #0]
0x0826	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_105_107.c, 455 :: 		
0x0828	0x4619    MOV	R1, R3
0x082A	0x9101    STR	R1, [SP, #4]
0x082C	0xF7FFFCAA  BL	_Get_Fosc_kHz+0
0x0830	0xF24031E8  MOVW	R1, #1000
0x0834	0xFB00F201  MUL	R2, R0, R1
0x0838	0x9901    LDR	R1, [SP, #4]
0x083A	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 458 :: 		
0x083C	0x491F    LDR	R1, [PC, #124]
0x083E	0x7809    LDRB	R1, [R1, #0]
0x0840	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x0844	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 459 :: 		
0x0846	0x491E    LDR	R1, [PC, #120]
0x0848	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x084A	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x084C	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 461 :: 		
0x084E	0x1D1A    ADDS	R2, R3, #4
0x0850	0x6819    LDR	R1, [R3, #0]
0x0852	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0854	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 463 :: 		
0x0856	0x4919    LDR	R1, [PC, #100]
0x0858	0x8809    LDRH	R1, [R1, #0]
0x085A	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x085E	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 464 :: 		
0x0860	0x4917    LDR	R1, [PC, #92]
0x0862	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0864	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0866	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 466 :: 		
0x0868	0xF2030208  ADDW	R2, R3, #8
0x086C	0x1D19    ADDS	R1, R3, #4
0x086E	0x6809    LDR	R1, [R1, #0]
0x0870	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0872	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 468 :: 		
0x0874	0x4911    LDR	R1, [PC, #68]
0x0876	0x8809    LDRH	R1, [R1, #0]
0x0878	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x087C	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 469 :: 		
0x087E	0x4910    LDR	R1, [PC, #64]
0x0880	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0882	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0884	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 471 :: 		
0x0886	0xF203020C  ADDW	R2, R3, #12
0x088A	0x1D19    ADDS	R1, R3, #4
0x088C	0x6809    LDR	R1, [R1, #0]
0x088E	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0890	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 473 :: 		
0x0892	0x490A    LDR	R1, [PC, #40]
0x0894	0x8809    LDRH	R1, [R1, #0]
0x0896	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x089A	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 474 :: 		
0x089C	0x4909    LDR	R1, [PC, #36]
0x089E	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x08A0	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x08A2	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 476 :: 		
0x08A4	0xF2030210  ADDW	R2, R3, #16
0x08A8	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x08AC	0x6809    LDR	R1, [R1, #0]
0x08AE	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x08B2	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 477 :: 		
L_end_RCC_GetClocksFrequency:
0x08B4	0xF8DDE000  LDR	LR, [SP, #0]
0x08B8	0xB002    ADD	SP, SP, #8
0x08BA	0x4770    BX	LR
0x08BC	0x10044002  	RCC_CFGRbits+0
0x08C0	0x27EF0000  	__Lib_System_105_107_APBAHBPrescTable+0
0x08C4	0x232C0000  	__Lib_System_105_107_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0184	0x4801    LDR	R0, [PC, #4]
0x0186	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0188	0x4770    BX	LR
0x018A	0xBF00    NOP
0x018C	0x008C2000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x0710	0xB081    SUB	SP, SP, #4
0x0712	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x0716	0x2201    MOVS	R2, #1
0x0718	0xB252    SXTB	R2, R2
0x071A	0x493E    LDR	R1, [PC, #248]
0x071C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x071E	0xF2000168  ADDW	R1, R0, #104
0x0722	0x680B    LDR	R3, [R1, #0]
0x0724	0xF06F6100  MVN	R1, #134217728
0x0728	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x072C	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x072E	0xF0036100  AND	R1, R3, #134217728
0x0732	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x0734	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x0736	0xF0024100  AND	R1, R2, #-2147483648
0x073A	0xF1B14F00  CMP	R1, #-2147483648
0x073E	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x0740	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0742	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x0744	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x0746	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0748	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x074A	0xF4042170  AND	R1, R4, #983040
0x074E	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x0750	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x0752	0xF64F71FF  MOVW	R1, #65535
0x0756	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x075A	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x075C	0xF4041140  AND	R1, R4, #3145728
0x0760	0xF5B11F40  CMP	R1, #3145728
0x0764	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x0766	0xF06F6170  MVN	R1, #251658240
0x076A	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x076E	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x0770	0x492A    LDR	R1, [PC, #168]
0x0772	0x680A    LDR	R2, [R1, #0]
0x0774	0xF06F6170  MVN	R1, #251658240
0x0778	0x400A    ANDS	R2, R1
0x077A	0x4928    LDR	R1, [PC, #160]
0x077C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x077E	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x0780	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x0782	0xF4041180  AND	R1, R4, #1048576
0x0786	0xF5B11F80  CMP	R1, #1048576
0x078A	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x078C	0xF04F0103  MOV	R1, #3
0x0790	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x0792	0x43C9    MVN	R1, R1
0x0794	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x0798	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x079C	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x079E	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x07A0	0x0D61    LSRS	R1, R4, #21
0x07A2	0x0109    LSLS	R1, R1, #4
0x07A4	0xFA05F101  LSL	R1, R5, R1
0x07A8	0x43C9    MVN	R1, R1
0x07AA	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x07AC	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x07B0	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x07B2	0x0D61    LSRS	R1, R4, #21
0x07B4	0x0109    LSLS	R1, R1, #4
0x07B6	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x07BA	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x07BC	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x07BE	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x07C2	0xF1B14F00  CMP	R1, #-2147483648
0x07C6	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x07C8	0x4913    LDR	R1, [PC, #76]
0x07CA	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x07CC	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x07CE	0x4913    LDR	R1, [PC, #76]
0x07D0	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x07D2	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x07D6	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x07D8	0xEA4F018A  LSL	R1, R10, #2
0x07DC	0xEB090101  ADD	R1, R9, R1, LSL #0
0x07E0	0x6809    LDR	R1, [R1, #0]
0x07E2	0xF1B13FFF  CMP	R1, #-1
0x07E6	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x07E8	0xF1090134  ADD	R1, R9, #52
0x07EC	0xEA4F038A  LSL	R3, R10, #2
0x07F0	0x18C9    ADDS	R1, R1, R3
0x07F2	0x6809    LDR	R1, [R1, #0]
0x07F4	0x460A    MOV	R2, R1
0x07F6	0xEB090103  ADD	R1, R9, R3, LSL #0
0x07FA	0x6809    LDR	R1, [R1, #0]
0x07FC	0x4608    MOV	R0, R1
0x07FE	0x4611    MOV	R1, R2
0x0800	0xF7FFFCC6  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x0804	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x0808	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x080A	0xF8DDE000  LDR	LR, [SP, #0]
0x080E	0xB001    ADD	SP, SP, #4
0x0810	0x4770    BX	LR
0x0812	0xBF00    NOP
0x0814	0x03004242  	RCC_APB2ENRbits+0
0x0818	0x001C4001  	AFIO_MAPR2+0
0x081C	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0190	0xB083    SUB	SP, SP, #12
0x0192	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x0196	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x019A	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x019C	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x019E	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x01A2	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x01A4	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x01A6	0x4A19    LDR	R2, [PC, #100]
0x01A8	0x9202    STR	R2, [SP, #8]
0x01AA	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x01AC	0x4A18    LDR	R2, [PC, #96]
0x01AE	0x9202    STR	R2, [SP, #8]
0x01B0	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x01B2	0x4A18    LDR	R2, [PC, #96]
0x01B4	0x9202    STR	R2, [SP, #8]
0x01B6	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x01B8	0x4A17    LDR	R2, [PC, #92]
0x01BA	0x9202    STR	R2, [SP, #8]
0x01BC	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x01BE	0x4A17    LDR	R2, [PC, #92]
0x01C0	0x9202    STR	R2, [SP, #8]
0x01C2	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x01C4	0x4A16    LDR	R2, [PC, #88]
0x01C6	0x9202    STR	R2, [SP, #8]
0x01C8	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x01CA	0x4A16    LDR	R2, [PC, #88]
0x01CC	0x9202    STR	R2, [SP, #8]
0x01CE	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x01D0	0x2800    CMP	R0, #0
0x01D2	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x01D4	0x2801    CMP	R0, #1
0x01D6	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x01D8	0x2802    CMP	R0, #2
0x01DA	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x01DC	0x2803    CMP	R0, #3
0x01DE	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x01E0	0x2804    CMP	R0, #4
0x01E2	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x01E4	0x2805    CMP	R0, #5
0x01E6	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x01E8	0x2806    CMP	R0, #6
0x01EA	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x01EC	0x2201    MOVS	R2, #1
0x01EE	0xB212    SXTH	R2, R2
0x01F0	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x01F2	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x01F6	0x9802    LDR	R0, [SP, #8]
0x01F8	0x460A    MOV	R2, R1
0x01FA	0xF8BD1004  LDRH	R1, [SP, #4]
0x01FE	0xF000FE4B  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x0202	0xF8DDE000  LDR	LR, [SP, #0]
0x0206	0xB003    ADD	SP, SP, #12
0x0208	0x4770    BX	LR
0x020A	0xBF00    NOP
0x020C	0x08004001  	#1073809408
0x0210	0x0C004001  	#1073810432
0x0214	0x10004001  	#1073811456
0x0218	0x14004001  	#1073812480
0x021C	0x18004001  	#1073813504
0x0220	0x1C004001  	#1073814528
0x0224	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
easymx_v7_STM32F107VC__i2cInit_2:
;__em_f107vc_i2c.c, 35 :: 		static T_mikrobus_ret _i2cInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1B14	0xB081    SUB	SP, SP, #4
0x1B16	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_i2c.c, 37 :: 		I2C1_Init_Advanced( cfg[0], &_GPIO_MODULE_I2C1_PB67);
0x1B1A	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x1B1C	0x4608    MOV	R0, R1
0x1B1E	0x4904    LDR	R1, [PC, #16]
0x1B20	0xF7FFFCBE  BL	_I2C1_Init_Advanced+0
;__em_f107vc_i2c.c, 38 :: 		return _MIKROBUS_OK;
0x1B24	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_i2c.c, 39 :: 		}
L_end__i2cInit_2:
0x1B26	0xF8DDE000  LDR	LR, [SP, #0]
0x1B2A	0xB001    ADD	SP, SP, #4
0x1B2C	0x4770    BX	LR
0x1B2E	0xBF00    NOP
0x1B30	0x26E00000  	__GPIO_MODULE_I2C1_PB67+0
; end of easymx_v7_STM32F107VC__i2cInit_2
_mikrobus_logInit:
;easymx_v7_STM32F107VC.c, 283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x21CC	0xB081    SUB	SP, SP, #4
0x21CE	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 285 :: 		switch( port )
0x21D2	0xE011    B	L_mikrobus_logInit88
; port end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit90:
0x21D4	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x21D6	0xF7FFFC65  BL	easymx_v7_STM32F107VC__log_init1+0
0x21DA	0xE016    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit91:
; baud start address is: 4 (R1)
0x21DC	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x21DE	0xF7FFFC7D  BL	easymx_v7_STM32F107VC__log_init2+0
0x21E2	0xE012    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 309 :: 		case _LOG_USBUART_A : return _log_initUartA( baud );
L_mikrobus_logInit92:
; baud start address is: 4 (R1)
0x21E4	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x21E6	0xF7FFFDA1  BL	easymx_v7_STM32F107VC__log_initUartA+0
0x21EA	0xE00E    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 312 :: 		case _LOG_USBUART_B : return _log_initUartB( baud );
L_mikrobus_logInit93:
; baud start address is: 4 (R1)
0x21EC	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x21EE	0xF7FFFDB9  BL	easymx_v7_STM32F107VC__log_initUartB+0
0x21F2	0xE00A    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit94:
0x21F4	0x2001    MOVS	R0, #1
0x21F6	0xE008    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 315 :: 		}
L_mikrobus_logInit88:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x21F8	0x2800    CMP	R0, #0
0x21FA	0xD0EB    BEQ	L_mikrobus_logInit90
0x21FC	0x2801    CMP	R0, #1
0x21FE	0xD0ED    BEQ	L_mikrobus_logInit91
0x2200	0x2820    CMP	R0, #32
0x2202	0xD0EF    BEQ	L_mikrobus_logInit92
0x2204	0x2830    CMP	R0, #48
0x2206	0xD0F1    BEQ	L_mikrobus_logInit93
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x2208	0xE7F4    B	L_mikrobus_logInit94
;easymx_v7_STM32F107VC.c, 317 :: 		}
L_end_mikrobus_logInit:
0x220A	0xF8DDE000  LDR	LR, [SP, #0]
0x220E	0xB001    ADD	SP, SP, #4
0x2210	0x4770    BX	LR
; end of _mikrobus_logInit
easymx_v7_STM32F107VC__log_init1:
;__em_f107vc_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x1AA4	0xB081    SUB	SP, SP, #4
0x1AA6	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 25 :: 		UART3_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART3_PD89);
0x1AAA	0x4909    LDR	R1, [PC, #36]
0x1AAC	0xB402    PUSH	(R1)
0x1AAE	0xF2400300  MOVW	R3, #0
0x1AB2	0xF2400200  MOVW	R2, #0
0x1AB6	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x1ABA	0xF7FFFC8B  BL	_UART3_Init_Advanced+0
0x1ABE	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 26 :: 		logger = UART3_Write;
0x1AC0	0x4A04    LDR	R2, [PC, #16]
0x1AC2	0x4905    LDR	R1, [PC, #20]
0x1AC4	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 27 :: 		return 0;
0x1AC6	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 28 :: 		}
L_end__log_init1:
0x1AC8	0xF8DDE000  LDR	LR, [SP, #0]
0x1ACC	0xB001    ADD	SP, SP, #4
0x1ACE	0x4770    BX	LR
0x1AD0	0x26080000  	__GPIO_MODULE_USART3_PD89+0
0x1AD4	0x15350000  	_UART3_Write+0
0x1AD8	0x00882000  	_logger+0
; end of easymx_v7_STM32F107VC__log_init1
_UART3_Init_Advanced:
;__Lib_UART_123_45.c, 384 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x13D4	0xB081    SUB	SP, SP, #4
0x13D6	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x13DA	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 386 :: 		
0x13DC	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x13DE	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x13E0	0xB408    PUSH	(R3)
0x13E2	0xB293    UXTH	R3, R2
0x13E4	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x13E6	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x13E8	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x13EA	0xF7FFFBBB  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x13EE	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 387 :: 		
L_end_UART3_Init_Advanced:
0x13F0	0xF8DDE000  LDR	LR, [SP, #0]
0x13F4	0xB001    ADD	SP, SP, #4
0x13F6	0x4770    BX	LR
0x13F8	0x48004000  	USART3_SR+0
; end of _UART3_Init_Advanced
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0B64	0xB089    SUB	SP, SP, #36
0x0B66	0xF8CDE000  STR	LR, [SP, #0]
0x0B6A	0x4683    MOV	R11, R0
0x0B6C	0xB298    UXTH	R0, R3
0x0B6E	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x0B70	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x0B74	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x0B76	0xAC04    ADD	R4, SP, #16
0x0B78	0xF8AD1004  STRH	R1, [SP, #4]
0x0B7C	0xF8AD0008  STRH	R0, [SP, #8]
0x0B80	0x4620    MOV	R0, R4
0x0B82	0xF7FFFE4D  BL	_RCC_GetClocksFrequency+0
0x0B86	0xF8BD0008  LDRH	R0, [SP, #8]
0x0B8A	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x0B8E	0x4C64    LDR	R4, [PC, #400]
0x0B90	0x45A3    CMP	R11, R4
0x0B92	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x0B94	0x2501    MOVS	R5, #1
0x0B96	0xB26D    SXTB	R5, R5
0x0B98	0x4C62    LDR	R4, [PC, #392]
0x0B9A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x0B9C	0x4D62    LDR	R5, [PC, #392]
0x0B9E	0x4C63    LDR	R4, [PC, #396]
0x0BA0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x0BA2	0x4D63    LDR	R5, [PC, #396]
0x0BA4	0x4C63    LDR	R4, [PC, #396]
0x0BA6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x0BA8	0x4D63    LDR	R5, [PC, #396]
0x0BAA	0x4C64    LDR	R4, [PC, #400]
0x0BAC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x0BAE	0x4D64    LDR	R5, [PC, #400]
0x0BB0	0x4C64    LDR	R4, [PC, #400]
0x0BB2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x0BB4	0x9C07    LDR	R4, [SP, #28]
0x0BB6	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x0BB8	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x0BBA	0x4C63    LDR	R4, [PC, #396]
0x0BBC	0x45A3    CMP	R11, R4
0x0BBE	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x0BC0	0x2501    MOVS	R5, #1
0x0BC2	0xB26D    SXTB	R5, R5
0x0BC4	0x4C61    LDR	R4, [PC, #388]
0x0BC6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x0BC8	0x4D61    LDR	R5, [PC, #388]
0x0BCA	0x4C58    LDR	R4, [PC, #352]
0x0BCC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x0BCE	0x4D61    LDR	R5, [PC, #388]
0x0BD0	0x4C58    LDR	R4, [PC, #352]
0x0BD2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x0BD4	0x4D60    LDR	R5, [PC, #384]
0x0BD6	0x4C59    LDR	R4, [PC, #356]
0x0BD8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x0BDA	0x4D60    LDR	R5, [PC, #384]
0x0BDC	0x4C59    LDR	R4, [PC, #356]
0x0BDE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x0BE0	0x9C06    LDR	R4, [SP, #24]
0x0BE2	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x0BE4	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x0BE6	0x4C5E    LDR	R4, [PC, #376]
0x0BE8	0x45A3    CMP	R11, R4
0x0BEA	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x0BEC	0x2501    MOVS	R5, #1
0x0BEE	0xB26D    SXTB	R5, R5
0x0BF0	0x4C5C    LDR	R4, [PC, #368]
0x0BF2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x0BF4	0x4D5C    LDR	R5, [PC, #368]
0x0BF6	0x4C4D    LDR	R4, [PC, #308]
0x0BF8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x0BFA	0x4D5C    LDR	R5, [PC, #368]
0x0BFC	0x4C4D    LDR	R4, [PC, #308]
0x0BFE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x0C00	0x4D5B    LDR	R5, [PC, #364]
0x0C02	0x4C4E    LDR	R4, [PC, #312]
0x0C04	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x0C06	0x4D5B    LDR	R5, [PC, #364]
0x0C08	0x4C4E    LDR	R4, [PC, #312]
0x0C0A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x0C0C	0x9C06    LDR	R4, [SP, #24]
0x0C0E	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x0C10	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x0C12	0x4C59    LDR	R4, [PC, #356]
0x0C14	0x45A3    CMP	R11, R4
0x0C16	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x0C18	0x2501    MOVS	R5, #1
0x0C1A	0xB26D    SXTB	R5, R5
0x0C1C	0x4C57    LDR	R4, [PC, #348]
0x0C1E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x0C20	0x4D57    LDR	R5, [PC, #348]
0x0C22	0x4C42    LDR	R4, [PC, #264]
0x0C24	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x0C26	0x4D57    LDR	R5, [PC, #348]
0x0C28	0x4C42    LDR	R4, [PC, #264]
0x0C2A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x0C2C	0x4D56    LDR	R5, [PC, #344]
0x0C2E	0x4C43    LDR	R4, [PC, #268]
0x0C30	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x0C32	0x4D56    LDR	R5, [PC, #344]
0x0C34	0x4C43    LDR	R4, [PC, #268]
0x0C36	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x0C38	0x9C06    LDR	R4, [SP, #24]
0x0C3A	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x0C3C	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x0C3E	0x4C54    LDR	R4, [PC, #336]
0x0C40	0x45A3    CMP	R11, R4
0x0C42	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x0C44	0x2501    MOVS	R5, #1
0x0C46	0xB26D    SXTB	R5, R5
0x0C48	0x4C52    LDR	R4, [PC, #328]
0x0C4A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x0C4C	0x4D52    LDR	R5, [PC, #328]
0x0C4E	0x4C37    LDR	R4, [PC, #220]
0x0C50	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x0C52	0x4D52    LDR	R5, [PC, #328]
0x0C54	0x4C37    LDR	R4, [PC, #220]
0x0C56	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x0C58	0x4D51    LDR	R5, [PC, #324]
0x0C5A	0x4C38    LDR	R4, [PC, #224]
0x0C5C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x0C5E	0x4D51    LDR	R5, [PC, #324]
0x0C60	0x4C38    LDR	R4, [PC, #224]
0x0C62	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x0C64	0x9C06    LDR	R4, [SP, #24]
0x0C66	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x0C68	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x0C6C	0xF8AD0008  STRH	R0, [SP, #8]
0x0C70	0x4630    MOV	R0, R6
0x0C72	0xF7FFFD4D  BL	_GPIO_Alternate_Function_Enable+0
0x0C76	0xF8BD0008  LDRH	R0, [SP, #8]
0x0C7A	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x0C7E	0xF10B0510  ADD	R5, R11, #16
0x0C82	0x2400    MOVS	R4, #0
0x0C84	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x0C86	0xF10B0510  ADD	R5, R11, #16
0x0C8A	0x682C    LDR	R4, [R5, #0]
0x0C8C	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x0C8E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x0C90	0xF10B050C  ADD	R5, R11, #12
0x0C94	0x2400    MOVS	R4, #0
0x0C96	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x0C98	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x0C9A	0xF4406080  ORR	R0, R0, #1024
0x0C9E	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x0CA0	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x0CA2	0xF10B050C  ADD	R5, R11, #12
0x0CA6	0x682C    LDR	R4, [R5, #0]
0x0CA8	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x0CAA	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x0CAC	0xF10B060C  ADD	R6, R11, #12
0x0CB0	0x2501    MOVS	R5, #1
0x0CB2	0x6834    LDR	R4, [R6, #0]
0x0CB4	0xF365344D  BFI	R4, R5, #13, #1
0x0CB8	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x0CBA	0xF10B060C  ADD	R6, R11, #12
0x0CBE	0x2501    MOVS	R5, #1
0x0CC0	0x6834    LDR	R4, [R6, #0]
0x0CC2	0xF36504C3  BFI	R4, R5, #3, #1
0x0CC6	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x0CC8	0xF10B060C  ADD	R6, R11, #12
0x0CCC	0x2501    MOVS	R5, #1
0x0CCE	0x6834    LDR	R4, [R6, #0]
0x0CD0	0xF3650482  BFI	R4, R5, #2, #1
0x0CD4	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x0CD6	0xF10B0514  ADD	R5, R11, #20
0x0CDA	0x2400    MOVS	R4, #0
0x0CDC	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x0CDE	0x9D03    LDR	R5, [SP, #12]
0x0CE0	0x2419    MOVS	R4, #25
0x0CE2	0x4365    MULS	R5, R4, R5
0x0CE4	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x0CE8	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x0CEC	0x2464    MOVS	R4, #100
0x0CEE	0xFBB7F4F4  UDIV	R4, R7, R4
0x0CF2	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x0CF4	0x0935    LSRS	R5, R6, #4
0x0CF6	0x2464    MOVS	R4, #100
0x0CF8	0x436C    MULS	R4, R5, R4
0x0CFA	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x0CFC	0x0124    LSLS	R4, R4, #4
0x0CFE	0xF2040532  ADDW	R5, R4, #50
0x0D02	0x2464    MOVS	R4, #100
0x0D04	0xFBB5F4F4  UDIV	R4, R5, R4
0x0D08	0xF004040F  AND	R4, R4, #15
0x0D0C	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x0D10	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x0D14	0xB2A4    UXTH	R4, R4
0x0D16	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x0D18	0xF8DDE000  LDR	LR, [SP, #0]
0x0D1C	0xB009    ADD	SP, SP, #36
0x0D1E	0x4770    BX	LR
0x0D20	0x38004001  	USART1_SR+0
0x0D24	0x03384242  	RCC_APB2ENR+0
0x0D28	0x14FD0000  	_UART1_Write+0
0x0D2C	0x00A82000  	_UART_Wr_Ptr+0
0x0D30	0x130D0000  	_UART1_Read+0
0x0D34	0x00AC2000  	_UART_Rd_Ptr+0
0x0D38	0x12F50000  	_UART1_Data_Ready+0
0x0D3C	0x00B02000  	_UART_Rdy_Ptr+0
0x0D40	0x13A10000  	_UART1_Tx_Idle+0
0x0D44	0x00B42000  	_UART_Tx_Idle_Ptr+0
0x0D48	0x44004000  	USART2_SR+0
0x0D4C	0x03C44242  	RCC_APB1ENR+0
0x0D50	0x14E10000  	_UART2_Write+0
0x0D54	0x13590000  	_UART2_Read+0
0x0D58	0x13710000  	_UART2_Data_Ready+0
0x0D5C	0x124D0000  	_UART2_Tx_Idle+0
0x0D60	0x48004000  	USART3_SR+0
0x0D64	0x03C84242  	RCC_APB1ENR+0
0x0D68	0x15350000  	_UART3_Write+0
0x0D6C	0x127D0000  	_UART3_Read+0
0x0D70	0x12650000  	_UART3_Data_Ready+0
0x0D74	0x12C50000  	_UART3_Tx_Idle+0
0x0D78	0x4C004000  	UART4_SR+0
0x0D7C	0x03CC4242  	RCC_APB1ENR+0
0x0D80	0x15190000  	_UART4_Write+0
0x0D84	0x12DD0000  	_UART4_Read+0
0x0D88	0x12950000  	_UART4_Data_Ready+0
0x0D8C	0x12AD0000  	_UART4_Tx_Idle+0
0x0D90	0x50004000  	UART5_SR+0
0x0D94	0x03D04242  	RCC_APB1ENR+0
0x0D98	0x13B90000  	_UART5_Write+0
0x0D9C	0x15510000  	_UART5_Read+0
0x0DA0	0x15A90000  	_UART5_Data_Ready+0
0x0DA4	0x15690000  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
easymx_v7_STM32F107VC__log_init2:
;__em_f107vc_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x1ADC	0xB081    SUB	SP, SP, #4
0x1ADE	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 32 :: 		UART2_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART2_PD56);
0x1AE2	0x4909    LDR	R1, [PC, #36]
0x1AE4	0xB402    PUSH	(R1)
0x1AE6	0xF2400300  MOVW	R3, #0
0x1AEA	0xF2400200  MOVW	R2, #0
0x1AEE	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x1AF2	0xF7FFFC95  BL	_UART2_Init_Advanced+0
0x1AF6	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 33 :: 		logger = UART2_Write;
0x1AF8	0x4A04    LDR	R2, [PC, #16]
0x1AFA	0x4905    LDR	R1, [PC, #20]
0x1AFC	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 34 :: 		return 0;
0x1AFE	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 35 :: 		}
L_end__log_init2:
0x1B00	0xF8DDE000  LDR	LR, [SP, #0]
0x1B04	0xB001    ADD	SP, SP, #4
0x1B06	0x4770    BX	LR
0x1B08	0x259C0000  	__GPIO_MODULE_USART2_PD56+0
0x1B0C	0x14E10000  	_UART2_Write+0
0x1B10	0x00882000  	_logger+0
; end of easymx_v7_STM32F107VC__log_init2
_UART2_Init_Advanced:
;__Lib_UART_123_45.c, 378 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x1420	0xB081    SUB	SP, SP, #4
0x1422	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x1426	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 380 :: 		
0x1428	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x142A	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x142C	0xB408    PUSH	(R3)
0x142E	0xB293    UXTH	R3, R2
0x1430	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x1432	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x1434	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x1436	0xF7FFFB95  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x143A	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 381 :: 		
L_end_UART2_Init_Advanced:
0x143C	0xF8DDE000  LDR	LR, [SP, #0]
0x1440	0xB001    ADD	SP, SP, #4
0x1442	0x4770    BX	LR
0x1444	0x44004000  	USART2_SR+0
; end of _UART2_Init_Advanced
easymx_v7_STM32F107VC__log_initUartA:
;__em_f107vc_log.c, 37 :: 		static T_mikrobus_ret _log_initUartA(uint32_t baud)
; baud start address is: 0 (R0)
0x1D2C	0xB081    SUB	SP, SP, #4
0x1D2E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 39 :: 		UART1_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART1_PA9_10);
0x1D32	0x4909    LDR	R1, [PC, #36]
0x1D34	0xB402    PUSH	(R1)
0x1D36	0xF2400300  MOVW	R3, #0
0x1D3A	0xF2400200  MOVW	R2, #0
0x1D3E	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x1D42	0xF7FFFC1D  BL	_UART1_Init_Advanced+0
0x1D46	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 40 :: 		logger = UART1_Write;
0x1D48	0x4A04    LDR	R2, [PC, #16]
0x1D4A	0x4905    LDR	R1, [PC, #20]
0x1D4C	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 41 :: 		return 0;
0x1D4E	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 42 :: 		}
L_end__log_initUartA:
0x1D50	0xF8DDE000  LDR	LR, [SP, #0]
0x1D54	0xB001    ADD	SP, SP, #4
0x1D56	0x4770    BX	LR
0x1D58	0x26740000  	__GPIO_MODULE_USART1_PA9_10+0
0x1D5C	0x14FD0000  	_UART1_Write+0
0x1D60	0x00882000  	_logger+0
; end of easymx_v7_STM32F107VC__log_initUartA
_UART1_Init_Advanced:
;__Lib_UART_123_45.c, 372 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x1580	0xB081    SUB	SP, SP, #4
0x1582	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x1586	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 374 :: 		
0x1588	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x158A	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x158C	0xB408    PUSH	(R3)
0x158E	0xB293    UXTH	R3, R2
0x1590	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x1592	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x1594	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x1596	0xF7FFFAE5  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x159A	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 375 :: 		
L_end_UART1_Init_Advanced:
0x159C	0xF8DDE000  LDR	LR, [SP, #0]
0x15A0	0xB001    ADD	SP, SP, #4
0x15A2	0x4770    BX	LR
0x15A4	0x38004001  	USART1_SR+0
; end of _UART1_Init_Advanced
easymx_v7_STM32F107VC__log_initUartB:
;__em_f107vc_log.c, 44 :: 		static T_mikrobus_ret _log_initUartB(uint32_t baud)
; baud start address is: 0 (R0)
0x1D64	0xB081    SUB	SP, SP, #4
0x1D66	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 46 :: 		UART2_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART2_PD56);
0x1D6A	0x4909    LDR	R1, [PC, #36]
0x1D6C	0xB402    PUSH	(R1)
0x1D6E	0xF2400300  MOVW	R3, #0
0x1D72	0xF2400200  MOVW	R2, #0
0x1D76	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x1D7A	0xF7FFFB51  BL	_UART2_Init_Advanced+0
0x1D7E	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 47 :: 		logger = UART2_Write;
0x1D80	0x4A04    LDR	R2, [PC, #16]
0x1D82	0x4905    LDR	R1, [PC, #20]
0x1D84	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 48 :: 		return 0;
0x1D86	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 49 :: 		}
L_end__log_initUartB:
0x1D88	0xF8DDE000  LDR	LR, [SP, #0]
0x1D8C	0xB001    ADD	SP, SP, #4
0x1D8E	0x4770    BX	LR
0x1D90	0x259C0000  	__GPIO_MODULE_USART2_PD56+0
0x1D94	0x14E10000  	_UART2_Write+0
0x1D98	0x00882000  	_logger+0
; end of easymx_v7_STM32F107VC__log_initUartB
_mikrobus_logWrite:
;easymx_v7_STM32F107VC.c, 319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x20C4	0xB083    SUB	SP, SP, #12
0x20C6	0xF8CDE000  STR	LR, [SP, #0]
0x20CA	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 321 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x20CC	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;easymx_v7_STM32F107VC.c, 322 :: 		uint8_t row = 13;
0x20CE	0x220D    MOVS	R2, #13
0x20D0	0xF88D2008  STRB	R2, [SP, #8]
0x20D4	0x220A    MOVS	R2, #10
0x20D6	0xF88D2009  STRB	R2, [SP, #9]
;easymx_v7_STM32F107VC.c, 323 :: 		uint8_t line = 10;
;easymx_v7_STM32F107VC.c, 324 :: 		switch( format )
0x20DA	0xE01F    B	L_mikrobus_logWrite95
; format end address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite97:
;easymx_v7_STM32F107VC.c, 327 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x20DC	0xF7FFFE16  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 328 :: 		break;
0x20E0	0xE023    B	L_mikrobus_logWrite96
;easymx_v7_STM32F107VC.c, 329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite98:
;easymx_v7_STM32F107VC.c, 330 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite99:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x20E2	0x7802    LDRB	R2, [R0, #0]
0x20E4	0xB12A    CBZ	R2, L_mikrobus_logWrite100
;easymx_v7_STM32F107VC.c, 332 :: 		_log_write( ptr );
0x20E6	0x9001    STR	R0, [SP, #4]
0x20E8	0xF7FFFE10  BL	easymx_v7_STM32F107VC__log_write+0
0x20EC	0x9801    LDR	R0, [SP, #4]
;easymx_v7_STM32F107VC.c, 333 :: 		ptr++;
0x20EE	0x1C40    ADDS	R0, R0, #1
;easymx_v7_STM32F107VC.c, 334 :: 		}
; ptr end address is: 0 (R0)
0x20F0	0xE7F7    B	L_mikrobus_logWrite99
L_mikrobus_logWrite100:
;easymx_v7_STM32F107VC.c, 335 :: 		break;
0x20F2	0xE01A    B	L_mikrobus_logWrite96
;easymx_v7_STM32F107VC.c, 336 :: 		case _LOG_LINE :
L_mikrobus_logWrite101:
;easymx_v7_STM32F107VC.c, 337 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite102:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x20F4	0x7802    LDRB	R2, [R0, #0]
0x20F6	0xB12A    CBZ	R2, L_mikrobus_logWrite103
;easymx_v7_STM32F107VC.c, 339 :: 		_log_write( ptr );
0x20F8	0x9001    STR	R0, [SP, #4]
0x20FA	0xF7FFFE07  BL	easymx_v7_STM32F107VC__log_write+0
0x20FE	0x9801    LDR	R0, [SP, #4]
;easymx_v7_STM32F107VC.c, 340 :: 		ptr++;
0x2100	0x1C40    ADDS	R0, R0, #1
;easymx_v7_STM32F107VC.c, 341 :: 		}
; ptr end address is: 0 (R0)
0x2102	0xE7F7    B	L_mikrobus_logWrite102
L_mikrobus_logWrite103:
;easymx_v7_STM32F107VC.c, 342 :: 		_log_write( &row );
0x2104	0xAA02    ADD	R2, SP, #8
0x2106	0x4610    MOV	R0, R2
0x2108	0xF7FFFE00  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 343 :: 		_log_write( &line );
0x210C	0xF10D0209  ADD	R2, SP, #9
0x2110	0x4610    MOV	R0, R2
0x2112	0xF7FFFDFB  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 344 :: 		break;
0x2116	0xE008    B	L_mikrobus_logWrite96
;easymx_v7_STM32F107VC.c, 345 :: 		default :
L_mikrobus_logWrite104:
;easymx_v7_STM32F107VC.c, 346 :: 		return _MIKROBUS_ERR_LOG;
0x2118	0x2006    MOVS	R0, #6
0x211A	0xE007    B	L_end_mikrobus_logWrite
;easymx_v7_STM32F107VC.c, 347 :: 		}
L_mikrobus_logWrite95:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x211C	0x2900    CMP	R1, #0
0x211E	0xD0DD    BEQ	L_mikrobus_logWrite97
0x2120	0x2901    CMP	R1, #1
0x2122	0xD0DE    BEQ	L_mikrobus_logWrite98
0x2124	0x2902    CMP	R1, #2
0x2126	0xD0E5    BEQ	L_mikrobus_logWrite101
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x2128	0xE7F6    B	L_mikrobus_logWrite104
L_mikrobus_logWrite96:
;easymx_v7_STM32F107VC.c, 348 :: 		return 0;
0x212A	0x2000    MOVS	R0, #0
;easymx_v7_STM32F107VC.c, 349 :: 		}
L_end_mikrobus_logWrite:
0x212C	0xF8DDE000  LDR	LR, [SP, #0]
0x2130	0xB003    ADD	SP, SP, #12
0x2132	0x4770    BX	LR
; end of _mikrobus_logWrite
easymx_v7_STM32F107VC__log_write:
;__em_f107vc_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x1D0C	0xB081    SUB	SP, SP, #4
0x1D0E	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__em_f107vc_log.c, 19 :: 		logger( *data_ );
0x1D12	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x1D14	0xB2CC    UXTB	R4, R1
0x1D16	0xB2A0    UXTH	R0, R4
0x1D18	0x4C03    LDR	R4, [PC, #12]
0x1D1A	0x6824    LDR	R4, [R4, #0]
0x1D1C	0x47A0    BLX	R4
;__em_f107vc_log.c, 20 :: 		return 0;
0x1D1E	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 21 :: 		}
L_end__log_write:
0x1D20	0xF8DDE000  LDR	LR, [SP, #0]
0x1D24	0xB001    ADD	SP, SP, #4
0x1D26	0x4770    BX	LR
0x1D28	0x00882000  	_logger+0
; end of easymx_v7_STM32F107VC__log_write
_UART1_Write:
;__Lib_UART_123_45.c, 41 :: 		
; _data start address is: 0 (R0)
0x14FC	0xB081    SUB	SP, SP, #4
0x14FE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 42 :: 		
0x1502	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1504	0x4803    LDR	R0, [PC, #12]
0x1506	0xF7FFFB17  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 43 :: 		
L_end_UART1_Write:
0x150A	0xF8DDE000  LDR	LR, [SP, #0]
0x150E	0xB001    ADD	SP, SP, #4
0x1510	0x4770    BX	LR
0x1512	0xBF00    NOP
0x1514	0x38004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0B38	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0B3A	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0B3E	0x4601    MOV	R1, R0
0x0B40	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0B44	0x680B    LDR	R3, [R1, #0]
0x0B46	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0B4A	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x0B4C	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x0B4E	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0B50	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x0B52	0xB001    ADD	SP, SP, #4
0x0B54	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_UART2_Write:
;__Lib_UART_123_45.c, 45 :: 		
; _data start address is: 0 (R0)
0x14E0	0xB081    SUB	SP, SP, #4
0x14E2	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 46 :: 		
0x14E6	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x14E8	0x4803    LDR	R0, [PC, #12]
0x14EA	0xF7FFFB25  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 47 :: 		
L_end_UART2_Write:
0x14EE	0xF8DDE000  LDR	LR, [SP, #0]
0x14F2	0xB001    ADD	SP, SP, #4
0x14F4	0x4770    BX	LR
0x14F6	0xBF00    NOP
0x14F8	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45.c, 49 :: 		
; _data start address is: 0 (R0)
0x1534	0xB081    SUB	SP, SP, #4
0x1536	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 50 :: 		
0x153A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x153C	0x4803    LDR	R0, [PC, #12]
0x153E	0xF7FFFAFB  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 51 :: 		
L_end_UART3_Write:
0x1542	0xF8DDE000  LDR	LR, [SP, #0]
0x1546	0xB001    ADD	SP, SP, #4
0x1548	0x4770    BX	LR
0x154A	0xBF00    NOP
0x154C	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45.c, 53 :: 		
; _data start address is: 0 (R0)
0x1518	0xB081    SUB	SP, SP, #4
0x151A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 54 :: 		
0x151E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1520	0x4803    LDR	R0, [PC, #12]
0x1522	0xF7FFFB09  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 55 :: 		
L_end_UART4_Write:
0x1526	0xF8DDE000  LDR	LR, [SP, #0]
0x152A	0xB001    ADD	SP, SP, #4
0x152C	0x4770    BX	LR
0x152E	0xBF00    NOP
0x1530	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45.c, 57 :: 		
; _data start address is: 0 (R0)
0x13B8	0xB081    SUB	SP, SP, #4
0x13BA	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 58 :: 		
0x13BE	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x13C0	0x4803    LDR	R0, [PC, #12]
0x13C2	0xF7FFFBB9  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 59 :: 		
L_end_UART5_Write:
0x13C6	0xF8DDE000  LDR	LR, [SP, #0]
0x13CA	0xB001    ADD	SP, SP, #4
0x13CC	0x4770    BX	LR
0x13CE	0xBF00    NOP
0x13D0	0x50004000  	UART5_SR+0
; end of _UART5_Write
_applicationInit:
;Click_NO2_STM.c, 42 :: 		void applicationInit()
0x2330	0xB081    SUB	SP, SP, #4
0x2332	0xF8CDE000  STR	LR, [SP, #0]
;Click_NO2_STM.c, 44 :: 		no2_i2cDriverInit( (T_NO2_P)&_MIKROBUS1_GPIO, (T_NO2_P)&_MIKROBUS1_I2C, 0x48 );
0x2336	0x2248    MOVS	R2, #72
0x2338	0x491E    LDR	R1, [PC, #120]
0x233A	0x481F    LDR	R0, [PC, #124]
0x233C	0xF7FFFEFA  BL	_no2_i2cDriverInit+0
;Click_NO2_STM.c, 45 :: 		Delay_ms( 200 );
0x2340	0xF64967FF  MOVW	R7, #40703
0x2344	0xF2C00724  MOVT	R7, #36
L_applicationInit2:
0x2348	0x1E7F    SUBS	R7, R7, #1
0x234A	0xD1FD    BNE	L_applicationInit2
0x234C	0xBF00    NOP
0x234E	0xBF00    NOP
0x2350	0xBF00    NOP
0x2352	0xBF00    NOP
0x2354	0xBF00    NOP
;Click_NO2_STM.c, 47 :: 		no2_writeByte( _NO2_MODECN_REG, _NO2_DEEP_SLEEP_MODE );
0x2356	0x2100    MOVS	R1, __NO2_DEEP_SLEEP_MODE
0x2358	0x2012    MOVS	R0, __NO2_MODECN_REG
0x235A	0xF7FFFF03  BL	_no2_writeByte+0
;Click_NO2_STM.c, 48 :: 		no2_writeByte( _NO2_LOCK_REG,   _NO2_WRITE_MODE );
0x235E	0x2100    MOVS	R1, __NO2_WRITE_MODE
0x2360	0x2001    MOVS	R0, __NO2_LOCK_REG
0x2362	0xF7FFFEFF  BL	_no2_writeByte+0
;Click_NO2_STM.c, 49 :: 		no2_writeByte( _NO2_TIACN_REG, _NO2_EXT_TIA_RES | _NO2_100_OHM_LOAD_RES );
0x2366	0x2000    MOVS	R0, __NO2_EXT_TIA_RES
0x2368	0xF0400003  ORR	R0, R0, __NO2_100_OHM_LOAD_RES
0x236C	0xB2C1    UXTB	R1, R0
0x236E	0x2010    MOVS	R0, __NO2_TIACN_REG
0x2370	0xF7FFFEF8  BL	_no2_writeByte+0
;Click_NO2_STM.c, 50 :: 		no2_writeByte( _NO2_REFCN_REG, _NO2_VREF_INT | _NO2_50_PERCENTS_INT_ZERO | _NO2_BIAS_POL_NEGATIVE | _NO2_0_PERCENTS_BIAS );
0x2374	0x2000    MOVS	R0, __NO2_VREF_INT
0x2376	0xF0400020  ORR	R0, R0, __NO2_50_PERCENTS_INT_ZERO
0x237A	0xB2C0    UXTB	R0, R0
0x237C	0xF0400000  ORR	R0, R0, __NO2_BIAS_POL_NEGATIVE
0x2380	0xB2C0    UXTB	R0, R0
0x2382	0xF0400000  ORR	R0, R0, __NO2_0_PERCENTS_BIAS
0x2386	0xB2C1    UXTB	R1, R0
0x2388	0x2011    MOVS	R0, __NO2_REFCN_REG
0x238A	0xF7FFFEEB  BL	_no2_writeByte+0
;Click_NO2_STM.c, 51 :: 		mikrobus_logWrite( "NO2 is initialized", _LOG_LINE );
0x238E	0x480B    LDR	R0, [PC, #44]
0x2390	0x2102    MOVS	R1, #2
0x2392	0xF7FFFE97  BL	_mikrobus_logWrite+0
;Click_NO2_STM.c, 52 :: 		Delay_ms( 300 );
0x2396	0xF64E677F  MOVW	R7, #61055
0x239A	0xF2C00736  MOVT	R7, #54
0x239E	0xBF00    NOP
0x23A0	0xBF00    NOP
L_applicationInit4:
0x23A2	0x1E7F    SUBS	R7, R7, #1
0x23A4	0xD1FD    BNE	L_applicationInit4
0x23A6	0xBF00    NOP
0x23A8	0xBF00    NOP
0x23AA	0xBF00    NOP
;Click_NO2_STM.c, 53 :: 		}
L_end_applicationInit:
0x23AC	0xF8DDE000  LDR	LR, [SP, #0]
0x23B0	0xB001    ADD	SP, SP, #4
0x23B2	0x4770    BX	LR
0x23B4	0x28000000  	__MIKROBUS1_I2C+0
0x23B8	0x274C0000  	__MIKROBUS1_GPIO+0
0x23BC	0x00142000  	?lstr2_Click_NO2_STM+0
; end of _applicationInit
_no2_i2cDriverInit:
;__no2_driver.c, 105 :: 		void no2_i2cDriverInit(T_NO2_P gpioObj, T_NO2_P i2cObj, uint8_t slave)
; slave start address is: 8 (R2)
; i2cObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x2134	0xB081    SUB	SP, SP, #4
0x2136	0xF8CDE000  STR	LR, [SP, #0]
0x213A	0x4604    MOV	R4, R0
; slave end address is: 8 (R2)
; i2cObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 16 (R4)
; i2cObj start address is: 4 (R1)
; slave start address is: 8 (R2)
;__no2_driver.c, 107 :: 		_slaveAddress = slave;
0x213C	0x4B07    LDR	R3, [PC, #28]
0x213E	0x701A    STRB	R2, [R3, #0]
; slave end address is: 8 (R2)
;__no2_driver.c, 108 :: 		hal_i2cMap( (T_HAL_P)i2cObj );
0x2140	0x4608    MOV	R0, R1
; i2cObj end address is: 4 (R1)
0x2142	0xF7FFFB8F  BL	__no2_driver_hal_i2cMap+0
;__no2_driver.c, 109 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x2146	0x4620    MOV	R0, R4
; gpioObj end address is: 16 (R4)
0x2148	0xF7FFFA98  BL	__no2_driver_hal_gpioMap+0
;__no2_driver.c, 111 :: 		hal_gpio_rstSet( 1 );
0x214C	0x2001    MOVS	R0, #1
0x214E	0x4C04    LDR	R4, [PC, #16]
0x2150	0x6824    LDR	R4, [R4, #0]
0x2152	0x47A0    BLX	R4
;__no2_driver.c, 112 :: 		}
L_end_no2_i2cDriverInit:
0x2154	0xF8DDE000  LDR	LR, [SP, #0]
0x2158	0xB001    ADD	SP, SP, #4
0x215A	0x4770    BX	LR
0x215C	0x00432000  	__no2_driver__slaveAddress+0
0x2160	0x00BC2000  	__no2_driver_hal_gpio_rstSet+0
; end of _no2_i2cDriverInit
easymx_v7_STM32F107VC__setAN_1:
;__em_f107vc_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ GPIOA_ODR.B4  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x18A4	0x4901    LDR	R1, [PC, #4]
0x18A6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x18A8	0x4770    BX	LR
0x18AA	0xBF00    NOP
0x18AC	0x01904221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setAN_1
easymx_v7_STM32F107VC__setRST_1:
;__em_f107vc_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ GPIOC_ODR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x18B0	0x4901    LDR	R1, [PC, #4]
0x18B2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x18B4	0x4770    BX	LR
0x18B6	0xBF00    NOP
0x18B8	0x01884222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setRST_1
easymx_v7_STM32F107VC__setCS_1:
;__em_f107vc_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ GPIOD_ODR.B13 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x188C	0x4901    LDR	R1, [PC, #4]
0x188E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x1890	0x4770    BX	LR
0x1892	0xBF00    NOP
0x1894	0x81B44222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setCS_1
easymx_v7_STM32F107VC__setSCK_1:
;__em_f107vc_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1898	0x4901    LDR	R1, [PC, #4]
0x189A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x189C	0x4770    BX	LR
0x189E	0xBF00    NOP
0x18A0	0x01A84222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setSCK_1
easymx_v7_STM32F107VC__setMISO_1:
;__em_f107vc_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x18D4	0x4901    LDR	R1, [PC, #4]
0x18D6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x18D8	0x4770    BX	LR
0x18DA	0xBF00    NOP
0x18DC	0x01AC4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMISO_1
easymx_v7_STM32F107VC__setMOSI_1:
;__em_f107vc_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x18E0	0x4901    LDR	R1, [PC, #4]
0x18E2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x18E4	0x4770    BX	LR
0x18E6	0xBF00    NOP
0x18E8	0x01B04222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMOSI_1
easymx_v7_STM32F107VC__setPWM_1:
;__em_f107vc_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ GPIOA_ODR.B0  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x18BC	0x4901    LDR	R1, [PC, #4]
0x18BE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x18C0	0x4770    BX	LR
0x18C2	0xBF00    NOP
0x18C4	0x01804221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setPWM_1
easymx_v7_STM32F107VC__setINT_1:
;__em_f107vc_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ GPIOD_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x18C8	0x4901    LDR	R1, [PC, #4]
0x18CA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x18CC	0x4770    BX	LR
0x18CE	0xBF00    NOP
0x18D0	0x81A84222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setINT_1
easymx_v7_STM32F107VC__setRX_1:
;__em_f107vc_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ GPIOD_ODR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E14	0x4901    LDR	R1, [PC, #4]
0x1E16	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x1E18	0x4770    BX	LR
0x1E1A	0xBF00    NOP
0x1E1C	0x81A44222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setRX_1
easymx_v7_STM32F107VC__setTX_1:
;__em_f107vc_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ GPIOD_ODR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E20	0x4901    LDR	R1, [PC, #4]
0x1E22	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x1E24	0x4770    BX	LR
0x1E26	0xBF00    NOP
0x1E28	0x81A04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setTX_1
easymx_v7_STM32F107VC__setSCL_1:
;__em_f107vc_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ GPIOB_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DFC	0x4901    LDR	R1, [PC, #4]
0x1DFE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x1E00	0x4770    BX	LR
0x1E02	0xBF00    NOP
0x1E04	0x81984221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSCL_1
easymx_v7_STM32F107VC__setSDA_1:
;__em_f107vc_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ GPIOB_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E08	0x4901    LDR	R1, [PC, #4]
0x1E0A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x1E0C	0x4770    BX	LR
0x1E0E	0xBF00    NOP
0x1E10	0x819C4221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSDA_1
easymx_v7_STM32F107VC__setAN_2:
;__em_f107vc_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { GPIOA_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E2C	0x4901    LDR	R1, [PC, #4]
0x1E2E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x1E30	0x4770    BX	LR
0x1E32	0xBF00    NOP
0x1E34	0x01944221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setAN_2
easymx_v7_STM32F107VC__setRST_2:
;__em_f107vc_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { GPIOC_ODR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E50	0x4901    LDR	R1, [PC, #4]
0x1E52	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x1E54	0x4770    BX	LR
0x1E56	0xBF00    NOP
0x1E58	0x018C4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setRST_2
easymx_v7_STM32F107VC__setCS_2:
;__em_f107vc_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { GPIOD_ODR.B14 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E44	0x4901    LDR	R1, [PC, #4]
0x1E46	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x1E48	0x4770    BX	LR
0x1E4A	0xBF00    NOP
0x1E4C	0x81B84222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setCS_2
easymx_v7_STM32F107VC__setSCK_2:
;__em_f107vc_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E38	0x4901    LDR	R1, [PC, #4]
0x1E3A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x1E3C	0x4770    BX	LR
0x1E3E	0xBF00    NOP
0x1E40	0x01A84222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setSCK_2
easymx_v7_STM32F107VC__setMISO_2:
;__em_f107vc_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DB4	0x4901    LDR	R1, [PC, #4]
0x1DB6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x1DB8	0x4770    BX	LR
0x1DBA	0xBF00    NOP
0x1DBC	0x01AC4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMISO_2
easymx_v7_STM32F107VC__setMOSI_2:
;__em_f107vc_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DC0	0x4901    LDR	R1, [PC, #4]
0x1DC2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x1DC4	0x4770    BX	LR
0x1DC6	0xBF00    NOP
0x1DC8	0x01B04222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMOSI_2
easymx_v7_STM32F107VC__setPWM_2:
;__em_f107vc_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { GPIOD_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D9C	0x4901    LDR	R1, [PC, #4]
0x1D9E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x1DA0	0x4770    BX	LR
0x1DA2	0xBF00    NOP
0x1DA4	0x81B04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setPWM_2
easymx_v7_STM32F107VC__setINT_2:
;__em_f107vc_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { GPIOD_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DA8	0x4901    LDR	R1, [PC, #4]
0x1DAA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x1DAC	0x4770    BX	LR
0x1DAE	0xBF00    NOP
0x1DB0	0x81B04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setINT_2
easymx_v7_STM32F107VC__setRX_2:
;__em_f107vc_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { GPIOD_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DE4	0x4901    LDR	R1, [PC, #4]
0x1DE6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x1DE8	0x4770    BX	LR
0x1DEA	0xBF00    NOP
0x1DEC	0x81984222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setRX_2
easymx_v7_STM32F107VC__setTX_2:
;__em_f107vc_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { GPIOD_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DF0	0x4901    LDR	R1, [PC, #4]
0x1DF2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x1DF4	0x4770    BX	LR
0x1DF6	0xBF00    NOP
0x1DF8	0x81944222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setTX_2
easymx_v7_STM32F107VC__setSCL_2:
;__em_f107vc_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { GPIOB_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DCC	0x4901    LDR	R1, [PC, #4]
0x1DCE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x1DD0	0x4770    BX	LR
0x1DD2	0xBF00    NOP
0x1DD4	0x81984221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSCL_2
easymx_v7_STM32F107VC__setSDA_2:
;__em_f107vc_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { GPIOB_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DD8	0x4901    LDR	R1, [PC, #4]
0x1DDA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x1DDC	0x4770    BX	LR
0x1DDE	0xBF00    NOP
0x1DE0	0x819C4221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSDA_2
__no2_driver_hal_i2cMap:
;__hal_stm32.c, 82 :: 		static void hal_i2cMap(T_HAL_P i2cObj)
; i2cObj start address is: 0 (R0)
; i2cObj end address is: 0 (R0)
; i2cObj start address is: 0 (R0)
;__hal_stm32.c, 86 :: 		fp_i2cStart    = tmp->i2cStart;
0x1864	0x6802    LDR	R2, [R0, #0]
0x1866	0x4906    LDR	R1, [PC, #24]
0x1868	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 87 :: 		fp_i2cWrite    = tmp->i2cWrite;
0x186A	0x1D01    ADDS	R1, R0, #4
0x186C	0x680A    LDR	R2, [R1, #0]
0x186E	0x4905    LDR	R1, [PC, #20]
0x1870	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 88 :: 		fp_i2cRead     = tmp->i2cRead;
0x1872	0xF2000108  ADDW	R1, R0, #8
; i2cObj end address is: 0 (R0)
0x1876	0x680A    LDR	R2, [R1, #0]
0x1878	0x4903    LDR	R1, [PC, #12]
0x187A	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 89 :: 		}
L_end_hal_i2cMap:
0x187C	0x4770    BX	LR
0x187E	0xBF00    NOP
0x1880	0x00C02000  	__no2_driver_fp_i2cStart+0
0x1884	0x00C42000  	__no2_driver_fp_i2cWrite+0
0x1888	0x00C82000  	__no2_driver_fp_i2cRead+0
; end of __no2_driver_hal_i2cMap
__no2_driver_hal_gpioMap:
;__no2_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__no2_hal.c, 362 :: 		hal_gpio_anSet = tmp->gpioSet[ __AN_PIN_OUTPUT__ ];
0x167C	0x6802    LDR	R2, [R0, #0]
0x167E	0x4903    LDR	R1, [PC, #12]
0x1680	0x600A    STR	R2, [R1, #0]
;__no2_hal.c, 368 :: 		hal_gpio_rstSet = tmp->gpioSet[ __RST_PIN_OUTPUT__ ];
0x1682	0x1D01    ADDS	R1, R0, #4
; gpioObj end address is: 0 (R0)
0x1684	0x680A    LDR	R2, [R1, #0]
0x1686	0x4902    LDR	R1, [PC, #8]
0x1688	0x600A    STR	R2, [R1, #0]
;__no2_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x168A	0x4770    BX	LR
0x168C	0x00B82000  	__no2_driver_hal_gpio_anSet+0
0x1690	0x00BC2000  	__no2_driver_hal_gpio_rstSet+0
; end of __no2_driver_hal_gpioMap
_no2_writeByte:
;__no2_driver.c, 127 :: 		void no2_writeByte( uint8_t reg, uint8_t _data )
; _data start address is: 4 (R1)
; reg start address is: 0 (R0)
0x2164	0xB082    SUB	SP, SP, #8
0x2166	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 4 (R1)
; reg end address is: 0 (R0)
; reg start address is: 0 (R0)
; _data start address is: 4 (R1)
;__no2_driver.c, 131 :: 		writeReg[ 0 ] = reg;
0x216A	0xAA01    ADD	R2, SP, #4
0x216C	0x7010    STRB	R0, [R2, #0]
; reg end address is: 0 (R0)
;__no2_driver.c, 132 :: 		writeReg[ 1 ] = _data;
0x216E	0x1C52    ADDS	R2, R2, #1
0x2170	0x7011    STRB	R1, [R2, #0]
; _data end address is: 4 (R1)
;__no2_driver.c, 134 :: 		no2_enable( _NO2_DEVICE_EN );
0x2172	0x2000    MOVS	R0, #0
0x2174	0xF7FFFA8E  BL	_no2_enable+0
;__no2_driver.c, 135 :: 		hal_i2cStart();
0x2178	0xF7FFFA22  BL	__no2_driver_hal_i2cStart+0
;__no2_driver.c, 136 :: 		hal_i2cWrite( _slaveAddress, writeReg, 2, END_MODE_STOP );
0x217C	0xAB01    ADD	R3, SP, #4
0x217E	0x4A07    LDR	R2, [PC, #28]
0x2180	0x7812    LDRB	R2, [R2, #0]
0x2182	0x4619    MOV	R1, R3
0x2184	0x2301    MOVS	R3, #1
0x2186	0xB2D0    UXTB	R0, R2
0x2188	0x2202    MOVS	R2, #2
0x218A	0xF7FFFA91  BL	__no2_driver_hal_i2cWrite+0
;__no2_driver.c, 137 :: 		no2_enable( _NO2_DEVICE_DIS );
0x218E	0x2001    MOVS	R0, #1
0x2190	0xF7FFFA80  BL	_no2_enable+0
;__no2_driver.c, 138 :: 		}
L_end_no2_writeByte:
0x2194	0xF8DDE000  LDR	LR, [SP, #0]
0x2198	0xB002    ADD	SP, SP, #8
0x219A	0x4770    BX	LR
0x219C	0x00432000  	__no2_driver__slaveAddress+0
; end of _no2_writeByte
_no2_enable:
;__no2_driver.c, 156 :: 		void no2_enable( uint8_t state )
; state start address is: 0 (R0)
0x1694	0xB081    SUB	SP, SP, #4
0x1696	0xF8CDE000  STR	LR, [SP, #0]
; state end address is: 0 (R0)
; state start address is: 0 (R0)
;__no2_driver.c, 158 :: 		Delay_10us();
0x169A	0xF7FFFE51  BL	_Delay_10us+0
;__no2_driver.c, 159 :: 		hal_gpio_rstSet( state );
; state end address is: 0 (R0)
0x169E	0x4C03    LDR	R4, [PC, #12]
0x16A0	0x6824    LDR	R4, [R4, #0]
0x16A2	0x47A0    BLX	R4
;__no2_driver.c, 160 :: 		}
L_end_no2_enable:
0x16A4	0xF8DDE000  LDR	LR, [SP, #0]
0x16A8	0xB001    ADD	SP, SP, #4
0x16AA	0x4770    BX	LR
0x16AC	0x00BC2000  	__no2_driver_hal_gpio_rstSet+0
; end of _no2_enable
_Delay_10us:
;__Lib_Delays.c, 17 :: 		void Delay_10us() {
;__Lib_Delays.c, 18 :: 		Delay_us(10);
0x1340	0xF2400777  MOVW	R7, #119
0x1344	0xF2C00700  MOVT	R7, #0
L_Delay_10us2:
0x1348	0x1E7F    SUBS	R7, R7, #1
0x134A	0xD1FD    BNE	L_Delay_10us2
0x134C	0xBF00    NOP
0x134E	0xBF00    NOP
0x1350	0xBF00    NOP
0x1352	0xBF00    NOP
0x1354	0xBF00    NOP
;__Lib_Delays.c, 19 :: 		}
L_end_Delay_10us:
0x1356	0x4770    BX	LR
; end of _Delay_10us
__no2_driver_hal_i2cStart:
;__hal_stm32.c, 91 :: 		static int hal_i2cStart()
0x15C0	0xB082    SUB	SP, SP, #8
0x15C2	0xF8CDE000  STR	LR, [SP, #0]
;__hal_stm32.c, 93 :: 		int res = 0;
0x15C6	0xF2400400  MOVW	R4, #0
0x15CA	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_stm32.c, 94 :: 		res |= fp_i2cStart();
0x15CE	0x4C06    LDR	R4, [PC, #24]
0x15D0	0x6824    LDR	R4, [R4, #0]
0x15D2	0x47A0    BLX	R4
0x15D4	0xF9BD1004  LDRSH	R1, [SP, #4]
0x15D8	0xEA410000  ORR	R0, R1, R0, LSL #0
;__hal_stm32.c, 95 :: 		return res;
0x15DC	0xB200    SXTH	R0, R0
;__hal_stm32.c, 96 :: 		}
L_end_hal_i2cStart:
0x15DE	0xF8DDE000  LDR	LR, [SP, #0]
0x15E2	0xB002    ADD	SP, SP, #8
0x15E4	0x4770    BX	LR
0x15E6	0xBF00    NOP
0x15E8	0x00C02000  	__no2_driver_fp_i2cStart+0
; end of __no2_driver_hal_i2cStart
_I2C1_Start:
;__Lib_I2C_12.c, 536 :: 		
0x1324	0xB081    SUB	SP, SP, #4
0x1326	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 537 :: 		
0x132A	0x4803    LDR	R0, [PC, #12]
0x132C	0xF7FFFD3C  BL	_I2Cx_Start+0
;__Lib_I2C_12.c, 538 :: 		
L_end_I2C1_Start:
0x1330	0xF8DDE000  LDR	LR, [SP, #0]
0x1334	0xB001    ADD	SP, SP, #4
0x1336	0x4770    BX	LR
0x1338	0x54004000  	I2C1_CR1+0
; end of _I2C1_Start
_I2Cx_Start:
;__Lib_I2C_12.c, 204 :: 		
; I2C_BASE start address is: 0 (R0)
0x0DA8	0xB083    SUB	SP, SP, #12
0x0DAA	0xF8CDE000  STR	LR, [SP, #0]
0x0DAE	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 12 (R3)
;__Lib_I2C_12.c, 205 :: 		
; timeout start address is: 0 (R0)
0x0DB0	0xF04F0000  MOV	R0, #0
;__Lib_I2C_12.c, 208 :: 		
0x0DB4	0x4926    LDR	R1, [PC, #152]
0x0DB6	0x428B    CMP	R3, R1
0x0DB8	0xD106    BNE	L_I2Cx_Start7
; timeout end address is: 0 (R0)
;__Lib_I2C_12.c, 209 :: 		
0x0DBA	0x4926    LDR	R1, [PC, #152]
; timeout start address is: 16 (R4)
0x0DBC	0x680C    LDR	R4, [R1, #0]
;__Lib_I2C_12.c, 210 :: 		
0x0DBE	0x4926    LDR	R1, [PC, #152]
0x0DC0	0x680A    LDR	R2, [R1, #0]
0x0DC2	0x4926    LDR	R1, [PC, #152]
0x0DC4	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_12.c, 211 :: 		
; timeout end address is: 16 (R4)
0x0DC6	0xE00B    B	L_I2Cx_Start8
L_I2Cx_Start7:
;__Lib_I2C_12.c, 212 :: 		
; timeout start address is: 0 (R0)
0x0DC8	0x4925    LDR	R1, [PC, #148]
0x0DCA	0x428B    CMP	R3, R1
0x0DCC	0xD107    BNE	L__I2Cx_Start123
; timeout end address is: 0 (R0)
;__Lib_I2C_12.c, 213 :: 		
0x0DCE	0x4925    LDR	R1, [PC, #148]
; timeout start address is: 0 (R0)
0x0DD0	0x6808    LDR	R0, [R1, #0]
;__Lib_I2C_12.c, 214 :: 		
0x0DD2	0x4925    LDR	R1, [PC, #148]
0x0DD4	0x680A    LDR	R2, [R1, #0]
0x0DD6	0x4921    LDR	R1, [PC, #132]
0x0DD8	0x600A    STR	R2, [R1, #0]
; timeout end address is: 0 (R0)
0x0DDA	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 215 :: 		
0x0DDC	0xE000    B	L_I2Cx_Start9
L__I2Cx_Start123:
;__Lib_I2C_12.c, 212 :: 		
0x0DDE	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 215 :: 		
L_I2Cx_Start9:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L_I2Cx_Start8:
;__Lib_I2C_12.c, 217 :: 		
; timeout start address is: 16 (R4)
0x0DE0	0x4922    LDR	R1, [PC, #136]
0x0DE2	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 219 :: 		
0x0DE4	0x9401    STR	R4, [SP, #4]
0x0DE6	0x9302    STR	R3, [SP, #8]
0x0DE8	0x4618    MOV	R0, R3
0x0DEA	0xF7FFFD7F  BL	__Lib_I2C_12_I2Cx_Wait_For_Idle+0
0x0DEE	0x9B02    LDR	R3, [SP, #8]
0x0DF0	0x9C01    LDR	R4, [SP, #4]
0x0DF2	0xB910    CBNZ	R0, L_I2Cx_Start10
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 220 :: 		
0x0DF4	0xF64F70FF  MOVW	R0, #65535
0x0DF8	0xE025    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 221 :: 		
L_I2Cx_Start10:
;__Lib_I2C_12.c, 224 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x0DFA	0x2201    MOVS	R2, #1
0x0DFC	0x6819    LDR	R1, [R3, #0]
0x0DFE	0xF3622108  BFI	R1, R2, #8, #1
0x0E02	0x6019    STR	R1, [R3, #0]
;__Lib_I2C_12.c, 226 :: 		
0x0E04	0xF2030114  ADDW	R1, R3, #20
0x0E08	0x680A    LDR	R2, [R1, #0]
0x0E0A	0xF3C22140  UBFX	R1, R2, #9, #1
0x0E0E	0xB111    CBZ	R1, L_I2Cx_Start11
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 227 :: 		
0x0E10	0xF64F70FF  MOVW	R0, #65535
0x0E14	0xE017    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 228 :: 		
L_I2Cx_Start11:
;__Lib_I2C_12.c, 229 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x0E16	0x4625    MOV	R5, R4
; timeout end address is: 16 (R4)
0x0E18	0x461C    MOV	R4, R3
L_I2Cx_Start12:
; I2C_BASE end address is: 12 (R3)
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0x0E1A	0x4915    LDR	R1, [PC, #84]
0x0E1C	0x4620    MOV	R0, R4
0x0E1E	0xF7FFFD53  BL	_ChekXForEvent+0
0x0E22	0xB978    CBNZ	R0, L_I2Cx_Start13
;__Lib_I2C_12.c, 230 :: 		
0x0E24	0x4911    LDR	R1, [PC, #68]
0x0E26	0x6809    LDR	R1, [R1, #0]
0x0E28	0xB159    CBZ	R1, L__I2Cx_Start124
;__Lib_I2C_12.c, 231 :: 		
0x0E2A	0xB935    CBNZ	R5, L_I2Cx_Start15
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 232 :: 		
0x0E2C	0x2006    MOVS	R0, #6
0x0E2E	0x4C0B    LDR	R4, [PC, #44]
0x0E30	0x6824    LDR	R4, [R4, #0]
0x0E32	0x47A0    BLX	R4
;__Lib_I2C_12.c, 233 :: 		
0x0E34	0xF64F70FF  MOVW	R0, #65535
0x0E38	0xE005    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 234 :: 		
L_I2Cx_Start15:
;__Lib_I2C_12.c, 235 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0x0E3A	0x1E69    SUBS	R1, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x0E3C	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x0E3E	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 236 :: 		
0x0E40	0xE7FF    B	L_I2Cx_Start14
L__I2Cx_Start124:
;__Lib_I2C_12.c, 230 :: 		
;__Lib_I2C_12.c, 236 :: 		
L_I2Cx_Start14:
;__Lib_I2C_12.c, 237 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
0x0E42	0xE7EA    B	L_I2Cx_Start12
L_I2Cx_Start13:
;__Lib_I2C_12.c, 238 :: 		
0x0E44	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 239 :: 		
L_end_I2Cx_Start:
0x0E46	0xF8DDE000  LDR	LR, [SP, #0]
0x0E4A	0xB003    ADD	SP, SP, #12
0x0E4C	0x4770    BX	LR
0x0E4E	0xBF00    NOP
0x0E50	0x54004000  	I2C1_CR1+0
0x0E54	0x00442000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x0E58	0x00942000  	_I2C1_Timeout_Ptr+0
0x0E5C	0x00902000  	_I2Cx_Timeout_Ptr+0
0x0E60	0x58004000  	I2C2_CR1+0
0x0E64	0x00482000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x0E68	0x00982000  	_I2C2_Timeout_Ptr+0
0x0E6C	0x004C2000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0E70	0x00010003  	#196609
; end of _I2Cx_Start
__Lib_I2C_12_I2Cx_Wait_For_Idle:
;__Lib_I2C_12.c, 172 :: 		
; I2C_BASE start address is: 0 (R0)
0x08EC	0xB081    SUB	SP, SP, #4
0x08EE	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 173 :: 		
; timeout start address is: 8 (R2)
0x08F2	0xF04F0200  MOV	R2, #0
;__Lib_I2C_12.c, 176 :: 		
0x08F6	0x4919    LDR	R1, [PC, #100]
0x08F8	0x4288    CMP	R0, R1
0x08FA	0xD107    BNE	L___Lib_I2C_12_I2Cx_Wait_For_Idle0
; timeout end address is: 8 (R2)
;__Lib_I2C_12.c, 177 :: 		
0x08FC	0x4918    LDR	R1, [PC, #96]
; timeout start address is: 12 (R3)
0x08FE	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_12.c, 178 :: 		
0x0900	0x4918    LDR	R1, [PC, #96]
0x0902	0x680A    LDR	R2, [R1, #0]
0x0904	0x4918    LDR	R1, [PC, #96]
0x0906	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_12.c, 179 :: 		
0x0908	0x461C    MOV	R4, R3
; timeout end address is: 12 (R3)
0x090A	0xE00B    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle1
L___Lib_I2C_12_I2Cx_Wait_For_Idle0:
;__Lib_I2C_12.c, 180 :: 		
; timeout start address is: 8 (R2)
0x090C	0x4917    LDR	R1, [PC, #92]
0x090E	0x4288    CMP	R0, R1
0x0910	0xD107    BNE	L___Lib_I2C_12_I2Cx_Wait_For_Idle121
; timeout end address is: 8 (R2)
;__Lib_I2C_12.c, 181 :: 		
0x0912	0x4917    LDR	R1, [PC, #92]
; timeout start address is: 12 (R3)
0x0914	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_12.c, 182 :: 		
0x0916	0x4917    LDR	R1, [PC, #92]
0x0918	0x680A    LDR	R2, [R1, #0]
0x091A	0x4913    LDR	R1, [PC, #76]
0x091C	0x600A    STR	R2, [R1, #0]
; timeout end address is: 12 (R3)
0x091E	0x461C    MOV	R4, R3
;__Lib_I2C_12.c, 183 :: 		
0x0920	0xE000    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle2
L___Lib_I2C_12_I2Cx_Wait_For_Idle121:
;__Lib_I2C_12.c, 180 :: 		
0x0922	0x4614    MOV	R4, R2
;__Lib_I2C_12.c, 183 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle2:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L___Lib_I2C_12_I2Cx_Wait_For_Idle1:
;__Lib_I2C_12.c, 185 :: 		
; timeout start address is: 16 (R4)
0x0924	0x4914    LDR	R1, [PC, #80]
0x0926	0x600C    STR	R4, [R1, #0]
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 16 (R4)
0x0928	0x4603    MOV	R3, R0
;__Lib_I2C_12.c, 187 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle3:
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x092A	0x4618    MOV	R0, R3
0x092C	0xF7FFFC1E  BL	_I2Cx_Is_Idle+0
0x0930	0xB970    CBNZ	R0, L___Lib_I2C_12_I2Cx_Wait_For_Idle4
;__Lib_I2C_12.c, 188 :: 		
0x0932	0x4911    LDR	R1, [PC, #68]
0x0934	0x6809    LDR	R1, [R1, #0]
0x0936	0xB151    CBZ	R1, L___Lib_I2C_12_I2Cx_Wait_For_Idle122
;__Lib_I2C_12.c, 189 :: 		
0x0938	0xB92C    CBNZ	R4, L___Lib_I2C_12_I2Cx_Wait_For_Idle6
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 190 :: 		
0x093A	0x2005    MOVS	R0, #5
0x093C	0x4C0A    LDR	R4, [PC, #40]
0x093E	0x6824    LDR	R4, [R4, #0]
0x0940	0x47A0    BLX	R4
;__Lib_I2C_12.c, 191 :: 		
0x0942	0x2000    MOVS	R0, #0
0x0944	0xE005    B	L_end_I2Cx_Wait_For_Idle
;__Lib_I2C_12.c, 192 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle6:
;__Lib_I2C_12.c, 193 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x0946	0x1E61    SUBS	R1, R4, #1
; timeout end address is: 16 (R4)
; timeout start address is: 0 (R0)
0x0948	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x094A	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 194 :: 		
0x094C	0xE7FF    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle5
L___Lib_I2C_12_I2Cx_Wait_For_Idle122:
;__Lib_I2C_12.c, 188 :: 		
;__Lib_I2C_12.c, 194 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle5:
;__Lib_I2C_12.c, 195 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
0x094E	0xE7EC    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle3
L___Lib_I2C_12_I2Cx_Wait_For_Idle4:
;__Lib_I2C_12.c, 196 :: 		
0x0950	0x2001    MOVS	R0, #1
;__Lib_I2C_12.c, 197 :: 		
L_end_I2Cx_Wait_For_Idle:
0x0952	0xF8DDE000  LDR	LR, [SP, #0]
0x0956	0xB001    ADD	SP, SP, #4
0x0958	0x4770    BX	LR
0x095A	0xBF00    NOP
0x095C	0x54004000  	I2C1_CR1+0
0x0960	0x00442000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x0964	0x00942000  	_I2C1_Timeout_Ptr+0
0x0968	0x00902000  	_I2Cx_Timeout_Ptr+0
0x096C	0x58004000  	I2C2_CR1+0
0x0970	0x00482000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x0974	0x00982000  	_I2C2_Timeout_Ptr+0
0x0978	0x004C2000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
; end of __Lib_I2C_12_I2Cx_Wait_For_Idle
_I2Cx_Is_Idle:
;__Lib_I2C_12.c, 167 :: 		
; I2C_BASE start address is: 0 (R0)
0x016C	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 168 :: 		
0x016E	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x0172	0x680A    LDR	R2, [R1, #0]
0x0174	0xF3C20140  UBFX	R1, R2, #1, #1
0x0178	0xF0810101  EOR	R1, R1, #1
0x017C	0xB2C9    UXTB	R1, R1
0x017E	0xB2C8    UXTB	R0, R1
;__Lib_I2C_12.c, 169 :: 		
L_end_I2Cx_Is_Idle:
0x0180	0xB001    ADD	SP, SP, #4
0x0182	0x4770    BX	LR
; end of _I2Cx_Is_Idle
_ChekXForEvent:
;__Lib_I2C_12.c, 199 :: 		
; Event start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x08C8	0xB081    SUB	SP, SP, #4
0x08CA	0xF8CDE000  STR	LR, [SP, #0]
0x08CE	0x460B    MOV	R3, R1
; Event end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; Event start address is: 12 (R3)
;__Lib_I2C_12.c, 200 :: 		
; I2C_BASE end address is: 0 (R0)
0x08D0	0xF7FFFC3E  BL	_I2Cx_Get_Status+0
0x08D4	0xEA000203  AND	R2, R0, R3, LSL #0
0x08D8	0x429A    CMP	R2, R3
0x08DA	0xF2400200  MOVW	R2, #0
0x08DE	0xD100    BNE	L__ChekXForEvent156
0x08E0	0x2201    MOVS	R2, #1
L__ChekXForEvent156:
; Event end address is: 12 (R3)
0x08E2	0xB2D0    UXTB	R0, R2
;__Lib_I2C_12.c, 201 :: 		
L_end_ChekXForEvent:
0x08E4	0xF8DDE000  LDR	LR, [SP, #0]
0x08E8	0xB001    ADD	SP, SP, #4
0x08EA	0x4770    BX	LR
; end of _ChekXForEvent
_I2Cx_Get_Status:
;__Lib_I2C_12.c, 154 :: 		
; I2C_BASE start address is: 0 (R0)
0x0150	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 157 :: 		
0x0152	0xF2000114  ADDW	R1, R0, #20
0x0156	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_12.c, 158 :: 		
0x0158	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x015C	0x6809    LDR	R1, [R1, #0]
;__Lib_I2C_12.c, 160 :: 		
0x015E	0x0409    LSLS	R1, R1, #16
0x0160	0xEA420101  ORR	R1, R2, R1, LSL #0
0x0164	0x4608    MOV	R0, R1
;__Lib_I2C_12.c, 161 :: 		
L_end_I2Cx_Get_Status:
0x0166	0xB001    ADD	SP, SP, #4
0x0168	0x4770    BX	LR
; end of _I2Cx_Get_Status
_I2C2_Start:
;__Lib_I2C_12.c, 566 :: 		
0x1388	0xB081    SUB	SP, SP, #4
0x138A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 567 :: 		
0x138E	0x4803    LDR	R0, [PC, #12]
0x1390	0xF7FFFD0A  BL	_I2Cx_Start+0
;__Lib_I2C_12.c, 568 :: 		
L_end_I2C2_Start:
0x1394	0xF8DDE000  LDR	LR, [SP, #0]
0x1398	0xB001    ADD	SP, SP, #4
0x139A	0x4770    BX	LR
0x139C	0x58004000  	I2C2_CR1+0
; end of _I2C2_Start
_UART1_Read:
;__Lib_UART_123_45.c, 104 :: 		
0x130C	0xB081    SUB	SP, SP, #4
0x130E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 105 :: 		
0x1312	0x4803    LDR	R0, [PC, #12]
0x1314	0xF7FFFBFE  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 106 :: 		
L_end_UART1_Read:
0x1318	0xF8DDE000  LDR	LR, [SP, #0]
0x131C	0xB001    ADD	SP, SP, #4
0x131E	0x4770    BX	LR
0x1320	0x38004001  	USART1_SR+0
; end of _UART1_Read
__Lib_UART_123_45_UARTx_Read:
;__Lib_UART_123_45.c, 96 :: 		
; UART_Base start address is: 0 (R0)
0x0B14	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; UART_Base end address is: 0 (R0)
;__Lib_UART_123_45.c, 98 :: 		
L___Lib_UART_123_45_UARTx_Read4:
; UART_Base start address is: 0 (R0)
0x0B16	0x6802    LDR	R2, [R0, #0]
0x0B18	0xF3C21140  UBFX	R1, R2, #5, #1
0x0B1C	0xB901    CBNZ	R1, L___Lib_UART_123_45_UARTx_Read5
0x0B1E	0xE7FA    B	L___Lib_UART_123_45_UARTx_Read4
L___Lib_UART_123_45_UARTx_Read5:
;__Lib_UART_123_45.c, 101 :: 		
0x0B20	0x1D01    ADDS	R1, R0, #4
; UART_Base end address is: 0 (R0)
0x0B22	0x6809    LDR	R1, [R1, #0]
0x0B24	0xB288    UXTH	R0, R1
;__Lib_UART_123_45.c, 102 :: 		
L_end_UARTx_Read:
0x0B26	0xB001    ADD	SP, SP, #4
0x0B28	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Read
_UART1_Data_Ready:
;__Lib_UART_123_45.c, 131 :: 		
0x12F4	0xB081    SUB	SP, SP, #4
0x12F6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 132 :: 		
0x12FA	0x4803    LDR	R0, [PC, #12]
0x12FC	0xF7FFFC16  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 133 :: 		
L_end_UART1_Data_Ready:
0x1300	0xF8DDE000  LDR	LR, [SP, #0]
0x1304	0xB001    ADD	SP, SP, #4
0x1306	0x4770    BX	LR
0x1308	0x38004001  	USART1_SR+0
; end of _UART1_Data_Ready
__Lib_UART_123_45_UARTx_Data_Ready:
;__Lib_UART_123_45.c, 126 :: 		
; UART_Base start address is: 0 (R0)
0x0B2C	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45.c, 128 :: 		
0x0B2E	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x0B30	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_123_45.c, 129 :: 		
L_end_UARTx_Data_Ready:
0x0B34	0xB001    ADD	SP, SP, #4
0x0B36	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_123_45.c, 212 :: 		
0x13A0	0xB081    SUB	SP, SP, #4
0x13A2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 213 :: 		
0x13A6	0x4803    LDR	R0, [PC, #12]
0x13A8	0xF7FFFBD6  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 214 :: 		
L_end_UART1_Tx_Idle:
0x13AC	0xF8DDE000  LDR	LR, [SP, #0]
0x13B0	0xB001    ADD	SP, SP, #4
0x13B2	0x4770    BX	LR
0x13B4	0x38004001  	USART1_SR+0
; end of _UART1_Tx_Idle
__Lib_UART_123_45_UARTx_Tx_Idle:
;__Lib_UART_123_45.c, 208 :: 		
; UART_Base start address is: 0 (R0)
0x0B58	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45.c, 209 :: 		
0x0B5A	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x0B5C	0xF3C11080  UBFX	R0, R1, #6, #1
;__Lib_UART_123_45.c, 210 :: 		
L_end_UARTx_Tx_Idle:
0x0B60	0xB001    ADD	SP, SP, #4
0x0B62	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Tx_Idle
_UART2_Read:
;__Lib_UART_123_45.c, 108 :: 		
0x1358	0xB081    SUB	SP, SP, #4
0x135A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 109 :: 		
0x135E	0x4803    LDR	R0, [PC, #12]
0x1360	0xF7FFFBD8  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 110 :: 		
L_end_UART2_Read:
0x1364	0xF8DDE000  LDR	LR, [SP, #0]
0x1368	0xB001    ADD	SP, SP, #4
0x136A	0x4770    BX	LR
0x136C	0x44004000  	USART2_SR+0
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART_123_45.c, 135 :: 		
0x1370	0xB081    SUB	SP, SP, #4
0x1372	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 136 :: 		
0x1376	0x4803    LDR	R0, [PC, #12]
0x1378	0xF7FFFBD8  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 137 :: 		
L_end_UART2_Data_Ready:
0x137C	0xF8DDE000  LDR	LR, [SP, #0]
0x1380	0xB001    ADD	SP, SP, #4
0x1382	0x4770    BX	LR
0x1384	0x44004000  	USART2_SR+0
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART_123_45.c, 216 :: 		
0x124C	0xB081    SUB	SP, SP, #4
0x124E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 217 :: 		
0x1252	0x4803    LDR	R0, [PC, #12]
0x1254	0xF7FFFC80  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 218 :: 		
L_end_UART2_Tx_Idle:
0x1258	0xF8DDE000  LDR	LR, [SP, #0]
0x125C	0xB001    ADD	SP, SP, #4
0x125E	0x4770    BX	LR
0x1260	0x44004000  	USART2_SR+0
; end of _UART2_Tx_Idle
_UART3_Read:
;__Lib_UART_123_45.c, 112 :: 		
0x127C	0xB081    SUB	SP, SP, #4
0x127E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 113 :: 		
0x1282	0x4803    LDR	R0, [PC, #12]
0x1284	0xF7FFFC46  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 114 :: 		
L_end_UART3_Read:
0x1288	0xF8DDE000  LDR	LR, [SP, #0]
0x128C	0xB001    ADD	SP, SP, #4
0x128E	0x4770    BX	LR
0x1290	0x48004000  	USART3_SR+0
; end of _UART3_Read
_UART3_Data_Ready:
;__Lib_UART_123_45.c, 139 :: 		
0x1264	0xB081    SUB	SP, SP, #4
0x1266	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 140 :: 		
0x126A	0x4803    LDR	R0, [PC, #12]
0x126C	0xF7FFFC5E  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 141 :: 		
L_end_UART3_Data_Ready:
0x1270	0xF8DDE000  LDR	LR, [SP, #0]
0x1274	0xB001    ADD	SP, SP, #4
0x1276	0x4770    BX	LR
0x1278	0x48004000  	USART3_SR+0
; end of _UART3_Data_Ready
_UART3_Tx_Idle:
;__Lib_UART_123_45.c, 220 :: 		
0x12C4	0xB081    SUB	SP, SP, #4
0x12C6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 221 :: 		
0x12CA	0x4803    LDR	R0, [PC, #12]
0x12CC	0xF7FFFC44  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 222 :: 		
L_end_UART3_Tx_Idle:
0x12D0	0xF8DDE000  LDR	LR, [SP, #0]
0x12D4	0xB001    ADD	SP, SP, #4
0x12D6	0x4770    BX	LR
0x12D8	0x48004000  	USART3_SR+0
; end of _UART3_Tx_Idle
_UART4_Read:
;__Lib_UART_123_45.c, 116 :: 		
0x12DC	0xB081    SUB	SP, SP, #4
0x12DE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 117 :: 		
0x12E2	0x4803    LDR	R0, [PC, #12]
0x12E4	0xF7FFFC16  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 118 :: 		
L_end_UART4_Read:
0x12E8	0xF8DDE000  LDR	LR, [SP, #0]
0x12EC	0xB001    ADD	SP, SP, #4
0x12EE	0x4770    BX	LR
0x12F0	0x4C004000  	UART4_SR+0
; end of _UART4_Read
_UART4_Data_Ready:
;__Lib_UART_123_45.c, 143 :: 		
0x1294	0xB081    SUB	SP, SP, #4
0x1296	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 144 :: 		
0x129A	0x4803    LDR	R0, [PC, #12]
0x129C	0xF7FFFC46  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 145 :: 		
L_end_UART4_Data_Ready:
0x12A0	0xF8DDE000  LDR	LR, [SP, #0]
0x12A4	0xB001    ADD	SP, SP, #4
0x12A6	0x4770    BX	LR
0x12A8	0x4C004000  	UART4_SR+0
; end of _UART4_Data_Ready
_UART4_Tx_Idle:
;__Lib_UART_123_45.c, 224 :: 		
0x12AC	0xB081    SUB	SP, SP, #4
0x12AE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 225 :: 		
0x12B2	0x4803    LDR	R0, [PC, #12]
0x12B4	0xF7FFFC50  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 226 :: 		
L_end_UART4_Tx_Idle:
0x12B8	0xF8DDE000  LDR	LR, [SP, #0]
0x12BC	0xB001    ADD	SP, SP, #4
0x12BE	0x4770    BX	LR
0x12C0	0x4C004000  	UART4_SR+0
; end of _UART4_Tx_Idle
_UART5_Read:
;__Lib_UART_123_45.c, 120 :: 		
0x1550	0xB081    SUB	SP, SP, #4
0x1552	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 121 :: 		
0x1556	0x4803    LDR	R0, [PC, #12]
0x1558	0xF7FFFADC  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 122 :: 		
L_end_UART5_Read:
0x155C	0xF8DDE000  LDR	LR, [SP, #0]
0x1560	0xB001    ADD	SP, SP, #4
0x1562	0x4770    BX	LR
0x1564	0x50004000  	UART5_SR+0
; end of _UART5_Read
_UART5_Data_Ready:
;__Lib_UART_123_45.c, 147 :: 		
0x15A8	0xB081    SUB	SP, SP, #4
0x15AA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 148 :: 		
0x15AE	0x4803    LDR	R0, [PC, #12]
0x15B0	0xF7FFFABC  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 149 :: 		
L_end_UART5_Data_Ready:
0x15B4	0xF8DDE000  LDR	LR, [SP, #0]
0x15B8	0xB001    ADD	SP, SP, #4
0x15BA	0x4770    BX	LR
0x15BC	0x50004000  	UART5_SR+0
; end of _UART5_Data_Ready
_UART5_Tx_Idle:
;__Lib_UART_123_45.c, 228 :: 		
0x1568	0xB081    SUB	SP, SP, #4
0x156A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 229 :: 		
0x156E	0x4803    LDR	R0, [PC, #12]
0x1570	0xF7FFFAF2  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 230 :: 		
L_end_UART5_Tx_Idle:
0x1574	0xF8DDE000  LDR	LR, [SP, #0]
0x1578	0xB001    ADD	SP, SP, #4
0x157A	0x4770    BX	LR
0x157C	0x50004000  	UART5_SR+0
; end of _UART5_Tx_Idle
__no2_driver_hal_i2cWrite:
;__hal_stm32.c, 98 :: 		static int hal_i2cWrite(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x16B0	0xB082    SUB	SP, SP, #8
0x16B2	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_stm32.c, 100 :: 		int res = 0;
0x16B6	0xF2400400  MOVW	R4, #0
0x16BA	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_stm32.c, 102 :: 		res |= fp_i2cWrite(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0x16BE	0x4C05    LDR	R4, [PC, #20]
0x16C0	0x6824    LDR	R4, [R4, #0]
0x16C2	0x47A0    BLX	R4
0x16C4	0xF9BD4004  LDRSH	R4, [SP, #4]
0x16C8	0x4304    ORRS	R4, R0
;__hal_stm32.c, 103 :: 		return res;
0x16CA	0xB220    SXTH	R0, R4
;__hal_stm32.c, 104 :: 		}
L_end_hal_i2cWrite:
0x16CC	0xF8DDE000  LDR	LR, [SP, #0]
0x16D0	0xB002    ADD	SP, SP, #8
0x16D2	0x4770    BX	LR
0x16D4	0x00C42000  	__no2_driver_fp_i2cWrite+0
; end of __no2_driver_hal_i2cWrite
_I2C1_Write:
;__Lib_I2C_12.c, 556 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1448	0xB081    SUB	SP, SP, #4
0x144A	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 557 :: 		
0x144E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x1450	0x4613    MOV	R3, R2
0x1452	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1454	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x1456	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x1458	0xF7FFFA90  BL	_I2Cx_Write+0
0x145C	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 558 :: 		
L_end_I2C1_Write:
0x145E	0xF8DDE000  LDR	LR, [SP, #0]
0x1462	0xB001    ADD	SP, SP, #4
0x1464	0x4770    BX	LR
0x1466	0xBF00    NOP
0x1468	0x54004000  	I2C1_CR1+0
; end of _I2C1_Write
_I2Cx_Write:
;__Lib_I2C_12.c, 245 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x097C	0xB082    SUB	SP, SP, #8
0x097E	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; slave_address start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x0982	0x9E02    LDR	R6, [SP, #8]
;__Lib_I2C_12.c, 247 :: 		
; timeout start address is: 20 (R5)
0x0984	0xF04F0500  MOV	R5, #0
;__Lib_I2C_12.c, 250 :: 		
0x0988	0x4C56    LDR	R4, [PC, #344]
0x098A	0x42A0    CMP	R0, R4
0x098C	0xD106    BNE	L_I2Cx_Write16
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 251 :: 		
0x098E	0x4C56    LDR	R4, [PC, #344]
; timeout start address is: 28 (R7)
0x0990	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_12.c, 252 :: 		
0x0992	0x4C56    LDR	R4, [PC, #344]
0x0994	0x6825    LDR	R5, [R4, #0]
0x0996	0x4C56    LDR	R4, [PC, #344]
0x0998	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_12.c, 253 :: 		
; timeout end address is: 28 (R7)
0x099A	0xE00A    B	L_I2Cx_Write17
L_I2Cx_Write16:
;__Lib_I2C_12.c, 254 :: 		
; timeout start address is: 20 (R5)
0x099C	0x4C55    LDR	R4, [PC, #340]
0x099E	0x42A0    CMP	R0, R4
0x09A0	0xD106    BNE	L__I2Cx_Write125
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 255 :: 		
0x09A2	0x4C55    LDR	R4, [PC, #340]
; timeout start address is: 28 (R7)
0x09A4	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_12.c, 256 :: 		
0x09A6	0x4C55    LDR	R4, [PC, #340]
0x09A8	0x6825    LDR	R5, [R4, #0]
0x09AA	0x4C51    LDR	R4, [PC, #324]
0x09AC	0x6025    STR	R5, [R4, #0]
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 257 :: 		
0x09AE	0xE000    B	L_I2Cx_Write18
L__I2Cx_Write125:
;__Lib_I2C_12.c, 254 :: 		
0x09B0	0x462F    MOV	R7, R5
;__Lib_I2C_12.c, 257 :: 		
L_I2Cx_Write18:
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
L_I2Cx_Write17:
;__Lib_I2C_12.c, 259 :: 		
; timeout start address is: 28 (R7)
0x09B2	0x4C53    LDR	R4, [PC, #332]
0x09B4	0x6027    STR	R7, [R4, #0]
;__Lib_I2C_12.c, 261 :: 		
0x09B6	0xF2000510  ADDW	R5, R0, #16
0x09BA	0x004C    LSLS	R4, R1, #1
0x09BC	0xB2A4    UXTH	R4, R4
; slave_address end address is: 4 (R1)
0x09BE	0x602C    STR	R4, [R5, #0]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 12 (R3)
; END_mode end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x09C0	0x46B9    MOV	R9, R7
0x09C2	0x4607    MOV	R7, R0
0x09C4	0x4690    MOV	R8, R2
0x09C6	0x4635    MOV	R5, R6
0x09C8	0x461E    MOV	R6, R3
;__Lib_I2C_12.c, 262 :: 		
L_I2Cx_Write19:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
0x09CA	0x494E    LDR	R1, [PC, #312]
0x09CC	0x4638    MOV	R0, R7
0x09CE	0xF7FFFF7B  BL	_ChekXForEvent+0
0x09D2	0xB988    CBNZ	R0, L_I2Cx_Write20
;__Lib_I2C_12.c, 263 :: 		
0x09D4	0x4C4A    LDR	R4, [PC, #296]
0x09D6	0x6824    LDR	R4, [R4, #0]
0x09D8	0xB16C    CBZ	R4, L__I2Cx_Write126
;__Lib_I2C_12.c, 264 :: 		
0x09DA	0xF1B90F00  CMP	R9, #0
0x09DE	0xD106    BNE	L_I2Cx_Write22
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
;__Lib_I2C_12.c, 265 :: 		
0x09E0	0x2004    MOVS	R0, #4
0x09E2	0x4C43    LDR	R4, [PC, #268]
0x09E4	0x6824    LDR	R4, [R4, #0]
0x09E6	0x47A0    BLX	R4
;__Lib_I2C_12.c, 266 :: 		
0x09E8	0xF64F70FF  MOVW	R0, #65535
0x09EC	0xE076    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 267 :: 		
L_I2Cx_Write22:
;__Lib_I2C_12.c, 268 :: 		
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
; count start address is: 24 (R6)
0x09EE	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x09F2	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 269 :: 		
0x09F4	0xE7FF    B	L_I2Cx_Write21
L__I2Cx_Write126:
;__Lib_I2C_12.c, 263 :: 		
;__Lib_I2C_12.c, 269 :: 		
L_I2Cx_Write21:
;__Lib_I2C_12.c, 270 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x09F6	0xE7E8    B	L_I2Cx_Write19
L_I2Cx_Write20:
;__Lib_I2C_12.c, 271 :: 		
; i start address is: 0 (R0)
0x09F8	0x2000    MOVS	R0, #0
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; END_mode end address is: 20 (R5)
0x09FA	0x9701    STR	R7, [SP, #4]
0x09FC	0x4629    MOV	R1, R5
0x09FE	0x4637    MOV	R7, R6
0x0A00	0x9E01    LDR	R6, [SP, #4]
L_I2Cx_Write23:
; i start address is: 0 (R0)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
; END_mode start address is: 4 (R1)
0x0A02	0x1E7C    SUBS	R4, R7, #1
0x0A04	0x42A0    CMP	R0, R4
0x0A06	0xD226    BCS	L_I2Cx_Write24
;__Lib_I2C_12.c, 272 :: 		
0x0A08	0xF2060510  ADDW	R5, R6, #16
0x0A0C	0xEB080400  ADD	R4, R8, R0, LSL #0
0x0A10	0x7824    LDRB	R4, [R4, #0]
0x0A12	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_12.c, 274 :: 		
0x0A14	0x4C3A    LDR	R4, [PC, #232]
; timeout start address is: 36 (R9)
0x0A16	0xF8D49000  LDR	R9, [R4, #0]
; END_mode end address is: 4 (R1)
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; i end address is: 0 (R0)
; I2C_BASE end address is: 24 (R6)
0x0A1A	0x4682    MOV	R10, R0
0x0A1C	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 275 :: 		
L_I2Cx_Write26:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
; i start address is: 40 (R10)
0x0A1E	0x493A    LDR	R1, [PC, #232]
0x0A20	0x4630    MOV	R0, R6
0x0A22	0xF7FFFF51  BL	_ChekXForEvent+0
0x0A26	0xB988    CBNZ	R0, L_I2Cx_Write27
;__Lib_I2C_12.c, 276 :: 		
0x0A28	0x4C35    LDR	R4, [PC, #212]
0x0A2A	0x6824    LDR	R4, [R4, #0]
0x0A2C	0xB16C    CBZ	R4, L__I2Cx_Write127
;__Lib_I2C_12.c, 277 :: 		
0x0A2E	0xF1B90F00  CMP	R9, #0
0x0A32	0xD106    BNE	L_I2Cx_Write29
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 40 (R10)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 278 :: 		
0x0A34	0x2004    MOVS	R0, #4
0x0A36	0x4C2E    LDR	R4, [PC, #184]
0x0A38	0x6824    LDR	R4, [R4, #0]
0x0A3A	0x47A0    BLX	R4
;__Lib_I2C_12.c, 279 :: 		
0x0A3C	0xF64F70FF  MOVW	R0, #65535
0x0A40	0xE04C    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 280 :: 		
L_I2Cx_Write29:
;__Lib_I2C_12.c, 281 :: 		
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; i start address is: 40 (R10)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
0x0A42	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0A46	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 282 :: 		
0x0A48	0xE7FF    B	L_I2Cx_Write28
L__I2Cx_Write127:
;__Lib_I2C_12.c, 276 :: 		
;__Lib_I2C_12.c, 282 :: 		
L_I2Cx_Write28:
;__Lib_I2C_12.c, 283 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x0A4A	0xE7E8    B	L_I2Cx_Write26
L_I2Cx_Write27:
;__Lib_I2C_12.c, 271 :: 		
0x0A4C	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 0 (R0)
0x0A50	0x4620    MOV	R0, R4
;__Lib_I2C_12.c, 284 :: 		
0x0A52	0x4629    MOV	R1, R5
; count end address is: 28 (R7)
; END_mode end address is: 20 (R5)
0x0A54	0xE7D5    B	L_I2Cx_Write23
L_I2Cx_Write24:
;__Lib_I2C_12.c, 286 :: 		
; END_mode start address is: 4 (R1)
0x0A56	0xF2060510  ADDW	R5, R6, #16
0x0A5A	0xEB080400  ADD	R4, R8, R0, LSL #0
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
0x0A5E	0x7824    LDRB	R4, [R4, #0]
0x0A60	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_12.c, 288 :: 		
0x0A62	0x4C27    LDR	R4, [PC, #156]
; timeout start address is: 28 (R7)
0x0A64	0x6827    LDR	R7, [R4, #0]
; END_mode end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x0A66	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 289 :: 		
L_I2Cx_Write30:
; timeout start address is: 28 (R7)
; END_mode start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
0x0A68	0x4928    LDR	R1, [PC, #160]
0x0A6A	0x4630    MOV	R0, R6
0x0A6C	0xF7FFFF2C  BL	_ChekXForEvent+0
0x0A70	0xB970    CBNZ	R0, L_I2Cx_Write31
;__Lib_I2C_12.c, 290 :: 		
0x0A72	0x4C23    LDR	R4, [PC, #140]
0x0A74	0x6824    LDR	R4, [R4, #0]
0x0A76	0xB154    CBZ	R4, L__I2Cx_Write128
;__Lib_I2C_12.c, 291 :: 		
0x0A78	0xB937    CBNZ	R7, L_I2Cx_Write33
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 292 :: 		
0x0A7A	0x2004    MOVS	R0, #4
0x0A7C	0x4C1C    LDR	R4, [PC, #112]
0x0A7E	0x6824    LDR	R4, [R4, #0]
0x0A80	0x47A0    BLX	R4
;__Lib_I2C_12.c, 293 :: 		
0x0A82	0xF64F70FF  MOVW	R0, #65535
0x0A86	0xE029    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 294 :: 		
L_I2Cx_Write33:
;__Lib_I2C_12.c, 295 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x0A88	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0A8A	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 296 :: 		
0x0A8C	0xE7FF    B	L_I2Cx_Write32
L__I2Cx_Write128:
;__Lib_I2C_12.c, 290 :: 		
;__Lib_I2C_12.c, 296 :: 		
L_I2Cx_Write32:
;__Lib_I2C_12.c, 297 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0A8E	0xE7EB    B	L_I2Cx_Write30
L_I2Cx_Write31:
;__Lib_I2C_12.c, 298 :: 		
0x0A90	0x2D01    CMP	R5, #1
0x0A92	0xD105    BNE	L_I2Cx_Write34
; END_mode end address is: 20 (R5)
;__Lib_I2C_12.c, 299 :: 		
0x0A94	0x2501    MOVS	R5, #1
0x0A96	0x6834    LDR	R4, [R6, #0]
0x0A98	0xF3652449  BFI	R4, R5, #9, #1
0x0A9C	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x0A9E	0xE01C    B	L_I2Cx_Write35
L_I2Cx_Write34:
;__Lib_I2C_12.c, 301 :: 		
; I2C_BASE start address is: 24 (R6)
0x0AA0	0x2501    MOVS	R5, #1
0x0AA2	0x6834    LDR	R4, [R6, #0]
0x0AA4	0xF3652408  BFI	R4, R5, #8, #1
0x0AA8	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 303 :: 		
0x0AAA	0x4C15    LDR	R4, [PC, #84]
; timeout start address is: 28 (R7)
0x0AAC	0x6827    LDR	R7, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x0AAE	0x4635    MOV	R5, R6
;__Lib_I2C_12.c, 304 :: 		
L_I2Cx_Write36:
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x0AB0	0x4917    LDR	R1, [PC, #92]
0x0AB2	0x4628    MOV	R0, R5
0x0AB4	0xF7FFFF08  BL	_ChekXForEvent+0
0x0AB8	0xB978    CBNZ	R0, L_I2Cx_Write37
;__Lib_I2C_12.c, 305 :: 		
0x0ABA	0x4C11    LDR	R4, [PC, #68]
0x0ABC	0x6824    LDR	R4, [R4, #0]
0x0ABE	0xB15C    CBZ	R4, L__I2Cx_Write129
;__Lib_I2C_12.c, 306 :: 		
0x0AC0	0xB937    CBNZ	R7, L_I2Cx_Write39
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 307 :: 		
0x0AC2	0x2004    MOVS	R0, #4
0x0AC4	0x4C0A    LDR	R4, [PC, #40]
0x0AC6	0x6824    LDR	R4, [R4, #0]
0x0AC8	0x47A0    BLX	R4
;__Lib_I2C_12.c, 308 :: 		
0x0ACA	0xF64F70FF  MOVW	R0, #65535
0x0ACE	0xE005    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 309 :: 		
L_I2Cx_Write39:
;__Lib_I2C_12.c, 310 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x0AD0	0x1E7C    SUBS	R4, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
0x0AD2	0x4620    MOV	R0, R4
; timeout end address is: 0 (R0)
0x0AD4	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 311 :: 		
0x0AD6	0xE7FF    B	L_I2Cx_Write38
L__I2Cx_Write129:
;__Lib_I2C_12.c, 305 :: 		
;__Lib_I2C_12.c, 311 :: 		
L_I2Cx_Write38:
;__Lib_I2C_12.c, 312 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
0x0AD8	0xE7EA    B	L_I2Cx_Write36
L_I2Cx_Write37:
;__Lib_I2C_12.c, 313 :: 		
L_I2Cx_Write35:
;__Lib_I2C_12.c, 314 :: 		
0x0ADA	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 315 :: 		
L_end_I2Cx_Write:
0x0ADC	0xF8DDE000  LDR	LR, [SP, #0]
0x0AE0	0xB002    ADD	SP, SP, #8
0x0AE2	0x4770    BX	LR
0x0AE4	0x54004000  	I2C1_CR1+0
0x0AE8	0x00442000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x0AEC	0x00942000  	_I2C1_Timeout_Ptr+0
0x0AF0	0x00902000  	_I2Cx_Timeout_Ptr+0
0x0AF4	0x58004000  	I2C2_CR1+0
0x0AF8	0x00482000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x0AFC	0x00982000  	_I2C2_Timeout_Ptr+0
0x0B00	0x004C2000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0B04	0x00820007  	#458882
0x0B08	0x00800007  	#458880
0x0B0C	0x00840007  	#458884
0x0B10	0x00010003  	#196609
; end of _I2Cx_Write
_I2C2_Write:
;__Lib_I2C_12.c, 586 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x13FC	0xB081    SUB	SP, SP, #4
0x13FE	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 587 :: 		
0x1402	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x1404	0x4613    MOV	R3, R2
0x1406	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1408	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x140A	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x140C	0xF7FFFAB6  BL	_I2Cx_Write+0
0x1410	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 588 :: 		
L_end_I2C2_Write:
0x1412	0xF8DDE000  LDR	LR, [SP, #0]
0x1416	0xB001    ADD	SP, SP, #4
0x1418	0x4770    BX	LR
0x141A	0xBF00    NOP
0x141C	0x58004000  	I2C2_CR1+0
; end of _I2C2_Write
_applicationTask:
;Click_NO2_STM.c, 55 :: 		void applicationTask()
0x22D0	0xB081    SUB	SP, SP, #4
0x22D2	0xF8CDE000  STR	LR, [SP, #0]
;Click_NO2_STM.c, 57 :: 		NO2_Value = no2_getNO2ppm();
0x22D6	0xF7FFFF63  BL	_no2_getNO2ppm+0
0x22DA	0x4910    LDR	R1, [PC, #64]
0x22DC	0x6008    STR	R0, [R1, #0]
;Click_NO2_STM.c, 58 :: 		FloatToStr( NO2_Value, demoText );
0x22DE	0x4910    LDR	R1, [PC, #64]
0x22E0	0xF7FFFDDE  BL	_FloatToStr+0
;Click_NO2_STM.c, 59 :: 		mikrobus_logWrite( "NO2 value : ", _LOG_TEXT );
0x22E4	0x480F    LDR	R0, [PC, #60]
0x22E6	0x2101    MOVS	R1, #1
0x22E8	0xF7FFFEEC  BL	_mikrobus_logWrite+0
;Click_NO2_STM.c, 60 :: 		mikrobus_logWrite( demoText, _LOG_TEXT );
0x22EC	0x2101    MOVS	R1, #1
0x22EE	0x480C    LDR	R0, [PC, #48]
0x22F0	0xF7FFFEE8  BL	_mikrobus_logWrite+0
;Click_NO2_STM.c, 61 :: 		mikrobus_logWrite( " ppm", _LOG_LINE );
0x22F4	0x480C    LDR	R0, [PC, #48]
0x22F6	0x2102    MOVS	R1, #2
0x22F8	0xF7FFFEE4  BL	_mikrobus_logWrite+0
;Click_NO2_STM.c, 62 :: 		Delay_ms( 500 );
0x22FC	0xF648577F  MOVW	R7, #36223
0x2300	0xF2C0075B  MOVT	R7, #91
0x2304	0xBF00    NOP
0x2306	0xBF00    NOP
L_applicationTask6:
0x2308	0x1E7F    SUBS	R7, R7, #1
0x230A	0xD1FD    BNE	L_applicationTask6
0x230C	0xBF00    NOP
0x230E	0xBF00    NOP
0x2310	0xBF00    NOP
;Click_NO2_STM.c, 63 :: 		}
L_end_applicationTask:
0x2312	0xF8DDE000  LDR	LR, [SP, #0]
0x2316	0xB001    ADD	SP, SP, #4
0x2318	0x4770    BX	LR
0x231A	0xBF00    NOP
0x231C	0x00502000  	_NO2_Value+0
0x2320	0x00542000  	_demoText+0
0x2324	0x00272000  	?lstr3_Click_NO2_STM+0
0x2328	0x00342000  	?lstr4_Click_NO2_STM+0
; end of _applicationTask
_no2_getNO2ppm:
;__no2_driver.c, 177 :: 		float no2_getNO2ppm()
0x21A0	0xB081    SUB	SP, SP, #4
0x21A2	0xF8CDE000  STR	LR, [SP, #0]
;__no2_driver.c, 182 :: 		adcData = no2_readADC();
0x21A6	0xF7FFFA97  BL	_no2_readADC+0
;__no2_driver.c, 184 :: 		temp = adcData / 4095.0;
0x21AA	0xF7FFFAAD  BL	__UnsignedIntegralToFloat+0
0x21AE	0x4A05    LDR	R2, [PC, #20]
0x21B0	0xF7FFFB06  BL	__Div_FP+0
;__no2_driver.c, 185 :: 		temp *= 1000;
0x21B4	0x4A04    LDR	R2, [PC, #16]
0x21B6	0xF7FFFABD  BL	__Mul_FP+0
;__no2_driver.c, 187 :: 		return temp;
0x21BA	0x4600    MOV	R0, R0
;__no2_driver.c, 188 :: 		}
L_end_no2_getNO2ppm:
0x21BC	0xF8DDE000  LDR	LR, [SP, #0]
0x21C0	0xB001    ADD	SP, SP, #4
0x21C2	0x4770    BX	LR
0x21C4	0xF000457F  	#1166012416
0x21C8	0x0000447A  	#1148846080
; end of _no2_getNO2ppm
_no2_readADC:
;__no2_driver.c, 162 :: 		uint16_t no2_readADC()
0x16D8	0xB082    SUB	SP, SP, #8
0x16DA	0xF8CDE000  STR	LR, [SP, #0]
;__no2_driver.c, 167 :: 		hal_i2cStart();
0x16DE	0xF7FFFF6F  BL	__no2_driver_hal_i2cStart+0
;__no2_driver.c, 168 :: 		hal_i2cRead( ADC_DEVICE_ADDR, readData, 2, END_MODE_STOP );
0x16E2	0xA801    ADD	R0, SP, #4
0x16E4	0x2301    MOVS	R3, #1
0x16E6	0x2202    MOVS	R2, #2
0x16E8	0x4601    MOV	R1, R0
0x16EA	0x204D    MOVS	R0, #77
0x16EC	0xF7FFFEE6  BL	__no2_driver_hal_i2cRead+0
;__no2_driver.c, 170 :: 		ADC_data = readData[ 0 ];
0x16F0	0xAA01    ADD	R2, SP, #4
0x16F2	0x7810    LDRB	R0, [R2, #0]
; ADC_data start address is: 0 (R0)
;__no2_driver.c, 171 :: 		ADC_data <<= 8;
0x16F4	0x0201    LSLS	R1, R0, #8
0x16F6	0xB289    UXTH	R1, R1
; ADC_data end address is: 0 (R0)
;__no2_driver.c, 172 :: 		ADC_data |= readData[ 1 ];
0x16F8	0x1C50    ADDS	R0, R2, #1
0x16FA	0x7800    LDRB	R0, [R0, #0]
0x16FC	0xEA410000  ORR	R0, R1, R0, LSL #0
;__no2_driver.c, 174 :: 		return ADC_data;
;__no2_driver.c, 175 :: 		}
L_end_no2_readADC:
0x1700	0xF8DDE000  LDR	LR, [SP, #0]
0x1704	0xB002    ADD	SP, SP, #8
0x1706	0x4770    BX	LR
; end of _no2_readADC
__no2_driver_hal_i2cRead:
;__hal_stm32.c, 106 :: 		static int hal_i2cRead(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x14BC	0xB082    SUB	SP, SP, #8
0x14BE	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_stm32.c, 108 :: 		int res = 0;
0x14C2	0xF2400400  MOVW	R4, #0
0x14C6	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_stm32.c, 110 :: 		fp_i2cRead(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0x14CA	0x4C04    LDR	R4, [PC, #16]
0x14CC	0x6824    LDR	R4, [R4, #0]
0x14CE	0x47A0    BLX	R4
;__hal_stm32.c, 111 :: 		return res;
0x14D0	0xF9BD0004  LDRSH	R0, [SP, #4]
;__hal_stm32.c, 112 :: 		}
L_end_hal_i2cRead:
0x14D4	0xF8DDE000  LDR	LR, [SP, #0]
0x14D8	0xB002    ADD	SP, SP, #8
0x14DA	0x4770    BX	LR
0x14DC	0x00C82000  	__no2_driver_fp_i2cRead+0
; end of __no2_driver_hal_i2cRead
_I2C1_Read:
;__Lib_I2C_12.c, 552 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x108C	0xB081    SUB	SP, SP, #4
0x108E	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 553 :: 		
0x1092	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x1094	0x4613    MOV	R3, R2
0x1096	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1098	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x109A	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x109C	0xF7FFF90A  BL	_I2Cx_Read+0
0x10A0	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 554 :: 		
L_end_I2C1_Read:
0x10A2	0xF8DDE000  LDR	LR, [SP, #0]
0x10A6	0xB001    ADD	SP, SP, #4
0x10A8	0x4770    BX	LR
0x10AA	0xBF00    NOP
0x10AC	0x54004000  	I2C1_CR1+0
; end of _I2C1_Read
_I2Cx_Read:
;__Lib_I2C_12.c, 319 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x02B4	0xB082    SUB	SP, SP, #8
0x02B6	0xF8CDE000  STR	LR, [SP, #0]
0x02BA	0xB2CF    UXTB	R7, R1
0x02BC	0x4601    MOV	R1, R0
0x02BE	0x4698    MOV	R8, R3
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 28 (R7)
; buf start address is: 8 (R2)
; count start address is: 32 (R8)
; END_mode start address is: 12 (R3)
0x02C0	0x9B02    LDR	R3, [SP, #8]
;__Lib_I2C_12.c, 321 :: 		
; i start address is: 24 (R6)
0x02C2	0xF04F0600  MOV	R6, #0
;__Lib_I2C_12.c, 322 :: 		
; timeout start address is: 20 (R5)
0x02C6	0xF04F0500  MOV	R5, #0
;__Lib_I2C_12.c, 325 :: 		
0x02CA	0x4CC4    LDR	R4, [PC, #784]
0x02CC	0x42A1    CMP	R1, R4
0x02CE	0xD107    BNE	L_I2Cx_Read40
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 326 :: 		
0x02D0	0x4CC3    LDR	R4, [PC, #780]
; timeout start address is: 36 (R9)
0x02D2	0xF8D49000  LDR	R9, [R4, #0]
;__Lib_I2C_12.c, 327 :: 		
0x02D6	0x4CC3    LDR	R4, [PC, #780]
0x02D8	0x6825    LDR	R5, [R4, #0]
0x02DA	0x4CC3    LDR	R4, [PC, #780]
0x02DC	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_12.c, 328 :: 		
; timeout end address is: 36 (R9)
0x02DE	0xE00B    B	L_I2Cx_Read41
L_I2Cx_Read40:
;__Lib_I2C_12.c, 329 :: 		
; timeout start address is: 20 (R5)
0x02E0	0x4CC2    LDR	R4, [PC, #776]
0x02E2	0x42A1    CMP	R1, R4
0x02E4	0xD107    BNE	L__I2Cx_Read130
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 330 :: 		
0x02E6	0x4CC2    LDR	R4, [PC, #776]
; timeout start address is: 0 (R0)
0x02E8	0x6820    LDR	R0, [R4, #0]
;__Lib_I2C_12.c, 331 :: 		
0x02EA	0x4CC2    LDR	R4, [PC, #776]
0x02EC	0x6825    LDR	R5, [R4, #0]
0x02EE	0x4CBE    LDR	R4, [PC, #760]
0x02F0	0x6025    STR	R5, [R4, #0]
; timeout end address is: 0 (R0)
0x02F2	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 332 :: 		
0x02F4	0xE000    B	L_I2Cx_Read42
L__I2Cx_Read130:
;__Lib_I2C_12.c, 329 :: 		
0x02F6	0x46A9    MOV	R9, R5
;__Lib_I2C_12.c, 332 :: 		
L_I2Cx_Read42:
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
L_I2Cx_Read41:
;__Lib_I2C_12.c, 334 :: 		
; timeout start address is: 36 (R9)
0x02F8	0x4CBF    LDR	R4, [PC, #764]
0x02FA	0xF8C49000  STR	R9, [R4, #0]
;__Lib_I2C_12.c, 336 :: 		
0x02FE	0xE1F4    B	L_I2Cx_Read43
; count end address is: 32 (R8)
;__Lib_I2C_12.c, 337 :: 		
L_I2Cx_Read45:
;__Lib_I2C_12.c, 338 :: 		
0x0300	0xF2010510  ADDW	R5, R1, #16
0x0304	0x007C    LSLS	R4, R7, #1
0x0306	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x0308	0xF0440401  ORR	R4, R4, #1
0x030C	0xB2A4    UXTH	R4, R4
0x030E	0x602C    STR	R4, [R5, #0]
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x0310	0x9601    STR	R6, [SP, #4]
0x0312	0x4616    MOV	R6, R2
0x0314	0x464F    MOV	R7, R9
0x0316	0x9A01    LDR	R2, [SP, #4]
;__Lib_I2C_12.c, 339 :: 		
L_I2Cx_Read46:
; timeout start address is: 28 (R7)
; i start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 4 (R1)
0x0318	0xF2010414  ADDW	R4, R1, #20
0x031C	0x6825    LDR	R5, [R4, #0]
0x031E	0xF3C50440  UBFX	R4, R5, #1, #1
0x0322	0xB964    CBNZ	R4, L_I2Cx_Read47
;__Lib_I2C_12.c, 340 :: 		
0x0324	0x4CB4    LDR	R4, [PC, #720]
0x0326	0x6824    LDR	R4, [R4, #0]
0x0328	0xB144    CBZ	R4, L__I2Cx_Read131
;__Lib_I2C_12.c, 341 :: 		
0x032A	0xB927    CBNZ	R7, L_I2Cx_Read49
; i end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 342 :: 		
0x032C	0x2003    MOVS	R0, #3
0x032E	0x4CAE    LDR	R4, [PC, #696]
0x0330	0x6824    LDR	R4, [R4, #0]
0x0332	0x47A0    BLX	R4
;__Lib_I2C_12.c, 343 :: 		
0x0334	0xE1E2    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 344 :: 		
L_I2Cx_Read49:
;__Lib_I2C_12.c, 345 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 24 (R6)
; END_mode start address is: 12 (R3)
; i start address is: 8 (R2)
0x0336	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0338	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 346 :: 		
0x033A	0xE7FF    B	L_I2Cx_Read48
L__I2Cx_Read131:
;__Lib_I2C_12.c, 340 :: 		
;__Lib_I2C_12.c, 346 :: 		
L_I2Cx_Read48:
;__Lib_I2C_12.c, 347 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x033C	0xE7EC    B	L_I2Cx_Read46
L_I2Cx_Read47:
;__Lib_I2C_12.c, 348 :: 		
0x033E	0x2500    MOVS	R5, #0
0x0340	0x680C    LDR	R4, [R1, #0]
0x0342	0xF365248A  BFI	R4, R5, #10, #1
0x0346	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 349 :: 		
0x0348	0xF2010414  ADDW	R4, R1, #20
0x034C	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 350 :: 		
0x034E	0xBF00    NOP
;__Lib_I2C_12.c, 351 :: 		
0x0350	0xF2010418  ADDW	R4, R1, #24
0x0354	0x6824    LDR	R4, [R4, #0]
0x0356	0x0424    LSLS	R4, R4, #16
0x0358	0xEA400404  ORR	R4, R0, R4, LSL #0
0x035C	0x4620    MOV	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 352 :: 		
0x035E	0x2B01    CMP	R3, #1
0x0360	0xD105    BNE	L_I2Cx_Read50
;__Lib_I2C_12.c, 353 :: 		
0x0362	0x2501    MOVS	R5, #1
0x0364	0x680C    LDR	R4, [R1, #0]
0x0366	0xF3652449  BFI	R4, R5, #9, #1
0x036A	0x600C    STR	R4, [R1, #0]
0x036C	0xE004    B	L_I2Cx_Read51
L_I2Cx_Read50:
;__Lib_I2C_12.c, 355 :: 		
0x036E	0x2501    MOVS	R5, #1
0x0370	0x680C    LDR	R4, [R1, #0]
0x0372	0xF3652408  BFI	R4, R5, #8, #1
0x0376	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 356 :: 		
L_I2Cx_Read51:
;__Lib_I2C_12.c, 358 :: 		
0x0378	0x4C9F    LDR	R4, [PC, #636]
; timeout start address is: 20 (R5)
0x037A	0x6825    LDR	R5, [R4, #0]
; i end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 20 (R5)
0x037C	0x4691    MOV	R9, R2
0x037E	0x4698    MOV	R8, R3
0x0380	0x4637    MOV	R7, R6
0x0382	0x460E    MOV	R6, R1
;__Lib_I2C_12.c, 359 :: 		
L_I2Cx_Read52:
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 28 (R7)
; END_mode start address is: 32 (R8)
; i start address is: 36 (R9)
0x0384	0x499D    LDR	R1, [PC, #628]
0x0386	0x4630    MOV	R0, R6
0x0388	0xF000FA9E  BL	_ChekXForEvent+0
0x038C	0xB968    CBNZ	R0, L_I2Cx_Read53
;__Lib_I2C_12.c, 360 :: 		
0x038E	0x4C9A    LDR	R4, [PC, #616]
0x0390	0x6824    LDR	R4, [R4, #0]
0x0392	0xB14C    CBZ	R4, L__I2Cx_Read132
;__Lib_I2C_12.c, 361 :: 		
0x0394	0xB925    CBNZ	R5, L_I2Cx_Read55
; I2C_BASE end address is: 24 (R6)
; buf end address is: 28 (R7)
; END_mode end address is: 32 (R8)
; i end address is: 36 (R9)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 362 :: 		
0x0396	0x2003    MOVS	R0, #3
0x0398	0x4C93    LDR	R4, [PC, #588]
0x039A	0x6824    LDR	R4, [R4, #0]
0x039C	0x47A0    BLX	R4
;__Lib_I2C_12.c, 363 :: 		
0x039E	0xE1AD    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 364 :: 		
L_I2Cx_Read55:
;__Lib_I2C_12.c, 365 :: 		
; timeout start address is: 20 (R5)
; i start address is: 36 (R9)
; END_mode start address is: 32 (R8)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 24 (R6)
0x03A0	0x1E6C    SUBS	R4, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x03A2	0x4620    MOV	R0, R4
; timeout end address is: 0 (R0)
0x03A4	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 366 :: 		
0x03A6	0xE7FF    B	L_I2Cx_Read54
L__I2Cx_Read132:
;__Lib_I2C_12.c, 360 :: 		
;__Lib_I2C_12.c, 366 :: 		
L_I2Cx_Read54:
;__Lib_I2C_12.c, 367 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x03A8	0xE7EC    B	L_I2Cx_Read52
L_I2Cx_Read53:
;__Lib_I2C_12.c, 368 :: 		
0x03AA	0xEB070509  ADD	R5, R7, R9, LSL #0
; buf end address is: 28 (R7)
; i end address is: 36 (R9)
0x03AE	0xF2060410  ADDW	R4, R6, #16
0x03B2	0x6824    LDR	R4, [R4, #0]
0x03B4	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 369 :: 		
0x03B6	0xF1B80F01  CMP	R8, #1
0x03BA	0xD113    BNE	L_I2Cx_Read56
; END_mode end address is: 32 (R8)
;__Lib_I2C_12.c, 370 :: 		
0x03BC	0x4C8E    LDR	R4, [PC, #568]
; timeout start address is: 4 (R1)
0x03BE	0x6821    LDR	R1, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 4 (R1)
0x03C0	0x4630    MOV	R0, R6
;__Lib_I2C_12.c, 371 :: 		
L_I2Cx_Read57:
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x03C2	0x6805    LDR	R5, [R0, #0]
0x03C4	0xF3C52440  UBFX	R4, R5, #9, #1
0x03C8	0xB95C    CBNZ	R4, L_I2Cx_Read58
;__Lib_I2C_12.c, 372 :: 		
0x03CA	0x4C8B    LDR	R4, [PC, #556]
0x03CC	0x6824    LDR	R4, [R4, #0]
0x03CE	0xB13C    CBZ	R4, L__I2Cx_Read133
;__Lib_I2C_12.c, 373 :: 		
0x03D0	0xB921    CBNZ	R1, L_I2Cx_Read60
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 374 :: 		
0x03D2	0x2003    MOVS	R0, #3
0x03D4	0x4C84    LDR	R4, [PC, #528]
0x03D6	0x6824    LDR	R4, [R4, #0]
0x03D8	0x47A0    BLX	R4
;__Lib_I2C_12.c, 375 :: 		
0x03DA	0xE18F    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 376 :: 		
L_I2Cx_Read60:
;__Lib_I2C_12.c, 377 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x03DC	0x1E49    SUBS	R1, R1, #1
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 378 :: 		
0x03DE	0xE7FF    B	L_I2Cx_Read59
L__I2Cx_Read133:
;__Lib_I2C_12.c, 372 :: 		
;__Lib_I2C_12.c, 378 :: 		
L_I2Cx_Read59:
;__Lib_I2C_12.c, 379 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
0x03E0	0xE7EF    B	L_I2Cx_Read57
L_I2Cx_Read58:
;__Lib_I2C_12.c, 380 :: 		
0x03E2	0xE012    B	L_I2Cx_Read61
L_I2Cx_Read56:
;__Lib_I2C_12.c, 382 :: 		
; I2C_BASE start address is: 24 (R6)
0x03E4	0x4C84    LDR	R4, [PC, #528]
; timeout start address is: 4 (R1)
0x03E6	0x6821    LDR	R1, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 4 (R1)
0x03E8	0x4630    MOV	R0, R6
;__Lib_I2C_12.c, 383 :: 		
L_I2Cx_Read62:
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x03EA	0x6805    LDR	R5, [R0, #0]
0x03EC	0xF3C52400  UBFX	R4, R5, #8, #1
0x03F0	0xB95C    CBNZ	R4, L_I2Cx_Read63
;__Lib_I2C_12.c, 384 :: 		
0x03F2	0x4C81    LDR	R4, [PC, #516]
0x03F4	0x6824    LDR	R4, [R4, #0]
0x03F6	0xB13C    CBZ	R4, L__I2Cx_Read134
;__Lib_I2C_12.c, 385 :: 		
0x03F8	0xB921    CBNZ	R1, L_I2Cx_Read65
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 386 :: 		
0x03FA	0x2003    MOVS	R0, #3
0x03FC	0x4C7A    LDR	R4, [PC, #488]
0x03FE	0x6824    LDR	R4, [R4, #0]
0x0400	0x47A0    BLX	R4
;__Lib_I2C_12.c, 387 :: 		
0x0402	0xE17B    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 388 :: 		
L_I2Cx_Read65:
;__Lib_I2C_12.c, 389 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0404	0x1E49    SUBS	R1, R1, #1
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 390 :: 		
0x0406	0xE7FF    B	L_I2Cx_Read64
L__I2Cx_Read134:
;__Lib_I2C_12.c, 384 :: 		
;__Lib_I2C_12.c, 390 :: 		
L_I2Cx_Read64:
;__Lib_I2C_12.c, 391 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
0x0408	0xE7EF    B	L_I2Cx_Read62
L_I2Cx_Read63:
;__Lib_I2C_12.c, 392 :: 		
L_I2Cx_Read61:
;__Lib_I2C_12.c, 393 :: 		
0x040A	0xE177    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 395 :: 		
L_I2Cx_Read66:
;__Lib_I2C_12.c, 396 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; slave_address start address is: 28 (R7)
0x040C	0x2501    MOVS	R5, #1
0x040E	0x680C    LDR	R4, [R1, #0]
0x0410	0xF365248A  BFI	R4, R5, #10, #1
0x0414	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 397 :: 		
0x0416	0x2501    MOVS	R5, #1
0x0418	0x680C    LDR	R4, [R1, #0]
0x041A	0xF36524CB  BFI	R4, R5, #11, #1
0x041E	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 398 :: 		
0x0420	0xF2010510  ADDW	R5, R1, #16
0x0424	0x007C    LSLS	R4, R7, #1
0x0426	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x0428	0xF0440401  ORR	R4, R4, #1
0x042C	0xB2A4    UXTH	R4, R4
0x042E	0x602C    STR	R4, [R5, #0]
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x0430	0x464F    MOV	R7, R9
;__Lib_I2C_12.c, 399 :: 		
L_I2Cx_Read67:
; timeout start address is: 28 (R7)
; i start address is: 24 (R6)
; END_mode start address is: 12 (R3)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0432	0xF2010414  ADDW	R4, R1, #20
0x0436	0x6825    LDR	R5, [R4, #0]
0x0438	0xF3C50440  UBFX	R4, R5, #1, #1
0x043C	0xB964    CBNZ	R4, L_I2Cx_Read68
;__Lib_I2C_12.c, 400 :: 		
0x043E	0x4C6E    LDR	R4, [PC, #440]
0x0440	0x6824    LDR	R4, [R4, #0]
0x0442	0xB144    CBZ	R4, L__I2Cx_Read135
;__Lib_I2C_12.c, 401 :: 		
0x0444	0xB927    CBNZ	R7, L_I2Cx_Read70
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 402 :: 		
0x0446	0x2003    MOVS	R0, #3
0x0448	0x4C67    LDR	R4, [PC, #412]
0x044A	0x6824    LDR	R4, [R4, #0]
0x044C	0x47A0    BLX	R4
;__Lib_I2C_12.c, 403 :: 		
0x044E	0xE155    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 404 :: 		
L_I2Cx_Read70:
;__Lib_I2C_12.c, 405 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
0x0450	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0452	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 406 :: 		
0x0454	0xE7FF    B	L_I2Cx_Read69
L__I2Cx_Read135:
;__Lib_I2C_12.c, 400 :: 		
;__Lib_I2C_12.c, 406 :: 		
L_I2Cx_Read69:
;__Lib_I2C_12.c, 407 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0456	0xE7EC    B	L_I2Cx_Read67
L_I2Cx_Read68:
;__Lib_I2C_12.c, 408 :: 		
0x0458	0xF2010414  ADDW	R4, R1, #20
0x045C	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 409 :: 		
0x045E	0xBF00    NOP
;__Lib_I2C_12.c, 410 :: 		
0x0460	0xF2010418  ADDW	R4, R1, #24
0x0464	0x6824    LDR	R4, [R4, #0]
0x0466	0x0424    LSLS	R4, R4, #16
0x0468	0x4320    ORRS	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 411 :: 		
0x046A	0x2500    MOVS	R5, #0
0x046C	0x680C    LDR	R4, [R1, #0]
0x046E	0xF365248A  BFI	R4, R5, #10, #1
0x0472	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 413 :: 		
0x0474	0x4C60    LDR	R4, [PC, #384]
; timeout start address is: 28 (R7)
0x0476	0x6827    LDR	R7, [R4, #0]
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 414 :: 		
L_I2Cx_Read71:
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
0x0478	0xF2010414  ADDW	R4, R1, #20
0x047C	0x6825    LDR	R5, [R4, #0]
0x047E	0xF3C50480  UBFX	R4, R5, #2, #1
0x0482	0xB964    CBNZ	R4, L_I2Cx_Read72
;__Lib_I2C_12.c, 415 :: 		
0x0484	0x4C5C    LDR	R4, [PC, #368]
0x0486	0x6824    LDR	R4, [R4, #0]
0x0488	0xB144    CBZ	R4, L__I2Cx_Read136
;__Lib_I2C_12.c, 416 :: 		
0x048A	0xB927    CBNZ	R7, L_I2Cx_Read74
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 417 :: 		
0x048C	0x2003    MOVS	R0, #3
0x048E	0x4C56    LDR	R4, [PC, #344]
0x0490	0x6824    LDR	R4, [R4, #0]
0x0492	0x47A0    BLX	R4
;__Lib_I2C_12.c, 418 :: 		
0x0494	0xE132    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 419 :: 		
L_I2Cx_Read74:
;__Lib_I2C_12.c, 420 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
0x0496	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0498	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 421 :: 		
0x049A	0xE7FF    B	L_I2Cx_Read73
L__I2Cx_Read136:
;__Lib_I2C_12.c, 415 :: 		
;__Lib_I2C_12.c, 421 :: 		
L_I2Cx_Read73:
;__Lib_I2C_12.c, 422 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x049C	0xE7EC    B	L_I2Cx_Read71
L_I2Cx_Read72:
;__Lib_I2C_12.c, 423 :: 		
0x049E	0x2B01    CMP	R3, #1
0x04A0	0xD105    BNE	L_I2Cx_Read75
;__Lib_I2C_12.c, 424 :: 		
0x04A2	0x2501    MOVS	R5, #1
0x04A4	0x680C    LDR	R4, [R1, #0]
0x04A6	0xF3652449  BFI	R4, R5, #9, #1
0x04AA	0x600C    STR	R4, [R1, #0]
0x04AC	0xE004    B	L_I2Cx_Read76
L_I2Cx_Read75:
;__Lib_I2C_12.c, 426 :: 		
0x04AE	0x2501    MOVS	R5, #1
0x04B0	0x680C    LDR	R4, [R1, #0]
0x04B2	0xF3652408  BFI	R4, R5, #8, #1
0x04B6	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 427 :: 		
L_I2Cx_Read76:
;__Lib_I2C_12.c, 428 :: 		
0x04B8	0x1995    ADDS	R5, R2, R6
0x04BA	0xF2010410  ADDW	R4, R1, #16
0x04BE	0x6824    LDR	R4, [R4, #0]
0x04C0	0x702C    STRB	R4, [R5, #0]
0x04C2	0x1C74    ADDS	R4, R6, #1
; i end address is: 24 (R6)
;__Lib_I2C_12.c, 429 :: 		
0x04C4	0x1915    ADDS	R5, R2, R4
; buf end address is: 8 (R2)
0x04C6	0xF2010410  ADDW	R4, R1, #16
0x04CA	0x6824    LDR	R4, [R4, #0]
0x04CC	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 430 :: 		
0x04CE	0x2B01    CMP	R3, #1
0x04D0	0xD114    BNE	L_I2Cx_Read77
; END_mode end address is: 12 (R3)
;__Lib_I2C_12.c, 431 :: 		
0x04D2	0x4C49    LDR	R4, [PC, #292]
; timeout start address is: 8 (R2)
0x04D4	0x6822    LDR	R2, [R4, #0]
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 432 :: 		
L_I2Cx_Read78:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x04D6	0x680D    LDR	R5, [R1, #0]
0x04D8	0xF3C52440  UBFX	R4, R5, #9, #1
0x04DC	0xB964    CBNZ	R4, L_I2Cx_Read79
;__Lib_I2C_12.c, 433 :: 		
0x04DE	0x4C46    LDR	R4, [PC, #280]
0x04E0	0x6824    LDR	R4, [R4, #0]
0x04E2	0xB144    CBZ	R4, L__I2Cx_Read137
;__Lib_I2C_12.c, 434 :: 		
0x04E4	0xB922    CBNZ	R2, L_I2Cx_Read81
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 435 :: 		
0x04E6	0x2003    MOVS	R0, #3
0x04E8	0x4C3F    LDR	R4, [PC, #252]
0x04EA	0x6824    LDR	R4, [R4, #0]
0x04EC	0x47A0    BLX	R4
;__Lib_I2C_12.c, 436 :: 		
0x04EE	0xE105    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 437 :: 		
L_I2Cx_Read81:
;__Lib_I2C_12.c, 438 :: 		
; I2C_BASE start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x04F0	0x1E50    SUBS	R0, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x04F2	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 439 :: 		
0x04F4	0xE7FF    B	L_I2Cx_Read80
L__I2Cx_Read137:
;__Lib_I2C_12.c, 433 :: 		
;__Lib_I2C_12.c, 439 :: 		
L_I2Cx_Read80:
;__Lib_I2C_12.c, 440 :: 		
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x04F6	0xE7EE    B	L_I2Cx_Read78
L_I2Cx_Read79:
;__Lib_I2C_12.c, 441 :: 		
0x04F8	0x4608    MOV	R0, R1
0x04FA	0xE013    B	L_I2Cx_Read82
L_I2Cx_Read77:
;__Lib_I2C_12.c, 443 :: 		
0x04FC	0x4C3E    LDR	R4, [PC, #248]
; timeout start address is: 8 (R2)
0x04FE	0x6822    LDR	R2, [R4, #0]
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 444 :: 		
L_I2Cx_Read83:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0500	0x680D    LDR	R5, [R1, #0]
0x0502	0xF3C52400  UBFX	R4, R5, #8, #1
0x0506	0xB964    CBNZ	R4, L_I2Cx_Read84
;__Lib_I2C_12.c, 445 :: 		
0x0508	0x4C3B    LDR	R4, [PC, #236]
0x050A	0x6824    LDR	R4, [R4, #0]
0x050C	0xB144    CBZ	R4, L__I2Cx_Read138
;__Lib_I2C_12.c, 446 :: 		
0x050E	0xB922    CBNZ	R2, L_I2Cx_Read86
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 447 :: 		
0x0510	0x2003    MOVS	R0, #3
0x0512	0x4C35    LDR	R4, [PC, #212]
0x0514	0x6824    LDR	R4, [R4, #0]
0x0516	0x47A0    BLX	R4
;__Lib_I2C_12.c, 448 :: 		
0x0518	0xE0F0    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 449 :: 		
L_I2Cx_Read86:
;__Lib_I2C_12.c, 450 :: 		
; I2C_BASE start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x051A	0x1E50    SUBS	R0, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x051C	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 451 :: 		
0x051E	0xE7FF    B	L_I2Cx_Read85
L__I2Cx_Read138:
;__Lib_I2C_12.c, 445 :: 		
;__Lib_I2C_12.c, 451 :: 		
L_I2Cx_Read85:
;__Lib_I2C_12.c, 452 :: 		
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0520	0xE7EE    B	L_I2Cx_Read83
L_I2Cx_Read84:
;__Lib_I2C_12.c, 453 :: 		
0x0522	0x4608    MOV	R0, R1
L_I2Cx_Read82:
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 455 :: 		
; I2C_BASE start address is: 0 (R0)
0x0524	0x2500    MOVS	R5, #0
0x0526	0x6804    LDR	R4, [R0, #0]
0x0528	0xF36524CB  BFI	R4, R5, #11, #1
0x052C	0x6004    STR	R4, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 457 :: 		
0x052E	0xE0E5    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 459 :: 		
L_I2Cx_Read87:
;__Lib_I2C_12.c, 460 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; count start address is: 32 (R8)
; slave_address start address is: 28 (R7)
0x0530	0x2501    MOVS	R5, #1
0x0532	0x680C    LDR	R4, [R1, #0]
0x0534	0xF365248A  BFI	R4, R5, #10, #1
0x0538	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 461 :: 		
0x053A	0xF2010510  ADDW	R5, R1, #16
0x053E	0x007C    LSLS	R4, R7, #1
0x0540	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x0542	0xF0440401  ORR	R4, R4, #1
0x0546	0xB2A4    UXTH	R4, R4
0x0548	0x602C    STR	R4, [R5, #0]
; count end address is: 32 (R8)
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x054A	0x4646    MOV	R6, R8
0x054C	0x46C8    MOV	R8, R9
0x054E	0x4689    MOV	R9, R1
0x0550	0x4617    MOV	R7, R2
0x0552	0x461D    MOV	R5, R3
;__Lib_I2C_12.c, 462 :: 		
L_I2Cx_Read88:
; timeout start address is: 32 (R8)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 36 (R9)
0x0554	0x492A    LDR	R1, [PC, #168]
0x0556	0x4648    MOV	R0, R9
0x0558	0xF000F9B6  BL	_ChekXForEvent+0
0x055C	0xB978    CBNZ	R0, L_I2Cx_Read89
;__Lib_I2C_12.c, 463 :: 		
0x055E	0x4C26    LDR	R4, [PC, #152]
0x0560	0x6824    LDR	R4, [R4, #0]
0x0562	0xB15C    CBZ	R4, L__I2Cx_Read139
;__Lib_I2C_12.c, 464 :: 		
0x0564	0xF1B80F00  CMP	R8, #0
0x0568	0xD104    BNE	L_I2Cx_Read91
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; I2C_BASE end address is: 36 (R9)
; timeout end address is: 32 (R8)
; buf end address is: 28 (R7)
;__Lib_I2C_12.c, 465 :: 		
0x056A	0x2003    MOVS	R0, #3
0x056C	0x4C1E    LDR	R4, [PC, #120]
0x056E	0x6824    LDR	R4, [R4, #0]
0x0570	0x47A0    BLX	R4
;__Lib_I2C_12.c, 466 :: 		
0x0572	0xE0C3    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 467 :: 		
L_I2Cx_Read91:
;__Lib_I2C_12.c, 468 :: 		
; buf start address is: 28 (R7)
; timeout start address is: 32 (R8)
; I2C_BASE start address is: 36 (R9)
; count start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x0574	0xF1A80001  SUB	R0, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0578	0x4680    MOV	R8, R0
;__Lib_I2C_12.c, 469 :: 		
0x057A	0xE7FF    B	L_I2Cx_Read90
L__I2Cx_Read139:
;__Lib_I2C_12.c, 463 :: 		
;__Lib_I2C_12.c, 469 :: 		
L_I2Cx_Read90:
;__Lib_I2C_12.c, 470 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0x057C	0xE7EA    B	L_I2Cx_Read88
L_I2Cx_Read89:
;__Lib_I2C_12.c, 471 :: 		
; i start address is: 4 (R1)
0x057E	0x2100    MOVS	R1, #0
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; I2C_BASE end address is: 36 (R9)
; i end address is: 4 (R1)
; buf end address is: 28 (R7)
0x0580	0x46A8    MOV	R8, R5
0x0582	0x464A    MOV	R2, R9
0x0584	0x46B1    MOV	R9, R6
0x0586	0x463B    MOV	R3, R7
;__Lib_I2C_12.c, 472 :: 		
L_I2Cx_Read92:
; i start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
; count start address is: 36 (R9)
; END_mode start address is: 32 (R8)
0x0588	0xF1A90403  SUB	R4, R9, #3
0x058C	0x42A1    CMP	R1, R4
0x058E	0xD222    BCS	L_I2Cx_Read93
;__Lib_I2C_12.c, 473 :: 		
0x0590	0x4C19    LDR	R4, [PC, #100]
; timeout start address is: 20 (R5)
0x0592	0x6825    LDR	R5, [R4, #0]
; buf end address is: 12 (R3)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; END_mode end address is: 32 (R8)
; timeout end address is: 20 (R5)
0x0594	0x468A    MOV	R10, R1
0x0596	0x4617    MOV	R7, R2
0x0598	0x461E    MOV	R6, R3
;__Lib_I2C_12.c, 474 :: 		
L_I2Cx_Read94:
; timeout start address is: 20 (R5)
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 28 (R7)
; i start address is: 40 (R10)
0x059A	0x4918    LDR	R1, [PC, #96]
0x059C	0x4638    MOV	R0, R7
0x059E	0xF000F993  BL	_ChekXForEvent+0
0x05A2	0xB960    CBNZ	R0, L_I2Cx_Read95
;__Lib_I2C_12.c, 475 :: 		
0x05A4	0x4C14    LDR	R4, [PC, #80]
0x05A6	0x6824    LDR	R4, [R4, #0]
0x05A8	0xB144    CBZ	R4, L__I2Cx_Read140
;__Lib_I2C_12.c, 476 :: 		
0x05AA	0xB925    CBNZ	R5, L_I2Cx_Read97
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; i end address is: 40 (R10)
; buf end address is: 24 (R6)
; END_mode end address is: 32 (R8)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 477 :: 		
0x05AC	0x2003    MOVS	R0, #3
0x05AE	0x4C0E    LDR	R4, [PC, #56]
0x05B0	0x6824    LDR	R4, [R4, #0]
0x05B2	0x47A0    BLX	R4
;__Lib_I2C_12.c, 478 :: 		
0x05B4	0xE0A2    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 479 :: 		
L_I2Cx_Read97:
;__Lib_I2C_12.c, 480 :: 		
; timeout start address is: 20 (R5)
; END_mode start address is: 32 (R8)
; buf start address is: 24 (R6)
; i start address is: 40 (R10)
; I2C_BASE start address is: 28 (R7)
; count start address is: 36 (R9)
0x05B6	0x1E68    SUBS	R0, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x05B8	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 481 :: 		
0x05BA	0xE7FF    B	L_I2Cx_Read96
L__I2Cx_Read140:
;__Lib_I2C_12.c, 475 :: 		
;__Lib_I2C_12.c, 481 :: 		
L_I2Cx_Read96:
;__Lib_I2C_12.c, 482 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x05BC	0xE7ED    B	L_I2Cx_Read94
L_I2Cx_Read95:
;__Lib_I2C_12.c, 483 :: 		
0x05BE	0xEB06050A  ADD	R5, R6, R10, LSL #0
0x05C2	0xF2070410  ADDW	R4, R7, #16
0x05C6	0x6824    LDR	R4, [R4, #0]
0x05C8	0x702C    STRB	R4, [R5, #0]
0x05CA	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 4 (R1)
0x05CE	0x4621    MOV	R1, R4
;__Lib_I2C_12.c, 484 :: 		
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 24 (R6)
0x05D0	0x4633    MOV	R3, R6
0x05D2	0x463A    MOV	R2, R7
0x05D4	0xE7D8    B	L_I2Cx_Read92
L_I2Cx_Read93:
;__Lib_I2C_12.c, 485 :: 		
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
0x05D6	0x4C08    LDR	R4, [PC, #32]
0x05D8	0xF000B814  B	#40
0x05DC	0x54004000  	I2C1_CR1+0
0x05E0	0x00442000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x05E4	0x00942000  	_I2C1_Timeout_Ptr+0
0x05E8	0x00902000  	_I2Cx_Timeout_Ptr+0
0x05EC	0x58004000  	I2C2_CR1+0
0x05F0	0x00482000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x05F4	0x00982000  	_I2C2_Timeout_Ptr+0
0x05F8	0x004C2000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x05FC	0x00400003  	#196672
0x0600	0x00020003  	#196610
; timeout start address is: 28 (R7)
0x0604	0x6827    LDR	R7, [R4, #0]
; buf end address is: 12 (R3)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; timeout end address is: 28 (R7)
; END_mode end address is: 32 (R8)
0x0606	0x9301    STR	R3, [SP, #4]
0x0608	0x460B    MOV	R3, R1
0x060A	0x4616    MOV	R6, R2
0x060C	0x4642    MOV	R2, R8
0x060E	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_12.c, 486 :: 		
L_I2Cx_Read98:
; timeout start address is: 28 (R7)
; END_mode start address is: 8 (R2)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 24 (R6)
; i start address is: 12 (R3)
0x0610	0xF2060414  ADDW	R4, R6, #20
0x0614	0x6825    LDR	R5, [R4, #0]
0x0616	0xF3C50480  UBFX	R4, R5, #2, #1
0x061A	0xB964    CBNZ	R4, L_I2Cx_Read99
;__Lib_I2C_12.c, 487 :: 		
0x061C	0x4C39    LDR	R4, [PC, #228]
0x061E	0x6824    LDR	R4, [R4, #0]
0x0620	0xB144    CBZ	R4, L__I2Cx_Read141
;__Lib_I2C_12.c, 488 :: 		
0x0622	0xB927    CBNZ	R7, L_I2Cx_Read101
; END_mode end address is: 8 (R2)
; i end address is: 12 (R3)
; buf end address is: 4 (R1)
; timeout end address is: 28 (R7)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 489 :: 		
0x0624	0x2003    MOVS	R0, #3
0x0626	0x4C38    LDR	R4, [PC, #224]
0x0628	0x6824    LDR	R4, [R4, #0]
0x062A	0x47A0    BLX	R4
;__Lib_I2C_12.c, 490 :: 		
0x062C	0xE066    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 491 :: 		
L_I2Cx_Read101:
;__Lib_I2C_12.c, 492 :: 		
; I2C_BASE start address is: 24 (R6)
; timeout start address is: 28 (R7)
; buf start address is: 4 (R1)
; i start address is: 12 (R3)
; END_mode start address is: 8 (R2)
0x062E	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0630	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 493 :: 		
0x0632	0xE7FF    B	L_I2Cx_Read100
L__I2Cx_Read141:
;__Lib_I2C_12.c, 487 :: 		
;__Lib_I2C_12.c, 493 :: 		
L_I2Cx_Read100:
;__Lib_I2C_12.c, 494 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0634	0xE7EC    B	L_I2Cx_Read98
L_I2Cx_Read99:
;__Lib_I2C_12.c, 495 :: 		
0x0636	0x2500    MOVS	R5, #0
0x0638	0x6834    LDR	R4, [R6, #0]
0x063A	0xF365248A  BFI	R4, R5, #10, #1
0x063E	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 496 :: 		
0x0640	0x18CD    ADDS	R5, R1, R3
0x0642	0xF2060410  ADDW	R4, R6, #16
0x0646	0x6824    LDR	R4, [R4, #0]
0x0648	0x702C    STRB	R4, [R5, #0]
0x064A	0x1C58    ADDS	R0, R3, #1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
;__Lib_I2C_12.c, 498 :: 		
0x064C	0x4C2D    LDR	R4, [PC, #180]
; timeout start address is: 12 (R3)
0x064E	0x6823    LDR	R3, [R4, #0]
; END_mode end address is: 8 (R2)
; timeout end address is: 12 (R3)
; i end address is: 0 (R0)
; buf end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x0650	0x4617    MOV	R7, R2
0x0652	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 499 :: 		
L_I2Cx_Read102:
; timeout start address is: 12 (R3)
; i start address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 4 (R1)
; END_mode start address is: 28 (R7)
0x0654	0xF2060414  ADDW	R4, R6, #20
0x0658	0x6825    LDR	R5, [R4, #0]
0x065A	0xF3C50480  UBFX	R4, R5, #2, #1
0x065E	0xB964    CBNZ	R4, L_I2Cx_Read103
;__Lib_I2C_12.c, 500 :: 		
0x0660	0x4C28    LDR	R4, [PC, #160]
0x0662	0x6824    LDR	R4, [R4, #0]
0x0664	0xB144    CBZ	R4, L__I2Cx_Read142
;__Lib_I2C_12.c, 501 :: 		
0x0666	0xB923    CBNZ	R3, L_I2Cx_Read105
; END_mode end address is: 28 (R7)
; timeout end address is: 12 (R3)
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 502 :: 		
0x0668	0x2003    MOVS	R0, #3
0x066A	0x4C27    LDR	R4, [PC, #156]
0x066C	0x6824    LDR	R4, [R4, #0]
0x066E	0x47A0    BLX	R4
;__Lib_I2C_12.c, 503 :: 		
0x0670	0xE044    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 504 :: 		
L_I2Cx_Read105:
;__Lib_I2C_12.c, 505 :: 		
; I2C_BASE start address is: 24 (R6)
; i start address is: 8 (R2)
; buf start address is: 4 (R1)
; timeout start address is: 12 (R3)
; END_mode start address is: 28 (R7)
0x0672	0x1E58    SUBS	R0, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0674	0x4603    MOV	R3, R0
;__Lib_I2C_12.c, 506 :: 		
0x0676	0xE7FF    B	L_I2Cx_Read104
L__I2Cx_Read142:
;__Lib_I2C_12.c, 500 :: 		
;__Lib_I2C_12.c, 506 :: 		
L_I2Cx_Read104:
;__Lib_I2C_12.c, 507 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x0678	0xE7EC    B	L_I2Cx_Read102
L_I2Cx_Read103:
;__Lib_I2C_12.c, 508 :: 		
0x067A	0x2F01    CMP	R7, #1
0x067C	0xD107    BNE	L_I2Cx_Read106
; END_mode end address is: 28 (R7)
;__Lib_I2C_12.c, 509 :: 		
0x067E	0x2501    MOVS	R5, #1
0x0680	0x6834    LDR	R4, [R6, #0]
0x0682	0xF3652449  BFI	R4, R5, #9, #1
0x0686	0x6034    STR	R4, [R6, #0]
0x0688	0x4610    MOV	R0, R2
0x068A	0x4632    MOV	R2, R6
0x068C	0xE021    B	L_I2Cx_Read107
L_I2Cx_Read106:
;__Lib_I2C_12.c, 511 :: 		
0x068E	0x2501    MOVS	R5, #1
0x0690	0x6834    LDR	R4, [R6, #0]
0x0692	0xF3652408  BFI	R4, R5, #8, #1
0x0696	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 513 :: 		
0x0698	0x4C1A    LDR	R4, [PC, #104]
; timeout start address is: 32 (R8)
0x069A	0xF8D48000  LDR	R8, [R4, #0]
; timeout end address is: 32 (R8)
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
0x069E	0x4617    MOV	R7, R2
0x06A0	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 514 :: 		
L_I2Cx_Read108:
; timeout start address is: 32 (R8)
; buf start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
; i start address is: 28 (R7)
0x06A2	0x491A    LDR	R1, [PC, #104]
0x06A4	0x4630    MOV	R0, R6
0x06A6	0xF000F90F  BL	_ChekXForEvent+0
0x06AA	0xB978    CBNZ	R0, L_I2Cx_Read109
;__Lib_I2C_12.c, 515 :: 		
0x06AC	0x4C15    LDR	R4, [PC, #84]
0x06AE	0x6824    LDR	R4, [R4, #0]
0x06B0	0xB15C    CBZ	R4, L__I2Cx_Read143
;__Lib_I2C_12.c, 516 :: 		
0x06B2	0xF1B80F00  CMP	R8, #0
0x06B6	0xD104    BNE	L_I2Cx_Read111
; buf end address is: 20 (R5)
; i end address is: 28 (R7)
; timeout end address is: 32 (R8)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 517 :: 		
0x06B8	0x2003    MOVS	R0, #3
0x06BA	0x4C13    LDR	R4, [PC, #76]
0x06BC	0x6824    LDR	R4, [R4, #0]
0x06BE	0x47A0    BLX	R4
;__Lib_I2C_12.c, 518 :: 		
0x06C0	0xE01C    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 519 :: 		
L_I2Cx_Read111:
;__Lib_I2C_12.c, 520 :: 		
; I2C_BASE start address is: 24 (R6)
; timeout start address is: 32 (R8)
; i start address is: 28 (R7)
; buf start address is: 20 (R5)
0x06C2	0xF1A80001  SUB	R0, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x06C6	0x4680    MOV	R8, R0
;__Lib_I2C_12.c, 521 :: 		
0x06C8	0xE7FF    B	L_I2Cx_Read110
L__I2Cx_Read143:
;__Lib_I2C_12.c, 515 :: 		
;__Lib_I2C_12.c, 521 :: 		
L_I2Cx_Read110:
;__Lib_I2C_12.c, 522 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0x06CA	0xE7EA    B	L_I2Cx_Read108
L_I2Cx_Read109:
;__Lib_I2C_12.c, 523 :: 		
0x06CC	0x4629    MOV	R1, R5
; i end address is: 28 (R7)
; I2C_BASE end address is: 24 (R6)
0x06CE	0x4632    MOV	R2, R6
0x06D0	0x4638    MOV	R0, R7
L_I2Cx_Read107:
; buf end address is: 20 (R5)
;__Lib_I2C_12.c, 524 :: 		
; i start address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 4 (R1)
0x06D2	0x180D    ADDS	R5, R1, R0
0x06D4	0xF2020410  ADDW	R4, R2, #16
0x06D8	0x6824    LDR	R4, [R4, #0]
0x06DA	0x702C    STRB	R4, [R5, #0]
0x06DC	0x1C44    ADDS	R4, R0, #1
; i end address is: 0 (R0)
;__Lib_I2C_12.c, 525 :: 		
0x06DE	0x190D    ADDS	R5, R1, R4
; buf end address is: 4 (R1)
0x06E0	0xF2020410  ADDW	R4, R2, #16
; I2C_BASE end address is: 8 (R2)
0x06E4	0x6824    LDR	R4, [R4, #0]
0x06E6	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 526 :: 		
0x06E8	0xE008    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 528 :: 		
L_I2Cx_Read43:
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; count start address is: 32 (R8)
; slave_address start address is: 28 (R7)
0x06EA	0xF1B80F01  CMP	R8, #1
0x06EE	0xF43FAE07  BEQ	L_I2Cx_Read45
0x06F2	0xF1B80F02  CMP	R8, #2
0x06F6	0xF43FAE89  BEQ	L_I2Cx_Read66
; i end address is: 24 (R6)
0x06FA	0xE719    B	L_I2Cx_Read87
; slave_address end address is: 28 (R7)
; count end address is: 32 (R8)
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
L_I2Cx_Read44:
;__Lib_I2C_12.c, 529 :: 		
L_end_I2Cx_Read:
0x06FC	0xF8DDE000  LDR	LR, [SP, #0]
0x0700	0xB002    ADD	SP, SP, #8
0x0702	0x4770    BX	LR
0x0704	0x004C2000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0708	0x00902000  	_I2Cx_Timeout_Ptr+0
0x070C	0x00010003  	#196609
; end of _I2Cx_Read
_I2C2_Read:
;__Lib_I2C_12.c, 582 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0E74	0xB081    SUB	SP, SP, #4
0x0E76	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 583 :: 		
0x0E7A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0E7C	0x4613    MOV	R3, R2
0x0E7E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0E80	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0E82	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0E84	0xF7FFFA16  BL	_I2Cx_Read+0
0x0E88	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 584 :: 		
L_end_I2C2_Read:
0x0E8A	0xF8DDE000  LDR	LR, [SP, #0]
0x0E8E	0xB001    ADD	SP, SP, #4
0x0E90	0x4770    BX	LR
0x0E92	0xBF00    NOP
0x0E94	0x58004000  	I2C2_CR1+0
; end of _I2C2_Read
__UnsignedIntegralToFloat:
;__Lib_MathDouble.c, 262 :: 		
0x1708	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 264 :: 		
0x170A	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 265 :: 		
0x170C	0xBF08    IT	EQ
;__Lib_MathDouble.c, 267 :: 		
0x170E	0xE00F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 269 :: 		
0x1710	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 271 :: 		
0x1712	0xF04F029E  MOV	R2, #158
;__Lib_MathDouble.c, 272 :: 		
0x1716	0xD402    BMI	__me_label_cont
;__Lib_MathDouble.c, 274 :: 		
__me_loop:
0x1718	0x1E52    SUBS	R2, R2, #1
;__Lib_MathDouble.c, 275 :: 		
0x171A	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 277 :: 		
0x171C	0xD5FC    BPL	__me_loop
;__Lib_MathDouble.c, 279 :: 		
__me_label_cont:
0x171E	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 280 :: 		
0x1720	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 281 :: 		
0x1722	0x1C52    ADDCS	R2, R2, #1
;__Lib_MathDouble.c, 282 :: 		
0x1724	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 284 :: 		
0x1726	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 285 :: 		
0x1728	0xEA4050C2  ORR	R0, R0, R2, LSL #23
;__Lib_MathDouble.c, 287 :: 		
0x172C	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 288 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 290 :: 		
L_end__UnsignedIntegralToFloat:
0x1730	0xB001    ADD	SP, SP, #4
0x1732	0x4770    BX	LR
; end of __UnsignedIntegralToFloat
__Div_FP:
;__Lib_MathDouble.c, 743 :: 		
0x17C0	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 745 :: 		
0x17C2	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 746 :: 		
0x17C4	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 747 :: 		
0x17C8	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 748 :: 		
0x17CA	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 749 :: 		
0x17CE	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 751 :: 		
0x17D2	0x0201    LSLS	R1, R0, #8
;__Lib_MathDouble.c, 752 :: 		
0x17D4	0x0043    LSLS	R3, R0, #1
;__Lib_MathDouble.c, 753 :: 		
0x17D6	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 754 :: 		
0x17D8	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 755 :: 		
0x17DA	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 757 :: 		
0x17DE	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 759 :: 		
0x17E2	0xE03B    BEQ	__me_lab_end
;__Lib_MathDouble.c, 761 :: 		
0x17E4	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 762 :: 		
0x17E6	0xD035    BEQ	__me_ovfl
;__Lib_MathDouble.c, 764 :: 		
0x17E8	0xEA5F2402  LSLS	R4, R2, #8
;__Lib_MathDouble.c, 765 :: 		
0x17EC	0xEA5F0542  LSLS	R5, R2, #1
;__Lib_MathDouble.c, 766 :: 		
0x17F0	0xEA5F6515  LSRS	R5, R5, #24
;__Lib_MathDouble.c, 767 :: 		
0x17F4	0xBF11    ITEEE	NE
;__Lib_MathDouble.c, 769 :: 		
0x17F6	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 770 :: 		
0x17FA	0xF04F40FF  MOVEQ	R0, #2139095040
;__Lib_MathDouble.c, 771 :: 		
0x17FE	0x4330    ORREQ	R0, R6
;__Lib_MathDouble.c, 773 :: 		
0x1800	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 775 :: 		
0x1802	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 776 :: 		
0x1804	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 778 :: 		
0x1806	0x1B5B    SUBS	R3, R3, R5
;__Lib_MathDouble.c, 781 :: 		
0x1808	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 782 :: 		
0x180A	0x2720    MOVS	R7, #32
;__Lib_MathDouble.c, 783 :: 		
0x180C	0x0864    LSRS	R4, R4, #1
;__Lib_MathDouble.c, 784 :: 		
0x180E	0x0849    LSRS	R1, R1, #1
;__Lib_MathDouble.c, 786 :: 		
__me_fdiv_:
;__Lib_MathDouble.c, 788 :: 		
0x1810	0x42A1    CMP	R1, R4
;__Lib_MathDouble.c, 790 :: 		
0x1812	0xEB400000  ADC	R0, R0, R0, LSL #0
;__Lib_MathDouble.c, 791 :: 		
0x1816	0xBF28    IT	CS
;__Lib_MathDouble.c, 792 :: 		
0x1818	0x1B09    SUBCS	R1, R1, R4
;__Lib_MathDouble.c, 793 :: 		
0x181A	0x1E7F    SUBS	R7, R7, #1
;__Lib_MathDouble.c, 794 :: 		
0x181C	0xD004    BEQ	__me_flb1_
;__Lib_MathDouble.c, 795 :: 		
0x181E	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 796 :: 		
0x1820	0xBF18    IT	NE
;__Lib_MathDouble.c, 797 :: 		
0x1822	0x0049    LSLNE	R1, R1, #1
;__Lib_MathDouble.c, 798 :: 		
0x1824	0xD1F4    BNE	__me_fdiv_
;__Lib_MathDouble.c, 800 :: 		
0x1826	0x40B8    LSLS	R0, R7
;__Lib_MathDouble.c, 802 :: 		
__me_flb1_:
0x1828	0xF0104F00  TST	R0, #-2147483648
;__Lib_MathDouble.c, 803 :: 		
0x182C	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 804 :: 		
0x182E	0x0040    LSLEQ	R0, R0, #1
;__Lib_MathDouble.c, 805 :: 		
0x1830	0xF1B30301  SUBSEQ	R3, R3, #1
;__Lib_MathDouble.c, 807 :: 		
0x1834	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 808 :: 		
0x1836	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 809 :: 		
0x1838	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 810 :: 		
0x183A	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 812 :: 		
__me_flb2_:
0x183C	0x337F    ADDS	R3, #127
;__Lib_MathDouble.c, 813 :: 		
0x183E	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 814 :: 		
0x1840	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 816 :: 		
0x1844	0xE00A    BLE	__me_lab_end
;__Lib_MathDouble.c, 818 :: 		
0x1846	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 819 :: 		
0x1848	0xD204    BCS	__me_ovfl
;__Lib_MathDouble.c, 821 :: 		
0x184A	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 822 :: 		
0x184C	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 823 :: 		
0x1850	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 826 :: 		
0x1852	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 828 :: 		
__me_ovfl:
0x1854	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 829 :: 		
0x1856	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 830 :: 		
0x1858	0xEA560007  ORRS	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 831 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 832 :: 		
0x185C	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 834 :: 		
L_end__Div_FP:
0x1860	0xB001    ADD	SP, SP, #4
0x1862	0x4770    BX	LR
; end of __Div_FP
__Mul_FP:
;__Lib_MathDouble.c, 666 :: 		
0x1734	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 668 :: 		
0x1736	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 670 :: 		
0x1738	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 671 :: 		
0x173C	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 672 :: 		
0x173E	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 673 :: 		
0x1742	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 675 :: 		
0x1746	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 676 :: 		
0x174A	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 677 :: 		
0x174E	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 678 :: 		
0x1750	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 679 :: 		
0x1752	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 681 :: 		
0x1756	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 683 :: 		
0x175A	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 685 :: 		
0x175C	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 686 :: 		
0x175E	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 688 :: 		
0x1760	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 689 :: 		
0x1764	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 690 :: 		
0x1768	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 691 :: 		
0x176A	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 692 :: 		
0x176C	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 694 :: 		
0x1770	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 696 :: 		
0x1774	0xE01F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 698 :: 		
0x1776	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 699 :: 		
0x1778	0xD019    BEQ	__me_ovfl
;__Lib_MathDouble.c, 701 :: 		
0x177A	0x195B    ADDS	R3, R3, R5
;__Lib_MathDouble.c, 703 :: 		
0x177C	0xFBA15404  UMULL	R5, R4, R1, R4
;__Lib_MathDouble.c, 705 :: 		
0x1780	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 706 :: 		
0x1782	0xBF5C    ITT	PL
;__Lib_MathDouble.c, 707 :: 		
0x1784	0x0064    LSLPL	R4, R4, #1
;__Lib_MathDouble.c, 708 :: 		
0x1786	0x1E5B    SUBPL	R3, R3, #1
;__Lib_MathDouble.c, 710 :: 		
0x1788	0x3480    ADDS	R4, #128
;__Lib_MathDouble.c, 711 :: 		
0x178A	0xBF24    ITT	CS
;__Lib_MathDouble.c, 712 :: 		
0x178C	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 713 :: 		
0x178E	0x0864    LSRCS	R4, R4, #1
;__Lib_MathDouble.c, 715 :: 		
0x1790	0x3B7E    SUBS	R3, #126
;__Lib_MathDouble.c, 716 :: 		
0x1792	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 717 :: 		
0x1794	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 719 :: 		
0x1798	0xE00D    BLE	__me_lab_end
;__Lib_MathDouble.c, 721 :: 		
0x179A	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 722 :: 		
0x179C	0xD207    BCS	__me_ovfl
;__Lib_MathDouble.c, 724 :: 		
0x179E	0xEA4F2014  LSR	R0, R4, #8
;__Lib_MathDouble.c, 725 :: 		
0x17A2	0xF4300000  BICS	R0, R0, #8388608
;__Lib_MathDouble.c, 726 :: 		
0x17A6	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 727 :: 		
0x17AA	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 730 :: 		
0x17AC	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 732 :: 		
__me_ovfl:
0x17AE	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 733 :: 		
0x17B0	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 734 :: 		
0x17B2	0xEA460007  ORR	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 735 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 736 :: 		
0x17B6	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 738 :: 		
L_end__Mul_FP:
0x17BA	0xB001    ADD	SP, SP, #4
0x17BC	0x4770    BX	LR
; end of __Mul_FP
_FloatToStr:
;__Lib_Conversions.c, 631 :: 		
; str start address is: 4 (R1)
; fnum start address is: 0 (R0)
0x1EA0	0xB082    SUB	SP, SP, #8
0x1EA2	0xF8CDE000  STR	LR, [SP, #0]
0x1EA6	0x4602    MOV	R2, R0
0x1EA8	0x460C    MOV	R4, R1
; str end address is: 4 (R1)
; fnum end address is: 0 (R0)
; fnum start address is: 8 (R2)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 633 :: 		
; bpoint start address is: 0 (R0)
0x1EAA	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 635 :: 		
; dexpon start address is: 4 (R1)
0x1EAC	0x2100    MOVS	R1, #0
0x1EAE	0xB249    SXTB	R1, R1
;__Lib_Conversions.c, 638 :: 		
0x1EB0	0x9201    STR	R2, [SP, #4]
; fnum end address is: 8 (R2)
;__Lib_Conversions.c, 639 :: 		
0x1EB2	0x9A01    LDR	R2, [SP, #4]
0x1EB4	0xF1B23FFF  CMP	R2, #-1
0x1EB8	0xD106    BNE	L_FloatToStr117
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 640 :: 		
0x1EBA	0x4A71    LDR	R2, [PC, #452]
0x1EBC	0x4611    MOV	R1, R2
0x1EBE	0x4620    MOV	R0, R4
; str end address is: 16 (R4)
0x1EC0	0xF7FFFB94  BL	_strcpy+0
;__Lib_Conversions.c, 641 :: 		
0x1EC4	0x2003    MOVS	R0, #3
0x1EC6	0xE0D7    B	L_end_FloatToStr
;__Lib_Conversions.c, 642 :: 		
L_FloatToStr117:
;__Lib_Conversions.c, 643 :: 		
; str start address is: 16 (R4)
; i start address is: 20 (R5)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x1EC8	0x2501    MOVS	R5, #1
;__Lib_Conversions.c, 644 :: 		
0x1ECA	0xAA01    ADD	R2, SP, #4
0x1ECC	0x1CD2    ADDS	R2, R2, #3
0x1ECE	0x7812    LDRB	R2, [R2, #0]
0x1ED0	0xF0020280  AND	R2, R2, #128
0x1ED4	0xB2D2    UXTB	R2, R2
0x1ED6	0xB172    CBZ	R2, L__FloatToStr179
;__Lib_Conversions.c, 645 :: 		
0x1ED8	0xAA01    ADD	R2, SP, #4
0x1EDA	0x1CD3    ADDS	R3, R2, #3
0x1EDC	0x781A    LDRB	R2, [R3, #0]
0x1EDE	0xF0820280  EOR	R2, R2, #128
0x1EE2	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 646 :: 		
0x1EE4	0x1C6A    ADDS	R2, R5, #1
; i end address is: 20 (R5)
; i start address is: 12 (R3)
0x1EE6	0xB2D3    UXTB	R3, R2
;__Lib_Conversions.c, 647 :: 		
0x1EE8	0x222D    MOVS	R2, #45
0x1EEA	0x7022    STRB	R2, [R4, #0]
0x1EEC	0x1C62    ADDS	R2, R4, #1
0x1EEE	0x4614    MOV	R4, R2
; i end address is: 12 (R3)
; str end address is: 16 (R4)
0x1EF0	0xB2DE    UXTB	R6, R3
0x1EF2	0x46A2    MOV	R10, R4
;__Lib_Conversions.c, 648 :: 		
0x1EF4	0xE001    B	L_FloatToStr118
L__FloatToStr179:
;__Lib_Conversions.c, 644 :: 		
0x1EF6	0x46A2    MOV	R10, R4
0x1EF8	0xB2EE    UXTB	R6, R5
;__Lib_Conversions.c, 648 :: 		
L_FloatToStr118:
;__Lib_Conversions.c, 649 :: 		
; str start address is: 40 (R10)
; i start address is: 24 (R6)
0x1EFA	0x9A01    LDR	R2, [SP, #4]
0x1EFC	0xB932    CBNZ	R2, L_FloatToStr119
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
; i end address is: 24 (R6)
;__Lib_Conversions.c, 650 :: 		
0x1EFE	0x4A61    LDR	R2, [PC, #388]
0x1F00	0x4611    MOV	R1, R2
0x1F02	0x4650    MOV	R0, R10
; str end address is: 40 (R10)
0x1F04	0xF7FFFB72  BL	_strcpy+0
;__Lib_Conversions.c, 651 :: 		
0x1F08	0x2000    MOVS	R0, #0
0x1F0A	0xE0B5    B	L_end_FloatToStr
;__Lib_Conversions.c, 652 :: 		
L_FloatToStr119:
;__Lib_Conversions.c, 653 :: 		
; str start address is: 40 (R10)
; i start address is: 24 (R6)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x1F0C	0x9A01    LDR	R2, [SP, #4]
0x1F0E	0xF1B24FFF  CMP	R2, #2139095040
0x1F12	0xD106    BNE	L_FloatToStr120
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 654 :: 		
0x1F14	0x4A5C    LDR	R2, [PC, #368]
0x1F16	0x4611    MOV	R1, R2
0x1F18	0x4650    MOV	R0, R10
; str end address is: 40 (R10)
0x1F1A	0xF7FFFB67  BL	_strcpy+0
;__Lib_Conversions.c, 655 :: 		
0x1F1E	0xB2F0    UXTB	R0, R6
; i end address is: 24 (R6)
0x1F20	0xE0AA    B	L_end_FloatToStr
;__Lib_Conversions.c, 656 :: 		
L_FloatToStr120:
;__Lib_Conversions.c, 664 :: 		
; str start address is: 40 (R10)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x1F22	0xFA5FF980  UXTB	R9, R0
; dexpon end address is: 4 (R1)
; str end address is: 40 (R10)
0x1F26	0xFA4FF881  SXTB	R8, R1
L_FloatToStr121:
; bpoint end address is: 0 (R0)
; str start address is: 40 (R10)
; dexpon start address is: 32 (R8)
; bpoint start address is: 36 (R9)
0x1F2A	0x9A01    LDR	R2, [SP, #4]
0x1F2C	0xF04F507E  MOV	R0, #1065353216
0x1F30	0xF7FFFB70  BL	__Compare_FP+0
0x1F34	0xF2400000  MOVW	R0, #0
0x1F38	0xDD00    BLE	L__FloatToStr239
0x1F3A	0x2001    MOVS	R0, #1
L__FloatToStr239:
0x1F3C	0xB148    CBZ	R0, L_FloatToStr122
;__Lib_Conversions.c, 665 :: 		
0x1F3E	0x9A01    LDR	R2, [SP, #4]
0x1F40	0x4852    LDR	R0, [PC, #328]
0x1F42	0xF7FFFBF7  BL	__Mul_FP+0
0x1F46	0x9001    STR	R0, [SP, #4]
;__Lib_Conversions.c, 666 :: 		
0x1F48	0xF1A80801  SUB	R8, R8, #1
0x1F4C	0xFA4FF888  SXTB	R8, R8
;__Lib_Conversions.c, 667 :: 		
0x1F50	0xE7EB    B	L_FloatToStr121
L_FloatToStr122:
;__Lib_Conversions.c, 672 :: 		
; str end address is: 40 (R10)
; dexpon end address is: 32 (R8)
L_FloatToStr123:
; bpoint end address is: 36 (R9)
; bpoint start address is: 36 (R9)
; dexpon start address is: 32 (R8)
; str start address is: 40 (R10)
0x1F52	0x9A01    LDR	R2, [SP, #4]
0x1F54	0x484D    LDR	R0, [PC, #308]
0x1F56	0xF7FFFB5D  BL	__Compare_FP+0
0x1F5A	0xF2400000  MOVW	R0, #0
0x1F5E	0xDC00    BGT	L__FloatToStr240
0x1F60	0x2001    MOVS	R0, #1
L__FloatToStr240:
0x1F62	0xB148    CBZ	R0, L_FloatToStr124
;__Lib_Conversions.c, 673 :: 		
0x1F64	0x9A01    LDR	R2, [SP, #4]
0x1F66	0x484A    LDR	R0, [PC, #296]
0x1F68	0xF7FFFBE4  BL	__Mul_FP+0
0x1F6C	0x9001    STR	R0, [SP, #4]
;__Lib_Conversions.c, 674 :: 		
0x1F6E	0xF1080801  ADD	R8, R8, #1
0x1F72	0xFA4FF888  SXTB	R8, R8
;__Lib_Conversions.c, 675 :: 		
0x1F76	0xE7EC    B	L_FloatToStr123
L_FloatToStr124:
;__Lib_Conversions.c, 680 :: 		
0x1F78	0x9A01    LDR	R2, [SP, #4]
0x1F7A	0x0052    LSLS	R2, R2, #1
0x1F7C	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 689 :: 		
0x1F7E	0xAA01    ADD	R2, SP, #4
0x1F80	0x1CD2    ADDS	R2, R2, #3
0x1F82	0x7812    LDRB	R2, [R2, #0]
0x1F84	0x3A7F    SUBS	R2, #127
; d start address is: 0 (R0)
0x1F86	0xB2D0    UXTB	R0, R2
;__Lib_Conversions.c, 692 :: 		
0x1F88	0xAA01    ADD	R2, SP, #4
0x1F8A	0x1CD3    ADDS	R3, R2, #3
0x1F8C	0x2201    MOVS	R2, #1
0x1F8E	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 693 :: 		
0x1F90	0x9A01    LDR	R2, [SP, #4]
0x1F92	0x4082    LSLS	R2, R0
; d end address is: 0 (R0)
0x1F94	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 694 :: 		
0x1F96	0xAA01    ADD	R2, SP, #4
0x1F98	0x1CD2    ADDS	R2, R2, #3
0x1F9A	0x7812    LDRB	R2, [R2, #0]
0x1F9C	0x3230    ADDS	R2, #48
0x1F9E	0xF88A2000  STRB	R2, [R10, #0]
0x1FA2	0xF10A0001  ADD	R0, R10, #1
; str end address is: 40 (R10)
; str start address is: 0 (R0)
;__Lib_Conversions.c, 695 :: 		
0x1FA6	0xF1B80F01  CMP	R8, #1
0x1FAA	0xDB06    BLT	L__FloatToStr178
0x1FAC	0xF1B80F06  CMP	R8, #6
0x1FB0	0xDC03    BGT	L__FloatToStr177
0x1FB2	0x4605    MOV	R5, R0
; bpoint end address is: 36 (R9)
0x1FB4	0xFA5FF189  UXTB	R1, R9
0x1FB8	0xE003    B	L_FloatToStr127
L__FloatToStr178:
L__FloatToStr177:
;__Lib_Conversions.c, 696 :: 		
0x1FBA	0x222E    MOVS	R2, #46
0x1FBC	0x7002    STRB	R2, [R0, #0]
0x1FBE	0x1C45    ADDS	R5, R0, #1
; str end address is: 0 (R0)
; str start address is: 20 (R5)
;__Lib_Conversions.c, 697 :: 		
; bpoint start address is: 4 (R1)
0x1FC0	0x2101    MOVS	R1, #1
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 698 :: 		
L_FloatToStr127:
;__Lib_Conversions.c, 699 :: 		
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
; d start address is: 0 (R0)
0x1FC2	0x2006    MOVS	R0, #6
; dexpon end address is: 32 (R8)
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
; d end address is: 0 (R0)
0x1FC4	0xFA4FF488  SXTB	R4, R8
L_FloatToStr128:
; d start address is: 0 (R0)
; str start address is: 20 (R5)
; bpoint start address is: 4 (R1)
; dexpon start address is: 16 (R4)
0x1FC8	0xB300    CBZ	R0, L_FloatToStr129
;__Lib_Conversions.c, 700 :: 		
0x1FCA	0xAA01    ADD	R2, SP, #4
0x1FCC	0x1CD3    ADDS	R3, R2, #3
0x1FCE	0x2200    MOVS	R2, #0
0x1FD0	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 701 :: 		
0x1FD2	0x9A01    LDR	R2, [SP, #4]
0x1FD4	0x0093    LSLS	R3, R2, #2
0x1FD6	0x9A01    LDR	R2, [SP, #4]
0x1FD8	0x18D2    ADDS	R2, R2, R3
0x1FDA	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 702 :: 		
0x1FDC	0x9A01    LDR	R2, [SP, #4]
0x1FDE	0x0052    LSLS	R2, R2, #1
0x1FE0	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 703 :: 		
0x1FE2	0xAA01    ADD	R2, SP, #4
0x1FE4	0x1CD2    ADDS	R2, R2, #3
0x1FE6	0x7812    LDRB	R2, [R2, #0]
0x1FE8	0x3230    ADDS	R2, #48
0x1FEA	0x702A    STRB	R2, [R5, #0]
0x1FEC	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 704 :: 		
0x1FEE	0xB951    CBNZ	R1, L__FloatToStr181
;__Lib_Conversions.c, 705 :: 		
0x1FF0	0x1E62    SUBS	R2, R4, #1
0x1FF2	0xB252    SXTB	R2, R2
; dexpon end address is: 16 (R4)
; dexpon start address is: 12 (R3)
0x1FF4	0xB253    SXTB	R3, R2
0x1FF6	0xB922    CBNZ	R2, L__FloatToStr180
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 706 :: 		
0x1FF8	0x222E    MOVS	R2, #46
0x1FFA	0x702A    STRB	R2, [R5, #0]
0x1FFC	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 707 :: 		
; bpoint start address is: 4 (R1)
0x1FFE	0x2101    MOVS	R1, #1
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 708 :: 		
0x2000	0xE7FF    B	L_FloatToStr132
L__FloatToStr180:
;__Lib_Conversions.c, 705 :: 		
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr132:
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
0x2002	0xB25C    SXTB	R4, R3
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
; dexpon end address is: 12 (R3)
0x2004	0xE7FF    B	L_FloatToStr131
L__FloatToStr181:
;__Lib_Conversions.c, 704 :: 		
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr131:
;__Lib_Conversions.c, 699 :: 		
; str start address is: 20 (R5)
; bpoint start address is: 4 (R1)
; dexpon start address is: 16 (R4)
0x2006	0x1E40    SUBS	R0, R0, #1
0x2008	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 709 :: 		
; bpoint end address is: 4 (R1)
; d end address is: 0 (R0)
0x200A	0xE7DD    B	L_FloatToStr128
L_FloatToStr129:
;__Lib_Conversions.c, 710 :: 		
0x200C	0x4629    MOV	R1, R5
; dexpon end address is: 16 (R4)
0x200E	0xB260    SXTB	R0, R4
L_FloatToStr133:
; str end address is: 20 (R5)
; dexpon start address is: 0 (R0)
; str start address is: 4 (R1)
0x2010	0x1E4A    SUBS	R2, R1, #1
0x2012	0x7812    LDRB	R2, [R2, #0]
0x2014	0x2A30    CMP	R2, #48
0x2016	0xD101    BNE	L_FloatToStr134
;__Lib_Conversions.c, 711 :: 		
0x2018	0x1E49    SUBS	R1, R1, #1
0x201A	0xE7F9    B	L_FloatToStr133
L_FloatToStr134:
;__Lib_Conversions.c, 712 :: 		
0x201C	0x1E4A    SUBS	R2, R1, #1
0x201E	0x7812    LDRB	R2, [R2, #0]
0x2020	0x2A2E    CMP	R2, #46
0x2022	0xD101    BNE	L__FloatToStr182
;__Lib_Conversions.c, 713 :: 		
0x2024	0x1E49    SUBS	R1, R1, #1
; str end address is: 4 (R1)
0x2026	0xE7FF    B	L_FloatToStr135
L__FloatToStr182:
;__Lib_Conversions.c, 712 :: 		
;__Lib_Conversions.c, 713 :: 		
L_FloatToStr135:
;__Lib_Conversions.c, 714 :: 		
; str start address is: 4 (R1)
0x2028	0xB310    CBZ	R0, L__FloatToStr185
;__Lib_Conversions.c, 715 :: 		
0x202A	0x2265    MOVS	R2, #101
0x202C	0x700A    STRB	R2, [R1, #0]
0x202E	0x1C49    ADDS	R1, R1, #1
;__Lib_Conversions.c, 716 :: 		
0x2030	0x2800    CMP	R0, #0
0x2032	0xDA06    BGE	L__FloatToStr183
;__Lib_Conversions.c, 717 :: 		
0x2034	0x222D    MOVS	R2, #45
0x2036	0x700A    STRB	R2, [R1, #0]
0x2038	0x1C49    ADDS	R1, R1, #1
;__Lib_Conversions.c, 718 :: 		
0x203A	0x4242    RSBS	R2, R0, #0
0x203C	0xB250    SXTB	R0, R2
; dexpon end address is: 0 (R0)
; str end address is: 4 (R1)
0x203E	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
0x2040	0xE000    B	L_FloatToStr137
L__FloatToStr183:
;__Lib_Conversions.c, 716 :: 		
0x2042	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
L_FloatToStr137:
;__Lib_Conversions.c, 720 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 4 (R1)
; d start address is: 0 (R0)
0x2044	0xB2D8    UXTB	R0, R3
;__Lib_Conversions.c, 721 :: 		
0x2046	0xB2DA    UXTB	R2, R3
; dexpon end address is: 12 (R3)
0x2048	0x2A09    CMP	R2, #9
0x204A	0xD907    BLS	L__FloatToStr184
;__Lib_Conversions.c, 722 :: 		
0x204C	0x220A    MOVS	R2, #10
0x204E	0xFBB0F2F2  UDIV	R2, R0, R2
0x2052	0xB2D2    UXTB	R2, R2
0x2054	0x3230    ADDS	R2, #48
0x2056	0x700A    STRB	R2, [R1, #0]
0x2058	0x1C49    ADDS	R1, R1, #1
; str end address is: 4 (R1)
0x205A	0xE7FF    B	L_FloatToStr138
L__FloatToStr184:
;__Lib_Conversions.c, 721 :: 		
;__Lib_Conversions.c, 722 :: 		
L_FloatToStr138:
;__Lib_Conversions.c, 723 :: 		
; str start address is: 4 (R1)
0x205C	0x230A    MOVS	R3, #10
0x205E	0xFBB0F2F3  UDIV	R2, R0, R3
0x2062	0xFB030212  MLS	R2, R3, R2, R0
0x2066	0xB2D2    UXTB	R2, R2
; d end address is: 0 (R0)
0x2068	0x3230    ADDS	R2, #48
0x206A	0x700A    STRB	R2, [R1, #0]
0x206C	0x1C48    ADDS	R0, R1, #1
; str end address is: 4 (R1)
; str start address is: 0 (R0)
; str end address is: 0 (R0)
;__Lib_Conversions.c, 724 :: 		
0x206E	0xE000    B	L_FloatToStr136
L__FloatToStr185:
;__Lib_Conversions.c, 714 :: 		
0x2070	0x4608    MOV	R0, R1
;__Lib_Conversions.c, 724 :: 		
L_FloatToStr136:
;__Lib_Conversions.c, 725 :: 		
; str start address is: 0 (R0)
0x2072	0x2200    MOVS	R2, #0
0x2074	0x7002    STRB	R2, [R0, #0]
; str end address is: 0 (R0)
;__Lib_Conversions.c, 726 :: 		
0x2076	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 727 :: 		
L_end_FloatToStr:
0x2078	0xF8DDE000  LDR	LR, [SP, #0]
0x207C	0xB002    ADD	SP, SP, #8
0x207E	0x4770    BX	LR
0x2080	0x00392000  	?lstr1___Lib_Conversions+0
0x2084	0x003D2000  	?lstr2___Lib_Conversions+0
0x2088	0x003F2000  	?lstr3___Lib_Conversions+0
0x208C	0x00004120  	#1092616192
0x2090	0xCCCD3DCC  	#1036831949
; end of _FloatToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x15EC	0xB081    SUB	SP, SP, #4
0x15EE	0x9100    STR	R1, [SP, #0]
0x15F0	0x4601    MOV	R1, R0
0x15F2	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x15F4	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x15F6	0x461C    MOV	R4, R3
0x15F8	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x15FA	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x15FC	0x4603    MOV	R3, R0
0x15FE	0x1C42    ADDS	R2, R0, #1
0x1600	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0x1602	0x781A    LDRB	R2, [R3, #0]
0x1604	0x7022    STRB	R2, [R4, #0]
0x1606	0x7822    LDRB	R2, [R4, #0]
0x1608	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x160A	0x462B    MOV	R3, R5
0x160C	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x160E	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x1610	0xB001    ADD	SP, SP, #4
0x1612	0x4770    BX	LR
; end of _strcpy
__Compare_FP:
;__Lib_MathDouble.c, 839 :: 		
0x1614	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 841 :: 		
0x1616	0xB510    PUSH	(R4, R14)
;__Lib_MathDouble.c, 843 :: 		
0x1618	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 844 :: 		
0x161A	0xBF08    IT	EQ
;__Lib_MathDouble.c, 846 :: 		
0x161C	0xE02A    BEQ	__me_lab_end
;__Lib_MathDouble.c, 848 :: 		
0x161E	0xEA400402  ORR	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 849 :: 		
0x1622	0xEA4F0444  LSL	R4, R4, #1
;__Lib_MathDouble.c, 850 :: 		
0x1626	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 851 :: 		
0x1628	0xBF08    IT	EQ
;__Lib_MathDouble.c, 853 :: 		
0x162A	0xE023    BEQ	__me_lab_end
;__Lib_MathDouble.c, 855 :: 		
0x162C	0x0044    LSLS	R4, R0, #1
;__Lib_MathDouble.c, 856 :: 		
0x162E	0xD104    BNE	__me_ct2_
;__Lib_MathDouble.c, 858 :: 		
0x1630	0x4294    CMP	R4, R2
;__Lib_MathDouble.c, 859 :: 		
0x1632	0xD401    BMI	__me_labop2_pos
;__Lib_MathDouble.c, 860 :: 		
0x1634	0x1CA4    ADDS	R4, R4, #2
;__Lib_MathDouble.c, 861 :: 		
0x1636	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 862 :: 		
__me_labop2_pos:
;__Lib_MathDouble.c, 864 :: 		
0x1638	0xE01C    B	__me_lab_end
;__Lib_MathDouble.c, 866 :: 		
__me_ct2_:
0x163A	0xEA4F0440  LSL	R4, R0, #1
;__Lib_MathDouble.c, 867 :: 		
0x163E	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 868 :: 		
0x1642	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 869 :: 		
0x1644	0xD10A    BNE	__me_ct1_
;__Lib_MathDouble.c, 870 :: 		
0x1646	0xEA4F0442  LSL	R4, R2, #1
;__Lib_MathDouble.c, 871 :: 		
0x164A	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 872 :: 		
0x164E	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 873 :: 		
0x1650	0xD104    BNE	__me_ct1_
;__Lib_MathDouble.c, 875 :: 		
0x1652	0xEA4F74D2  LSR	R4, R2, #31
;__Lib_MathDouble.c, 876 :: 		
0x1656	0xEBB434D0  SUBS	R4, R4, R0, LSR #31
;__Lib_MathDouble.c, 878 :: 		
0x165A	0xE00B    B	__me_lab_end
;__Lib_MathDouble.c, 880 :: 		
__me_ct1_:
0x165C	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 881 :: 		
0x165E	0xD406    BMI	__me_op2_m
;__Lib_MathDouble.c, 883 :: 		
0x1660	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 884 :: 		
0x1662	0xDC02    BGT	__me_labop1_pos
;__Lib_MathDouble.c, 885 :: 		
0x1664	0x2400    MOVS	R4, #0
;__Lib_MathDouble.c, 886 :: 		
0x1666	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 888 :: 		
0x1668	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 889 :: 		
__me_labop1_pos:
;__Lib_MathDouble.c, 890 :: 		
0x166A	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 892 :: 		
0x166C	0xE002    B	__me_lab_end
;__Lib_MathDouble.c, 893 :: 		
__me_op2_m:
0x166E	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 894 :: 		
0x1670	0xBF48    IT	MI
;__Lib_MathDouble.c, 895 :: 		
0x1672	0x4282    CMPMI	R2, R0
;__Lib_MathDouble.c, 896 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 897 :: 		
0x1674	0xE8BD4010  POP	(R4, R14)
;__Lib_MathDouble.c, 899 :: 		
L_end__Compare_FP:
0x1678	0xB001    ADD	SP, SP, #4
0x167A	0x4770    BX	LR
; end of __Compare_FP
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 383 :: 		
0x2458	0xB081    SUB	SP, SP, #4
0x245A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 386 :: 		
; ulRCC_CR start address is: 8 (R2)
0x245E	0x4A46    LDR	R2, [PC, #280]
;__Lib_System_105_107.c, 387 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x2460	0x4B46    LDR	R3, [PC, #280]
;__Lib_System_105_107.c, 388 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x2462	0x4C47    LDR	R4, [PC, #284]
;__Lib_System_105_107.c, 389 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2464	0x4947    LDR	R1, [PC, #284]
;__Lib_System_105_107.c, 396 :: 		
0x2466	0xF64B3080  MOVW	R0, #48000
0x246A	0x4281    CMP	R1, R0
0x246C	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 397 :: 		
0x246E	0x4846    LDR	R0, [PC, #280]
0x2470	0x6800    LDR	R0, [R0, #0]
0x2472	0xF0400102  ORR	R1, R0, #2
0x2476	0x4844    LDR	R0, [PC, #272]
0x2478	0x6001    STR	R1, [R0, #0]
0x247A	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC233
L___Lib_System_105_107_InitialSetUpRCCRCC232:
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 4 (R1)
0x247C	0xF64550C0  MOVW	R0, #24000
0x2480	0x4281    CMP	R1, R0
0x2482	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 399 :: 		
0x2484	0x4840    LDR	R0, [PC, #256]
0x2486	0x6800    LDR	R0, [R0, #0]
0x2488	0xF0400101  ORR	R1, R0, #1
0x248C	0x483E    LDR	R0, [PC, #248]
0x248E	0x6001    STR	R1, [R0, #0]
0x2490	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 401 :: 		
0x2492	0x483D    LDR	R0, [PC, #244]
0x2494	0x6801    LDR	R1, [R0, #0]
0x2496	0xF06F0007  MVN	R0, #7
0x249A	0x4001    ANDS	R1, R0
0x249C	0x483A    LDR	R0, [PC, #232]
0x249E	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC235:
L___Lib_System_105_107_InitialSetUpRCCRCC233:
;__Lib_System_105_107.c, 403 :: 		
0x24A0	0xF7FFFEB8  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 405 :: 		
0x24A4	0x4839    LDR	R0, [PC, #228]
0x24A6	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 406 :: 		
0x24A8	0x4839    LDR	R0, [PC, #228]
0x24AA	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 407 :: 		
0x24AC	0x4839    LDR	R0, [PC, #228]
0x24AE	0xEA020100  AND	R1, R2, R0, LSL #0
0x24B2	0x4839    LDR	R0, [PC, #228]
0x24B4	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 409 :: 		
0x24B6	0xF0020001  AND	R0, R2, #1
0x24BA	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC253
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x24BC	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 410 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC237:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x24BE	0x4836    LDR	R0, [PC, #216]
0x24C0	0x6800    LDR	R0, [R0, #0]
0x24C2	0xF0000002  AND	R0, R0, #2
0x24C6	0x2800    CMP	R0, #0
0x24C8	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC238
;__Lib_System_105_107.c, 411 :: 		
0x24CA	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 412 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x24CC	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC236
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
;__Lib_System_105_107.c, 409 :: 		
0x24CE	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 412 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 414 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x24D0	0xF4023080  AND	R0, R2, #65536
0x24D4	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC254
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x24D6	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 415 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC240:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x24D8	0x482F    LDR	R0, [PC, #188]
0x24DA	0x6800    LDR	R0, [R0, #0]
0x24DC	0xF4003000  AND	R0, R0, #131072
0x24E0	0x2800    CMP	R0, #0
0x24E2	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC241
;__Lib_System_105_107.c, 416 :: 		
0x24E4	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC240
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 417 :: 		
; ulRCC_CR end address is: 8 (R2)
0x24E6	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 414 :: 		
0x24E8	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 417 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
;__Lib_System_105_107.c, 419 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x24EA	0xF0025080  AND	R0, R2, #268435456
0x24EE	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
;__Lib_System_105_107.c, 420 :: 		
0x24F0	0x4829    LDR	R0, [PC, #164]
0x24F2	0x6800    LDR	R0, [R0, #0]
0x24F4	0xF0405180  ORR	R1, R0, #268435456
0x24F8	0x4827    LDR	R0, [PC, #156]
0x24FA	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 421 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC243:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x24FC	0x4826    LDR	R0, [PC, #152]
0x24FE	0x6800    LDR	R0, [R0, #0]
0x2500	0xF0005000  AND	R0, R0, #536870912
0x2504	0x2800    CMP	R0, #0
0x2506	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC244
;__Lib_System_105_107.c, 422 :: 		
0x2508	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC243
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 423 :: 		
; ulRCC_CR end address is: 8 (R2)
0x250A	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 419 :: 		
;__Lib_System_105_107.c, 423 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
;__Lib_System_105_107.c, 425 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x250C	0xF0026080  AND	R0, R2, #67108864
0x2510	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
;__Lib_System_105_107.c, 426 :: 		
0x2512	0x4821    LDR	R0, [PC, #132]
0x2514	0x6800    LDR	R0, [R0, #0]
0x2516	0xF0406180  ORR	R1, R0, #67108864
0x251A	0x481F    LDR	R0, [PC, #124]
0x251C	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x251E	0x4611    MOV	R1, R2
0x2520	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC246:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x2522	0x481D    LDR	R0, [PC, #116]
0x2524	0x6800    LDR	R0, [R0, #0]
0x2526	0xF0006000  AND	R0, R0, #134217728
0x252A	0x2800    CMP	R0, #0
0x252C	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC247
;__Lib_System_105_107.c, 428 :: 		
0x252E	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC246
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x2530	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 425 :: 		
0x2532	0x4611    MOV	R1, R2
0x2534	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x2536	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x253A	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 432 :: 		
0x253C	0x4816    LDR	R0, [PC, #88]
0x253E	0x6800    LDR	R0, [R0, #0]
0x2540	0xF0407180  ORR	R1, R0, #16777216
0x2544	0x4814    LDR	R0, [PC, #80]
0x2546	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x2548	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 433 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC249:
; ulRCC_CFGR start address is: 4 (R1)
0x254A	0x4813    LDR	R0, [PC, #76]
0x254C	0x6800    LDR	R0, [R0, #0]
0x254E	0xF0007000  AND	R0, R0, #33554432
0x2552	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC250
;__Lib_System_105_107.c, 434 :: 		
0x2554	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC249
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 435 :: 		
0x2556	0x460A    MOV	R2, R1
0x2558	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 431 :: 		
;__Lib_System_105_107.c, 435 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
;__Lib_System_105_107.c, 439 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 8 (R2)
0x255A	0x480C    LDR	R0, [PC, #48]
0x255C	0x6800    LDR	R0, [R0, #0]
0x255E	0xF000010C  AND	R1, R0, #12
0x2562	0x0090    LSLS	R0, R2, #2
0x2564	0xF000000C  AND	R0, R0, #12
0x2568	0x4281    CMP	R1, R0
0x256A	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x256C	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 441 :: 		
L_end_InitialSetUpRCCRCC2:
0x256E	0xF8DDE000  LDR	LR, [SP, #0]
0x2572	0xB001    ADD	SP, SP, #4
0x2574	0x4770    BX	LR
0x2576	0xBF00    NOP
0x2578	0x00810501  	#83951745
0x257C	0x8402001D  	#1934338
0x2580	0x06440001  	#67140
0x2584	0x19400001  	#72000
0x2588	0x20004002  	FLASH_ACR+0
0x258C	0x10044002  	RCC_CFGR+0
0x2590	0x102C4002  	RCC_CFGR2+0
0x2594	0xFFFF000F  	#1048575
0x2598	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 356 :: 		
0x2214	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 359 :: 		
0x2216	0x4815    LDR	R0, [PC, #84]
0x2218	0x6800    LDR	R0, [R0, #0]
0x221A	0xF0400101  ORR	R1, R0, #1
0x221E	0x4813    LDR	R0, [PC, #76]
0x2220	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 362 :: 		
0x2222	0x4913    LDR	R1, [PC, #76]
0x2224	0x4813    LDR	R0, [PC, #76]
0x2226	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 365 :: 		
0x2228	0x4810    LDR	R0, [PC, #64]
0x222A	0x6801    LDR	R1, [R0, #0]
0x222C	0x4812    LDR	R0, [PC, #72]
0x222E	0x4001    ANDS	R1, R0
0x2230	0x480E    LDR	R0, [PC, #56]
0x2232	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 368 :: 		
0x2234	0x480D    LDR	R0, [PC, #52]
0x2236	0x6801    LDR	R1, [R0, #0]
0x2238	0xF46F2080  MVN	R0, #262144
0x223C	0x4001    ANDS	R1, R0
0x223E	0x480B    LDR	R0, [PC, #44]
0x2240	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 371 :: 		
0x2242	0x480C    LDR	R0, [PC, #48]
0x2244	0x6801    LDR	R1, [R0, #0]
0x2246	0xF46F00FE  MVN	R0, #8323072
0x224A	0x4001    ANDS	R1, R0
0x224C	0x4809    LDR	R0, [PC, #36]
0x224E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 374 :: 		
0x2250	0x4806    LDR	R0, [PC, #24]
0x2252	0x6801    LDR	R1, [R0, #0]
0x2254	0xF06F50A0  MVN	R0, #335544320
0x2258	0x4001    ANDS	R1, R0
0x225A	0x4804    LDR	R0, [PC, #16]
0x225C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 377 :: 		
0x225E	0xF04F0100  MOV	R1, #0
0x2262	0x4806    LDR	R0, [PC, #24]
0x2264	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
L_end_SystemClockSetDefault:
0x2266	0xB001    ADD	SP, SP, #4
0x2268	0x4770    BX	LR
0x226A	0xBF00    NOP
0x226C	0x10004002  	RCC_CR+0
0x2270	0x0000F0FF  	#-251723776
0x2274	0x10044002  	RCC_CFGR+0
0x2278	0xFFFFFEF6  	#-17367041
0x227C	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 443 :: 		
0x241C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 444 :: 		
0x241E	0x4902    LDR	R1, [PC, #8]
0x2420	0x4802    LDR	R0, [PC, #8]
0x2422	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 445 :: 		
L_end_InitialSetUpFosc:
0x2424	0xB001    ADD	SP, SP, #4
0x2426	0x4770    BX	LR
0x2428	0x19400001  	#72000
0x242C	0x008C2000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 307 :: 		
0x2430	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 308 :: 		
L___GenExcept28:
0x2432	0xE7FE    B	L___GenExcept28
;__Lib_System_105_107.c, 309 :: 		
L_end___GenExcept:
0x2434	0xB001    ADD	SP, SP, #4
0x2436	0x4770    BX	LR
; end of ___GenExcept
0x2818	0xB500    PUSH	(R14)
0x281A	0xF8DFB024  LDR	R11, [PC, #36]
0x281E	0xF8DFA024  LDR	R10, [PC, #36]
0x2822	0xF8DFC024  LDR	R12, [PC, #36]
0x2826	0xF7FFFD2B  BL	8832
0x282A	0xF8DFB020  LDR	R11, [PC, #32]
0x282E	0xF8DFA020  LDR	R10, [PC, #32]
0x2832	0xF8DFC020  LDR	R12, [PC, #32]
0x2836	0xF7FFFD23  BL	8832
0x283A	0xBD00    POP	(R15)
0x283C	0x4770    BX	LR
0x283E	0xBF00    NOP
0x2840	0x00002000  	#536870912
0x2844	0x00432000  	#536870979
0x2848	0x27AC0000  	#10156
0x284C	0x00442000  	#536870980
0x2850	0x00502000  	#536870992
0x2854	0x280C0000  	#10252
0x28B4	0xB500    PUSH	(R14)
0x28B6	0xF8DFB010  LDR	R11, [PC, #16]
0x28BA	0xF8DFA010  LDR	R10, [PC, #16]
0x28BE	0xF7FFFCE9  BL	8852
0x28C2	0xBD00    POP	(R15)
0x28C4	0x4770    BX	LR
0x28C6	0xBF00    NOP
0x28C8	0x00002000  	#536870912
0x28CC	0x00CC2000  	#536871116
;Click_NO2_STM.c,19 :: __NO2_I2C_CFG [4]
0x133C	0x000186A0 ;__NO2_I2C_CFG+0
; end of __NO2_I2C_CFG
;__Lib_System_105_107.c,448 :: __Lib_System_105_107_ADCPrescTable [4]
0x232C	0x08060402 ;__Lib_System_105_107_ADCPrescTable+0
; end of __Lib_System_105_107_ADCPrescTable
;__Lib_GPIO_32F10x_Defs.c,711 :: __GPIO_MODULE_USART2_PD56 [108]
0x259C	0x00000035 ;__GPIO_MODULE_USART2_PD56+0
0x25A0	0x00000036 ;__GPIO_MODULE_USART2_PD56+4
0x25A4	0xFFFFFFFF ;__GPIO_MODULE_USART2_PD56+8
0x25A8	0x00000000 ;__GPIO_MODULE_USART2_PD56+12
0x25AC	0x00000000 ;__GPIO_MODULE_USART2_PD56+16
0x25B0	0x00000000 ;__GPIO_MODULE_USART2_PD56+20
0x25B4	0x00000000 ;__GPIO_MODULE_USART2_PD56+24
0x25B8	0x00000000 ;__GPIO_MODULE_USART2_PD56+28
0x25BC	0x00000000 ;__GPIO_MODULE_USART2_PD56+32
0x25C0	0x00000000 ;__GPIO_MODULE_USART2_PD56+36
0x25C4	0x00000000 ;__GPIO_MODULE_USART2_PD56+40
0x25C8	0x00000000 ;__GPIO_MODULE_USART2_PD56+44
0x25CC	0x00000000 ;__GPIO_MODULE_USART2_PD56+48
0x25D0	0x00000818 ;__GPIO_MODULE_USART2_PD56+52
0x25D4	0x00000018 ;__GPIO_MODULE_USART2_PD56+56
0x25D8	0x00000000 ;__GPIO_MODULE_USART2_PD56+60
0x25DC	0x00000000 ;__GPIO_MODULE_USART2_PD56+64
0x25E0	0x00000000 ;__GPIO_MODULE_USART2_PD56+68
0x25E4	0x00000000 ;__GPIO_MODULE_USART2_PD56+72
0x25E8	0x00000000 ;__GPIO_MODULE_USART2_PD56+76
0x25EC	0x00000000 ;__GPIO_MODULE_USART2_PD56+80
0x25F0	0x00000000 ;__GPIO_MODULE_USART2_PD56+84
0x25F4	0x00000000 ;__GPIO_MODULE_USART2_PD56+88
0x25F8	0x00000000 ;__GPIO_MODULE_USART2_PD56+92
0x25FC	0x00000000 ;__GPIO_MODULE_USART2_PD56+96
0x2600	0x00000000 ;__GPIO_MODULE_USART2_PD56+100
0x2604	0x08000008 ;__GPIO_MODULE_USART2_PD56+104
; end of __GPIO_MODULE_USART2_PD56
;__Lib_GPIO_32F10x_Defs.c,726 :: __GPIO_MODULE_USART3_PD89 [108]
0x2608	0x00000038 ;__GPIO_MODULE_USART3_PD89+0
0x260C	0x00000039 ;__GPIO_MODULE_USART3_PD89+4
0x2610	0xFFFFFFFF ;__GPIO_MODULE_USART3_PD89+8
0x2614	0x00000000 ;__GPIO_MODULE_USART3_PD89+12
0x2618	0x00000000 ;__GPIO_MODULE_USART3_PD89+16
0x261C	0x00000000 ;__GPIO_MODULE_USART3_PD89+20
0x2620	0x00000000 ;__GPIO_MODULE_USART3_PD89+24
0x2624	0x00000000 ;__GPIO_MODULE_USART3_PD89+28
0x2628	0x00000000 ;__GPIO_MODULE_USART3_PD89+32
0x262C	0x00000000 ;__GPIO_MODULE_USART3_PD89+36
0x2630	0x00000000 ;__GPIO_MODULE_USART3_PD89+40
0x2634	0x00000000 ;__GPIO_MODULE_USART3_PD89+44
0x2638	0x00000000 ;__GPIO_MODULE_USART3_PD89+48
0x263C	0x00000818 ;__GPIO_MODULE_USART3_PD89+52
0x2640	0x00000018 ;__GPIO_MODULE_USART3_PD89+56
0x2644	0x00000000 ;__GPIO_MODULE_USART3_PD89+60
0x2648	0x00000000 ;__GPIO_MODULE_USART3_PD89+64
0x264C	0x00000000 ;__GPIO_MODULE_USART3_PD89+68
0x2650	0x00000000 ;__GPIO_MODULE_USART3_PD89+72
0x2654	0x00000000 ;__GPIO_MODULE_USART3_PD89+76
0x2658	0x00000000 ;__GPIO_MODULE_USART3_PD89+80
0x265C	0x00000000 ;__GPIO_MODULE_USART3_PD89+84
0x2660	0x00000000 ;__GPIO_MODULE_USART3_PD89+88
0x2664	0x00000000 ;__GPIO_MODULE_USART3_PD89+92
0x2668	0x00000000 ;__GPIO_MODULE_USART3_PD89+96
0x266C	0x00000000 ;__GPIO_MODULE_USART3_PD89+100
0x2670	0x08140030 ;__GPIO_MODULE_USART3_PD89+104
; end of __GPIO_MODULE_USART3_PD89
;__Lib_GPIO_32F10x_Defs.c,696 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x2674	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x2678	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x267C	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x2680	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x2684	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x2688	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x268C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x2690	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x2694	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x2698	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x269C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x26A0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x26A4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x26A8	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x26AC	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x26B0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x26B4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x26B8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x26BC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x26C0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x26C4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x26C8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x26CC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x26D0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x26D4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x26D8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x26DC	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_GPIO_32F10x_Defs.c,680 :: __GPIO_MODULE_I2C1_PB67 [108]
0x26E0	0x00000016 ;__GPIO_MODULE_I2C1_PB67+0
0x26E4	0x00000017 ;__GPIO_MODULE_I2C1_PB67+4
0x26E8	0xFFFFFFFF ;__GPIO_MODULE_I2C1_PB67+8
0x26EC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+12
0x26F0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+16
0x26F4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+20
0x26F8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+24
0x26FC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+28
0x2700	0x00000000 ;__GPIO_MODULE_I2C1_PB67+32
0x2704	0x00000000 ;__GPIO_MODULE_I2C1_PB67+36
0x2708	0x00000000 ;__GPIO_MODULE_I2C1_PB67+40
0x270C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+44
0x2710	0x00000000 ;__GPIO_MODULE_I2C1_PB67+48
0x2714	0x00000828 ;__GPIO_MODULE_I2C1_PB67+52
0x2718	0x00000828 ;__GPIO_MODULE_I2C1_PB67+56
0x271C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+60
0x2720	0x00000000 ;__GPIO_MODULE_I2C1_PB67+64
0x2724	0x00000000 ;__GPIO_MODULE_I2C1_PB67+68
0x2728	0x00000000 ;__GPIO_MODULE_I2C1_PB67+72
0x272C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+76
0x2730	0x00000000 ;__GPIO_MODULE_I2C1_PB67+80
0x2734	0x00000000 ;__GPIO_MODULE_I2C1_PB67+84
0x2738	0x00000000 ;__GPIO_MODULE_I2C1_PB67+88
0x273C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+92
0x2740	0x00000000 ;__GPIO_MODULE_I2C1_PB67+96
0x2744	0x00000000 ;__GPIO_MODULE_I2C1_PB67+100
0x2748	0x00000002 ;__GPIO_MODULE_I2C1_PB67+104
; end of __GPIO_MODULE_I2C1_PB67
;easymx_v7_STM32F107VC.c,47 :: __MIKROBUS1_GPIO [96]
0x274C	0x000018A5 ;__MIKROBUS1_GPIO+0
0x2750	0x000018B1 ;__MIKROBUS1_GPIO+4
0x2754	0x0000188D ;__MIKROBUS1_GPIO+8
0x2758	0x00001899 ;__MIKROBUS1_GPIO+12
0x275C	0x000018D5 ;__MIKROBUS1_GPIO+16
0x2760	0x000018E1 ;__MIKROBUS1_GPIO+20
0x2764	0x000018BD ;__MIKROBUS1_GPIO+24
0x2768	0x000018C9 ;__MIKROBUS1_GPIO+28
0x276C	0x00001E15 ;__MIKROBUS1_GPIO+32
0x2770	0x00001E21 ;__MIKROBUS1_GPIO+36
0x2774	0x00001DFD ;__MIKROBUS1_GPIO+40
0x2778	0x00001E09 ;__MIKROBUS1_GPIO+44
0x277C	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x2780	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x2784	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x2788	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x278C	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x2790	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x2794	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x2798	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x279C	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x27A0	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x27A4	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x27A8	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;Click_NO2_STM.c,0 :: ?ICS?lstr1_Click_NO2_STM [20]
0x27AC	0x202D2D2D ;?ICS?lstr1_Click_NO2_STM+0
0x27B0	0x74737953 ;?ICS?lstr1_Click_NO2_STM+4
0x27B4	0x69206D65 ;?ICS?lstr1_Click_NO2_STM+8
0x27B8	0x2074696E ;?ICS?lstr1_Click_NO2_STM+12
0x27BC	0x002D2D2D ;?ICS?lstr1_Click_NO2_STM+16
; end of ?ICS?lstr1_Click_NO2_STM
;,0 :: _initBlock_8 [32]
; Containing: ?ICS?lstr2_Click_NO2_STM [19]
;             ?ICS?lstr3_Click_NO2_STM [13]
0x27C0	0x20324F4E ;_initBlock_8+0 : ?ICS?lstr2_Click_NO2_STM at 0x27C0
0x27C4	0x69207369 ;_initBlock_8+4
0x27C8	0x6974696E ;_initBlock_8+8
0x27CC	0x7A696C61 ;_initBlock_8+12
0x27D0	0x4E006465 ;_initBlock_8+16 : ?ICS?lstr3_Click_NO2_STM at 0x27D3
0x27D4	0x7620324F ;_initBlock_8+20
0x27D8	0x65756C61 ;_initBlock_8+24
0x27DC	0x00203A20 ;_initBlock_8+28
; end of _initBlock_8
;,0 :: _initBlock_9 [31]
; Containing: ?ICS?lstr4_Click_NO2_STM [5]
;             ?ICS?lstr1___Lib_Conversions [4]
;             ?ICS?lstr2___Lib_Conversions [2]
;             ?ICS?lstr3___Lib_Conversions [4]
;             APBAHBPrescTable [16]
0x27E0	0x6D707020 ;_initBlock_9+0 : ?ICS?lstr4_Click_NO2_STM at 0x27E0
0x27E4	0x4E614E00 ;_initBlock_9+4 : ?ICS?lstr1___Lib_Conversions at 0x27E5
0x27E8	0x49003000 ;_initBlock_9+8 : ?ICS?lstr2___Lib_Conversions at 0x27E9 : ?ICS?lstr3___Lib_Conversions at 0x27EB
0x27EC	0x0000464E ;_initBlock_9+12 : APBAHBPrescTable at 0x27EF
0x27F0	0x01000000 ;_initBlock_9+16
0x27F4	0x01040302 ;_initBlock_9+20
0x27F8	0x06040302 ;_initBlock_9+24
0x27FC	0x090807 ;_initBlock_9+28
; end of _initBlock_9
;easymx_v7_STM32F107VC.c,15 :: __MIKROBUS1_I2C [12]
0x2800	0x00001325 ;__MIKROBUS1_I2C+0
0x2804	0x00001449 ;__MIKROBUS1_I2C+4
0x2808	0x0000108D ;__MIKROBUS1_I2C+8
; end of __MIKROBUS1_I2C
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2C1_TIMEOUT [4]
0x280C	0x00000000 ;?ICS__Lib_I2C_12__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2C1_TIMEOUT
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2C2_TIMEOUT [4]
0x2810	0x00000000 ;?ICS__Lib_I2C_12__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2C2_TIMEOUT
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2Cx_TIMEOUT [4]
0x2814	0x00000000 ;?ICS__Lib_I2C_12__I2Cx_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2Cx_TIMEOUT
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [26]    _I2Cx_Get_Status
0x016C      [24]    _I2Cx_Is_Idle
0x0184      [12]    _Get_Fosc_kHz
0x0190     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x0228     [140]    _GPIO_Clk_Enable
0x02B4    [1116]    _I2Cx_Read
0x0710     [272]    _GPIO_Alternate_Function_Enable
0x0820     [168]    _RCC_GetClocksFrequency
0x08C8      [36]    _ChekXForEvent
0x08EC     [144]    __Lib_I2C_12_I2Cx_Wait_For_Idle
0x097C     [408]    _I2Cx_Write
0x0B14      [22]    __Lib_UART_123_45_UARTx_Read
0x0B2C      [12]    __Lib_UART_123_45_UARTx_Data_Ready
0x0B38      [30]    __Lib_UART_123_45_UARTx_Write
0x0B58      [12]    __Lib_UART_123_45_UARTx_Tx_Idle
0x0B64     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x0DA8     [204]    _I2Cx_Start
0x0E74      [36]    _I2C2_Read
0x0E98     [500]    _GPIO_Config
0x108C      [36]    _I2C1_Read
0x10B0     [412]    _I2Cx_Init_Advanced
0x124C      [24]    _UART2_Tx_Idle
0x1264      [24]    _UART3_Data_Ready
0x127C      [24]    _UART3_Read
0x1294      [24]    _UART4_Data_Ready
0x12AC      [24]    _UART4_Tx_Idle
0x12C4      [24]    _UART3_Tx_Idle
0x12DC      [24]    _UART4_Read
0x12F4      [24]    _UART1_Data_Ready
0x130C      [24]    _UART1_Read
0x1324      [24]    _I2C1_Start
0x1340      [24]    _Delay_10us
0x1358      [24]    _UART2_Read
0x1370      [24]    _UART2_Data_Ready
0x1388      [24]    _I2C2_Start
0x13A0      [24]    _UART1_Tx_Idle
0x13B8      [28]    _UART5_Write
0x13D4      [40]    _UART3_Init_Advanced
0x13FC      [36]    _I2C2_Write
0x1420      [40]    _UART2_Init_Advanced
0x1448      [36]    _I2C1_Write
0x146C      [28]    _GPIO_Digital_Output
0x1488      [24]    _GPIO_Digital_Input
0x14A0      [28]    _I2C1_Init_Advanced
0x14BC      [36]    __no2_driver_hal_i2cRead
0x14E0      [28]    _UART2_Write
0x14FC      [28]    _UART1_Write
0x1518      [28]    _UART4_Write
0x1534      [28]    _UART3_Write
0x1550      [24]    _UART5_Read
0x1568      [24]    _UART5_Tx_Idle
0x1580      [40]    _UART1_Init_Advanced
0x15A8      [24]    _UART5_Data_Ready
0x15C0      [44]    __no2_driver_hal_i2cStart
0x15EC      [40]    _strcpy
0x1614     [104]    __Compare_FP
0x167C      [24]    __no2_driver_hal_gpioMap
0x1694      [28]    _no2_enable
0x16B0      [40]    __no2_driver_hal_i2cWrite
0x16D8      [48]    _no2_readADC
0x1708      [44]    __UnsignedIntegralToFloat
0x1734     [138]    __Mul_FP
0x17C0     [164]    __Div_FP
0x1864      [40]    __no2_driver_hal_i2cMap
0x188C      [12]    easymx_v7_STM32F107VC__setCS_1
0x1898      [12]    easymx_v7_STM32F107VC__setSCK_1
0x18A4      [12]    easymx_v7_STM32F107VC__setAN_1
0x18B0      [12]    easymx_v7_STM32F107VC__setRST_1
0x18BC      [12]    easymx_v7_STM32F107VC__setPWM_1
0x18C8      [12]    easymx_v7_STM32F107VC__setINT_1
0x18D4      [12]    easymx_v7_STM32F107VC__setMISO_1
0x18E0      [12]    easymx_v7_STM32F107VC__setMOSI_1
0x18EC     [440]    easymx_v7_STM32F107VC__gpioInit_1
0x1AA4      [56]    easymx_v7_STM32F107VC__log_init1
0x1ADC      [56]    easymx_v7_STM32F107VC__log_init2
0x1B14      [32]    easymx_v7_STM32F107VC__i2cInit_2
0x1B34      [32]    easymx_v7_STM32F107VC__i2cInit_1
0x1B54     [440]    easymx_v7_STM32F107VC__gpioInit_2
0x1D0C      [32]    easymx_v7_STM32F107VC__log_write
0x1D2C      [56]    easymx_v7_STM32F107VC__log_initUartA
0x1D64      [56]    easymx_v7_STM32F107VC__log_initUartB
0x1D9C      [12]    easymx_v7_STM32F107VC__setPWM_2
0x1DA8      [12]    easymx_v7_STM32F107VC__setINT_2
0x1DB4      [12]    easymx_v7_STM32F107VC__setMISO_2
0x1DC0      [12]    easymx_v7_STM32F107VC__setMOSI_2
0x1DCC      [12]    easymx_v7_STM32F107VC__setSCL_2
0x1DD8      [12]    easymx_v7_STM32F107VC__setSDA_2
0x1DE4      [12]    easymx_v7_STM32F107VC__setRX_2
0x1DF0      [12]    easymx_v7_STM32F107VC__setTX_2
0x1DFC      [12]    easymx_v7_STM32F107VC__setSCL_1
0x1E08      [12]    easymx_v7_STM32F107VC__setSDA_1
0x1E14      [12]    easymx_v7_STM32F107VC__setRX_1
0x1E20      [12]    easymx_v7_STM32F107VC__setTX_1
0x1E2C      [12]    easymx_v7_STM32F107VC__setAN_2
0x1E38      [12]    easymx_v7_STM32F107VC__setSCK_2
0x1E44      [12]    easymx_v7_STM32F107VC__setCS_2
0x1E50      [12]    easymx_v7_STM32F107VC__setRST_2
0x1E5C      [66]    _mikrobus_gpioInit
0x1EA0     [500]    _FloatToStr
0x2094      [48]    _mikrobus_i2cInit
0x20C4     [112]    _mikrobus_logWrite
0x2134      [48]    _no2_i2cDriverInit
0x2164      [60]    _no2_writeByte
0x21A0      [44]    _no2_getNO2ppm
0x21CC      [70]    _mikrobus_logInit
0x2214     [108]    __Lib_System_105_107_SystemClockSetDefault
0x2280      [20]    ___CC2DW
0x2294      [58]    ___FillZeros
0x22D0      [92]    _applicationTask
0x2330     [144]    _applicationInit
0x23C0      [92]    _systemInit
0x241C      [20]    __Lib_System_105_107_InitialSetUpFosc
0x2430       [8]    ___GenExcept
0x2438      [32]    _main
0x2458     [324]    __Lib_System_105_107_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000      [20]    ?lstr1_Click_NO2_STM
0x20000014      [19]    ?lstr2_Click_NO2_STM
0x20000027      [13]    ?lstr3_Click_NO2_STM
0x20000034       [5]    ?lstr4_Click_NO2_STM
0x20000039       [4]    ?lstr1___Lib_Conversions
0x2000003D       [2]    ?lstr2___Lib_Conversions
0x2000003F       [4]    ?lstr3___Lib_Conversions
0x20000043       [1]    __no2_driver__slaveAddress
0x20000044       [4]    __Lib_I2C_12__I2C1_TIMEOUT
0x20000048       [4]    __Lib_I2C_12__I2C2_TIMEOUT
0x2000004C       [4]    __Lib_I2C_12__I2Cx_TIMEOUT
0x20000050       [4]    _NO2_Value
0x20000054      [50]    _demoText
0x20000088       [4]    _logger
0x2000008C       [4]    ___System_CLOCK_IN_KHZ
0x20000090       [4]    _I2Cx_Timeout_Ptr
0x20000094       [4]    _I2C1_Timeout_Ptr
0x20000098       [4]    _I2C2_Timeout_Ptr
0x2000009C       [4]    _I2C_Start_Ptr
0x200000A0       [4]    _I2C_Read_Ptr
0x200000A4       [4]    _I2C_Write_Ptr
0x200000A8       [4]    _UART_Wr_Ptr
0x200000AC       [4]    _UART_Rd_Ptr
0x200000B0       [4]    _UART_Rdy_Ptr
0x200000B4       [4]    _UART_Tx_Idle_Ptr
0x200000B8       [4]    __no2_driver_hal_gpio_anSet
0x200000BC       [4]    __no2_driver_hal_gpio_rstSet
0x200000C0       [4]    __no2_driver_fp_i2cStart
0x200000C4       [4]    __no2_driver_fp_i2cWrite
0x200000C8       [4]    __no2_driver_fp_i2cRead
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x133C       [4]    __NO2_I2C_CFG
0x232C       [4]    __Lib_System_105_107_ADCPrescTable
0x259C     [108]    __GPIO_MODULE_USART2_PD56
0x2608     [108]    __GPIO_MODULE_USART3_PD89
0x2674     [108]    __GPIO_MODULE_USART1_PA9_10
0x26E0     [108]    __GPIO_MODULE_I2C1_PB67
0x274C      [96]    __MIKROBUS1_GPIO
0x27AC      [20]    ?ICS?lstr1_Click_NO2_STM
0x27C0      [19]    ?ICS?lstr2_Click_NO2_STM
0x27D3      [13]    ?ICS?lstr3_Click_NO2_STM
0x27E0       [5]    ?ICS?lstr4_Click_NO2_STM
0x27E5       [4]    ?ICS?lstr1___Lib_Conversions
0x27E9       [2]    ?ICS?lstr2___Lib_Conversions
0x27EB       [4]    ?ICS?lstr3___Lib_Conversions
0x27EF      [16]    __Lib_System_105_107_APBAHBPrescTable
0x2800      [12]    __MIKROBUS1_I2C
0x280C       [4]    ?ICS__Lib_I2C_12__I2C1_TIMEOUT
0x2810       [4]    ?ICS__Lib_I2C_12__I2C2_TIMEOUT
0x2814       [4]    ?ICS__Lib_I2C_12__I2Cx_TIMEOUT
