// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.263000,HLS_SYN_LAT=91,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=5,HLS_SYN_FF=1142,HLS_SYN_LUT=1102}" *)

module matmul_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_Addr_A,
        a_EN_A,
        a_WEN_A,
        a_Din_A,
        a_Dout_A,
        a_Clk_A,
        a_Rst_A,
        b_Addr_A,
        b_EN_A,
        b_WEN_A,
        b_Din_A,
        b_Dout_A,
        b_Clk_A,
        b_Rst_A,
        c_Addr_A,
        c_EN_A,
        c_WEN_A,
        c_Din_A,
        c_Dout_A,
        c_Clk_A,
        c_Rst_A
);

parameter    ap_ST_fsm_state1 = 6'b1;
parameter    ap_ST_fsm_pp0_stage0 = 6'b10;
parameter    ap_ST_fsm_pp0_stage1 = 6'b100;
parameter    ap_ST_fsm_pp0_stage2 = 6'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 6'b10000;
parameter    ap_ST_fsm_state32 = 6'b100000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv59_0 = 59'b00000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv61_1 = 61'b1;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv23_0 = 23'b00000000000000000000000;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_const_lv5_C = 5'b1100;
parameter    ap_const_lv32_5 = 32'b101;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_Addr_A;
output   a_EN_A;
output  [3:0] a_WEN_A;
output  [31:0] a_Din_A;
input  [31:0] a_Dout_A;
output   a_Clk_A;
output   a_Rst_A;
output  [31:0] b_Addr_A;
output   b_EN_A;
output  [3:0] b_WEN_A;
output  [31:0] b_Din_A;
input  [31:0] b_Dout_A;
output   b_Clk_A;
output   b_Rst_A;
output  [31:0] c_Addr_A;
output   c_EN_A;
output  [3:0] c_WEN_A;
output  [31:0] c_Din_A;
input  [31:0] c_Dout_A;
output   c_Clk_A;
output   c_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_EN_A;
reg b_EN_A;
reg c_EN_A;
reg[3:0] c_WEN_A;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [4:0] indvar_flatten_reg_176;
reg   [2:0] i_reg_187;
reg   [2:0] j_reg_198;
wire   [31:0] grp_fu_209_p2;
reg   [31:0] reg_230;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] exitcond_flatten_reg_769;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_769;
reg   [0:0] sel_tmp_reg_844;
reg   [0:0] ap_pipeline_reg_pp0_iter1_sel_tmp_reg_844;
wire   [0:0] ap_CS_fsm_pp0_stage3;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_769;
reg   [0:0] sel_tmp2_reg_878;
reg   [0:0] ap_pipeline_reg_pp0_iter2_sel_tmp2_reg_878;
wire   [0:0] ap_CS_fsm_pp0_stage2;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_769;
reg   [0:0] sel_tmp4_reg_907;
reg   [0:0] ap_pipeline_reg_pp0_iter5_sel_tmp4_reg_907;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter7;
reg   [0:0] ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_769;
reg   [0:0] sel_tmp6_reg_931;
reg   [0:0] ap_pipeline_reg_pp0_iter6_sel_tmp6_reg_931;
wire   [0:0] exitcond_flatten_fu_234_p2;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_769;
reg   [0:0] ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_769;
reg   [0:0] ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_769;
wire   [4:0] indvar_flatten_next_fu_240_p2;
reg   [4:0] indvar_flatten_next_reg_773;
reg    ap_enable_reg_pp0_iter0;
wire   [2:0] j_mid2_fu_258_p3;
reg   [2:0] j_mid2_reg_778;
wire   [2:0] tmp_mid2_v_fu_266_p3;
reg   [2:0] tmp_mid2_v_reg_787;
wire   [4:0] tmp_fu_274_p3;
reg   [4:0] tmp_reg_792;
reg   [31:0] a_load_reg_820;
reg   [31:0] b_load_reg_827;
wire   [0:0] sel_tmp_fu_424_p2;
reg   [31:0] a_load_1_reg_849;
reg   [31:0] b_load_1_reg_856;
wire   [5:0] tmp_47_fu_464_p2;
reg   [5:0] tmp_47_reg_873;
reg   [5:0] ap_pipeline_reg_pp0_iter1_tmp_47_reg_873;
reg   [5:0] ap_pipeline_reg_pp0_iter2_tmp_47_reg_873;
reg   [5:0] ap_pipeline_reg_pp0_iter3_tmp_47_reg_873;
reg   [5:0] ap_pipeline_reg_pp0_iter4_tmp_47_reg_873;
reg   [5:0] ap_pipeline_reg_pp0_iter5_tmp_47_reg_873;
reg   [5:0] ap_pipeline_reg_pp0_iter6_tmp_47_reg_873;
wire   [0:0] sel_tmp2_fu_552_p2;
reg   [0:0] ap_pipeline_reg_pp0_iter1_sel_tmp2_reg_878;
reg   [0:0] ap_pipeline_reg_pp0_iter3_sel_tmp2_reg_878;
reg   [31:0] a_load_2_reg_883;
reg   [31:0] b_load_2_reg_890;
wire   [2:0] j_1_fu_558_p2;
reg   [2:0] j_1_reg_897;
wire   [31:0] grp_fu_214_p2;
reg   [31:0] tmp_9_reg_902;
reg    ap_enable_reg_pp0_iter1;
wire   [0:0] sel_tmp4_fu_645_p2;
reg   [0:0] ap_pipeline_reg_pp0_iter2_sel_tmp4_reg_907;
reg   [0:0] ap_pipeline_reg_pp0_iter3_sel_tmp4_reg_907;
reg   [0:0] ap_pipeline_reg_pp0_iter4_sel_tmp4_reg_907;
reg   [31:0] a_load_3_reg_912;
reg   [31:0] b_load_3_reg_919;
reg   [31:0] tmp_9_1_reg_926;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_1_reg_926;
wire   [0:0] sel_tmp6_fu_733_p2;
reg   [0:0] ap_pipeline_reg_pp0_iter2_sel_tmp6_reg_931;
reg   [0:0] ap_pipeline_reg_pp0_iter3_sel_tmp6_reg_931;
reg   [0:0] ap_pipeline_reg_pp0_iter4_sel_tmp6_reg_931;
reg   [0:0] ap_pipeline_reg_pp0_iter5_sel_tmp6_reg_931;
reg   [31:0] tmp_9_2_reg_936;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_2_reg_936;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_9_2_reg_936;
reg   [31:0] tmp_9_3_reg_941;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_3_reg_941;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_9_3_reg_941;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_9_3_reg_941;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_9_3_reg_941;
wire   [31:0] tmp_s_fu_739_p3;
reg   [31:0] tmp_s_reg_946;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_s_reg_946;
wire   [31:0] tmp_1_1_fu_746_p3;
reg   [31:0] tmp_1_1_reg_952;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_1_1_reg_952;
wire   [31:0] tmp_1_2_fu_752_p3;
reg   [31:0] tmp_1_2_reg_958;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_1_2_reg_958;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter6;
reg   [4:0] indvar_flatten_phi_fu_180_p4;
reg   [2:0] i_phi_fu_191_p4;
reg   [2:0] j_phi_fu_202_p4;
wire   [63:0] tmp_5_fu_282_p1;
wire   [63:0] tmp_3_fu_287_p1;
wire   [63:0] tmp_16_fu_297_p3;
wire   [63:0] tmp_52_cast_fu_315_p1;
wire   [63:0] tmp_26_fu_325_p3;
wire   [63:0] tmp_45_fu_334_p3;
wire   [63:0] tmp_36_fu_438_p3;
wire   [63:0] tmp_54_cast_fu_459_p1;
wire   [63:0] tmp_55_cast_fu_758_p1;
reg   [31:0] a_Addr_A_orig;
reg   [31:0] b_Addr_A_orig;
wire   [31:0] c_Addr_A_orig;
reg   [31:0] grp_fu_209_p0;
reg   [31:0] grp_fu_209_p1;
reg   [31:0] grp_fu_220_p0;
reg   [31:0] grp_fu_225_p0;
wire   [0:0] exitcond_fu_252_p2;
wire   [2:0] i_1_fu_246_p2;
wire   [4:0] tmp_11_fu_292_p2;
wire   [3:0] tmp_3_cast_fu_306_p1;
wire   [3:0] tmp_41_fu_309_p2;
wire   [4:0] tmp_21_fu_320_p2;
wire   [31:0] a_load_to_int_fu_342_p1;
wire   [7:0] tmp_4_fu_345_p4;
wire   [22:0] tmp_48_fu_355_p1;
wire   [0:0] notrhs_fu_365_p2;
wire   [0:0] notlhs_fu_359_p2;
wire   [0:0] tmp_6_fu_371_p2;
wire   [0:0] grp_fu_220_p2;
wire   [31:0] b_load_to_int_fu_383_p1;
wire   [7:0] tmp_10_fu_386_p4;
wire   [22:0] tmp_49_fu_396_p1;
wire   [0:0] notrhs1_fu_406_p2;
wire   [0:0] notlhs1_fu_400_p2;
wire   [0:0] tmp_12_fu_412_p2;
wire   [0:0] grp_fu_225_p2;
wire   [0:0] tmp_8_fu_377_p2;
wire   [0:0] tmp_14_fu_418_p2;
wire   [4:0] tmp_31_fu_433_p2;
wire   [4:0] tmp_3_cast3_fu_450_p1;
wire   [4:0] tmp_46_fu_453_p2;
wire   [5:0] tmp_45_cast_fu_430_p1;
wire   [5:0] tmp_3_cast4_fu_447_p1;
wire   [31:0] a_load_1_to_int_fu_470_p1;
wire   [7:0] tmp_15_fu_473_p4;
wire   [22:0] tmp_50_fu_483_p1;
wire   [0:0] notrhs2_fu_493_p2;
wire   [0:0] notlhs2_fu_487_p2;
wire   [0:0] tmp_17_fu_499_p2;
wire   [31:0] b_load_1_to_int_fu_511_p1;
wire   [7:0] tmp_20_fu_514_p4;
wire   [22:0] tmp_51_fu_524_p1;
wire   [0:0] notrhs3_fu_534_p2;
wire   [0:0] notlhs3_fu_528_p2;
wire   [0:0] tmp_22_fu_540_p2;
wire   [0:0] tmp_19_fu_505_p2;
wire   [0:0] tmp_24_fu_546_p2;
wire   [31:0] a_load_2_to_int_fu_563_p1;
wire   [7:0] tmp_25_fu_566_p4;
wire   [22:0] tmp_52_fu_576_p1;
wire   [0:0] notrhs4_fu_586_p2;
wire   [0:0] notlhs4_fu_580_p2;
wire   [0:0] tmp_27_fu_592_p2;
wire   [31:0] b_load_2_to_int_fu_604_p1;
wire   [7:0] tmp_30_fu_607_p4;
wire   [22:0] tmp_53_fu_617_p1;
wire   [0:0] notrhs5_fu_627_p2;
wire   [0:0] notlhs5_fu_621_p2;
wire   [0:0] tmp_32_fu_633_p2;
wire   [0:0] tmp_29_fu_598_p2;
wire   [0:0] tmp_34_fu_639_p2;
wire   [31:0] a_load_3_to_int_fu_651_p1;
wire   [7:0] tmp_35_fu_654_p4;
wire   [22:0] tmp_54_fu_664_p1;
wire   [0:0] notrhs6_fu_674_p2;
wire   [0:0] notlhs6_fu_668_p2;
wire   [0:0] tmp_37_fu_680_p2;
wire   [31:0] b_load_3_to_int_fu_692_p1;
wire   [7:0] tmp_40_fu_695_p4;
wire   [22:0] tmp_55_fu_705_p1;
wire   [0:0] notrhs7_fu_715_p2;
wire   [0:0] notlhs7_fu_709_p2;
wire   [0:0] tmp_42_fu_721_p2;
wire   [0:0] tmp_39_fu_686_p2;
wire   [0:0] tmp_44_fu_727_p2;
wire   [0:0] ap_CS_fsm_state32;
reg   [5:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'b1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
end

matmul_hw_fadd_32bkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32bkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_209_p0),
    .din1(grp_fu_209_p1),
    .ce(1'b1),
    .dout(grp_fu_209_p2)
);

matmul_hw_fmul_32cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32cud_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_Dout_A),
    .din1(b_Dout_A),
    .ce(1'b1),
    .dout(grp_fu_214_p2)
);

matmul_hw_fcmp_32dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
matmul_hw_fcmp_32dEe_U3(
    .din0(grp_fu_220_p0),
    .din1(ap_const_lv32_0),
    .opcode(ap_const_lv5_1),
    .dout(grp_fu_220_p2)
);

matmul_hw_fcmp_32dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
matmul_hw_fcmp_32dEe_U4(
    .din0(grp_fu_225_p0),
    .din1(ap_const_lv32_0),
    .opcode(ap_const_lv5_1),
    .dout(grp_fu_225_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond_flatten_fu_234_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_769 == 1'b0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & ~(exitcond_flatten_reg_769 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_769 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_reg_187 <= tmp_mid2_v_reg_787;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_187 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_769 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_reg_176 <= indvar_flatten_next_reg_773;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_176 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_769 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_reg_198 <= j_1_reg_897;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_198 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_769 == 1'b0))) begin
        a_load_1_reg_849 <= a_Dout_A;
        b_load_1_reg_856 <= b_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_769 == 1'b0))) begin
        a_load_2_reg_883 <= a_Dout_A;
        b_load_2_reg_890 <= b_Dout_A;
        j_1_reg_897 <= j_1_fu_558_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_769 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        a_load_3_reg_912 <= a_Dout_A;
        b_load_3_reg_919 <= b_Dout_A;
        tmp_9_reg_902 <= grp_fu_214_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_769 == 1'b0))) begin
        a_load_reg_820 <= a_Dout_A;
        b_load_reg_827 <= b_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_769 <= exitcond_flatten_reg_769;
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_769 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_769;
        ap_pipeline_reg_pp0_iter2_sel_tmp4_reg_907 <= sel_tmp4_reg_907;
        ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_769 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_769;
        ap_pipeline_reg_pp0_iter3_sel_tmp4_reg_907 <= ap_pipeline_reg_pp0_iter2_sel_tmp4_reg_907;
        ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_769 <= ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_769;
        ap_pipeline_reg_pp0_iter4_sel_tmp4_reg_907 <= ap_pipeline_reg_pp0_iter3_sel_tmp4_reg_907;
        ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_769 <= ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_769;
        ap_pipeline_reg_pp0_iter5_sel_tmp4_reg_907 <= ap_pipeline_reg_pp0_iter4_sel_tmp4_reg_907;
        ap_pipeline_reg_pp0_iter5_tmp_1_1_reg_952 <= tmp_1_1_reg_952;
        ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_769 <= ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_769;
        ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_769 <= ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_769;
        exitcond_flatten_reg_769 <= exitcond_flatten_fu_234_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
        ap_pipeline_reg_pp0_iter1_sel_tmp2_reg_878 <= sel_tmp2_reg_878;
        ap_pipeline_reg_pp0_iter1_tmp_47_reg_873 <= tmp_47_reg_873;
        ap_pipeline_reg_pp0_iter2_sel_tmp2_reg_878 <= ap_pipeline_reg_pp0_iter1_sel_tmp2_reg_878;
        ap_pipeline_reg_pp0_iter2_tmp_47_reg_873 <= ap_pipeline_reg_pp0_iter1_tmp_47_reg_873;
        ap_pipeline_reg_pp0_iter2_tmp_9_3_reg_941 <= tmp_9_3_reg_941;
        ap_pipeline_reg_pp0_iter3_sel_tmp2_reg_878 <= ap_pipeline_reg_pp0_iter2_sel_tmp2_reg_878;
        ap_pipeline_reg_pp0_iter3_tmp_47_reg_873 <= ap_pipeline_reg_pp0_iter2_tmp_47_reg_873;
        ap_pipeline_reg_pp0_iter3_tmp_9_3_reg_941 <= ap_pipeline_reg_pp0_iter2_tmp_9_3_reg_941;
        ap_pipeline_reg_pp0_iter4_tmp_47_reg_873 <= ap_pipeline_reg_pp0_iter3_tmp_47_reg_873;
        ap_pipeline_reg_pp0_iter4_tmp_9_3_reg_941 <= ap_pipeline_reg_pp0_iter3_tmp_9_3_reg_941;
        ap_pipeline_reg_pp0_iter5_tmp_47_reg_873 <= ap_pipeline_reg_pp0_iter4_tmp_47_reg_873;
        ap_pipeline_reg_pp0_iter5_tmp_9_3_reg_941 <= ap_pipeline_reg_pp0_iter4_tmp_9_3_reg_941;
        ap_pipeline_reg_pp0_iter6_tmp_1_2_reg_958 <= tmp_1_2_reg_958;
        ap_pipeline_reg_pp0_iter6_tmp_47_reg_873 <= ap_pipeline_reg_pp0_iter5_tmp_47_reg_873;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
        ap_pipeline_reg_pp0_iter1_sel_tmp_reg_844 <= sel_tmp_reg_844;
        ap_pipeline_reg_pp0_iter2_tmp_9_2_reg_936 <= tmp_9_2_reg_936;
        ap_pipeline_reg_pp0_iter3_tmp_9_2_reg_936 <= ap_pipeline_reg_pp0_iter2_tmp_9_2_reg_936;
        ap_pipeline_reg_pp0_iter3_tmp_s_reg_946 <= tmp_s_reg_946;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
        ap_pipeline_reg_pp0_iter2_sel_tmp6_reg_931 <= sel_tmp6_reg_931;
        ap_pipeline_reg_pp0_iter2_tmp_9_1_reg_926 <= tmp_9_1_reg_926;
        ap_pipeline_reg_pp0_iter3_sel_tmp6_reg_931 <= ap_pipeline_reg_pp0_iter2_sel_tmp6_reg_931;
        ap_pipeline_reg_pp0_iter4_sel_tmp6_reg_931 <= ap_pipeline_reg_pp0_iter3_sel_tmp6_reg_931;
        ap_pipeline_reg_pp0_iter5_sel_tmp6_reg_931 <= ap_pipeline_reg_pp0_iter4_sel_tmp6_reg_931;
        ap_pipeline_reg_pp0_iter6_sel_tmp6_reg_931 <= ap_pipeline_reg_pp0_iter5_sel_tmp6_reg_931;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        indvar_flatten_next_reg_773 <= indvar_flatten_next_fu_240_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_234_p2))) begin
        j_mid2_reg_778 <= j_mid2_fu_258_p3;
        tmp_reg_792[4 : 2] <= tmp_fu_274_p3[4 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter2) & (ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_769 == 1'b0) & (1'b0 == ap_pipeline_reg_pp0_iter1_sel_tmp_reg_844)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_769) & (1'b0 == ap_pipeline_reg_pp0_iter2_sel_tmp2_reg_878)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_769) & (1'b0 == ap_pipeline_reg_pp0_iter5_sel_tmp4_reg_907)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter7) & (1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_769) & (1'b0 == ap_pipeline_reg_pp0_iter6_sel_tmp6_reg_931)))) begin
        reg_230 <= grp_fu_209_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_769 == 1'b0))) begin
        sel_tmp2_reg_878 <= sel_tmp2_fu_552_p2;
        tmp_47_reg_873 <= tmp_47_fu_464_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_769 == 1'b0))) begin
        sel_tmp4_reg_907 <= sel_tmp4_fu_645_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_769))) begin
        sel_tmp6_reg_931 <= sel_tmp6_fu_733_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_769 == 1'b0))) begin
        sel_tmp_reg_844 <= sel_tmp_fu_424_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_769) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_1_1_reg_952 <= tmp_1_1_fu_746_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_769))) begin
        tmp_1_2_reg_958 <= tmp_1_2_fu_752_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_769))) begin
        tmp_9_1_reg_926 <= grp_fu_214_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_769))) begin
        tmp_9_2_reg_936 <= grp_fu_214_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_769))) begin
        tmp_9_3_reg_941 <= grp_fu_214_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond_flatten_fu_234_p2))) begin
        tmp_mid2_v_reg_787 <= tmp_mid2_v_fu_266_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_769 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_s_reg_946 <= tmp_s_fu_739_p3;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_Addr_A_orig = tmp_36_fu_438_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_Addr_A_orig = tmp_26_fu_325_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_Addr_A_orig = tmp_16_fu_297_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_Addr_A_orig = tmp_5_fu_282_p1;
        end else begin
            a_Addr_A_orig = 'bx;
        end
    end else begin
        a_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter0)))) begin
        a_EN_A = 1'b1;
    end else begin
        a_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_Addr_A_orig = tmp_54_cast_fu_459_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_Addr_A_orig = tmp_45_fu_334_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_Addr_A_orig = tmp_52_cast_fu_315_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_Addr_A_orig = tmp_3_fu_287_p1;
        end else begin
            b_Addr_A_orig = 'bx;
        end
    end else begin
        b_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter0)))) begin
        b_EN_A = 1'b1;
    end else begin
        b_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        c_EN_A = 1'b1;
    end else begin
        c_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter7) & (1'b0 == ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_769))) begin
        c_WEN_A = ap_const_lv4_F;
    end else begin
        c_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        grp_fu_209_p0 = tmp_1_2_reg_958;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_209_p0 = tmp_1_1_reg_952;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_209_p0 = tmp_s_reg_946;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_209_p0 = tmp_9_reg_902;
    end else begin
        grp_fu_209_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        grp_fu_209_p1 = ap_pipeline_reg_pp0_iter5_tmp_9_3_reg_941;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_209_p1 = ap_pipeline_reg_pp0_iter3_tmp_9_2_reg_936;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_209_p1 = ap_pipeline_reg_pp0_iter2_tmp_9_1_reg_926;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_209_p1 = ap_const_lv32_0;
    end else begin
        grp_fu_209_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_220_p0 = a_load_3_reg_912;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_220_p0 = a_load_2_reg_883;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        grp_fu_220_p0 = a_load_1_reg_849;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        grp_fu_220_p0 = a_load_reg_820;
    end else begin
        grp_fu_220_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_225_p0 = b_load_3_reg_919;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_225_p0 = b_load_2_reg_890;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        grp_fu_225_p0 = b_load_1_reg_856;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        grp_fu_225_p0 = b_load_reg_827;
    end else begin
        grp_fu_225_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_769 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_phi_fu_191_p4 = tmp_mid2_v_reg_787;
    end else begin
        i_phi_fu_191_p4 = i_reg_187;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_769 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_phi_fu_180_p4 = indvar_flatten_next_reg_773;
    end else begin
        indvar_flatten_phi_fu_180_p4 = indvar_flatten_reg_176;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_769 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_phi_fu_202_p4 = j_1_reg_897;
    end else begin
        j_phi_fu_202_p4 = j_reg_198;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_flatten_fu_234_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter7) & ~(1'b1 == ap_enable_reg_pp0_iter6))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage3;
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_Addr_A = a_Addr_A_orig << ap_const_lv32_2;

assign a_Clk_A = ap_clk;

assign a_Din_A = ap_const_lv32_0;

assign a_Rst_A = ap_rst;

assign a_WEN_A = ap_const_lv4_0;

assign a_load_1_to_int_fu_470_p1 = a_load_1_reg_849;

assign a_load_2_to_int_fu_563_p1 = a_load_2_reg_883;

assign a_load_3_to_int_fu_651_p1 = a_load_3_reg_912;

assign a_load_to_int_fu_342_p1 = a_load_reg_820;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state32 = ap_CS_fsm[ap_const_lv32_5];

assign b_Addr_A = b_Addr_A_orig << ap_const_lv32_2;

assign b_Clk_A = ap_clk;

assign b_Din_A = ap_const_lv32_0;

assign b_Rst_A = ap_rst;

assign b_WEN_A = ap_const_lv4_0;

assign b_load_1_to_int_fu_511_p1 = b_load_1_reg_856;

assign b_load_2_to_int_fu_604_p1 = b_load_2_reg_890;

assign b_load_3_to_int_fu_692_p1 = b_load_3_reg_919;

assign b_load_to_int_fu_383_p1 = b_load_reg_827;

assign c_Addr_A = c_Addr_A_orig << ap_const_lv32_2;

assign c_Addr_A_orig = tmp_55_cast_fu_758_p1;

assign c_Clk_A = ap_clk;

assign c_Din_A = ((ap_pipeline_reg_pp0_iter6_sel_tmp6_reg_931[0:0] === 1'b1) ? ap_pipeline_reg_pp0_iter6_tmp_1_2_reg_958 : reg_230);

assign c_Rst_A = ap_rst;

assign exitcond_flatten_fu_234_p2 = ((indvar_flatten_phi_fu_180_p4 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond_fu_252_p2 = ((j_phi_fu_202_p4 == ap_const_lv3_4) ? 1'b1 : 1'b0);

assign i_1_fu_246_p2 = (ap_const_lv3_1 + i_phi_fu_191_p4);

assign indvar_flatten_next_fu_240_p2 = (indvar_flatten_phi_fu_180_p4 + ap_const_lv5_1);

assign j_1_fu_558_p2 = (ap_const_lv3_1 + j_mid2_reg_778);

assign j_mid2_fu_258_p3 = ((exitcond_fu_252_p2[0:0] === 1'b1) ? ap_const_lv3_0 : j_phi_fu_202_p4);

assign notlhs1_fu_400_p2 = ((tmp_10_fu_386_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs2_fu_487_p2 = ((tmp_15_fu_473_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs3_fu_528_p2 = ((tmp_20_fu_514_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs4_fu_580_p2 = ((tmp_25_fu_566_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs5_fu_621_p2 = ((tmp_30_fu_607_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs6_fu_668_p2 = ((tmp_35_fu_654_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs7_fu_709_p2 = ((tmp_40_fu_695_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs_fu_359_p2 = ((tmp_4_fu_345_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notrhs1_fu_406_p2 = ((tmp_49_fu_396_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs2_fu_493_p2 = ((tmp_50_fu_483_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs3_fu_534_p2 = ((tmp_51_fu_524_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs4_fu_586_p2 = ((tmp_52_fu_576_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs5_fu_627_p2 = ((tmp_53_fu_617_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs6_fu_674_p2 = ((tmp_54_fu_664_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs7_fu_715_p2 = ((tmp_55_fu_705_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs_fu_365_p2 = ((tmp_48_fu_355_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign sel_tmp2_fu_552_p2 = (tmp_19_fu_505_p2 | tmp_24_fu_546_p2);

assign sel_tmp4_fu_645_p2 = (tmp_29_fu_598_p2 | tmp_34_fu_639_p2);

assign sel_tmp6_fu_733_p2 = (tmp_39_fu_686_p2 | tmp_44_fu_727_p2);

assign sel_tmp_fu_424_p2 = (tmp_8_fu_377_p2 | tmp_14_fu_418_p2);

assign tmp_10_fu_386_p4 = {{b_load_to_int_fu_383_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_11_fu_292_p2 = (tmp_reg_792 | ap_const_lv5_1);

assign tmp_12_fu_412_p2 = (notrhs1_fu_406_p2 | notlhs1_fu_400_p2);

assign tmp_14_fu_418_p2 = (tmp_12_fu_412_p2 & grp_fu_225_p2);

assign tmp_15_fu_473_p4 = {{a_load_1_to_int_fu_470_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_16_fu_297_p3 = {{ap_const_lv59_0}, {tmp_11_fu_292_p2}};

assign tmp_17_fu_499_p2 = (notrhs2_fu_493_p2 | notlhs2_fu_487_p2);

assign tmp_19_fu_505_p2 = (tmp_17_fu_499_p2 & grp_fu_220_p2);

assign tmp_1_1_fu_746_p3 = ((ap_pipeline_reg_pp0_iter3_sel_tmp2_reg_878[0:0] === 1'b1) ? ap_pipeline_reg_pp0_iter3_tmp_s_reg_946 : reg_230);

assign tmp_1_2_fu_752_p3 = ((ap_pipeline_reg_pp0_iter5_sel_tmp4_reg_907[0:0] === 1'b1) ? ap_pipeline_reg_pp0_iter5_tmp_1_1_reg_952 : reg_230);

assign tmp_20_fu_514_p4 = {{b_load_1_to_int_fu_511_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_21_fu_320_p2 = (tmp_reg_792 | ap_const_lv5_2);

assign tmp_22_fu_540_p2 = (notrhs3_fu_534_p2 | notlhs3_fu_528_p2);

assign tmp_24_fu_546_p2 = (tmp_22_fu_540_p2 & grp_fu_225_p2);

assign tmp_25_fu_566_p4 = {{a_load_2_to_int_fu_563_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_26_fu_325_p3 = {{ap_const_lv59_0}, {tmp_21_fu_320_p2}};

assign tmp_27_fu_592_p2 = (notrhs4_fu_586_p2 | notlhs4_fu_580_p2);

assign tmp_29_fu_598_p2 = (tmp_27_fu_592_p2 & grp_fu_220_p2);

assign tmp_30_fu_607_p4 = {{b_load_2_to_int_fu_604_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_31_fu_433_p2 = (tmp_reg_792 | ap_const_lv5_3);

assign tmp_32_fu_633_p2 = (notrhs5_fu_627_p2 | notlhs5_fu_621_p2);

assign tmp_34_fu_639_p2 = (tmp_32_fu_633_p2 & grp_fu_225_p2);

assign tmp_35_fu_654_p4 = {{a_load_3_to_int_fu_651_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_36_fu_438_p3 = {{ap_const_lv59_0}, {tmp_31_fu_433_p2}};

assign tmp_37_fu_680_p2 = (notrhs6_fu_674_p2 | notlhs6_fu_668_p2);

assign tmp_39_fu_686_p2 = (tmp_37_fu_680_p2 & grp_fu_220_p2);

assign tmp_3_cast3_fu_450_p1 = j_mid2_reg_778;

assign tmp_3_cast4_fu_447_p1 = j_mid2_reg_778;

assign tmp_3_cast_fu_306_p1 = j_mid2_reg_778;

assign tmp_3_fu_287_p1 = j_mid2_fu_258_p3;

assign tmp_40_fu_695_p4 = {{b_load_3_to_int_fu_692_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_41_fu_309_p2 = (ap_const_lv4_4 + tmp_3_cast_fu_306_p1);

assign tmp_42_fu_721_p2 = (notrhs7_fu_715_p2 | notlhs7_fu_709_p2);

assign tmp_44_fu_727_p2 = (tmp_42_fu_721_p2 & grp_fu_225_p2);

assign tmp_45_cast_fu_430_p1 = tmp_reg_792;

assign tmp_45_fu_334_p3 = {{ap_const_lv61_1}, {j_mid2_reg_778}};

assign tmp_46_fu_453_p2 = (ap_const_lv5_C + tmp_3_cast3_fu_450_p1);

assign tmp_47_fu_464_p2 = (tmp_45_cast_fu_430_p1 + tmp_3_cast4_fu_447_p1);

assign tmp_48_fu_355_p1 = a_load_to_int_fu_342_p1[22:0];

assign tmp_49_fu_396_p1 = b_load_to_int_fu_383_p1[22:0];

assign tmp_4_fu_345_p4 = {{a_load_to_int_fu_342_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_50_fu_483_p1 = a_load_1_to_int_fu_470_p1[22:0];

assign tmp_51_fu_524_p1 = b_load_1_to_int_fu_511_p1[22:0];

assign tmp_52_cast_fu_315_p1 = tmp_41_fu_309_p2;

assign tmp_52_fu_576_p1 = a_load_2_to_int_fu_563_p1[22:0];

assign tmp_53_fu_617_p1 = b_load_2_to_int_fu_604_p1[22:0];

assign tmp_54_cast_fu_459_p1 = tmp_46_fu_453_p2;

assign tmp_54_fu_664_p1 = a_load_3_to_int_fu_651_p1[22:0];

assign tmp_55_cast_fu_758_p1 = ap_pipeline_reg_pp0_iter6_tmp_47_reg_873;

assign tmp_55_fu_705_p1 = b_load_3_to_int_fu_692_p1[22:0];

assign tmp_5_fu_282_p1 = tmp_fu_274_p3;

assign tmp_6_fu_371_p2 = (notrhs_fu_365_p2 | notlhs_fu_359_p2);

assign tmp_8_fu_377_p2 = (tmp_6_fu_371_p2 & grp_fu_220_p2);

assign tmp_fu_274_p3 = {{tmp_mid2_v_fu_266_p3}, {ap_const_lv2_0}};

assign tmp_mid2_v_fu_266_p3 = ((exitcond_fu_252_p2[0:0] === 1'b1) ? i_1_fu_246_p2 : i_phi_fu_191_p4);

assign tmp_s_fu_739_p3 = ((ap_pipeline_reg_pp0_iter1_sel_tmp_reg_844[0:0] === 1'b1) ? ap_const_lv32_0 : reg_230);

always @ (posedge ap_clk) begin
    tmp_reg_792[1:0] <= 2'b00;
end

endmodule //matmul_hw
