Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 10 22:35:26 2024
| Host         : adina running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.376        0.000                      0                 1536        0.027        0.000                      0                 1536        3.750        0.000                       0                   959  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.376        0.000                      0                 1536        0.027        0.000                      0                 1536        3.750        0.000                       0                   959  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 MemToReg_MEM_WB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IDComponent/regFileComponent/reg_file_reg[7][6]/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 0.773ns (14.812%)  route 4.446ns (85.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.887ns = ( 10.887 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=17, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  MemToReg_MEM_WB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.478     5.806 r  MemToReg_MEM_WB_reg/Q
                         net (fo=32, routed)          1.666     7.472    IDComponent/regFileComponent/MemToReg_MEM_WB
    SLICE_X11Y100        LUT3 (Prop_lut3_I2_O)        0.295     7.767 r  IDComponent/regFileComponent/reg_file_reg[0][6]_i_1/O
                         net (fo=17, routed)          2.779    10.547    IDComponent/regFileComponent/D[6]
    SLICE_X14Y95         LDCE                                         r  IDComponent/regFileComponent/reg_file_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=17, routed)          2.250     8.661    mpgComponent/clk_IBUF
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.100     8.761 r  mpgComponent/n_6_798_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514     9.275    n_6_798_BUFG_inst_n_7
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.366 r  n_6_798_BUFG_inst/O
                         net (fo=32, routed)          1.521    10.887    IDComponent/regFileComponent/RD1_ID_EX[31]_i_5_3[0]
    SLICE_X14Y95         LDCE                                         r  IDComponent/regFileComponent/reg_file_reg[7][6]/G
                         clock pessimism              0.071    10.958    
                         clock uncertainty           -0.035    10.923    
  -------------------------------------------------------------------
                         required time                         10.923    
                         arrival time                         -10.547    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 MemToReg_MEM_WB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IDComponent/regFileComponent/reg_file_reg[1][6]/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 0.773ns (14.921%)  route 4.408ns (85.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 10.868 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=17, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  MemToReg_MEM_WB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.478     5.806 r  MemToReg_MEM_WB_reg/Q
                         net (fo=32, routed)          1.666     7.472    IDComponent/regFileComponent/MemToReg_MEM_WB
    SLICE_X11Y100        LUT3 (Prop_lut3_I2_O)        0.295     7.767 r  IDComponent/regFileComponent/reg_file_reg[0][6]_i_1/O
                         net (fo=17, routed)          2.741    10.508    IDComponent/regFileComponent/D[6]
    SLICE_X11Y93         LDCE                                         r  IDComponent/regFileComponent/reg_file_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=17, routed)          2.103     8.514    mpgComponent/clk_IBUF
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100     8.615 r  mpgComponent/n_0_795_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     9.253    n_0_795_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.344 r  n_0_795_BUFG_inst/O
                         net (fo=32, routed)          1.524    10.868    IDComponent/regFileComponent/RD1_ID_EX[31]_i_4_0[0]
    SLICE_X11Y93         LDCE                                         r  IDComponent/regFileComponent/reg_file_reg[1][6]/G
                         clock pessimism              0.071    10.939    
                         clock uncertainty           -0.035    10.903    
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                         -10.508    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 MemToReg_MEM_WB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IDComponent/regFileComponent/reg_file_reg[10][6]/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 0.773ns (14.768%)  route 4.461ns (85.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 10.960 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=17, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  MemToReg_MEM_WB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.478     5.806 r  MemToReg_MEM_WB_reg/Q
                         net (fo=32, routed)          1.666     7.472    IDComponent/regFileComponent/MemToReg_MEM_WB
    SLICE_X11Y100        LUT3 (Prop_lut3_I2_O)        0.295     7.767 r  IDComponent/regFileComponent/reg_file_reg[0][6]_i_1/O
                         net (fo=17, routed)          2.795    10.562    IDComponent/regFileComponent/D[6]
    SLICE_X10Y93         LDCE                                         r  IDComponent/regFileComponent/reg_file_reg[10][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=17, routed)          2.202     8.613    mpgComponent/clk_IBUF
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.100     8.713 r  mpgComponent/n_9_789_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.632     9.345    n_9_789_BUFG_inst_n_10
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     9.436 r  n_9_789_BUFG_inst/O
                         net (fo=32, routed)          1.524    10.960    IDComponent/regFileComponent/RD1_ID_EX[31]_i_6_2[0]
    SLICE_X10Y93         LDCE                                         r  IDComponent/regFileComponent/reg_file_reg[10][6]/G
                         clock pessimism              0.071    11.031    
                         clock uncertainty           -0.035    10.995    
  -------------------------------------------------------------------
                         required time                         10.995    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 MemToReg_MEM_WB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IDComponent/regFileComponent/reg_file_reg[9][10]/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 0.773ns (14.819%)  route 4.443ns (85.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 10.952 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=17, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  MemToReg_MEM_WB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.478     5.806 r  MemToReg_MEM_WB_reg/Q
                         net (fo=32, routed)          1.413     7.219    IDComponent/regFileComponent/MemToReg_MEM_WB
    SLICE_X12Y104        LUT3 (Prop_lut3_I2_O)        0.295     7.514 r  IDComponent/regFileComponent/reg_file_reg[0][10]_i_1/O
                         net (fo=17, routed)          3.030    10.544    IDComponent/regFileComponent/D[10]
    SLICE_X15Y101        LDCE                                         r  IDComponent/regFileComponent/reg_file_reg[9][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=17, routed)          2.195     8.606    mpgComponent/clk_IBUF
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100     8.706 r  mpgComponent/n_8_799_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.643     9.349    n_8_799_BUFG_inst_n_9
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     9.440 r  n_8_799_BUFG_inst/O
                         net (fo=32, routed)          1.512    10.952    IDComponent/regFileComponent/RD1_ID_EX[31]_i_6_1[0]
    SLICE_X15Y101        LDCE                                         r  IDComponent/regFileComponent/reg_file_reg[9][10]/G
                         clock pessimism              0.071    11.022    
                         clock uncertainty           -0.035    10.987    
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 MemToReg_MEM_WB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IDComponent/regFileComponent/reg_file_reg[10][10]/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.194ns  (logic 0.773ns (14.881%)  route 4.421ns (85.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.947ns = ( 10.947 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=17, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  MemToReg_MEM_WB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.478     5.806 r  MemToReg_MEM_WB_reg/Q
                         net (fo=32, routed)          1.413     7.219    IDComponent/regFileComponent/MemToReg_MEM_WB
    SLICE_X12Y104        LUT3 (Prop_lut3_I2_O)        0.295     7.514 r  IDComponent/regFileComponent/reg_file_reg[0][10]_i_1/O
                         net (fo=17, routed)          3.008    10.522    IDComponent/regFileComponent/D[10]
    SLICE_X15Y103        LDCE                                         r  IDComponent/regFileComponent/reg_file_reg[10][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=17, routed)          2.202     8.613    mpgComponent/clk_IBUF
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.100     8.713 r  mpgComponent/n_9_789_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.632     9.345    n_9_789_BUFG_inst_n_10
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     9.436 r  n_9_789_BUFG_inst/O
                         net (fo=32, routed)          1.511    10.947    IDComponent/regFileComponent/RD1_ID_EX[31]_i_6_2[0]
    SLICE_X15Y103        LDCE                                         r  IDComponent/regFileComponent/reg_file_reg[10][10]/G
                         clock pessimism              0.071    11.017    
                         clock uncertainty           -0.035    10.982    
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                         -10.522    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 MemToReg_MEM_WB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IDComponent/regFileComponent/reg_file_reg[8][10]/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.773ns (14.977%)  route 4.388ns (85.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.951ns = ( 10.951 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=17, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  MemToReg_MEM_WB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.478     5.806 r  MemToReg_MEM_WB_reg/Q
                         net (fo=32, routed)          1.413     7.219    IDComponent/regFileComponent/MemToReg_MEM_WB
    SLICE_X12Y104        LUT3 (Prop_lut3_I2_O)        0.295     7.514 r  IDComponent/regFileComponent/reg_file_reg[0][10]_i_1/O
                         net (fo=17, routed)          2.975    10.489    IDComponent/regFileComponent/D[10]
    SLICE_X11Y104        LDCE                                         r  IDComponent/regFileComponent/reg_file_reg[8][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=17, routed)          2.203     8.614    mpgComponent/clk_IBUF
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.100     8.714 r  mpgComponent/n_7_790_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.632     9.346    n_7_790_BUFG_inst_n_8
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.437 r  n_7_790_BUFG_inst/O
                         net (fo=32, routed)          1.514    10.951    IDComponent/regFileComponent/RD1_ID_EX[31]_i_6_0[0]
    SLICE_X11Y104        LDCE                                         r  IDComponent/regFileComponent/reg_file_reg[8][10]/G
                         clock pessimism              0.071    11.021    
                         clock uncertainty           -0.035    10.986    
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                         -10.489    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 MemToReg_MEM_WB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IDComponent/regFileComponent/reg_file_reg[4][6]/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 0.773ns (15.302%)  route 4.279ns (84.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.848ns = ( 10.848 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=17, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  MemToReg_MEM_WB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.478     5.806 r  MemToReg_MEM_WB_reg/Q
                         net (fo=32, routed)          1.666     7.472    IDComponent/regFileComponent/MemToReg_MEM_WB
    SLICE_X11Y100        LUT3 (Prop_lut3_I2_O)        0.295     7.767 r  IDComponent/regFileComponent/reg_file_reg[0][6]_i_1/O
                         net (fo=17, routed)          2.612    10.379    IDComponent/regFileComponent/D[6]
    SLICE_X9Y92          LDCE                                         r  IDComponent/regFileComponent/reg_file_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=17, routed)          2.200     8.611    mpgComponent/clk_IBUF
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100     8.711 r  mpgComponent/n_3_792_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.525     9.236    n_3_792_BUFG_inst_n_4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.327 r  n_3_792_BUFG_inst/O
                         net (fo=32, routed)          1.520    10.848    IDComponent/regFileComponent/RD1_ID_EX[31]_i_5_0[0]
    SLICE_X9Y92          LDCE                                         r  IDComponent/regFileComponent/reg_file_reg[4][6]/G
                         clock pessimism              0.071    10.918    
                         clock uncertainty           -0.035    10.883    
  -------------------------------------------------------------------
                         required time                         10.883    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 MemToReg_MEM_WB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IDComponent/regFileComponent/reg_file_reg[11][6]/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 0.773ns (15.763%)  route 4.131ns (84.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 10.708 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=17, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  MemToReg_MEM_WB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.478     5.806 r  MemToReg_MEM_WB_reg/Q
                         net (fo=32, routed)          1.666     7.472    IDComponent/regFileComponent/MemToReg_MEM_WB
    SLICE_X11Y100        LUT3 (Prop_lut3_I2_O)        0.295     7.767 r  IDComponent/regFileComponent/reg_file_reg[0][6]_i_1/O
                         net (fo=17, routed)          2.464    10.232    IDComponent/regFileComponent/D[6]
    SLICE_X9Y93          LDCE                                         r  IDComponent/regFileComponent/reg_file_reg[11][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=17, routed)          2.074     8.485    mpgComponent/clk_IBUF
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100     8.585 r  mpgComponent/n_10_800_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     9.096    n_10_800_BUFG_inst_n_11
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.187 r  n_10_800_BUFG_inst/O
                         net (fo=32, routed)          1.521    10.708    IDComponent/regFileComponent/RD1_ID_EX[31]_i_6_3[0]
    SLICE_X9Y93          LDCE                                         r  IDComponent/regFileComponent/reg_file_reg[11][6]/G
                         clock pessimism              0.071    10.779    
                         clock uncertainty           -0.035    10.743    
  -------------------------------------------------------------------
                         required time                         10.743    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 MemToReg_MEM_WB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IDComponent/regFileComponent/reg_file_reg[7][10]/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.773ns (15.287%)  route 4.284ns (84.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.877ns = ( 10.877 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=17, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  MemToReg_MEM_WB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.478     5.806 r  MemToReg_MEM_WB_reg/Q
                         net (fo=32, routed)          1.413     7.219    IDComponent/regFileComponent/MemToReg_MEM_WB
    SLICE_X12Y104        LUT3 (Prop_lut3_I2_O)        0.295     7.514 r  IDComponent/regFileComponent/reg_file_reg[0][10]_i_1/O
                         net (fo=17, routed)          2.870    10.384    IDComponent/regFileComponent/D[10]
    SLICE_X15Y105        LDCE                                         r  IDComponent/regFileComponent/reg_file_reg[7][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=17, routed)          2.250     8.661    mpgComponent/clk_IBUF
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.100     8.761 r  mpgComponent/n_6_798_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514     9.275    n_6_798_BUFG_inst_n_7
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.366 r  n_6_798_BUFG_inst/O
                         net (fo=32, routed)          1.511    10.877    IDComponent/regFileComponent/RD1_ID_EX[31]_i_5_3[0]
    SLICE_X15Y105        LDCE                                         r  IDComponent/regFileComponent/reg_file_reg[7][10]/G
                         clock pessimism              0.071    10.947    
                         clock uncertainty           -0.035    10.912    
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 MemToReg_MEM_WB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IDComponent/regFileComponent/reg_file_reg[0][16]/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.773ns (18.495%)  route 3.406ns (81.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 10.006 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=17, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  MemToReg_MEM_WB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.478     5.806 r  MemToReg_MEM_WB_reg/Q
                         net (fo=32, routed)          1.422     7.228    IDComponent/regFileComponent/MemToReg_MEM_WB
    SLICE_X10Y106        LUT3 (Prop_lut3_I2_O)        0.295     7.523 r  IDComponent/regFileComponent/reg_file_reg[0][16]_i_1/O
                         net (fo=17, routed)          1.985     9.507    IDComponent/regFileComponent/D[16]
    SLICE_X8Y111         LDCE                                         r  IDComponent/regFileComponent/reg_file_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=17, routed)          2.519     8.931    mpgComponent/clk_IBUF
    SLICE_X15Y96         LUT6 (Prop_lut6_I5_O)        0.100     9.031 r  mpgComponent/reg_file_reg[0][31]_i_2/O
                         net (fo=32, routed)          0.976    10.006    IDComponent/regFileComponent/E[0]
    SLICE_X8Y111         LDCE                                         r  IDComponent/regFileComponent/reg_file_reg[0][16]/G
                         clock pessimism              0.071    10.077    
                         clock uncertainty           -0.035    10.041    
  -------------------------------------------------------------------
                         required time                         10.041    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                  0.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 Instr_IF_ID_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RD2_ID_EX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.221ns (54.043%)  route 0.188ns (45.957%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  Instr_IF_ID_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Instr_IF_ID_reg[19]/Q
                         net (fo=34, routed)          0.188     1.846    IDComponent/regFileComponent/RD1_ID_EX_reg[31][3]
    SLICE_X4Y99          MUXF8 (Prop_muxf8_S_O)       0.080     1.926 r  IDComponent/regFileComponent/RD2_ID_EX_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.926    RD2[2]
    SLICE_X4Y99          FDRE                                         r  RD2_ID_EX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.875     2.040    clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  RD2_ID_EX_reg[2]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.105     1.899    RD2_ID_EX_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 RD2_ID_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RD2_EX_MEM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.738%)  route 0.265ns (65.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  RD2_ID_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  RD2_ID_EX_reg[4]/Q
                         net (fo=4, routed)           0.265     1.928    RD2__0[4]
    SLICE_X7Y101         FDRE                                         r  RD2_EX_MEM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.868     2.034    clk_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  RD2_EX_MEM_reg[4]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.072     1.860    RD2_EX_MEM_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 RD2_ID_EX_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RD2_EX_MEM_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.827%)  route 0.276ns (66.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.576     1.495    clk_IBUF_BUFG
    SLICE_X15Y99         FDRE                                         r  RD2_ID_EX_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  RD2_ID_EX_reg[11]/Q
                         net (fo=4, routed)           0.276     1.912    RD2__0[11]
    SLICE_X11Y101        FDRE                                         r  RD2_EX_MEM_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.841     2.006    clk_IBUF_BUFG
    SLICE_X11Y101        FDRE                                         r  RD2_EX_MEM_reg[11]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y101        FDRE (Hold_fdre_C_D)         0.070     1.830    RD2_EX_MEM_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMComponent/MEM_reg_0_63_17_17/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  RD2_EX_MEM_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  RD2_EX_MEM_reg[17]/Q
                         net (fo=1, routed)           0.110     1.767    MEMComponent/MEM_reg_0_63_17_17/D
    SLICE_X6Y104         RAMS64E                                      r  MEMComponent/MEM_reg_0_63_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.867     2.033    MEMComponent/MEM_reg_0_63_17_17/WCLK
    SLICE_X6Y104         RAMS64E                                      r  MEMComponent/MEM_reg_0_63_17_17/SP/CLK
                         clock pessimism             -0.503     1.529    
    SLICE_X6Y104         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.673    MEMComponent/MEM_reg_0_63_17_17/SP
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMComponent/MEM_reg_0_63_28_28/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X7Y105         FDRE                                         r  RD2_EX_MEM_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  RD2_EX_MEM_reg[28]/Q
                         net (fo=1, routed)           0.110     1.767    MEMComponent/MEM_reg_0_63_28_28/D
    SLICE_X6Y105         RAMS64E                                      r  MEMComponent/MEM_reg_0_63_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.867     2.033    MEMComponent/MEM_reg_0_63_28_28/WCLK
    SLICE_X6Y105         RAMS64E                                      r  MEMComponent/MEM_reg_0_63_28_28/SP/CLK
                         clock pessimism             -0.503     1.529    
    SLICE_X6Y105         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.673    MEMComponent/MEM_reg_0_63_28_28/SP
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMComponent/MEM_reg_0_63_18_18/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  RD2_EX_MEM_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  RD2_EX_MEM_reg[18]/Q
                         net (fo=1, routed)           0.113     1.770    MEMComponent/MEM_reg_0_63_18_18/D
    SLICE_X6Y104         RAMS64E                                      r  MEMComponent/MEM_reg_0_63_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.867     2.033    MEMComponent/MEM_reg_0_63_18_18/WCLK
    SLICE_X6Y104         RAMS64E                                      r  MEMComponent/MEM_reg_0_63_18_18/SP/CLK
                         clock pessimism             -0.503     1.529    
    SLICE_X6Y104         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.676    MEMComponent/MEM_reg_0_63_18_18/SP
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMComponent/MEM_reg_0_63_19_19/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  RD2_EX_MEM_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  RD2_EX_MEM_reg[19]/Q
                         net (fo=1, routed)           0.112     1.769    MEMComponent/MEM_reg_0_63_19_19/D
    SLICE_X6Y104         RAMS64E                                      r  MEMComponent/MEM_reg_0_63_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.867     2.033    MEMComponent/MEM_reg_0_63_19_19/WCLK
    SLICE_X6Y104         RAMS64E                                      r  MEMComponent/MEM_reg_0_63_19_19/SP/CLK
                         clock pessimism             -0.503     1.529    
    SLICE_X6Y104         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.675    MEMComponent/MEM_reg_0_63_19_19/SP
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMComponent/MEM_reg_0_63_6_6/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.570     1.489    clk_IBUF_BUFG
    SLICE_X11Y101        FDRE                                         r  RD2_EX_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  RD2_EX_MEM_reg[6]/Q
                         net (fo=1, routed)           0.113     1.743    MEMComponent/MEM_reg_0_63_6_6/D
    SLICE_X10Y100        RAMS64E                                      r  MEMComponent/MEM_reg_0_63_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.841     2.006    MEMComponent/MEM_reg_0_63_6_6/WCLK
    SLICE_X10Y100        RAMS64E                                      r  MEMComponent/MEM_reg_0_63_6_6/SP/CLK
                         clock pessimism             -0.500     1.505    
    SLICE_X10Y100        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.649    MEMComponent/MEM_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMComponent/MEM_reg_0_63_0_0/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.723%)  route 0.115ns (41.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.570     1.489    clk_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  RD2_EX_MEM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  RD2_EX_MEM_reg[0]/Q
                         net (fo=1, routed)           0.115     1.769    MEMComponent/MEM_reg_0_63_0_0/D
    SLICE_X10Y101        RAMS64E                                      r  MEMComponent/MEM_reg_0_63_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.841     2.006    MEMComponent/MEM_reg_0_63_0_0/WCLK
    SLICE_X10Y101        RAMS64E                                      r  MEMComponent/MEM_reg_0_63_0_0/SP/CLK
                         clock pessimism             -0.479     1.526    
    SLICE_X10Y101        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.670    MEMComponent/MEM_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 RD2_ID_EX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RD2_EX_MEM_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.763%)  route 0.303ns (68.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.575     1.494    clk_IBUF_BUFG
    SLICE_X13Y95         FDRE                                         r  RD2_ID_EX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  RD2_ID_EX_reg[8]/Q
                         net (fo=4, routed)           0.303     1.938    RD2__0[8]
    SLICE_X11Y101        FDRE                                         r  RD2_EX_MEM_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.841     2.006    clk_IBUF_BUFG
    SLICE_X11Y101        FDRE                                         r  RD2_EX_MEM_reg[8]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y101        FDRE (Hold_fdre_C_D)         0.072     1.832    RD2_EX_MEM_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  n_0_795_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  n_10_800_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  n_1_793_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  n_2_796_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4  n_3_792_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5  n_4_797_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6  n_5_791_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7  n_6_798_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8  n_7_790_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9  n_8_799_BUFG_inst/I
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y107   MEMComponent/MEM_reg_0_63_25_25/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y107   MEMComponent/MEM_reg_0_63_26_26/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y107   MEMComponent/MEM_reg_0_63_27_27/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y102   MEMComponent/MEM_reg_0_63_31_31/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y102   MEMComponent/MEM_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y102   MEMComponent/MEM_reg_0_63_4_4/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y102   MEMComponent/MEM_reg_0_63_5_5/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y107   MEMComponent/MEM_reg_0_63_24_24/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y100  MEMComponent/MEM_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y100  MEMComponent/MEM_reg_0_63_7_7/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y107   MEMComponent/MEM_reg_0_63_25_25/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y107   MEMComponent/MEM_reg_0_63_25_25/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y107   MEMComponent/MEM_reg_0_63_26_26/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y107   MEMComponent/MEM_reg_0_63_26_26/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y107   MEMComponent/MEM_reg_0_63_27_27/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y107   MEMComponent/MEM_reg_0_63_27_27/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105   MEMComponent/MEM_reg_0_63_28_28/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105   MEMComponent/MEM_reg_0_63_28_28/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105   MEMComponent/MEM_reg_0_63_29_29/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105   MEMComponent/MEM_reg_0_63_29_29/SP/CLK



