// Seed: 2925939921
module module_0;
  wire id_1, id_2, id_3;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri id_2,
    output tri id_3,
    input supply0 id_4,
    input uwire id_5,
    input uwire id_6,
    input uwire id_7,
    input tri1 id_8,
    input supply1 id_9,
    output tri1 id_10,
    input tri id_11,
    input supply1 id_12,
    output wand id_13,
    input supply0 id_14,
    output wand id_15,
    input wor id_16,
    input wire id_17,
    input wor id_18,
    input wor id_19,
    output uwire id_20,
    input uwire void id_21,
    output tri id_22,
    input wand id_23,
    output logic id_24,
    input wire id_25,
    input wor id_26,
    input supply0 id_27,
    output supply1 id_28,
    output wand id_29
);
  wire id_31;
  xnor primCall (
      id_10,
      id_11,
      id_12,
      id_14,
      id_16,
      id_17,
      id_18,
      id_19,
      id_2,
      id_21,
      id_23,
      id_25,
      id_26,
      id_27,
      id_31,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9
  );
  always id_24 <= 1'b0;
  module_0 modCall_1 ();
  assign id_28 = id_14 | id_18;
endmodule
