{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730960132320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730960132320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 00:15:32 2024 " "Processing started: Thu Nov 07 00:15:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730960132320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1730960132320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EtapasProcesador -c EtapasProcesador --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off EtapasProcesador -c EtapasProcesador --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1730960132321 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1730960132711 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1730960132711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730960139241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1730960139241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730960139242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1730960139242 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(30) " "Verilog HDL warning at decoder.sv(30): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/decoder.sv" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1730960139243 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(44) " "Verilog HDL warning at decoder.sv(44): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/decoder.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1730960139243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730960139243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1730960139243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 2 2 " "Found 2 design units, including 2 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730960139244 ""} { "Info" "ISGN_ENTITY_NAME" "2 condcheck " "Found entity 2: condcheck" {  } { { "condlogic.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/condlogic.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730960139244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1730960139244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730960139245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1730960139245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730960139246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1730960139246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730960139246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1730960139246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730960139247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1730960139247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730960139248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1730960139248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730960139249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1730960139249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730960139250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1730960139250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730960139251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1730960139251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730960139251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1730960139251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730960139252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1730960139252 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(18) " "Verilog HDL warning at extend.sv(18): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/extend.sv" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1730960139253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730960139253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1730960139253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730960139254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1730960139254 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1730960139279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:arm " "Elaborating entity \"arm\" for hierarchy \"arm:arm\"" {  } { { "top.sv" "arm" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/top.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1730960139281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller arm:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"arm:arm\|controller:c\"" {  } { { "arm.sv" "c" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/arm.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1730960139282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder arm:arm\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"arm:arm\|controller:c\|decoder:dec\"" {  } { { "controller.sv" "dec" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/controller.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1730960139283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic arm:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/controller.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1730960139283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/condlogic.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1730960139284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck arm:arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/condlogic.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1730960139285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath arm:arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"arm:arm\|datapath:dp\"" {  } { { "arm.sv" "dp" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/arm.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1730960139286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1730960139288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr arm:arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"arm:arm\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1730960139289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder arm:arm\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"arm:arm\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1730960139290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm\|datapath:dp\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1730960139291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile arm:arm\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"arm:arm\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1730960139292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend arm:arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"arm:arm\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1730960139293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu arm:arm\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1730960139295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "top.sv" "imem" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/top.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1730960139296 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 63 imem.sv(10) " "Verilog HDL warning at imem.sv(10): number of words (8) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "imem.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/imem.sv" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1730960139296 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.sv(6) " "Net \"RAM.data_a\" at imem.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/imem.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1730960139296 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.sv(6) " "Net \"RAM.waddr_a\" at imem.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/imem.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1730960139296 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.sv(6) " "Net \"RAM.we_a\" at imem.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/imem.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1730960139296 "|top|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem\"" {  } { { "top.sv" "dmem" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/top.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1730960139297 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[31\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[31\]" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730960139326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[30\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[30\]" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730960139326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[29\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[29\]" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730960139326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[28\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[28\]" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730960139326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[27\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[27\]" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730960139326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[26\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[26\]" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730960139326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[25\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[25\]" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730960139326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[24\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[24\]" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730960139326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[23\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[23\]" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730960139326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[22\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[22\]" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730960139326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[21\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[21\]" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730960139326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[20\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[20\]" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730960139326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[19\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[19\]" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730960139326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[18\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[18\]" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730960139326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[17\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[17\]" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730960139326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[16\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[16\]" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730960139326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[15\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[15\]" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730960139326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[14\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[14\]" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730960139326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[13\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[13\]" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730960139326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[12\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[12\]" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730960139326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[11\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[11\]" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730960139326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[10\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[10\]" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730960139326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[9\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[9\]" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730960139326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[8\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[8\]" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730960139326 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730960139326 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1730960139355 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/output_files/EtapasProcesador.map.smsg " "Generated suppressed messages file D:/TEC/2Semestre2024/TallerDD/Proyecto/Procesador/output_files/EtapasProcesador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1730960139376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730960139382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 00:15:39 2024 " "Processing ended: Thu Nov 07 00:15:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730960139382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730960139382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730960139382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1730960139382 ""}
