INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:35:13 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 buffer61/outs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Destination:            buffer116/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.200ns  (clk rise@10.200ns - clk rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 1.113ns (16.167%)  route 5.771ns (83.833%))
  Logic Levels:           13  (LUT3=3 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.683 - 10.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2454, unset)         0.508     0.508    buffer61/clk
    SLICE_X31Y89         FDRE                                         r  buffer61/outs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.198     0.706 f  buffer61/outs_reg[1]/Q
                         net (fo=3, routed)           0.353     1.059    buffer61/control/Q[0]
    SLICE_X30Y89         LUT5 (Prop_lut5_I1_O)        0.121     1.180 r  buffer61/control/dataReg[0]_i_2__9/O
                         net (fo=27, routed)          0.612     1.792    buffer78/fifo/Memory_reg[0][0]_0
    SLICE_X21Y88         LUT3 (Prop_lut3_I0_O)        0.051     1.843 r  buffer78/fifo/fullReg_i_6__4/O
                         net (fo=8, routed)           0.254     2.097    buffer69/fifo/transmitValue_reg_4
    SLICE_X20Y88         LUT6 (Prop_lut6_I4_O)        0.129     2.226 r  buffer69/fifo/fullReg_i_3__23/O
                         net (fo=18, routed)          0.520     2.746    buffer67/control/transmitValue_reg_11
    SLICE_X16Y87         LUT5 (Prop_lut5_I2_O)        0.043     2.789 r  buffer67/control/fullReg_i_2__31/O
                         net (fo=13, routed)          0.506     3.295    control_merge6/tehb/control/transmitValue_i_8__2
    SLICE_X14Y86         LUT5 (Prop_lut5_I2_O)        0.049     3.344 f  control_merge6/tehb/control/dataReg[31]_i_6/O
                         net (fo=3, routed)           0.225     3.568    control_merge6/tehb/control/fullReg_reg_1
    SLICE_X14Y85         LUT3 (Prop_lut3_I2_O)        0.126     3.694 r  control_merge6/tehb/control/D_loadEn_INST_0_i_7/O
                         net (fo=9, routed)           0.431     4.125    buffer131/control/control_merge6_index
    SLICE_X12Y83         LUT4 (Prop_lut4_I1_O)        0.043     4.168 r  buffer131/control/dataReg[0]_i_2__5/O
                         net (fo=16, routed)          0.528     4.696    buffer87/control/Memory_reg[0][4]
    SLICE_X14Y80         LUT5 (Prop_lut5_I1_O)        0.043     4.739 r  buffer87/control/transmitValue_i_15__0/O
                         net (fo=1, routed)           0.245     4.984    buffer105/join_inputs/transmitValue_i_2__5
    SLICE_X13Y78         LUT6 (Prop_lut6_I3_O)        0.043     5.027 r  buffer105/transmitValue_i_6__3/O
                         net (fo=2, routed)           0.555     5.582    buffer156/fifo/transmitValue_reg_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I3_O)        0.043     5.625 f  buffer156/fifo/join_inputs/transmitValue_i_2__6/O
                         net (fo=12, routed)          0.399     6.025    fork56/control/generateBlocks[5].regblock/buffer157_outs_ready
    SLICE_X3Y70          LUT3 (Prop_lut3_I2_O)        0.052     6.077 r  fork56/control/generateBlocks[5].regblock/transmitValue_i_8__0/O
                         net (fo=1, routed)           0.429     6.506    fork56/control/generateBlocks[5].regblock/transmitValue_i_8__0_n_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I0_O)        0.129     6.635 r  fork56/control/generateBlocks[5].regblock/transmitValue_i_3__10/O
                         net (fo=13, routed)          0.368     7.003    buffer116/control/anyBlockStop
    SLICE_X4Y77          LUT6 (Prop_lut6_I3_O)        0.043     7.046 r  buffer116/control/dataReg[4]_i_1__7/O
                         net (fo=5, routed)           0.346     7.392    buffer116/regEnable
    SLICE_X7Y78          FDRE                                         r  buffer116/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.200    10.200 r  
                                                      0.000    10.200 r  clk (IN)
                         net (fo=2454, unset)         0.483    10.683    buffer116/clk
    SLICE_X7Y78          FDRE                                         r  buffer116/dataReg_reg[0]/C
                         clock pessimism              0.000    10.683    
                         clock uncertainty           -0.035    10.647    
    SLICE_X7Y78          FDRE (Setup_fdre_C_CE)      -0.194    10.453    buffer116/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.453    
                         arrival time                          -7.392    
  -------------------------------------------------------------------
                         slack                                  3.061    




