{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684523469953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684523469953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 19 13:11:09 2023 " "Processing started: Fri May 19 13:11:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684523469953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684523469953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684523469953 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684523470518 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684523470518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523476755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684523476755 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684523477015 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst25 " "Block or symbol \"NOT\" of instance \"inst25\" overlaps another block or symbol" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 744 1920 1968 776 "inst25" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684523477075 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst27 " "Block or symbol \"NOT\" of instance \"inst27\" overlaps another block or symbol" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 776 1920 1968 808 "inst27" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684523477075 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split inst11 " "Block or symbol \"bus_split\" of instance \"inst11\" overlaps another block or symbol" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 1928 1768 1912 2232 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684523477075 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "decoder_sequential_receiver inst15 " "Block or symbol \"decoder_sequential_receiver\" of instance \"inst15\" overlaps another block or symbol" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 2600 1784 2064 2696 "inst15" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684523477075 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "b16_en inst17 " "Block or symbol \"b16_en\" of instance \"inst17\" overlaps another block or symbol" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 2440 1768 1928 2520 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684523477075 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 8488 0 16 8664 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1684523477078 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 7568 -8 8 7736 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1684523477079 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split.vhd 2 1 " "Using design file bus_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split-LogicFunc " "Found design unit 1: bus_split-LogicFunc" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477391 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split " "Found entity 1: bus_split" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477391 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523477391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split bus_split:inst5 " "Elaborating entity \"bus_split\" for hierarchy \"bus_split:inst5\"" {  } { { "processor.bdf" "inst5" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { -1240 1744 1888 -936 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477395 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram_mod.bdf 1 1 " "Using design file ram_mod.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mod " "Found entity 1: ram_mod" {  } { { "ram_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/ram_mod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477403 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523477403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mod ram_mod:inst153 " "Elaborating entity \"ram_mod\" for hierarchy \"ram_mod:inst153\"" {  } { { "processor.bdf" "inst153" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 9632 1712 1968 9792 "inst153" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477403 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "ram_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/ram_mod.bdf" { { 784 -2520 -2504 960 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1684523477403 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "ram_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/ram_mod.bdf" { { -136 -2528 -2512 32 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1684523477404 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ramo.vhd 2 1 " "Using design file ramo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramo-SYN " "Found design unit 1: ramo-SYN" {  } { { "ramo.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/ramo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477411 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramo " "Found entity 1: ramo" {  } { { "ramo.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/ramo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477411 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523477411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramo ram_mod:inst153\|ramo:inst54 " "Elaborating entity \"ramo\" for hierarchy \"ram_mod:inst153\|ramo:inst54\"" {  } { { "ram_mod.bdf" "inst54" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/ram_mod.bdf" { { 192 -3392 -3136 328 "inst54" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component\"" {  } { { "ramo.vhd" "altsyncram_component" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/ramo.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component\"" {  } { { "ramo.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/ramo.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477453 ""}  } { { "ramo.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/ramo.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684523477453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nfu3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nfu3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nfu3 " "Found entity 1: altsyncram_nfu3" {  } { { "db/altsyncram_nfu3.tdf" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/db/altsyncram_nfu3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684523477510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nfu3 ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component\|altsyncram_nfu3:auto_generated " "Elaborating entity \"altsyncram_nfu3\" for hierarchy \"ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component\|altsyncram_nfu3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684523477544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component\|altsyncram_nfu3:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component\|altsyncram_nfu3:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_nfu3.tdf" "decode2" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/db/altsyncram_nfu3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684523477576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component\|altsyncram_nfu3:auto_generated\|decode_61a:rden_decode_b " "Elaborating entity \"decode_61a\" for hierarchy \"ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component\|altsyncram_nfu3:auto_generated\|decode_61a:rden_decode_b\"" {  } { { "db/altsyncram_nfu3.tdf" "rden_decode_b" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/db/altsyncram_nfu3.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/db/mux_chb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684523477609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component\|altsyncram_nfu3:auto_generated\|mux_chb:mux3 " "Elaborating entity \"mux_chb\" for hierarchy \"ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component\|altsyncram_nfu3:auto_generated\|mux_chb:mux3\"" {  } { { "db/altsyncram_nfu3.tdf" "mux3" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/db/altsyncram_nfu3.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477610 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_out.vhd 2 1 " "Using design file bus_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split_out-LogicFunc " "Found design unit 1: bus_split_out-LogicFunc" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477619 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split_out " "Found entity 1: bus_split_out" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477619 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523477619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_out bus_split_out:inst2 " "Elaborating entity \"bus_split_out\" for hierarchy \"bus_split_out:inst2\"" {  } { { "processor.bdf" "inst2" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 728 2000 2144 1032 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477620 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus64_split_out.bdf 1 1 " "Using design file bus64_split_out.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus64_split_out " "Found entity 1: bus64_split_out" {  } { { "bus64_split_out.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus64_split_out.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477628 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523477628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus64_split_out bus64_split_out:inst159 " "Elaborating entity \"bus64_split_out\" for hierarchy \"bus64_split_out:inst159\"" {  } { { "processor.bdf" "inst159" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 9440 1720 1872 9568 "inst159" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477628 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split_out inst139 " "Block or symbol \"bus_split_out\" of instance \"inst139\" overlaps another block or symbol" {  } { { "bus64_split_out.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus64_split_out.bdf" { { 328 864 1008 632 "inst139" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684523477629 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split_out inst143 " "Block or symbol \"bus_split_out\" of instance \"inst143\" overlaps another block or symbol" {  } { { "bus64_split_out.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus64_split_out.bdf" { { 840 832 976 1144 "inst143" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684523477629 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_64.vhd 2 1 " "Using design file bus_split_64.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split_64-LogicFunc " "Found design unit 1: bus_split_64-LogicFunc" {  } { { "bus_split_64.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split_64.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477636 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split_64 " "Found entity 1: bus_split_64" {  } { { "bus_split_64.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split_64.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477636 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523477636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_64 bus64_split_out:inst159\|bus_split_64:inst138 " "Elaborating entity \"bus_split_64\" for hierarchy \"bus64_split_out:inst159\|bus_split_64:inst138\"" {  } { { "bus64_split_out.bdf" "inst138" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus64_split_out.bdf" { { 328 680 832 1400 "inst138" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477637 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_64_merge.bdf 1 1 " "Using design file b16_64_merge.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b16_64_merge " "Found entity 1: b16_64_merge" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477645 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523477645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_64_merge b16_64_merge:inst91 " "Elaborating entity \"b16_64_merge\" for hierarchy \"b16_64_merge:inst91\"" {  } { { "processor.bdf" "inst91" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 3064 3248 3408 3192 "inst91" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477645 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b32_64merge.vhd 2 1 " "Using design file b32_64merge.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b32_64merge-Behavioral " "Found design unit 1: b32_64merge-Behavioral" {  } { { "b32_64merge.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b32_64merge.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477653 ""} { "Info" "ISGN_ENTITY_NAME" "1 b32_64merge " "Found entity 1: b32_64merge" {  } { { "b32_64merge.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b32_64merge.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477653 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523477653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b32_64merge b16_64_merge:inst91\|b32_64merge:inst1 " "Elaborating entity \"b32_64merge\" for hierarchy \"b16_64_merge:inst91\|b32_64merge:inst1\"" {  } { { "b16_64_merge.bdf" "inst1" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 288 904 1064 368 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477654 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_32_merge.vhd 2 1 " "Using design file b16_32_merge.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_32_merge-Behavioral " "Found design unit 1: b16_32_merge-Behavioral" {  } { { "b16_32_merge.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_32_merge.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477662 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_32_merge " "Found entity 1: b16_32_merge" {  } { { "b16_32_merge.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_32_merge.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477662 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523477662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_32_merge b16_64_merge:inst91\|b16_32_merge:inst2 " "Elaborating entity \"b16_32_merge\" for hierarchy \"b16_64_merge:inst91\|b16_32_merge:inst2\"" {  } { { "b16_64_merge.bdf" "inst2" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 384 640 800 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477662 ""}
{ "Warning" "WSGN_SEARCH_FILE" "in_mod.bdf 1 1 " "Using design file in_mod.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 in_mod " "Found entity 1: in_mod" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477672 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523477672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_mod in_mod:inst45 " "Elaborating entity \"in_mod\" for hierarchy \"in_mod:inst45\"" {  } { { "processor.bdf" "inst45" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 3968 2360 2576 4064 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477672 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst16 " "Primitive \"NOT\" of instance \"inst16\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 960 2112 2160 992 "inst16" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684523477673 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst17 " "Primitive \"NOT\" of instance \"inst17\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 960 2192 2240 992 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684523477673 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst18 " "Primitive \"NOT\" of instance \"inst18\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2336 2384 984 "inst18" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684523477673 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst19 " "Primitive \"NOT\" of instance \"inst19\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2416 2464 984 "inst19" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684523477673 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst20 " "Primitive \"NOT\" of instance \"inst20\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2496 2544 984 "inst20" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684523477673 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst21 " "Primitive \"NOT\" of instance \"inst21\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2576 2624 984 "inst21" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684523477673 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst22 " "Primitive \"NOT\" of instance \"inst22\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2696 2744 984 "inst22" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684523477673 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst23 " "Primitive \"NOT\" of instance \"inst23\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2776 2824 984 "inst23" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684523477673 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst24 " "Primitive \"NOT\" of instance \"inst24\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2856 2904 984 "inst24" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684523477673 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst25 " "Primitive \"NOT\" of instance \"inst25\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2936 2984 984 "inst25" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684523477673 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst29 " "Primitive \"NOT\" of instance \"inst29\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 944 3328 3376 976 "inst29" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684523477673 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst71 " "Primitive \"AND2\" of instance \"inst71\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 2568 3968 4032 2616 "inst71" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684523477673 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst72 " "Primitive \"AND2\" of instance \"inst72\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 2616 3968 4032 2664 "inst72" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684523477673 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eightbitff.bdf 1 1 " "Using design file eightbitff.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eightbitff " "Found entity 1: eightbitff" {  } { { "eightbitff.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/eightbitff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477681 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523477681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbitff in_mod:inst45\|eightbitff:inst4 " "Elaborating entity \"eightbitff\" for hierarchy \"in_mod:inst45\|eightbitff:inst4\"" {  } { { "in_mod.bdf" "inst4" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 1368 4480 4656 1464 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC38 in_mod:inst45\|DEC38:inst80 " "Elaborating entity \"DEC38\" for hierarchy \"in_mod:inst45\|DEC38:inst80\"" {  } { { "in_mod.bdf" "inst80" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 2512 3592 3696 2672 "inst80" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "in_mod:inst45\|DEC38:inst80 " "Elaborated megafunction instantiation \"in_mod:inst45\|DEC38:inst80\"" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 2512 3592 3696 2672 "inst80" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477694 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_en.vhd 2 1 " "Using design file b16_en.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_en-LogicFunc " "Found design unit 1: b16_en-LogicFunc" {  } { { "b16_en.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_en.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477703 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_en " "Found entity 1: b16_en" {  } { { "b16_en.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_en.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477703 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523477703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_en in_mod:inst45\|b16_en:inst84 " "Elaborating entity \"b16_en\" for hierarchy \"in_mod:inst45\|b16_en:inst84\"" {  } { { "in_mod.bdf" "inst84" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 2360 4112 4272 2440 "inst84" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477704 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_or.vhd 2 1 " "Using design file b16_or.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_or-LogicFunc " "Found design unit 1: b16_or-LogicFunc" {  } { { "b16_or.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_or.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477712 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_or " "Found entity 1: b16_or" {  } { { "b16_or.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_or.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477712 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523477712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_or in_mod:inst45\|b16_or:inst85 " "Elaborating entity \"b16_or\" for hierarchy \"in_mod:inst45\|b16_or:inst85\"" {  } { { "in_mod.bdf" "inst85" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 2360 4352 4512 2440 "inst85" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477713 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_sequential_receiver.bdf 1 1 " "Using design file decoder_sequential_receiver.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_sequential_receiver " "Found entity 1: decoder_sequential_receiver" {  } { { "decoder_sequential_receiver.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477721 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523477721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_sequential_receiver decoder_sequential_receiver:inst44 " "Elaborating entity \"decoder_sequential_receiver\" for hierarchy \"decoder_sequential_receiver:inst44\"" {  } { { "processor.bdf" "inst44" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 4184 1784 2064 4280 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477721 ""}
{ "Warning" "WSGN_SEARCH_FILE" "muxx.vhd 2 1 " "Using design file muxx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxx-SYN " "Found design unit 1: muxx-SYN" {  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477729 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxx " "Found entity 1: muxx" {  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477729 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523477729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxx decoder_sequential_receiver:inst44\|muxx:inst6 " "Elaborating entity \"muxx\" for hierarchy \"decoder_sequential_receiver:inst44\|muxx:inst6\"" {  } { { "decoder_sequential_receiver.bdf" "inst6" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { { 1648 992 1072 1952 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX decoder_sequential_receiver:inst44\|muxx:inst6\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"decoder_sequential_receiver:inst44\|muxx:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxx.vhd" "LPM_MUX_component" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder_sequential_receiver:inst44\|muxx:inst6\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"decoder_sequential_receiver:inst44\|muxx:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 128 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder_sequential_receiver:inst44\|muxx:inst6\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"decoder_sequential_receiver:inst44\|muxx:inst6\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477746 ""}  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 128 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684523477746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_s1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_s1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_s1e " "Found entity 1: mux_s1e" {  } { { "db/mux_s1e.tdf" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/db/mux_s1e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684523477777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_s1e decoder_sequential_receiver:inst44\|muxx:inst6\|LPM_MUX:LPM_MUX_component\|mux_s1e:auto_generated " "Elaborating entity \"mux_s1e\" for hierarchy \"decoder_sequential_receiver:inst44\|muxx:inst6\|LPM_MUX:LPM_MUX_component\|mux_s1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477778 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder16.bdf 1 1 " "Using design file adder16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder16 " "Found entity 1: adder16" {  } { { "adder16.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477787 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523477787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16 decoder_sequential_receiver:inst44\|adder16:inst " "Elaborating entity \"adder16\" for hierarchy \"decoder_sequential_receiver:inst44\|adder16:inst\"" {  } { { "decoder_sequential_receiver.bdf" "inst" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { { 520 816 968 616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477787 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.bdf 1 1 " "Using design file adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477795 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523477795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder decoder_sequential_receiver:inst44\|adder16:inst\|adder:inst26 " "Elaborating entity \"adder\" for hierarchy \"decoder_sequential_receiver:inst44\|adder16:inst\|adder:inst26\"" {  } { { "adder16.bdf" "inst26" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder16.bdf" { { 2128 944 1040 2224 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477796 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "CONSTANT_VALUE " "Undeclared parameter CONSTANT_VALUE" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 800 1312 1600 840 "" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684523477796 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "ci+1 CONSTANT_VALUE " "Can't find a definition for parameter ci+1 -- assuming CONSTANT_VALUE was intended to be a quoted string" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 800 1312 1600 840 "" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1684523477796 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst12 " "Primitive \"NOT\" of instance \"inst12\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 672 832 864 720 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684523477796 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst13 " "Primitive \"NOT\" of instance \"inst13\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 672 944 976 720 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684523477796 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst14 " "Primitive \"NOT\" of instance \"inst14\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 672 1048 1080 720 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684523477796 ""}
{ "Warning" "WSGN_SEARCH_FILE" "constt.bdf 1 1 " "Using design file constt.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 constt " "Found entity 1: constt" {  } { { "constt.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/constt.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477824 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523477824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constt constt:inst134 " "Elaborating entity \"constt\" for hierarchy \"constt:inst134\"" {  } { { "processor.bdf" "inst134" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 2512 1688 1848 2608 "inst134" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477824 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split_out inst3 " "Block or symbol \"bus_split_out\" of instance \"inst3\" overlaps another block or symbol" {  } { { "constt.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/constt.bdf" { { -152 728 872 152 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684523477825 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_invert.vhd 2 1 " "Using design file b16_invert.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_invert-LogicFunc " "Found design unit 1: b16_invert-LogicFunc" {  } { { "b16_invert.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_invert.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477834 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_invert " "Found entity 1: b16_invert" {  } { { "b16_invert.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_invert.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477834 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523477834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_invert b16_invert:inst163 " "Elaborating entity \"b16_invert\" for hierarchy \"b16_invert:inst163\"" {  } { { "processor.bdf" "inst163" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 1688 3296 3456 1768 "inst163" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74154 74154:inst140 " "Elaborating entity \"74154\" for hierarchy \"74154:inst140\"" {  } { { "processor.bdf" "inst140" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 1696 2992 3112 1984 "inst140" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74154:inst140 " "Elaborated megafunction instantiation \"74154:inst140\"" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 1696 2992 3112 1984 "inst140" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477846 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control_mod.vhd 2 1 " "Using design file control_mod.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_mod-BEHAVIOR " "Found design unit 1: control_mod-BEHAVIOR" {  } { { "control_mod.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/control_mod.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477872 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_mod " "Found entity 1: control_mod" {  } { { "control_mod.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/control_mod.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477872 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523477872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_mod control_mod:inst137 " "Elaborating entity \"control_mod\" for hierarchy \"control_mod:inst137\"" {  } { { "processor.bdf" "inst137" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 14144 1760 1976 14352 "inst137" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477872 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16bit_latch.bdf 1 1 " "Using design file b16bit_latch.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b16bit_latch " "Found entity 1: b16bit_latch" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477882 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523477882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16bit_latch b16bit_latch:inst143 " "Elaborating entity \"b16bit_latch\" for hierarchy \"b16bit_latch:inst143\"" {  } { { "processor.bdf" "inst143" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 11976 1744 1960 12072 "inst143" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477883 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split inst3 " "Block or symbol \"bus_split\" of instance \"inst3\" overlaps another block or symbol" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 1048 1192 576 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684523477883 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split_out inst7 " "Block or symbol \"bus_split_out\" of instance \"inst7\" overlaps another block or symbol" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 624 768 576 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684523477883 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bitdlatch.bdf 1 1 " "Using design file 8bitdlatch.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8bitdlatch " "Found entity 1: 8bitdlatch" {  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477890 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523477890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitdlatch b16bit_latch:inst143\|8bitdlatch:inst " "Elaborating entity \"8bitdlatch\" for hierarchy \"b16bit_latch:inst143\|8bitdlatch:inst\"" {  } { { "b16bit_latch.bdf" "inst" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 872 1040 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477891 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b8bus_or_gate.bdf 1 1 " "Using design file b8bus_or_gate.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b8bus_or_gate " "Found entity 1: b8bus_or_gate" {  } { { "b8bus_or_gate.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b8bus_or_gate.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477903 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523477903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b8bus_or_gate b8bus_or_gate:inst158 " "Elaborating entity \"b8bus_or_gate\" for hierarchy \"b8bus_or_gate:inst158\"" {  } { { "processor.bdf" "inst158" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12600 1976 2144 12792 "inst158" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477903 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clockmod2.bdf 1 1 " "Using design file clockmod2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clockmod2 " "Found entity 1: clockmod2" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/clockmod2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477916 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523477916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockmod2 clockmod2:inst152 " "Elaborating entity \"clockmod2\" for hierarchy \"clockmod2:inst152\"" {  } { { "processor.bdf" "inst152" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 7776 1904 2248 7968 "inst152" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477916 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR8 inst17 " "Block or symbol \"OR8\" of instance \"inst17\" overlaps another block or symbol" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/clockmod2.bdf" { { 376 2936 3000 520 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684523477917 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split_out inst13 " "Block or symbol \"bus_split_out\" of instance \"inst13\" overlaps another block or symbol" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/clockmod2.bdf" { { 304 2040 2184 608 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684523477917 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/clockmod2.bdf" { { 1536 5312 5328 1712 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1684523477917 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/clockmod2.bdf" { { 216 5304 5320 384 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1684523477917 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "s0 " "Pin \"s0\" not connected" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/clockmod2.bdf" { { 112 288 304 280 "s0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1684523477917 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "s1 " "Pin \"s1\" not connected" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/clockmod2.bdf" { { 104 264 280 272 "s1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1684523477917 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "s2 " "Pin \"s2\" not connected" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/clockmod2.bdf" { { 104 240 256 272 "s2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1684523477917 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "s3 " "Pin \"s3\" not connected" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/clockmod2.bdf" { { 112 216 232 280 "s3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1684523477917 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16w_and.vhd 2 1 " "Using design file b16w_and.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16w_and-LogicFunc " "Found design unit 1: b16w_and-LogicFunc" {  } { { "b16w_and.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16w_and.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477926 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16w_and " "Found entity 1: b16w_and" {  } { { "b16w_and.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16w_and.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477926 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523477926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16w_and clockmod2:inst152\|b16w_and:inst11 " "Elaborating entity \"b16w_and\" for hierarchy \"clockmod2:inst152\|b16w_and:inst11\"" {  } { { "clockmod2.bdf" "inst11" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/clockmod2.bdf" { { 304 2352 2528 384 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477926 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_32.vhd 2 1 " "Using design file bus_split_32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split_32-LogicFunc " "Found design unit 1: bus_split_32-LogicFunc" {  } { { "bus_split_32.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split_32.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477935 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split_32 " "Found entity 1: bus_split_32" {  } { { "bus_split_32.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split_32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477935 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523477935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_32 clockmod2:inst152\|bus_split_32:inst1 " "Elaborating entity \"bus_split_32\" for hierarchy \"clockmod2:inst152\|bus_split_32:inst1\"" {  } { { "clockmod2.bdf" "inst1" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/clockmod2.bdf" { { 304 744 896 864 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477935 ""}
{ "Warning" "WSGN_SEARCH_FILE" "count.vhd 2 1 " "Using design file count.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count-SYN " "Found design unit 1: count-SYN" {  } { { "count.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/count.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477944 ""} { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/count.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523477944 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523477944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count clockmod2:inst152\|count:inst " "Elaborating entity \"count\" for hierarchy \"clockmod2:inst152\|count:inst\"" {  } { { "clockmod2.bdf" "inst" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/clockmod2.bdf" { { 296 568 712 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter clockmod2:inst152\|count:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"clockmod2:inst152\|count:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count.vhd" "LPM_COUNTER_component" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/count.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockmod2:inst152\|count:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"clockmod2:inst152\|count:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/count.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523477968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clockmod2:inst152\|count:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"clockmod2:inst152\|count:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523477968 ""}  } { { "count.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/count.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684523477968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_djh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djh " "Found entity 1: cntr_djh" {  } { { "db/cntr_djh.tdf" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/db/cntr_djh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523478001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684523478001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_djh clockmod2:inst152\|count:inst\|lpm_counter:LPM_COUNTER_component\|cntr_djh:auto_generated " "Elaborating entity \"cntr_djh\" for hierarchy \"clockmod2:inst152\|count:inst\|lpm_counter:LPM_COUNTER_component\|cntr_djh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523478001 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_mod.bdf 1 1 " "Using design file reg_mod.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg_mod " "Found entity 1: reg_mod" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523478017 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523478017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_mod reg_mod:inst154 " "Elaborating entity \"reg_mod\" for hierarchy \"reg_mod:inst154\"" {  } { { "processor.bdf" "inst154" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 10808 1712 2048 10968 "inst154" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523478017 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684523478019 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684523478019 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523478019 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684523478019 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523478019 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684523478019 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523478019 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684523478019 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684523478019 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684523478019 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523478019 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684523478019 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523478019 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684523478019 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523478019 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684523478019 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684523478019 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684523478020 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523478020 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684523478020 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523478020 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684523478020 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523478020 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684523478020 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684523478020 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684523478020 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523478020 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684523478020 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523478020 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684523478020 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523478020 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684523478020 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684523478020 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684523478020 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523478020 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684523478020 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523478020 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684523478020 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523478020 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684523478020 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684523478020 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684523478020 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523478021 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684523478021 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523478021 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684523478021 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523478021 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684523478021 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684523478021 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684523478021 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523478021 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684523478021 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523478021 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684523478021 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523478021 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684523478021 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684523478021 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684523478021 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523478021 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684523478021 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523478021 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684523478021 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523478021 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684523478021 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "b16_ind_reg inst41 " "Block or symbol \"b16_ind_reg\" of instance \"inst41\" overlaps another block or symbol" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684523478021 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "b16_ind_reg inst45 " "Block or symbol \"b16_ind_reg\" of instance \"inst45\" overlaps another block or symbol" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684523478021 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1320 4688 4704 1496 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1684523478021 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 0 4680 4696 168 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1684523478021 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_ind_reg.bdf 1 1 " "Using design file b16_ind_reg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b16_ind_reg " "Found entity 1: b16_ind_reg" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523478030 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523478030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_ind_reg reg_mod:inst154\|b16_ind_reg:inst " "Elaborating entity \"b16_ind_reg\" for hierarchy \"reg_mod:inst154\|b16_ind_reg:inst\"" {  } { { "reg_mod.bdf" "inst" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523478030 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684523478031 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684523478031 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523478031 ""}  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684523478031 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523478032 ""}  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684523478032 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684523478032 ""}  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684523478032 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -176 3632 3648 0 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1684523478032 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1232 3640 3656 -1064 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1684523478032 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b_invreg_write_selector.bdf 1 1 " "Using design file b_invreg_write_selector.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b_invreg_write_selector " "Found entity 1: b_invreg_write_selector" {  } { { "b_invreg_write_selector.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b_invreg_write_selector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523478064 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523478064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b_invreg_write_selector reg_mod:inst154\|b_invreg_write_selector:inst1 " "Elaborating entity \"b_invreg_write_selector\" for hierarchy \"reg_mod:inst154\|b_invreg_write_selector:inst1\"" {  } { { "reg_mod.bdf" "inst1" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1992 512 768 2120 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523478064 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "b_invreg_write_selector.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b_invreg_write_selector.bdf" { { 1368 4904 4920 1544 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1684523478065 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "b_invreg_write_selector.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b_invreg_write_selector.bdf" { { 312 4912 4928 480 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1684523478065 ""}
{ "Warning" "WSGN_SEARCH_FILE" "busified_16decoder.bdf 1 1 " "Using design file busified_16decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 busified_16decoder " "Found entity 1: busified_16decoder" {  } { { "busified_16decoder.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523478094 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523478094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busified_16decoder reg_mod:inst154\|busified_16decoder:inst24 " "Elaborating entity \"busified_16decoder\" for hierarchy \"reg_mod:inst154\|busified_16decoder:inst24\"" {  } { { "reg_mod.bdf" "inst24" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 880 736 936 976 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523478094 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus4_split.vhd 2 1 " "Using design file bus4_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus4_split-LogicFunc " "Found design unit 1: bus4_split-LogicFunc" {  } { { "bus4_split.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus4_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523478104 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus4_split " "Found entity 1: bus4_split" {  } { { "bus4_split.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus4_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523478104 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523478104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus4_split reg_mod:inst154\|busified_16decoder:inst24\|bus4_split:inst " "Elaborating entity \"bus4_split\" for hierarchy \"reg_mod:inst154\|busified_16decoder:inst24\|bus4_split:inst\"" {  } { { "busified_16decoder.bdf" "inst" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { { 232 576 712 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523478105 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus16_4.bdf 1 1 " "Using design file bus16_4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus16_4 " "Found entity 1: bus16_4" {  } { { "bus16_4.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523478112 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523478112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus16_4 reg_mod:inst154\|bus16_4:inst23 " "Elaborating entity \"bus16_4\" for hierarchy \"reg_mod:inst154\|bus16_4:inst23\"" {  } { { "reg_mod.bdf" "inst23" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 880 496 648 1008 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523478112 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus8_split_out inst9 " "Block or symbol \"bus8_split_out\" of instance \"inst9\" overlaps another block or symbol" {  } { { "bus16_4.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 232 840 976 408 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684523478113 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus4_split_out inst14 " "Block or symbol \"bus4_split_out\" of instance \"inst14\" overlaps another block or symbol" {  } { { "bus16_4.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 200 1200 1336 312 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684523478113 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus4_split_out inst16 " "Block or symbol \"bus4_split_out\" of instance \"inst16\" overlaps another block or symbol" {  } { { "bus16_4.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 456 1232 1368 568 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684523478113 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus4_split_out.vhd 2 1 " "Using design file bus4_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus4_split_out-LogicFunc " "Found design unit 1: bus4_split_out-LogicFunc" {  } { { "bus4_split_out.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus4_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523478121 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus4_split_out " "Found entity 1: bus4_split_out" {  } { { "bus4_split_out.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus4_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523478121 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523478121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus4_split_out reg_mod:inst154\|bus16_4:inst23\|bus4_split_out:inst14 " "Elaborating entity \"bus4_split_out\" for hierarchy \"reg_mod:inst154\|bus16_4:inst23\|bus4_split_out:inst14\"" {  } { { "bus16_4.bdf" "inst14" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 200 1200 1336 312 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523478121 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus8_split.vhd 2 1 " "Using design file bus8_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus8_split-LogicFunc " "Found design unit 1: bus8_split-LogicFunc" {  } { { "bus8_split.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus8_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523478130 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus8_split " "Found entity 1: bus8_split" {  } { { "bus8_split.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus8_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523478130 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523478130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus8_split reg_mod:inst154\|bus16_4:inst23\|bus8_split:inst12 " "Elaborating entity \"bus8_split\" for hierarchy \"reg_mod:inst154\|bus16_4:inst23\|bus8_split:inst12\"" {  } { { "bus16_4.bdf" "inst12" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 232 992 1128 408 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523478130 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus8_split_out.vhd 2 1 " "Using design file bus8_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus8_split_out-LogicFunc " "Found design unit 1: bus8_split_out-LogicFunc" {  } { { "bus8_split_out.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus8_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523478141 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus8_split_out " "Found entity 1: bus8_split_out" {  } { { "bus8_split_out.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus8_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523478141 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523478141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus8_split_out reg_mod:inst154\|bus16_4:inst23\|bus8_split_out:inst9 " "Elaborating entity \"bus8_split_out\" for hierarchy \"reg_mod:inst154\|bus16_4:inst23\|bus8_split_out:inst9\"" {  } { { "bus16_4.bdf" "inst9" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 232 840 976 408 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523478141 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alumod.bdf 1 1 " "Using design file alumod.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alumod " "Found entity 1: alumod" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/alumod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523478501 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523478501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alumod alumod:inst155 " "Elaborating entity \"alumod\" for hierarchy \"alumod:inst155\"" {  } { { "processor.bdf" "inst155" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 11176 1720 1960 11368 "inst155" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523478501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/alumod.bdf" { { 936 2424 2440 1112 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1684523478502 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/alumod.bdf" { { 16 2416 2432 184 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1684523478502 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mega_nor.vhd 2 1 " "Using design file mega_nor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mega_nor-Behavioral " "Found design unit 1: mega_nor-Behavioral" {  } { { "mega_nor.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/mega_nor.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523478513 ""} { "Info" "ISGN_ENTITY_NAME" "1 mega_nor " "Found entity 1: mega_nor" {  } { { "mega_nor.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/mega_nor.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523478513 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523478513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mega_nor alumod:inst155\|mega_nor:inst2 " "Elaborating entity \"mega_nor\" for hierarchy \"alumod:inst155\|mega_nor:inst2\"" {  } { { "alumod.bdf" "inst2" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/alumod.bdf" { { 1488 448 616 1568 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523478513 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "af\[14..8\] mega_nor.vhd(16) " "Output port \"af\[14..8\]\" at mega_nor.vhd(16) has no driver" {  } { { "mega_nor.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/mega_nor.vhd" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684523478514 "|processor|alumod:inst155|mega_nor:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "alu_logic.vhd 2 1 " "Using design file alu_logic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_logic-LogicFunc " "Found design unit 1: alu_logic-LogicFunc" {  } { { "alu_logic.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/alu_logic.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523478522 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_logic " "Found entity 1: alu_logic" {  } { { "alu_logic.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/alu_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684523478522 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684523478522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_logic alumod:inst155\|alu_logic:inst " "Elaborating entity \"alu_logic\" for hierarchy \"alumod:inst155\|alu_logic:inst\"" {  } { { "alumod.bdf" "inst" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/alumod.bdf" { { 16 448 608 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523478522 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "generalc GND " "Pin \"generalc\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 8488 0 16 8664 "generalc" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|generalc"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendtoprogen GND " "Pin \"sendtoprogen\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 11816 552 568 11992 "sendtoprogen" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|sendtoprogen"} { "Warning" "WMLS_MLS_STUCK_PIN" "state0 GND " "Pin \"state0\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 13824 2160 2176 14000 "state0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|state0"} { "Warning" "WMLS_MLS_STUCK_PIN" "state1 GND " "Pin \"state1\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 13824 2144 2160 14000 "state1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|state1"} { "Warning" "WMLS_MLS_STUCK_PIN" "state2 GND " "Pin \"state2\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 13824 2128 2144 14000 "state2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|state2"} { "Warning" "WMLS_MLS_STUCK_PIN" "incremented\[15\] GND " "Pin \"incremented\[15\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12688 2296 2312 12872 "incremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|incremented[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incremented\[14\] GND " "Pin \"incremented\[14\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12688 2296 2312 12872 "incremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|incremented[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incremented\[13\] GND " "Pin \"incremented\[13\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12688 2296 2312 12872 "incremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|incremented[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incremented\[12\] GND " "Pin \"incremented\[12\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12688 2296 2312 12872 "incremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|incremented[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incremented\[11\] GND " "Pin \"incremented\[11\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12688 2296 2312 12872 "incremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|incremented[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incremented\[10\] GND " "Pin \"incremented\[10\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12688 2296 2312 12872 "incremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|incremented[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incremented\[9\] GND " "Pin \"incremented\[9\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12688 2296 2312 12872 "incremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|incremented[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incremented\[8\] GND " "Pin \"incremented\[8\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12688 2296 2312 12872 "incremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|incremented[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incremented\[7\] GND " "Pin \"incremented\[7\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12688 2296 2312 12872 "incremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|incremented[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incremented\[6\] GND " "Pin \"incremented\[6\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12688 2296 2312 12872 "incremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|incremented[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incremented\[5\] GND " "Pin \"incremented\[5\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12688 2296 2312 12872 "incremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|incremented[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incremented\[4\] GND " "Pin \"incremented\[4\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12688 2296 2312 12872 "incremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|incremented[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incremented\[3\] GND " "Pin \"incremented\[3\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12688 2296 2312 12872 "incremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|incremented[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incremented\[2\] GND " "Pin \"incremented\[2\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12688 2296 2312 12872 "incremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|incremented[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incremented\[1\] GND " "Pin \"incremented\[1\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12688 2296 2312 12872 "incremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|incremented[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incremented\[0\] VCC " "Pin \"incremented\[0\]\" is stuck at VCC" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12688 2296 2312 12872 "incremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|incremented[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "preincremented\[15\] GND " "Pin \"preincremented\[15\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12672 1712 1728 12872 "preincremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|preincremented[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "preincremented\[14\] GND " "Pin \"preincremented\[14\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12672 1712 1728 12872 "preincremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|preincremented[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "preincremented\[13\] GND " "Pin \"preincremented\[13\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12672 1712 1728 12872 "preincremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|preincremented[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "preincremented\[12\] GND " "Pin \"preincremented\[12\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12672 1712 1728 12872 "preincremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|preincremented[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "preincremented\[11\] GND " "Pin \"preincremented\[11\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12672 1712 1728 12872 "preincremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|preincremented[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "preincremented\[10\] GND " "Pin \"preincremented\[10\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12672 1712 1728 12872 "preincremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|preincremented[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "preincremented\[9\] GND " "Pin \"preincremented\[9\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12672 1712 1728 12872 "preincremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|preincremented[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "preincremented\[8\] GND " "Pin \"preincremented\[8\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12672 1712 1728 12872 "preincremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|preincremented[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "preincremented\[7\] GND " "Pin \"preincremented\[7\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12672 1712 1728 12872 "preincremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|preincremented[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "preincremented\[6\] GND " "Pin \"preincremented\[6\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12672 1712 1728 12872 "preincremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|preincremented[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "preincremented\[5\] GND " "Pin \"preincremented\[5\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12672 1712 1728 12872 "preincremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|preincremented[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "preincremented\[4\] GND " "Pin \"preincremented\[4\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12672 1712 1728 12872 "preincremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|preincremented[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "preincremented\[3\] GND " "Pin \"preincremented\[3\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12672 1712 1728 12872 "preincremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|preincremented[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "preincremented\[2\] GND " "Pin \"preincremented\[2\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12672 1712 1728 12872 "preincremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|preincremented[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "preincremented\[1\] GND " "Pin \"preincremented\[1\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12672 1712 1728 12872 "preincremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|preincremented[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "preincremented\[0\] GND " "Pin \"preincremented\[0\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12672 1712 1728 12872 "preincremented\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|preincremented[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "progcountinput\[15\] GND " "Pin \"progcountinput\[15\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 11456 1672 1688 11656 "progcountinput\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|progcountinput[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "progcountinput\[14\] GND " "Pin \"progcountinput\[14\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 11456 1672 1688 11656 "progcountinput\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|progcountinput[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "progcountinput\[13\] GND " "Pin \"progcountinput\[13\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 11456 1672 1688 11656 "progcountinput\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|progcountinput[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "progcountinput\[12\] GND " "Pin \"progcountinput\[12\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 11456 1672 1688 11656 "progcountinput\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|progcountinput[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "progcountinput\[11\] GND " "Pin \"progcountinput\[11\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 11456 1672 1688 11656 "progcountinput\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|progcountinput[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "progcountinput\[10\] GND " "Pin \"progcountinput\[10\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 11456 1672 1688 11656 "progcountinput\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|progcountinput[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "progcountinput\[9\] GND " "Pin \"progcountinput\[9\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 11456 1672 1688 11656 "progcountinput\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|progcountinput[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "progcountinput\[8\] GND " "Pin \"progcountinput\[8\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 11456 1672 1688 11656 "progcountinput\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|progcountinput[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "progcountinput\[7\] GND " "Pin \"progcountinput\[7\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 11456 1672 1688 11656 "progcountinput\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|progcountinput[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "progcountinput\[6\] GND " "Pin \"progcountinput\[6\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 11456 1672 1688 11656 "progcountinput\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|progcountinput[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "progcountinput\[5\] GND " "Pin \"progcountinput\[5\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 11456 1672 1688 11656 "progcountinput\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|progcountinput[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "progcountinput\[4\] GND " "Pin \"progcountinput\[4\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 11456 1672 1688 11656 "progcountinput\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|progcountinput[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "progcountinput\[3\] GND " "Pin \"progcountinput\[3\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 11456 1672 1688 11656 "progcountinput\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|progcountinput[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "progcountinput\[2\] GND " "Pin \"progcountinput\[2\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 11456 1672 1688 11656 "progcountinput\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|progcountinput[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "progcountinput\[1\] GND " "Pin \"progcountinput\[1\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 11456 1672 1688 11656 "progcountinput\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|progcountinput[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "progcountinput\[0\] GND " "Pin \"progcountinput\[0\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 11456 1672 1688 11656 "progcountinput\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684523479635 "|processor|progcountinput[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1684523479635 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684523479694 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684523479829 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684523480200 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684523480200 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 7912 1712 1880 7928 "CLOCK_50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684523480283 "|processor|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "generala " "No output dependent on input pin \"generala\"" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 7568 -8 8 7736 "generala" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684523480283 "|processor|generala"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1684523480283 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "400 " "Implemented 400 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684523480284 ""} { "Info" "ICUT_CUT_TM_OPINS" "101 " "Implemented 101 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684523480284 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684523480284 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1684523480284 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684523480284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 223 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 223 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4928 " "Peak virtual memory: 4928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684523480310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 19 13:11:20 2023 " "Processing ended: Fri May 19 13:11:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684523480310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684523480310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684523480310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684523480310 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1684523481617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684523481617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 19 13:11:21 2023 " "Processing started: Fri May 19 13:11:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684523481617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1684523481617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1684523481617 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1684523481702 ""}
{ "Info" "0" "" "Project  = processor" {  } {  } 0 0 "Project  = processor" 0 0 "Fitter" 0 0 1684523481702 ""}
{ "Info" "0" "" "Revision = processor" {  } {  } 0 0 "Revision = processor" 0 0 "Fitter" 0 0 1684523481702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1684523481962 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1684523481962 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processor 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1684523481976 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684523482006 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684523482006 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1684523482229 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1684523482241 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1684523482343 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1684523482365 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "54 117 " "No exact pin location assignment(s) for 54 pins of 117 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1684523482485 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1684523485557 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY0~inputCLKENA0 264 global CLKCTRL_G6 " "KEY0~inputCLKENA0 with 264 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1684523485694 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1684523485694 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1684523485694 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY0~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY0~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY0 PIN_U7 " "Refclk input I/O pad KEY0 is placed onto PIN_U7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1684523485695 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1684523485695 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1684523485695 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684523485695 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1684523485705 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684523485705 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684523485706 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1684523485707 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1684523485707 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1684523485707 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1684523486515 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1684523486515 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1684523486530 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1684523486530 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1684523486531 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1684523486585 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1684523486586 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1684523486586 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684523486680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1684523488488 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1684523488927 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684523490358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1684523494303 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1684523502090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684523502090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1684523503482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+04 ns 27.8% " "3e+04 ns of routing delay (approximately 27.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1684523506340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 12 { 0 ""} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1684523521036 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1684523521036 ""}
