# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 4
attribute \src "dut.sv:2.1-65.10"
attribute \cells_not_processed 1
module \simple_fsm
  attribute \src "dut.sv:3.17-3.20"
  wire input 1 \clk
  attribute \src "dut.sv:4.17-4.22"
  wire input 2 \reset
  attribute \src "dut.sv:5.17-5.22"
  wire input 3 \start
  attribute \src "dut.sv:6.17-6.21"
  wire input 4 \done
  attribute \src "dut.sv:7.17-7.21"
  wire output 5 \busy
  attribute \src "dut.sv:8.23-8.28"
  wire width 2 output 6 \state
  attribute \src "dut.sv:17.11-17.21"
  wire width 2 \next_state
  attribute \src "dut.sv:20.1-25.4"
  wire width 2 $0\state[1:0]
  attribute \src "dut.sv:28.12-28.12"
  wire width 2 $0\next_state[1:0]
  attribute \src "dut.sv:28.12-28.12"
  wire width 2 $1\next_state[1:0]
  attribute \src "dut.sv:28.12-28.12"
  wire width 2 $2\next_state[1:0]
  attribute \src "dut.sv:28.12-28.12"
  wire width 2 $3\next_state[1:0]
  attribute \src "dut.sv:55.12-55.12"
  wire $0\busy[0:0]
  attribute \src "dut.sv:55.12-55.12"
  wire $1\busy[0:0]
  attribute \src "dut.sv:20.1-25.4"
  attribute \always_ff 1
  process $proc$dut.sv:20$1
    assign $0\state[1:0] \state
    attribute \src "dut.sv:21.5-24.29"
    switch \reset
    attribute \src "dut.sv:21.9-21.14"
      case 1'1
        assign $0\state[1:0] 2'00
    attribute \src "dut.sv:23.5-23.9"
      case 
        assign $0\state[1:0] \next_state
    end
    sync posedge \clk
      update \state $0\state[1:0]
    sync posedge \reset
      update \state $0\state[1:0]
  end
  attribute \src "dut.sv:28.12-28.12"
  attribute \always_comb 1
  process $proc$dut.sv:28$2
    assign { } { }
    assign $0\next_state[1:0] $1\next_state[1:0]
    attribute \src "dut.sv:29.5-51.12"
    switch \state
    attribute \src "dut.sv:29.17-29.17"
      case 2'00
        assign { } { }
        assign $1\next_state[1:0] $2\next_state[1:0]
        attribute \src "dut.sv:31.13-34.35"
        switch \start
        attribute \src "dut.sv:31.17-31.22"
          case 1'1
            assign { } { }
            assign $2\next_state[1:0] 2'01
        attribute \src "dut.sv:33.13-33.17"
          case 
            assign { } { }
            assign $2\next_state[1:0] 2'00
        end
    attribute \src "dut.sv:35.12-35.12"
      case 2'01
        assign { } { }
        assign $1\next_state[1:0] 2'10
    attribute \src "dut.sv:38.12-38.12"
      case 2'10
        assign { } { }
        assign $1\next_state[1:0] $3\next_state[1:0]
        attribute \src "dut.sv:40.13-43.35"
        switch \done
        attribute \src "dut.sv:40.17-40.21"
          case 1'1
            assign { } { }
            assign $3\next_state[1:0] 2'11
        attribute \src "dut.sv:42.13-42.17"
          case 
            assign { } { }
            assign $3\next_state[1:0] 2'10
        end
    attribute \src "dut.sv:44.12-44.12"
      case 2'11
        assign { } { }
        assign $1\next_state[1:0] 2'00
    attribute \src "dut.sv:47.12-47.12"
      case 
        assign { } { }
        assign $1\next_state[1:0] 2'00
    end
    sync always
      update \next_state $0\next_state[1:0]
  end
  attribute \src "dut.sv:55.12-55.12"
  attribute \always_comb 1
  process $proc$dut.sv:55$3
    assign { } { }
    assign $0\busy[0:0] $1\busy[0:0]
    attribute \src "dut.sv:56.5-62.12"
    switch \state
    attribute \src "dut.sv:56.17-56.17"
      case 2'00
        assign { } { }
        assign $1\busy[0:0] 1'0
    attribute \src "dut.sv:57.27-57.27"
      case 2'01
        assign { } { }
        assign $1\busy[0:0] 1'1
    attribute \src "dut.sv:58.27-58.27"
      case 2'10
        assign { } { }
        assign $1\busy[0:0] 1'1
    attribute \src "dut.sv:59.27-59.27"
      case 2'11
        assign { } { }
        assign $1\busy[0:0] 1'0
    attribute \src "dut.sv:60.27-60.27"
      case 
        assign { } { }
        assign $1\busy[0:0] 1'0
    end
    sync always
      update \busy $0\busy[0:0]
  end
end
