/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [2:0] _01_;
  reg [2:0] _02_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [11:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [10:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [27:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_16z | celloutsig_1_3z);
  assign celloutsig_0_7z = ~(celloutsig_0_1z | celloutsig_0_1z);
  assign celloutsig_0_13z = ~(celloutsig_0_5z[7] | celloutsig_0_12z);
  assign celloutsig_1_2z = ~celloutsig_1_0z;
  assign celloutsig_1_18z = ~celloutsig_1_1z;
  assign celloutsig_0_19z = ~celloutsig_0_3z;
  assign celloutsig_1_7z = ~((celloutsig_1_0z | celloutsig_1_2z) & (celloutsig_1_2z | celloutsig_1_6z));
  assign celloutsig_0_6z = ~((celloutsig_0_1z | celloutsig_0_5z[10]) & (celloutsig_0_0z[3] | celloutsig_0_0z[3]));
  assign celloutsig_0_14z = ~((celloutsig_0_1z | celloutsig_0_12z) & (celloutsig_0_8z[1] | celloutsig_0_13z));
  assign celloutsig_0_26z = ~((celloutsig_0_22z | celloutsig_0_5z[8]) & (celloutsig_0_17z[5] | celloutsig_0_12z));
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 3'h0;
    else _01_ <= { celloutsig_0_5z[7:6], celloutsig_0_15z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_0z = in_data[19:15] & in_data[74:70];
  assign celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_5z } & { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_5z = celloutsig_0_4z[17:7] & { celloutsig_0_4z[14:6], celloutsig_0_0z[4:3] };
  assign celloutsig_0_8z = { in_data[25:23], celloutsig_0_3z } & in_data[90:87];
  assign celloutsig_0_24z = celloutsig_0_17z[8:5] & { celloutsig_0_5z[5:3], celloutsig_0_1z };
  assign celloutsig_0_27z = { celloutsig_0_5z[4:0], celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_24z } & { in_data[16:13], celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_18z = { in_data[57:52], celloutsig_0_7z } == { celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_37z = { _01_[2:1], celloutsig_0_24z } === { celloutsig_0_17z[9:5], celloutsig_0_25z };
  assign celloutsig_1_0z = in_data[108:103] === in_data[182:177];
  assign celloutsig_1_1z = in_data[163:160] === in_data[166:163];
  assign celloutsig_1_3z = in_data[166:162] === { in_data[108:106], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z } === _00_[2:0];
  assign celloutsig_1_16z = { celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_5z } === { celloutsig_1_8z[2], celloutsig_1_1z, celloutsig_1_12z };
  assign celloutsig_0_9z = { celloutsig_0_5z[10:6], celloutsig_0_8z } === in_data[23:15];
  assign celloutsig_0_11z = { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_2z } === celloutsig_0_0z[4:1];
  assign celloutsig_0_21z = { celloutsig_0_5z[10:2], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_2z } === { celloutsig_0_4z[20:9], celloutsig_0_7z, _01_, _01_, celloutsig_0_11z };
  assign celloutsig_0_22z = { celloutsig_0_0z[3:0], celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_12z } === { in_data[20:18], celloutsig_0_15z, celloutsig_0_1z, _01_ };
  assign celloutsig_0_36z = ! { celloutsig_0_0z[1:0], celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_0z, _01_ };
  assign celloutsig_0_1z = ! in_data[84:63];
  assign celloutsig_0_3z = ! celloutsig_0_0z;
  assign celloutsig_1_12z = celloutsig_1_3z & ~(celloutsig_1_6z);
  assign celloutsig_0_2z = celloutsig_0_0z[0] & ~(in_data[21]);
  assign { celloutsig_0_4z[27:6], celloutsig_0_4z[0] } = celloutsig_0_3z ? { in_data[30:16], celloutsig_0_1z, celloutsig_0_2z, 1'h1, celloutsig_0_2z, 2'h3, celloutsig_0_2z, 1'h1 } : { in_data[69:49], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_17z = celloutsig_0_8z[0] ? { in_data[94:87], celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_2z } : { in_data[81], celloutsig_0_5z };
  assign celloutsig_1_6z = ~^ { in_data[158:154], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_10z = ~^ { in_data[49:33], celloutsig_0_6z };
  assign celloutsig_0_12z = ~^ { celloutsig_0_4z[14:7], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_15z = ~^ { celloutsig_0_0z[2:1], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_0_25z = ~^ { in_data[9:8], celloutsig_0_2z, celloutsig_0_21z };
  assign celloutsig_0_28z = ~^ { celloutsig_0_27z[7:0], celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_26z, _02_ };
  assign celloutsig_0_4z[5:1] = celloutsig_0_0z;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
