
STMTEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000031e8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  080032f4  080032f4  000042f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080033c4  080033c4  00005068  2**0
                  CONTENTS
  4 .ARM          00000000  080033c4  080033c4  00005068  2**0
                  CONTENTS
  5 .preinit_array 00000000  080033c4  080033c4  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080033c4  080033c4  000043c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080033c8  080033c8  000043c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080033cc  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000022c  20000068  08003434  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000294  08003434  00005294  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008924  00000000  00000000  00005091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018b4  00000000  00000000  0000d9b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000828  00000000  00000000  0000f270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000062b  00000000  00000000  0000fa98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017c61  00000000  00000000  000100c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000094cb  00000000  00000000  00027d24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086453  00000000  00000000  000311ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b7642  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027ec  00000000  00000000  000b7688  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000b9e74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	080032dc 	.word	0x080032dc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	080032dc 	.word	0x080032dc

0800014c <_write>:
static void MX_USART1_UART_Init(void);
/* USER CODE BEGIN PFP */
#ifdef PRINTF_OVERLOAD
// Use the handle for the UART you configured (e.g., huart1)
extern UART_HandleTypeDef huart1;
int _write(int file, char *data, int len) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	607a      	str	r2, [r7, #4]
    // Transmit data via UART
    HAL_UART_Transmit(&huart1, (uint8_t*)data, len, HAL_MAX_DELAY);
 8000158:	687b      	ldr	r3, [r7, #4]
 800015a:	b29a      	uxth	r2, r3
 800015c:	f04f 33ff 	mov.w	r3, #4294967295
 8000160:	68b9      	ldr	r1, [r7, #8]
 8000162:	4804      	ldr	r0, [pc, #16]	@ (8000174 <_write+0x28>)
 8000164:	f001 ffac 	bl	80020c0 <HAL_UART_Transmit>
    return len;
 8000168:	687b      	ldr	r3, [r7, #4]
}
 800016a:	4618      	mov	r0, r3
 800016c:	3710      	adds	r7, #16
 800016e:	46bd      	mov	sp, r7
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	200000ac 	.word	0x200000ac

08000178 <HAL_CAN_RxFifo0MsgPendingCallback>:
#endif

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0,&RxHeader, RxData);
 8000180:	1d38      	adds	r0, r7, #4
 8000182:	4b10      	ldr	r3, [pc, #64]	@ (80001c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8000184:	4a10      	ldr	r2, [pc, #64]	@ (80001c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8000186:	2100      	movs	r1, #0
 8000188:	f000 fd64 	bl	8000c54 <HAL_CAN_GetRxMessage>
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
  printf("%u, ",RxData[0]);
 800018c:	4b0d      	ldr	r3, [pc, #52]	@ (80001c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 800018e:	781b      	ldrb	r3, [r3, #0]
 8000190:	4619      	mov	r1, r3
 8000192:	480e      	ldr	r0, [pc, #56]	@ (80001cc <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8000194:	f002 fa2a 	bl	80025ec <iprintf>
  printf("%u, ",RxData[1]);
 8000198:	4b0a      	ldr	r3, [pc, #40]	@ (80001c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 800019a:	785b      	ldrb	r3, [r3, #1]
 800019c:	4619      	mov	r1, r3
 800019e:	480b      	ldr	r0, [pc, #44]	@ (80001cc <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 80001a0:	f002 fa24 	bl	80025ec <iprintf>
  printf("%u, ",RxData[2]);
 80001a4:	4b07      	ldr	r3, [pc, #28]	@ (80001c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 80001a6:	789b      	ldrb	r3, [r3, #2]
 80001a8:	4619      	mov	r1, r3
 80001aa:	4808      	ldr	r0, [pc, #32]	@ (80001cc <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 80001ac:	f002 fa1e 	bl	80025ec <iprintf>
  printf("%u \r\n",RxData[3]);
 80001b0:	4b04      	ldr	r3, [pc, #16]	@ (80001c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 80001b2:	78db      	ldrb	r3, [r3, #3]
 80001b4:	4619      	mov	r1, r3
 80001b6:	4806      	ldr	r0, [pc, #24]	@ (80001d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 80001b8:	f002 fa18 	bl	80025ec <iprintf>
}
 80001bc:	bf00      	nop
 80001be:	3708      	adds	r7, #8
 80001c0:	46bd      	mov	sp, r7
 80001c2:	bd80      	pop	{r7, pc}
 80001c4:	20000138 	.word	0x20000138
 80001c8:	2000011c 	.word	0x2000011c
 80001cc:	080032f4 	.word	0x080032f4
 80001d0:	080032fc 	.word	0x080032fc

080001d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d8:	f000 fad2 	bl	8000780 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001dc:	f000 f850 	bl	8000280 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e0:	f000 f8e8 	bl	80003b4 <MX_GPIO_Init>
  MX_CAN_Init();
 80001e4:	f000 f888 	bl	80002f8 <MX_CAN_Init>
  MX_USART1_UART_Init();
 80001e8:	f000 f8ba 	bl	8000360 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  Scanfilter.FilterActivation = CAN_FILTER_ENABLE;
 80001ec:	4b1e      	ldr	r3, [pc, #120]	@ (8000268 <main+0x94>)
 80001ee:	2201      	movs	r2, #1
 80001f0:	621a      	str	r2, [r3, #32]
  Scanfilter.FilterBank = 0;
 80001f2:	4b1d      	ldr	r3, [pc, #116]	@ (8000268 <main+0x94>)
 80001f4:	2200      	movs	r2, #0
 80001f6:	615a      	str	r2, [r3, #20]
  Scanfilter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80001f8:	4b1b      	ldr	r3, [pc, #108]	@ (8000268 <main+0x94>)
 80001fa:	2200      	movs	r2, #0
 80001fc:	611a      	str	r2, [r3, #16]
  Scanfilter.FilterIdHigh = 0x0000;
 80001fe:	4b1a      	ldr	r3, [pc, #104]	@ (8000268 <main+0x94>)
 8000200:	2200      	movs	r2, #0
 8000202:	601a      	str	r2, [r3, #0]
  Scanfilter.FilterIdLow = 0x0000;
 8000204:	4b18      	ldr	r3, [pc, #96]	@ (8000268 <main+0x94>)
 8000206:	2200      	movs	r2, #0
 8000208:	605a      	str	r2, [r3, #4]
  Scanfilter.FilterMaskIdHigh = 0x0000;
 800020a:	4b17      	ldr	r3, [pc, #92]	@ (8000268 <main+0x94>)
 800020c:	2200      	movs	r2, #0
 800020e:	609a      	str	r2, [r3, #8]
  Scanfilter.FilterMaskIdLow = 0x0000;
 8000210:	4b15      	ldr	r3, [pc, #84]	@ (8000268 <main+0x94>)
 8000212:	2200      	movs	r2, #0
 8000214:	60da      	str	r2, [r3, #12]
  Scanfilter.FilterMode = CAN_FILTERMODE_IDMASK;
 8000216:	4b14      	ldr	r3, [pc, #80]	@ (8000268 <main+0x94>)
 8000218:	2200      	movs	r2, #0
 800021a:	619a      	str	r2, [r3, #24]
  Scanfilter.FilterScale = CAN_FILTERSCALE_32BIT;
 800021c:	4b12      	ldr	r3, [pc, #72]	@ (8000268 <main+0x94>)
 800021e:	2201      	movs	r2, #1
 8000220:	61da      	str	r2, [r3, #28]
  Scanfilter.SlaveStartFilterBank = 14; //<-- not needed for single instances
 8000222:	4b11      	ldr	r3, [pc, #68]	@ (8000268 <main+0x94>)
 8000224:	220e      	movs	r2, #14
 8000226:	625a      	str	r2, [r3, #36]	@ 0x24
  if(HAL_CAN_ConfigFilter(&hcan, &Scanfilter) != HAL_OK) {
 8000228:	490f      	ldr	r1, [pc, #60]	@ (8000268 <main+0x94>)
 800022a:	4810      	ldr	r0, [pc, #64]	@ (800026c <main+0x98>)
 800022c:	f000 fc05 	bl	8000a3a <HAL_CAN_ConfigFilter>
 8000230:	4603      	mov	r3, r0
 8000232:	2b00      	cmp	r3, #0
 8000234:	d003      	beq.n	800023e <main+0x6a>
	  printf("cannot configure CAN filter \n\r");
 8000236:	480e      	ldr	r0, [pc, #56]	@ (8000270 <main+0x9c>)
 8000238:	f002 f9d8 	bl	80025ec <iprintf>
 800023c:	e002      	b.n	8000244 <main+0x70>
  } else {
	  printf("CAN filter configured \n\r");
 800023e:	480d      	ldr	r0, [pc, #52]	@ (8000274 <main+0xa0>)
 8000240:	f002 f9d4 	bl	80025ec <iprintf>
  }
  if(HAL_CAN_Start(&hcan) != HAL_OK) {
 8000244:	4809      	ldr	r0, [pc, #36]	@ (800026c <main+0x98>)
 8000246:	f000 fcc1 	bl	8000bcc <HAL_CAN_Start>
 800024a:	4603      	mov	r3, r0
 800024c:	2b00      	cmp	r3, #0
 800024e:	d003      	beq.n	8000258 <main+0x84>
	  printf("cannot start CAN \n\r");
 8000250:	4809      	ldr	r0, [pc, #36]	@ (8000278 <main+0xa4>)
 8000252:	f002 f9cb 	bl	80025ec <iprintf>
 8000256:	e002      	b.n	800025e <main+0x8a>
  } else {
	  printf("CAN started \n\r");
 8000258:	4808      	ldr	r0, [pc, #32]	@ (800027c <main+0xa8>)
 800025a:	f002 f9c7 	bl	80025ec <iprintf>
  while (1)
  {
//	  uint32_t RxFIFO_level = HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0);
//	  printf("%u \r\n", RxFIFO_level);

	  HAL_CAN_RxFifo0MsgPendingCallback(&hcan);
 800025e:	4803      	ldr	r0, [pc, #12]	@ (800026c <main+0x98>)
 8000260:	f7ff ff8a 	bl	8000178 <HAL_CAN_RxFifo0MsgPendingCallback>
 8000264:	e7fb      	b.n	800025e <main+0x8a>
 8000266:	bf00      	nop
 8000268:	200000f4 	.word	0x200000f4
 800026c:	20000084 	.word	0x20000084
 8000270:	08003304 	.word	0x08003304
 8000274:	08003324 	.word	0x08003324
 8000278:	08003340 	.word	0x08003340
 800027c:	08003354 	.word	0x08003354

08000280 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b090      	sub	sp, #64	@ 0x40
 8000284:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000286:	f107 0318 	add.w	r3, r7, #24
 800028a:	2228      	movs	r2, #40	@ 0x28
 800028c:	2100      	movs	r1, #0
 800028e:	4618      	mov	r0, r3
 8000290:	f002 fa01 	bl	8002696 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000294:	1d3b      	adds	r3, r7, #4
 8000296:	2200      	movs	r2, #0
 8000298:	601a      	str	r2, [r3, #0]
 800029a:	605a      	str	r2, [r3, #4]
 800029c:	609a      	str	r2, [r3, #8]
 800029e:	60da      	str	r2, [r3, #12]
 80002a0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002a2:	2302      	movs	r3, #2
 80002a4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002a6:	2301      	movs	r3, #1
 80002a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002aa:	2310      	movs	r3, #16
 80002ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002ae:	2300      	movs	r3, #0
 80002b0:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002b2:	f107 0318 	add.w	r3, r7, #24
 80002b6:	4618      	mov	r0, r3
 80002b8:	f001 faa2 	bl	8001800 <HAL_RCC_OscConfig>
 80002bc:	4603      	mov	r3, r0
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d001      	beq.n	80002c6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80002c2:	f000 f88d 	bl	80003e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002c6:	230f      	movs	r3, #15
 80002c8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002ca:	2300      	movs	r3, #0
 80002cc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ce:	2300      	movs	r3, #0
 80002d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002d2:	2300      	movs	r3, #0
 80002d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002d6:	2300      	movs	r3, #0
 80002d8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002da:	1d3b      	adds	r3, r7, #4
 80002dc:	2100      	movs	r1, #0
 80002de:	4618      	mov	r0, r3
 80002e0:	f001 fd10 	bl	8001d04 <HAL_RCC_ClockConfig>
 80002e4:	4603      	mov	r3, r0
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002ea:	f000 f879 	bl	80003e0 <Error_Handler>
  }
}
 80002ee:	bf00      	nop
 80002f0:	3740      	adds	r7, #64	@ 0x40
 80002f2:	46bd      	mov	sp, r7
 80002f4:	bd80      	pop	{r7, pc}
	...

080002f8 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80002fc:	4b16      	ldr	r3, [pc, #88]	@ (8000358 <MX_CAN_Init+0x60>)
 80002fe:	4a17      	ldr	r2, [pc, #92]	@ (800035c <MX_CAN_Init+0x64>)
 8000300:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 8000302:	4b15      	ldr	r3, [pc, #84]	@ (8000358 <MX_CAN_Init+0x60>)
 8000304:	2210      	movs	r2, #16
 8000306:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000308:	4b13      	ldr	r3, [pc, #76]	@ (8000358 <MX_CAN_Init+0x60>)
 800030a:	2200      	movs	r2, #0
 800030c:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800030e:	4b12      	ldr	r3, [pc, #72]	@ (8000358 <MX_CAN_Init+0x60>)
 8000310:	2200      	movs	r2, #0
 8000312:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000314:	4b10      	ldr	r3, [pc, #64]	@ (8000358 <MX_CAN_Init+0x60>)
 8000316:	2200      	movs	r2, #0
 8000318:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 800031a:	4b0f      	ldr	r3, [pc, #60]	@ (8000358 <MX_CAN_Init+0x60>)
 800031c:	2200      	movs	r2, #0
 800031e:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000320:	4b0d      	ldr	r3, [pc, #52]	@ (8000358 <MX_CAN_Init+0x60>)
 8000322:	2200      	movs	r2, #0
 8000324:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000326:	4b0c      	ldr	r3, [pc, #48]	@ (8000358 <MX_CAN_Init+0x60>)
 8000328:	2200      	movs	r2, #0
 800032a:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 800032c:	4b0a      	ldr	r3, [pc, #40]	@ (8000358 <MX_CAN_Init+0x60>)
 800032e:	2200      	movs	r2, #0
 8000330:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000332:	4b09      	ldr	r3, [pc, #36]	@ (8000358 <MX_CAN_Init+0x60>)
 8000334:	2200      	movs	r2, #0
 8000336:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000338:	4b07      	ldr	r3, [pc, #28]	@ (8000358 <MX_CAN_Init+0x60>)
 800033a:	2200      	movs	r2, #0
 800033c:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800033e:	4b06      	ldr	r3, [pc, #24]	@ (8000358 <MX_CAN_Init+0x60>)
 8000340:	2200      	movs	r2, #0
 8000342:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000344:	4804      	ldr	r0, [pc, #16]	@ (8000358 <MX_CAN_Init+0x60>)
 8000346:	f000 fa7d 	bl	8000844 <HAL_CAN_Init>
 800034a:	4603      	mov	r3, r0
 800034c:	2b00      	cmp	r3, #0
 800034e:	d001      	beq.n	8000354 <MX_CAN_Init+0x5c>
  {
    Error_Handler();
 8000350:	f000 f846 	bl	80003e0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000354:	bf00      	nop
 8000356:	bd80      	pop	{r7, pc}
 8000358:	20000084 	.word	0x20000084
 800035c:	40006400 	.word	0x40006400

08000360 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000364:	4b11      	ldr	r3, [pc, #68]	@ (80003ac <MX_USART1_UART_Init+0x4c>)
 8000366:	4a12      	ldr	r2, [pc, #72]	@ (80003b0 <MX_USART1_UART_Init+0x50>)
 8000368:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800036a:	4b10      	ldr	r3, [pc, #64]	@ (80003ac <MX_USART1_UART_Init+0x4c>)
 800036c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000370:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000372:	4b0e      	ldr	r3, [pc, #56]	@ (80003ac <MX_USART1_UART_Init+0x4c>)
 8000374:	2200      	movs	r2, #0
 8000376:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000378:	4b0c      	ldr	r3, [pc, #48]	@ (80003ac <MX_USART1_UART_Init+0x4c>)
 800037a:	2200      	movs	r2, #0
 800037c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800037e:	4b0b      	ldr	r3, [pc, #44]	@ (80003ac <MX_USART1_UART_Init+0x4c>)
 8000380:	2200      	movs	r2, #0
 8000382:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000384:	4b09      	ldr	r3, [pc, #36]	@ (80003ac <MX_USART1_UART_Init+0x4c>)
 8000386:	220c      	movs	r2, #12
 8000388:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800038a:	4b08      	ldr	r3, [pc, #32]	@ (80003ac <MX_USART1_UART_Init+0x4c>)
 800038c:	2200      	movs	r2, #0
 800038e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000390:	4b06      	ldr	r3, [pc, #24]	@ (80003ac <MX_USART1_UART_Init+0x4c>)
 8000392:	2200      	movs	r2, #0
 8000394:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000396:	4805      	ldr	r0, [pc, #20]	@ (80003ac <MX_USART1_UART_Init+0x4c>)
 8000398:	f001 fe42 	bl	8002020 <HAL_UART_Init>
 800039c:	4603      	mov	r3, r0
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d001      	beq.n	80003a6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80003a2:	f000 f81d 	bl	80003e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80003a6:	bf00      	nop
 80003a8:	bd80      	pop	{r7, pc}
 80003aa:	bf00      	nop
 80003ac:	200000ac 	.word	0x200000ac
 80003b0:	40013800 	.word	0x40013800

080003b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003b4:	b480      	push	{r7}
 80003b6:	b083      	sub	sp, #12
 80003b8:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003ba:	4b08      	ldr	r3, [pc, #32]	@ (80003dc <MX_GPIO_Init+0x28>)
 80003bc:	699b      	ldr	r3, [r3, #24]
 80003be:	4a07      	ldr	r2, [pc, #28]	@ (80003dc <MX_GPIO_Init+0x28>)
 80003c0:	f043 0304 	orr.w	r3, r3, #4
 80003c4:	6193      	str	r3, [r2, #24]
 80003c6:	4b05      	ldr	r3, [pc, #20]	@ (80003dc <MX_GPIO_Init+0x28>)
 80003c8:	699b      	ldr	r3, [r3, #24]
 80003ca:	f003 0304 	and.w	r3, r3, #4
 80003ce:	607b      	str	r3, [r7, #4]
 80003d0:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80003d2:	bf00      	nop
 80003d4:	370c      	adds	r7, #12
 80003d6:	46bd      	mov	sp, r7
 80003d8:	bc80      	pop	{r7}
 80003da:	4770      	bx	lr
 80003dc:	40021000 	.word	0x40021000

080003e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003e0:	b480      	push	{r7}
 80003e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003e4:	b672      	cpsid	i
}
 80003e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003e8:	bf00      	nop
 80003ea:	e7fd      	b.n	80003e8 <Error_Handler+0x8>

080003ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	b085      	sub	sp, #20
 80003f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003f2:	4b15      	ldr	r3, [pc, #84]	@ (8000448 <HAL_MspInit+0x5c>)
 80003f4:	699b      	ldr	r3, [r3, #24]
 80003f6:	4a14      	ldr	r2, [pc, #80]	@ (8000448 <HAL_MspInit+0x5c>)
 80003f8:	f043 0301 	orr.w	r3, r3, #1
 80003fc:	6193      	str	r3, [r2, #24]
 80003fe:	4b12      	ldr	r3, [pc, #72]	@ (8000448 <HAL_MspInit+0x5c>)
 8000400:	699b      	ldr	r3, [r3, #24]
 8000402:	f003 0301 	and.w	r3, r3, #1
 8000406:	60bb      	str	r3, [r7, #8]
 8000408:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800040a:	4b0f      	ldr	r3, [pc, #60]	@ (8000448 <HAL_MspInit+0x5c>)
 800040c:	69db      	ldr	r3, [r3, #28]
 800040e:	4a0e      	ldr	r2, [pc, #56]	@ (8000448 <HAL_MspInit+0x5c>)
 8000410:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000414:	61d3      	str	r3, [r2, #28]
 8000416:	4b0c      	ldr	r3, [pc, #48]	@ (8000448 <HAL_MspInit+0x5c>)
 8000418:	69db      	ldr	r3, [r3, #28]
 800041a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800041e:	607b      	str	r3, [r7, #4]
 8000420:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000422:	4b0a      	ldr	r3, [pc, #40]	@ (800044c <HAL_MspInit+0x60>)
 8000424:	685b      	ldr	r3, [r3, #4]
 8000426:	60fb      	str	r3, [r7, #12]
 8000428:	68fb      	ldr	r3, [r7, #12]
 800042a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800042e:	60fb      	str	r3, [r7, #12]
 8000430:	68fb      	ldr	r3, [r7, #12]
 8000432:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000436:	60fb      	str	r3, [r7, #12]
 8000438:	4a04      	ldr	r2, [pc, #16]	@ (800044c <HAL_MspInit+0x60>)
 800043a:	68fb      	ldr	r3, [r7, #12]
 800043c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800043e:	bf00      	nop
 8000440:	3714      	adds	r7, #20
 8000442:	46bd      	mov	sp, r7
 8000444:	bc80      	pop	{r7}
 8000446:	4770      	bx	lr
 8000448:	40021000 	.word	0x40021000
 800044c:	40010000 	.word	0x40010000

08000450 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	b088      	sub	sp, #32
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000458:	f107 0310 	add.w	r3, r7, #16
 800045c:	2200      	movs	r2, #0
 800045e:	601a      	str	r2, [r3, #0]
 8000460:	605a      	str	r2, [r3, #4]
 8000462:	609a      	str	r2, [r3, #8]
 8000464:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	4a24      	ldr	r2, [pc, #144]	@ (80004fc <HAL_CAN_MspInit+0xac>)
 800046c:	4293      	cmp	r3, r2
 800046e:	d141      	bne.n	80004f4 <HAL_CAN_MspInit+0xa4>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000470:	4b23      	ldr	r3, [pc, #140]	@ (8000500 <HAL_CAN_MspInit+0xb0>)
 8000472:	69db      	ldr	r3, [r3, #28]
 8000474:	4a22      	ldr	r2, [pc, #136]	@ (8000500 <HAL_CAN_MspInit+0xb0>)
 8000476:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800047a:	61d3      	str	r3, [r2, #28]
 800047c:	4b20      	ldr	r3, [pc, #128]	@ (8000500 <HAL_CAN_MspInit+0xb0>)
 800047e:	69db      	ldr	r3, [r3, #28]
 8000480:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000484:	60fb      	str	r3, [r7, #12]
 8000486:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000488:	4b1d      	ldr	r3, [pc, #116]	@ (8000500 <HAL_CAN_MspInit+0xb0>)
 800048a:	699b      	ldr	r3, [r3, #24]
 800048c:	4a1c      	ldr	r2, [pc, #112]	@ (8000500 <HAL_CAN_MspInit+0xb0>)
 800048e:	f043 0304 	orr.w	r3, r3, #4
 8000492:	6193      	str	r3, [r2, #24]
 8000494:	4b1a      	ldr	r3, [pc, #104]	@ (8000500 <HAL_CAN_MspInit+0xb0>)
 8000496:	699b      	ldr	r3, [r3, #24]
 8000498:	f003 0304 	and.w	r3, r3, #4
 800049c:	60bb      	str	r3, [r7, #8]
 800049e:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80004a0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80004a4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004a6:	2300      	movs	r3, #0
 80004a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004aa:	2300      	movs	r3, #0
 80004ac:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004ae:	f107 0310 	add.w	r3, r7, #16
 80004b2:	4619      	mov	r1, r3
 80004b4:	4813      	ldr	r0, [pc, #76]	@ (8000504 <HAL_CAN_MspInit+0xb4>)
 80004b6:	f001 f81f 	bl	80014f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80004ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80004be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004c0:	2302      	movs	r3, #2
 80004c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004c4:	2303      	movs	r3, #3
 80004c6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004c8:	f107 0310 	add.w	r3, r7, #16
 80004cc:	4619      	mov	r1, r3
 80004ce:	480d      	ldr	r0, [pc, #52]	@ (8000504 <HAL_CAN_MspInit+0xb4>)
 80004d0:	f001 f812 	bl	80014f8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 80004d4:	2200      	movs	r2, #0
 80004d6:	2100      	movs	r1, #0
 80004d8:	2015      	movs	r0, #21
 80004da:	f000 ffd6 	bl	800148a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80004de:	2015      	movs	r0, #21
 80004e0:	f000 ffef 	bl	80014c2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 80004e4:	2200      	movs	r2, #0
 80004e6:	2100      	movs	r1, #0
 80004e8:	2016      	movs	r0, #22
 80004ea:	f000 ffce 	bl	800148a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 80004ee:	2016      	movs	r0, #22
 80004f0:	f000 ffe7 	bl	80014c2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 80004f4:	bf00      	nop
 80004f6:	3720      	adds	r7, #32
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bd80      	pop	{r7, pc}
 80004fc:	40006400 	.word	0x40006400
 8000500:	40021000 	.word	0x40021000
 8000504:	40010800 	.word	0x40010800

08000508 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b088      	sub	sp, #32
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000510:	f107 0310 	add.w	r3, r7, #16
 8000514:	2200      	movs	r2, #0
 8000516:	601a      	str	r2, [r3, #0]
 8000518:	605a      	str	r2, [r3, #4]
 800051a:	609a      	str	r2, [r3, #8]
 800051c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	4a1c      	ldr	r2, [pc, #112]	@ (8000594 <HAL_UART_MspInit+0x8c>)
 8000524:	4293      	cmp	r3, r2
 8000526:	d131      	bne.n	800058c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000528:	4b1b      	ldr	r3, [pc, #108]	@ (8000598 <HAL_UART_MspInit+0x90>)
 800052a:	699b      	ldr	r3, [r3, #24]
 800052c:	4a1a      	ldr	r2, [pc, #104]	@ (8000598 <HAL_UART_MspInit+0x90>)
 800052e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000532:	6193      	str	r3, [r2, #24]
 8000534:	4b18      	ldr	r3, [pc, #96]	@ (8000598 <HAL_UART_MspInit+0x90>)
 8000536:	699b      	ldr	r3, [r3, #24]
 8000538:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800053c:	60fb      	str	r3, [r7, #12]
 800053e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000540:	4b15      	ldr	r3, [pc, #84]	@ (8000598 <HAL_UART_MspInit+0x90>)
 8000542:	699b      	ldr	r3, [r3, #24]
 8000544:	4a14      	ldr	r2, [pc, #80]	@ (8000598 <HAL_UART_MspInit+0x90>)
 8000546:	f043 0304 	orr.w	r3, r3, #4
 800054a:	6193      	str	r3, [r2, #24]
 800054c:	4b12      	ldr	r3, [pc, #72]	@ (8000598 <HAL_UART_MspInit+0x90>)
 800054e:	699b      	ldr	r3, [r3, #24]
 8000550:	f003 0304 	and.w	r3, r3, #4
 8000554:	60bb      	str	r3, [r7, #8]
 8000556:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000558:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800055c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800055e:	2302      	movs	r3, #2
 8000560:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000562:	2303      	movs	r3, #3
 8000564:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000566:	f107 0310 	add.w	r3, r7, #16
 800056a:	4619      	mov	r1, r3
 800056c:	480b      	ldr	r0, [pc, #44]	@ (800059c <HAL_UART_MspInit+0x94>)
 800056e:	f000 ffc3 	bl	80014f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000572:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000576:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000578:	2300      	movs	r3, #0
 800057a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800057c:	2300      	movs	r3, #0
 800057e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000580:	f107 0310 	add.w	r3, r7, #16
 8000584:	4619      	mov	r1, r3
 8000586:	4805      	ldr	r0, [pc, #20]	@ (800059c <HAL_UART_MspInit+0x94>)
 8000588:	f000 ffb6 	bl	80014f8 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 800058c:	bf00      	nop
 800058e:	3720      	adds	r7, #32
 8000590:	46bd      	mov	sp, r7
 8000592:	bd80      	pop	{r7, pc}
 8000594:	40013800 	.word	0x40013800
 8000598:	40021000 	.word	0x40021000
 800059c:	40010800 	.word	0x40010800

080005a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005a0:	b480      	push	{r7}
 80005a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005a4:	bf00      	nop
 80005a6:	e7fd      	b.n	80005a4 <NMI_Handler+0x4>

080005a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005a8:	b480      	push	{r7}
 80005aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005ac:	bf00      	nop
 80005ae:	e7fd      	b.n	80005ac <HardFault_Handler+0x4>

080005b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005b4:	bf00      	nop
 80005b6:	e7fd      	b.n	80005b4 <MemManage_Handler+0x4>

080005b8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005bc:	bf00      	nop
 80005be:	e7fd      	b.n	80005bc <BusFault_Handler+0x4>

080005c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005c4:	bf00      	nop
 80005c6:	e7fd      	b.n	80005c4 <UsageFault_Handler+0x4>

080005c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005cc:	bf00      	nop
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bc80      	pop	{r7}
 80005d2:	4770      	bx	lr

080005d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005d8:	bf00      	nop
 80005da:	46bd      	mov	sp, r7
 80005dc:	bc80      	pop	{r7}
 80005de:	4770      	bx	lr

080005e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005e4:	bf00      	nop
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bc80      	pop	{r7}
 80005ea:	4770      	bx	lr

080005ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005f0:	f000 f90c 	bl	800080c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005f4:	bf00      	nop
 80005f6:	bd80      	pop	{r7, pc}

080005f8 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80005fc:	4802      	ldr	r0, [pc, #8]	@ (8000608 <CAN1_RX1_IRQHandler+0x10>)
 80005fe:	f000 fc4a 	bl	8000e96 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8000602:	bf00      	nop
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	20000084 	.word	0x20000084

0800060c <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000610:	4802      	ldr	r0, [pc, #8]	@ (800061c <CAN1_SCE_IRQHandler+0x10>)
 8000612:	f000 fc40 	bl	8000e96 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8000616:	bf00      	nop
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	20000084 	.word	0x20000084

08000620 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b086      	sub	sp, #24
 8000624:	af00      	add	r7, sp, #0
 8000626:	60f8      	str	r0, [r7, #12]
 8000628:	60b9      	str	r1, [r7, #8]
 800062a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800062c:	2300      	movs	r3, #0
 800062e:	617b      	str	r3, [r7, #20]
 8000630:	e00a      	b.n	8000648 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000632:	f3af 8000 	nop.w
 8000636:	4601      	mov	r1, r0
 8000638:	68bb      	ldr	r3, [r7, #8]
 800063a:	1c5a      	adds	r2, r3, #1
 800063c:	60ba      	str	r2, [r7, #8]
 800063e:	b2ca      	uxtb	r2, r1
 8000640:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000642:	697b      	ldr	r3, [r7, #20]
 8000644:	3301      	adds	r3, #1
 8000646:	617b      	str	r3, [r7, #20]
 8000648:	697a      	ldr	r2, [r7, #20]
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	429a      	cmp	r2, r3
 800064e:	dbf0      	blt.n	8000632 <_read+0x12>
  }

  return len;
 8000650:	687b      	ldr	r3, [r7, #4]
}
 8000652:	4618      	mov	r0, r3
 8000654:	3718      	adds	r7, #24
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}

0800065a <_close>:
  }
  return len;
}

int _close(int file)
{
 800065a:	b480      	push	{r7}
 800065c:	b083      	sub	sp, #12
 800065e:	af00      	add	r7, sp, #0
 8000660:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000662:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000666:	4618      	mov	r0, r3
 8000668:	370c      	adds	r7, #12
 800066a:	46bd      	mov	sp, r7
 800066c:	bc80      	pop	{r7}
 800066e:	4770      	bx	lr

08000670 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000670:	b480      	push	{r7}
 8000672:	b083      	sub	sp, #12
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
 8000678:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800067a:	683b      	ldr	r3, [r7, #0]
 800067c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000680:	605a      	str	r2, [r3, #4]
  return 0;
 8000682:	2300      	movs	r3, #0
}
 8000684:	4618      	mov	r0, r3
 8000686:	370c      	adds	r7, #12
 8000688:	46bd      	mov	sp, r7
 800068a:	bc80      	pop	{r7}
 800068c:	4770      	bx	lr

0800068e <_isatty>:

int _isatty(int file)
{
 800068e:	b480      	push	{r7}
 8000690:	b083      	sub	sp, #12
 8000692:	af00      	add	r7, sp, #0
 8000694:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000696:	2301      	movs	r3, #1
}
 8000698:	4618      	mov	r0, r3
 800069a:	370c      	adds	r7, #12
 800069c:	46bd      	mov	sp, r7
 800069e:	bc80      	pop	{r7}
 80006a0:	4770      	bx	lr

080006a2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80006a2:	b480      	push	{r7}
 80006a4:	b085      	sub	sp, #20
 80006a6:	af00      	add	r7, sp, #0
 80006a8:	60f8      	str	r0, [r7, #12]
 80006aa:	60b9      	str	r1, [r7, #8]
 80006ac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80006ae:	2300      	movs	r3, #0
}
 80006b0:	4618      	mov	r0, r3
 80006b2:	3714      	adds	r7, #20
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bc80      	pop	{r7}
 80006b8:	4770      	bx	lr
	...

080006bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b086      	sub	sp, #24
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80006c4:	4a14      	ldr	r2, [pc, #80]	@ (8000718 <_sbrk+0x5c>)
 80006c6:	4b15      	ldr	r3, [pc, #84]	@ (800071c <_sbrk+0x60>)
 80006c8:	1ad3      	subs	r3, r2, r3
 80006ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80006cc:	697b      	ldr	r3, [r7, #20]
 80006ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80006d0:	4b13      	ldr	r3, [pc, #76]	@ (8000720 <_sbrk+0x64>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d102      	bne.n	80006de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80006d8:	4b11      	ldr	r3, [pc, #68]	@ (8000720 <_sbrk+0x64>)
 80006da:	4a12      	ldr	r2, [pc, #72]	@ (8000724 <_sbrk+0x68>)
 80006dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80006de:	4b10      	ldr	r3, [pc, #64]	@ (8000720 <_sbrk+0x64>)
 80006e0:	681a      	ldr	r2, [r3, #0]
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	4413      	add	r3, r2
 80006e6:	693a      	ldr	r2, [r7, #16]
 80006e8:	429a      	cmp	r2, r3
 80006ea:	d207      	bcs.n	80006fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80006ec:	f002 f822 	bl	8002734 <__errno>
 80006f0:	4603      	mov	r3, r0
 80006f2:	220c      	movs	r2, #12
 80006f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80006f6:	f04f 33ff 	mov.w	r3, #4294967295
 80006fa:	e009      	b.n	8000710 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80006fc:	4b08      	ldr	r3, [pc, #32]	@ (8000720 <_sbrk+0x64>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000702:	4b07      	ldr	r3, [pc, #28]	@ (8000720 <_sbrk+0x64>)
 8000704:	681a      	ldr	r2, [r3, #0]
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	4413      	add	r3, r2
 800070a:	4a05      	ldr	r2, [pc, #20]	@ (8000720 <_sbrk+0x64>)
 800070c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800070e:	68fb      	ldr	r3, [r7, #12]
}
 8000710:	4618      	mov	r0, r3
 8000712:	3718      	adds	r7, #24
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	20005000 	.word	0x20005000
 800071c:	00000400 	.word	0x00000400
 8000720:	20000140 	.word	0x20000140
 8000724:	20000298 	.word	0x20000298

08000728 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000728:	b480      	push	{r7}
 800072a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800072c:	bf00      	nop
 800072e:	46bd      	mov	sp, r7
 8000730:	bc80      	pop	{r7}
 8000732:	4770      	bx	lr

08000734 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000734:	f7ff fff8 	bl	8000728 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000738:	480b      	ldr	r0, [pc, #44]	@ (8000768 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800073a:	490c      	ldr	r1, [pc, #48]	@ (800076c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800073c:	4a0c      	ldr	r2, [pc, #48]	@ (8000770 <LoopFillZerobss+0x16>)
  movs r3, #0
 800073e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000740:	e002      	b.n	8000748 <LoopCopyDataInit>

08000742 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000742:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000744:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000746:	3304      	adds	r3, #4

08000748 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000748:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800074a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800074c:	d3f9      	bcc.n	8000742 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800074e:	4a09      	ldr	r2, [pc, #36]	@ (8000774 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000750:	4c09      	ldr	r4, [pc, #36]	@ (8000778 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000752:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000754:	e001      	b.n	800075a <LoopFillZerobss>

08000756 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000756:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000758:	3204      	adds	r2, #4

0800075a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800075a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800075c:	d3fb      	bcc.n	8000756 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800075e:	f001 ffef 	bl	8002740 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000762:	f7ff fd37 	bl	80001d4 <main>
  bx lr
 8000766:	4770      	bx	lr
  ldr r0, =_sdata
 8000768:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800076c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000770:	080033cc 	.word	0x080033cc
  ldr r2, =_sbss
 8000774:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000778:	20000294 	.word	0x20000294

0800077c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800077c:	e7fe      	b.n	800077c <ADC1_2_IRQHandler>
	...

08000780 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000784:	4b08      	ldr	r3, [pc, #32]	@ (80007a8 <HAL_Init+0x28>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	4a07      	ldr	r2, [pc, #28]	@ (80007a8 <HAL_Init+0x28>)
 800078a:	f043 0310 	orr.w	r3, r3, #16
 800078e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000790:	2003      	movs	r0, #3
 8000792:	f000 fe6f 	bl	8001474 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000796:	200f      	movs	r0, #15
 8000798:	f000 f808 	bl	80007ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800079c:	f7ff fe26 	bl	80003ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007a0:	2300      	movs	r3, #0
}
 80007a2:	4618      	mov	r0, r3
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	40022000 	.word	0x40022000

080007ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007b4:	4b12      	ldr	r3, [pc, #72]	@ (8000800 <HAL_InitTick+0x54>)
 80007b6:	681a      	ldr	r2, [r3, #0]
 80007b8:	4b12      	ldr	r3, [pc, #72]	@ (8000804 <HAL_InitTick+0x58>)
 80007ba:	781b      	ldrb	r3, [r3, #0]
 80007bc:	4619      	mov	r1, r3
 80007be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80007c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80007ca:	4618      	mov	r0, r3
 80007cc:	f000 fe87 	bl	80014de <HAL_SYSTICK_Config>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007d6:	2301      	movs	r3, #1
 80007d8:	e00e      	b.n	80007f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	2b0f      	cmp	r3, #15
 80007de:	d80a      	bhi.n	80007f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007e0:	2200      	movs	r2, #0
 80007e2:	6879      	ldr	r1, [r7, #4]
 80007e4:	f04f 30ff 	mov.w	r0, #4294967295
 80007e8:	f000 fe4f 	bl	800148a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007ec:	4a06      	ldr	r2, [pc, #24]	@ (8000808 <HAL_InitTick+0x5c>)
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80007f2:	2300      	movs	r3, #0
 80007f4:	e000      	b.n	80007f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80007f6:	2301      	movs	r3, #1
}
 80007f8:	4618      	mov	r0, r3
 80007fa:	3708      	adds	r7, #8
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	20000000 	.word	0x20000000
 8000804:	20000008 	.word	0x20000008
 8000808:	20000004 	.word	0x20000004

0800080c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000810:	4b05      	ldr	r3, [pc, #20]	@ (8000828 <HAL_IncTick+0x1c>)
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	461a      	mov	r2, r3
 8000816:	4b05      	ldr	r3, [pc, #20]	@ (800082c <HAL_IncTick+0x20>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	4413      	add	r3, r2
 800081c:	4a03      	ldr	r2, [pc, #12]	@ (800082c <HAL_IncTick+0x20>)
 800081e:	6013      	str	r3, [r2, #0]
}
 8000820:	bf00      	nop
 8000822:	46bd      	mov	sp, r7
 8000824:	bc80      	pop	{r7}
 8000826:	4770      	bx	lr
 8000828:	20000008 	.word	0x20000008
 800082c:	20000144 	.word	0x20000144

08000830 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
  return uwTick;
 8000834:	4b02      	ldr	r3, [pc, #8]	@ (8000840 <HAL_GetTick+0x10>)
 8000836:	681b      	ldr	r3, [r3, #0]
}
 8000838:	4618      	mov	r0, r3
 800083a:	46bd      	mov	sp, r7
 800083c:	bc80      	pop	{r7}
 800083e:	4770      	bx	lr
 8000840:	20000144 	.word	0x20000144

08000844 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b084      	sub	sp, #16
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	2b00      	cmp	r3, #0
 8000850:	d101      	bne.n	8000856 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000852:	2301      	movs	r3, #1
 8000854:	e0ed      	b.n	8000a32 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	f893 3020 	ldrb.w	r3, [r3, #32]
 800085c:	b2db      	uxtb	r3, r3
 800085e:	2b00      	cmp	r3, #0
 8000860:	d102      	bne.n	8000868 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000862:	6878      	ldr	r0, [r7, #4]
 8000864:	f7ff fdf4 	bl	8000450 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	681a      	ldr	r2, [r3, #0]
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	f042 0201 	orr.w	r2, r2, #1
 8000876:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000878:	f7ff ffda 	bl	8000830 <HAL_GetTick>
 800087c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800087e:	e012      	b.n	80008a6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000880:	f7ff ffd6 	bl	8000830 <HAL_GetTick>
 8000884:	4602      	mov	r2, r0
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	1ad3      	subs	r3, r2, r3
 800088a:	2b0a      	cmp	r3, #10
 800088c:	d90b      	bls.n	80008a6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000892:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	2205      	movs	r2, #5
 800089e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80008a2:	2301      	movs	r3, #1
 80008a4:	e0c5      	b.n	8000a32 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	685b      	ldr	r3, [r3, #4]
 80008ac:	f003 0301 	and.w	r3, r3, #1
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d0e5      	beq.n	8000880 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	681a      	ldr	r2, [r3, #0]
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	f022 0202 	bic.w	r2, r2, #2
 80008c2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80008c4:	f7ff ffb4 	bl	8000830 <HAL_GetTick>
 80008c8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80008ca:	e012      	b.n	80008f2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80008cc:	f7ff ffb0 	bl	8000830 <HAL_GetTick>
 80008d0:	4602      	mov	r2, r0
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	1ad3      	subs	r3, r2, r3
 80008d6:	2b0a      	cmp	r3, #10
 80008d8:	d90b      	bls.n	80008f2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008de:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	2205      	movs	r2, #5
 80008ea:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80008ee:	2301      	movs	r3, #1
 80008f0:	e09f      	b.n	8000a32 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	685b      	ldr	r3, [r3, #4]
 80008f8:	f003 0302 	and.w	r3, r3, #2
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d1e5      	bne.n	80008cc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	7e1b      	ldrb	r3, [r3, #24]
 8000904:	2b01      	cmp	r3, #1
 8000906:	d108      	bne.n	800091a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	681a      	ldr	r2, [r3, #0]
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000916:	601a      	str	r2, [r3, #0]
 8000918:	e007      	b.n	800092a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	681a      	ldr	r2, [r3, #0]
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000928:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	7e5b      	ldrb	r3, [r3, #25]
 800092e:	2b01      	cmp	r3, #1
 8000930:	d108      	bne.n	8000944 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	681a      	ldr	r2, [r3, #0]
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000940:	601a      	str	r2, [r3, #0]
 8000942:	e007      	b.n	8000954 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	681a      	ldr	r2, [r3, #0]
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000952:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	7e9b      	ldrb	r3, [r3, #26]
 8000958:	2b01      	cmp	r3, #1
 800095a:	d108      	bne.n	800096e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	681a      	ldr	r2, [r3, #0]
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	f042 0220 	orr.w	r2, r2, #32
 800096a:	601a      	str	r2, [r3, #0]
 800096c:	e007      	b.n	800097e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	681a      	ldr	r2, [r3, #0]
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	f022 0220 	bic.w	r2, r2, #32
 800097c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	7edb      	ldrb	r3, [r3, #27]
 8000982:	2b01      	cmp	r3, #1
 8000984:	d108      	bne.n	8000998 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	681a      	ldr	r2, [r3, #0]
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	f022 0210 	bic.w	r2, r2, #16
 8000994:	601a      	str	r2, [r3, #0]
 8000996:	e007      	b.n	80009a8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	681a      	ldr	r2, [r3, #0]
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	f042 0210 	orr.w	r2, r2, #16
 80009a6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	7f1b      	ldrb	r3, [r3, #28]
 80009ac:	2b01      	cmp	r3, #1
 80009ae:	d108      	bne.n	80009c2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	681a      	ldr	r2, [r3, #0]
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	f042 0208 	orr.w	r2, r2, #8
 80009be:	601a      	str	r2, [r3, #0]
 80009c0:	e007      	b.n	80009d2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	681a      	ldr	r2, [r3, #0]
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	f022 0208 	bic.w	r2, r2, #8
 80009d0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	7f5b      	ldrb	r3, [r3, #29]
 80009d6:	2b01      	cmp	r3, #1
 80009d8:	d108      	bne.n	80009ec <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	681a      	ldr	r2, [r3, #0]
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	f042 0204 	orr.w	r2, r2, #4
 80009e8:	601a      	str	r2, [r3, #0]
 80009ea:	e007      	b.n	80009fc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	681a      	ldr	r2, [r3, #0]
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	f022 0204 	bic.w	r2, r2, #4
 80009fa:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	689a      	ldr	r2, [r3, #8]
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	68db      	ldr	r3, [r3, #12]
 8000a04:	431a      	orrs	r2, r3
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	691b      	ldr	r3, [r3, #16]
 8000a0a:	431a      	orrs	r2, r3
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	695b      	ldr	r3, [r3, #20]
 8000a10:	ea42 0103 	orr.w	r1, r2, r3
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	685b      	ldr	r3, [r3, #4]
 8000a18:	1e5a      	subs	r2, r3, #1
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	430a      	orrs	r2, r1
 8000a20:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	2200      	movs	r2, #0
 8000a26:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000a30:	2300      	movs	r3, #0
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	3710      	adds	r7, #16
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}

08000a3a <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000a3a:	b480      	push	{r7}
 8000a3c:	b087      	sub	sp, #28
 8000a3e:	af00      	add	r7, sp, #0
 8000a40:	6078      	str	r0, [r7, #4]
 8000a42:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000a50:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000a52:	7cfb      	ldrb	r3, [r7, #19]
 8000a54:	2b01      	cmp	r3, #1
 8000a56:	d003      	beq.n	8000a60 <HAL_CAN_ConfigFilter+0x26>
 8000a58:	7cfb      	ldrb	r3, [r7, #19]
 8000a5a:	2b02      	cmp	r3, #2
 8000a5c:	f040 80aa 	bne.w	8000bb4 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000a60:	697b      	ldr	r3, [r7, #20]
 8000a62:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000a66:	f043 0201 	orr.w	r2, r3, #1
 8000a6a:	697b      	ldr	r3, [r7, #20]
 8000a6c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	695b      	ldr	r3, [r3, #20]
 8000a74:	f003 031f 	and.w	r3, r3, #31
 8000a78:	2201      	movs	r2, #1
 8000a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000a80:	697b      	ldr	r3, [r7, #20]
 8000a82:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	43db      	mvns	r3, r3
 8000a8a:	401a      	ands	r2, r3
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	69db      	ldr	r3, [r3, #28]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d123      	bne.n	8000ae2 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000a9a:	697b      	ldr	r3, [r7, #20]
 8000a9c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	43db      	mvns	r3, r3
 8000aa4:	401a      	ands	r2, r3
 8000aa6:	697b      	ldr	r3, [r7, #20]
 8000aa8:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	68db      	ldr	r3, [r3, #12]
 8000ab0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000ab2:	683b      	ldr	r3, [r7, #0]
 8000ab4:	685b      	ldr	r3, [r3, #4]
 8000ab6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000ab8:	683a      	ldr	r2, [r7, #0]
 8000aba:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000abc:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000abe:	697b      	ldr	r3, [r7, #20]
 8000ac0:	3248      	adds	r2, #72	@ 0x48
 8000ac2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	689b      	ldr	r3, [r3, #8]
 8000aca:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000acc:	683b      	ldr	r3, [r7, #0]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000ad6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000ad8:	6979      	ldr	r1, [r7, #20]
 8000ada:	3348      	adds	r3, #72	@ 0x48
 8000adc:	00db      	lsls	r3, r3, #3
 8000ade:	440b      	add	r3, r1
 8000ae0:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	69db      	ldr	r3, [r3, #28]
 8000ae6:	2b01      	cmp	r3, #1
 8000ae8:	d122      	bne.n	8000b30 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000aea:	697b      	ldr	r3, [r7, #20]
 8000aec:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	431a      	orrs	r2, r3
 8000af4:	697b      	ldr	r3, [r7, #20]
 8000af6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	685b      	ldr	r3, [r3, #4]
 8000b04:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000b06:	683a      	ldr	r2, [r7, #0]
 8000b08:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000b0a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000b0c:	697b      	ldr	r3, [r7, #20]
 8000b0e:	3248      	adds	r2, #72	@ 0x48
 8000b10:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	689b      	ldr	r3, [r3, #8]
 8000b18:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	68db      	ldr	r3, [r3, #12]
 8000b1e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000b24:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000b26:	6979      	ldr	r1, [r7, #20]
 8000b28:	3348      	adds	r3, #72	@ 0x48
 8000b2a:	00db      	lsls	r3, r3, #3
 8000b2c:	440b      	add	r3, r1
 8000b2e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	699b      	ldr	r3, [r3, #24]
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d109      	bne.n	8000b4c <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000b38:	697b      	ldr	r3, [r7, #20]
 8000b3a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	43db      	mvns	r3, r3
 8000b42:	401a      	ands	r2, r3
 8000b44:	697b      	ldr	r3, [r7, #20]
 8000b46:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8000b4a:	e007      	b.n	8000b5c <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000b4c:	697b      	ldr	r3, [r7, #20]
 8000b4e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	431a      	orrs	r2, r3
 8000b56:	697b      	ldr	r3, [r7, #20]
 8000b58:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	691b      	ldr	r3, [r3, #16]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d109      	bne.n	8000b78 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000b64:	697b      	ldr	r3, [r7, #20]
 8000b66:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	43db      	mvns	r3, r3
 8000b6e:	401a      	ands	r2, r3
 8000b70:	697b      	ldr	r3, [r7, #20]
 8000b72:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8000b76:	e007      	b.n	8000b88 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	431a      	orrs	r2, r3
 8000b82:	697b      	ldr	r3, [r7, #20]
 8000b84:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	6a1b      	ldr	r3, [r3, #32]
 8000b8c:	2b01      	cmp	r3, #1
 8000b8e:	d107      	bne.n	8000ba0 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000b90:	697b      	ldr	r3, [r7, #20]
 8000b92:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	431a      	orrs	r2, r3
 8000b9a:	697b      	ldr	r3, [r7, #20]
 8000b9c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000ba0:	697b      	ldr	r3, [r7, #20]
 8000ba2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000ba6:	f023 0201 	bic.w	r2, r3, #1
 8000baa:	697b      	ldr	r3, [r7, #20]
 8000bac:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	e006      	b.n	8000bc2 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bb8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000bc0:	2301      	movs	r3, #1
  }
}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	371c      	adds	r7, #28
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bc80      	pop	{r7}
 8000bca:	4770      	bx	lr

08000bcc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b084      	sub	sp, #16
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000bda:	b2db      	uxtb	r3, r3
 8000bdc:	2b01      	cmp	r3, #1
 8000bde:	d12e      	bne.n	8000c3e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	2202      	movs	r2, #2
 8000be4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	681a      	ldr	r2, [r3, #0]
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	f022 0201 	bic.w	r2, r2, #1
 8000bf6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000bf8:	f7ff fe1a 	bl	8000830 <HAL_GetTick>
 8000bfc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000bfe:	e012      	b.n	8000c26 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000c00:	f7ff fe16 	bl	8000830 <HAL_GetTick>
 8000c04:	4602      	mov	r2, r0
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	1ad3      	subs	r3, r2, r3
 8000c0a:	2b0a      	cmp	r3, #10
 8000c0c:	d90b      	bls.n	8000c26 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c12:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	2205      	movs	r2, #5
 8000c1e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000c22:	2301      	movs	r3, #1
 8000c24:	e012      	b.n	8000c4c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	f003 0301 	and.w	r3, r3, #1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d1e5      	bne.n	8000c00 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	2200      	movs	r2, #0
 8000c38:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	e006      	b.n	8000c4c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c42:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000c4a:	2301      	movs	r3, #1
  }
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	3710      	adds	r7, #16
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}

08000c54 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8000c54:	b480      	push	{r7}
 8000c56:	b087      	sub	sp, #28
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	60f8      	str	r0, [r7, #12]
 8000c5c:	60b9      	str	r1, [r7, #8]
 8000c5e:	607a      	str	r2, [r7, #4]
 8000c60:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c68:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8000c6a:	7dfb      	ldrb	r3, [r7, #23]
 8000c6c:	2b01      	cmp	r3, #1
 8000c6e:	d003      	beq.n	8000c78 <HAL_CAN_GetRxMessage+0x24>
 8000c70:	7dfb      	ldrb	r3, [r7, #23]
 8000c72:	2b02      	cmp	r3, #2
 8000c74:	f040 8103 	bne.w	8000e7e <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d10e      	bne.n	8000c9c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	68db      	ldr	r3, [r3, #12]
 8000c84:	f003 0303 	and.w	r3, r3, #3
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d116      	bne.n	8000cba <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c90:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8000c98:	2301      	movs	r3, #1
 8000c9a:	e0f7      	b.n	8000e8c <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	691b      	ldr	r3, [r3, #16]
 8000ca2:	f003 0303 	and.w	r3, r3, #3
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d107      	bne.n	8000cba <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cae:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	e0e8      	b.n	8000e8c <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	681a      	ldr	r2, [r3, #0]
 8000cbe:	68bb      	ldr	r3, [r7, #8]
 8000cc0:	331b      	adds	r3, #27
 8000cc2:	011b      	lsls	r3, r3, #4
 8000cc4:	4413      	add	r3, r2
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	f003 0204 	and.w	r2, r3, #4
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	689b      	ldr	r3, [r3, #8]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d10c      	bne.n	8000cf2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	681a      	ldr	r2, [r3, #0]
 8000cdc:	68bb      	ldr	r3, [r7, #8]
 8000cde:	331b      	adds	r3, #27
 8000ce0:	011b      	lsls	r3, r3, #4
 8000ce2:	4413      	add	r3, r2
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	0d5b      	lsrs	r3, r3, #21
 8000ce8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	601a      	str	r2, [r3, #0]
 8000cf0:	e00b      	b.n	8000d0a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	681a      	ldr	r2, [r3, #0]
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	331b      	adds	r3, #27
 8000cfa:	011b      	lsls	r3, r3, #4
 8000cfc:	4413      	add	r3, r2
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	08db      	lsrs	r3, r3, #3
 8000d02:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	681a      	ldr	r2, [r3, #0]
 8000d0e:	68bb      	ldr	r3, [r7, #8]
 8000d10:	331b      	adds	r3, #27
 8000d12:	011b      	lsls	r3, r3, #4
 8000d14:	4413      	add	r3, r2
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	f003 0202 	and.w	r2, r3, #2
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	681a      	ldr	r2, [r3, #0]
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	331b      	adds	r3, #27
 8000d28:	011b      	lsls	r3, r3, #4
 8000d2a:	4413      	add	r3, r2
 8000d2c:	3304      	adds	r3, #4
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	f003 0308 	and.w	r3, r3, #8
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d003      	beq.n	8000d40 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	2208      	movs	r2, #8
 8000d3c:	611a      	str	r2, [r3, #16]
 8000d3e:	e00b      	b.n	8000d58 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	681a      	ldr	r2, [r3, #0]
 8000d44:	68bb      	ldr	r3, [r7, #8]
 8000d46:	331b      	adds	r3, #27
 8000d48:	011b      	lsls	r3, r3, #4
 8000d4a:	4413      	add	r3, r2
 8000d4c:	3304      	adds	r3, #4
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	f003 020f 	and.w	r2, r3, #15
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	681a      	ldr	r2, [r3, #0]
 8000d5c:	68bb      	ldr	r3, [r7, #8]
 8000d5e:	331b      	adds	r3, #27
 8000d60:	011b      	lsls	r3, r3, #4
 8000d62:	4413      	add	r3, r2
 8000d64:	3304      	adds	r3, #4
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	0a1b      	lsrs	r3, r3, #8
 8000d6a:	b2da      	uxtb	r2, r3
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	681a      	ldr	r2, [r3, #0]
 8000d74:	68bb      	ldr	r3, [r7, #8]
 8000d76:	331b      	adds	r3, #27
 8000d78:	011b      	lsls	r3, r3, #4
 8000d7a:	4413      	add	r3, r2
 8000d7c:	3304      	adds	r3, #4
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	0c1b      	lsrs	r3, r3, #16
 8000d82:	b29a      	uxth	r2, r3
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	681a      	ldr	r2, [r3, #0]
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	011b      	lsls	r3, r3, #4
 8000d90:	4413      	add	r3, r2
 8000d92:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	b2da      	uxtb	r2, r3
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	681a      	ldr	r2, [r3, #0]
 8000da2:	68bb      	ldr	r3, [r7, #8]
 8000da4:	011b      	lsls	r3, r3, #4
 8000da6:	4413      	add	r3, r2
 8000da8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	0a1a      	lsrs	r2, r3, #8
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	3301      	adds	r3, #1
 8000db4:	b2d2      	uxtb	r2, r2
 8000db6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	681a      	ldr	r2, [r3, #0]
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	011b      	lsls	r3, r3, #4
 8000dc0:	4413      	add	r3, r2
 8000dc2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	0c1a      	lsrs	r2, r3, #16
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	3302      	adds	r3, #2
 8000dce:	b2d2      	uxtb	r2, r2
 8000dd0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	681a      	ldr	r2, [r3, #0]
 8000dd6:	68bb      	ldr	r3, [r7, #8]
 8000dd8:	011b      	lsls	r3, r3, #4
 8000dda:	4413      	add	r3, r2
 8000ddc:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	0e1a      	lsrs	r2, r3, #24
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	3303      	adds	r3, #3
 8000de8:	b2d2      	uxtb	r2, r2
 8000dea:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	681a      	ldr	r2, [r3, #0]
 8000df0:	68bb      	ldr	r3, [r7, #8]
 8000df2:	011b      	lsls	r3, r3, #4
 8000df4:	4413      	add	r3, r2
 8000df6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000dfa:	681a      	ldr	r2, [r3, #0]
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	3304      	adds	r3, #4
 8000e00:	b2d2      	uxtb	r2, r2
 8000e02:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	681a      	ldr	r2, [r3, #0]
 8000e08:	68bb      	ldr	r3, [r7, #8]
 8000e0a:	011b      	lsls	r3, r3, #4
 8000e0c:	4413      	add	r3, r2
 8000e0e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	0a1a      	lsrs	r2, r3, #8
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	3305      	adds	r3, #5
 8000e1a:	b2d2      	uxtb	r2, r2
 8000e1c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	68bb      	ldr	r3, [r7, #8]
 8000e24:	011b      	lsls	r3, r3, #4
 8000e26:	4413      	add	r3, r2
 8000e28:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	0c1a      	lsrs	r2, r3, #16
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	3306      	adds	r3, #6
 8000e34:	b2d2      	uxtb	r2, r2
 8000e36:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	681a      	ldr	r2, [r3, #0]
 8000e3c:	68bb      	ldr	r3, [r7, #8]
 8000e3e:	011b      	lsls	r3, r3, #4
 8000e40:	4413      	add	r3, r2
 8000e42:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	0e1a      	lsrs	r2, r3, #24
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	3307      	adds	r3, #7
 8000e4e:	b2d2      	uxtb	r2, r2
 8000e50:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000e52:	68bb      	ldr	r3, [r7, #8]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d108      	bne.n	8000e6a <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	68da      	ldr	r2, [r3, #12]
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f042 0220 	orr.w	r2, r2, #32
 8000e66:	60da      	str	r2, [r3, #12]
 8000e68:	e007      	b.n	8000e7a <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	691a      	ldr	r2, [r3, #16]
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f042 0220 	orr.w	r2, r2, #32
 8000e78:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	e006      	b.n	8000e8c <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e82:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000e8a:	2301      	movs	r3, #1
  }
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	371c      	adds	r7, #28
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bc80      	pop	{r7}
 8000e94:	4770      	bx	lr

08000e96 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8000e96:	b580      	push	{r7, lr}
 8000e98:	b08a      	sub	sp, #40	@ 0x28
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	695b      	ldr	r3, [r3, #20]
 8000ea8:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	685b      	ldr	r3, [r3, #4]
 8000eb0:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	689b      	ldr	r3, [r3, #8]
 8000eb8:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	68db      	ldr	r3, [r3, #12]
 8000ec0:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	691b      	ldr	r3, [r3, #16]
 8000ec8:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	699b      	ldr	r3, [r3, #24]
 8000ed0:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000ed2:	6a3b      	ldr	r3, [r7, #32]
 8000ed4:	f003 0301 	and.w	r3, r3, #1
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d07c      	beq.n	8000fd6 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8000edc:	69bb      	ldr	r3, [r7, #24]
 8000ede:	f003 0301 	and.w	r3, r3, #1
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d023      	beq.n	8000f2e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	2201      	movs	r2, #1
 8000eec:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000eee:	69bb      	ldr	r3, [r7, #24]
 8000ef0:	f003 0302 	and.w	r3, r3, #2
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d003      	beq.n	8000f00 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8000ef8:	6878      	ldr	r0, [r7, #4]
 8000efa:	f000 f983 	bl	8001204 <HAL_CAN_TxMailbox0CompleteCallback>
 8000efe:	e016      	b.n	8000f2e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8000f00:	69bb      	ldr	r3, [r7, #24]
 8000f02:	f003 0304 	and.w	r3, r3, #4
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d004      	beq.n	8000f14 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8000f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f0c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000f10:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f12:	e00c      	b.n	8000f2e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8000f14:	69bb      	ldr	r3, [r7, #24]
 8000f16:	f003 0308 	and.w	r3, r3, #8
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d004      	beq.n	8000f28 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8000f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f20:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f24:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f26:	e002      	b.n	8000f2e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8000f28:	6878      	ldr	r0, [r7, #4]
 8000f2a:	f000 f986 	bl	800123a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8000f2e:	69bb      	ldr	r3, [r7, #24]
 8000f30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d024      	beq.n	8000f82 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f40:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000f42:	69bb      	ldr	r3, [r7, #24]
 8000f44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d003      	beq.n	8000f54 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8000f4c:	6878      	ldr	r0, [r7, #4]
 8000f4e:	f000 f962 	bl	8001216 <HAL_CAN_TxMailbox1CompleteCallback>
 8000f52:	e016      	b.n	8000f82 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8000f54:	69bb      	ldr	r3, [r7, #24]
 8000f56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d004      	beq.n	8000f68 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8000f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f60:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000f64:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f66:	e00c      	b.n	8000f82 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8000f68:	69bb      	ldr	r3, [r7, #24]
 8000f6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d004      	beq.n	8000f7c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8000f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f78:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f7a:	e002      	b.n	8000f82 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8000f7c:	6878      	ldr	r0, [r7, #4]
 8000f7e:	f000 f965 	bl	800124c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8000f82:	69bb      	ldr	r3, [r7, #24]
 8000f84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d024      	beq.n	8000fd6 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000f94:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000f96:	69bb      	ldr	r3, [r7, #24]
 8000f98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d003      	beq.n	8000fa8 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f000 f941 	bl	8001228 <HAL_CAN_TxMailbox2CompleteCallback>
 8000fa6:	e016      	b.n	8000fd6 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8000fa8:	69bb      	ldr	r3, [r7, #24]
 8000faa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d004      	beq.n	8000fbc <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8000fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fb4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000fb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8000fba:	e00c      	b.n	8000fd6 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8000fbc:	69bb      	ldr	r3, [r7, #24]
 8000fbe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d004      	beq.n	8000fd0 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8000fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000fcc:	627b      	str	r3, [r7, #36]	@ 0x24
 8000fce:	e002      	b.n	8000fd6 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f000 f944 	bl	800125e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8000fd6:	6a3b      	ldr	r3, [r7, #32]
 8000fd8:	f003 0308 	and.w	r3, r3, #8
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d00c      	beq.n	8000ffa <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	f003 0310 	and.w	r3, r3, #16
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d007      	beq.n	8000ffa <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8000fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fec:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000ff0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	2210      	movs	r2, #16
 8000ff8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8000ffa:	6a3b      	ldr	r3, [r7, #32]
 8000ffc:	f003 0304 	and.w	r3, r3, #4
 8001000:	2b00      	cmp	r3, #0
 8001002:	d00b      	beq.n	800101c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	f003 0308 	and.w	r3, r3, #8
 800100a:	2b00      	cmp	r3, #0
 800100c:	d006      	beq.n	800101c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	2208      	movs	r2, #8
 8001014:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001016:	6878      	ldr	r0, [r7, #4]
 8001018:	f000 f92a 	bl	8001270 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800101c:	6a3b      	ldr	r3, [r7, #32]
 800101e:	f003 0302 	and.w	r3, r3, #2
 8001022:	2b00      	cmp	r3, #0
 8001024:	d009      	beq.n	800103a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	68db      	ldr	r3, [r3, #12]
 800102c:	f003 0303 	and.w	r3, r3, #3
 8001030:	2b00      	cmp	r3, #0
 8001032:	d002      	beq.n	800103a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f7ff f89f 	bl	8000178 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800103a:	6a3b      	ldr	r3, [r7, #32]
 800103c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001040:	2b00      	cmp	r3, #0
 8001042:	d00c      	beq.n	800105e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001044:	693b      	ldr	r3, [r7, #16]
 8001046:	f003 0310 	and.w	r3, r3, #16
 800104a:	2b00      	cmp	r3, #0
 800104c:	d007      	beq.n	800105e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800104e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001050:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001054:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	2210      	movs	r2, #16
 800105c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800105e:	6a3b      	ldr	r3, [r7, #32]
 8001060:	f003 0320 	and.w	r3, r3, #32
 8001064:	2b00      	cmp	r3, #0
 8001066:	d00b      	beq.n	8001080 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	f003 0308 	and.w	r3, r3, #8
 800106e:	2b00      	cmp	r3, #0
 8001070:	d006      	beq.n	8001080 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	2208      	movs	r2, #8
 8001078:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800107a:	6878      	ldr	r0, [r7, #4]
 800107c:	f000 f90a 	bl	8001294 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001080:	6a3b      	ldr	r3, [r7, #32]
 8001082:	f003 0310 	and.w	r3, r3, #16
 8001086:	2b00      	cmp	r3, #0
 8001088:	d009      	beq.n	800109e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	691b      	ldr	r3, [r3, #16]
 8001090:	f003 0303 	and.w	r3, r3, #3
 8001094:	2b00      	cmp	r3, #0
 8001096:	d002      	beq.n	800109e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001098:	6878      	ldr	r0, [r7, #4]
 800109a:	f000 f8f2 	bl	8001282 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800109e:	6a3b      	ldr	r3, [r7, #32]
 80010a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d00b      	beq.n	80010c0 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80010a8:	69fb      	ldr	r3, [r7, #28]
 80010aa:	f003 0310 	and.w	r3, r3, #16
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d006      	beq.n	80010c0 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	2210      	movs	r2, #16
 80010b8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80010ba:	6878      	ldr	r0, [r7, #4]
 80010bc:	f000 f8f3 	bl	80012a6 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80010c0:	6a3b      	ldr	r3, [r7, #32]
 80010c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d00b      	beq.n	80010e2 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80010ca:	69fb      	ldr	r3, [r7, #28]
 80010cc:	f003 0308 	and.w	r3, r3, #8
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d006      	beq.n	80010e2 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	2208      	movs	r2, #8
 80010da:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80010dc:	6878      	ldr	r0, [r7, #4]
 80010de:	f000 f8eb 	bl	80012b8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80010e2:	6a3b      	ldr	r3, [r7, #32]
 80010e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d07b      	beq.n	80011e4 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80010ec:	69fb      	ldr	r3, [r7, #28]
 80010ee:	f003 0304 	and.w	r3, r3, #4
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d072      	beq.n	80011dc <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80010f6:	6a3b      	ldr	r3, [r7, #32]
 80010f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d008      	beq.n	8001112 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001106:	2b00      	cmp	r3, #0
 8001108:	d003      	beq.n	8001112 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800110a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800110c:	f043 0301 	orr.w	r3, r3, #1
 8001110:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001112:	6a3b      	ldr	r3, [r7, #32]
 8001114:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001118:	2b00      	cmp	r3, #0
 800111a:	d008      	beq.n	800112e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001122:	2b00      	cmp	r3, #0
 8001124:	d003      	beq.n	800112e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001128:	f043 0302 	orr.w	r3, r3, #2
 800112c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800112e:	6a3b      	ldr	r3, [r7, #32]
 8001130:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001134:	2b00      	cmp	r3, #0
 8001136:	d008      	beq.n	800114a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800113e:	2b00      	cmp	r3, #0
 8001140:	d003      	beq.n	800114a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001144:	f043 0304 	orr.w	r3, r3, #4
 8001148:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800114a:	6a3b      	ldr	r3, [r7, #32]
 800114c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001150:	2b00      	cmp	r3, #0
 8001152:	d043      	beq.n	80011dc <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800115a:	2b00      	cmp	r3, #0
 800115c:	d03e      	beq.n	80011dc <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001164:	2b60      	cmp	r3, #96	@ 0x60
 8001166:	d02b      	beq.n	80011c0 <HAL_CAN_IRQHandler+0x32a>
 8001168:	2b60      	cmp	r3, #96	@ 0x60
 800116a:	d82e      	bhi.n	80011ca <HAL_CAN_IRQHandler+0x334>
 800116c:	2b50      	cmp	r3, #80	@ 0x50
 800116e:	d022      	beq.n	80011b6 <HAL_CAN_IRQHandler+0x320>
 8001170:	2b50      	cmp	r3, #80	@ 0x50
 8001172:	d82a      	bhi.n	80011ca <HAL_CAN_IRQHandler+0x334>
 8001174:	2b40      	cmp	r3, #64	@ 0x40
 8001176:	d019      	beq.n	80011ac <HAL_CAN_IRQHandler+0x316>
 8001178:	2b40      	cmp	r3, #64	@ 0x40
 800117a:	d826      	bhi.n	80011ca <HAL_CAN_IRQHandler+0x334>
 800117c:	2b30      	cmp	r3, #48	@ 0x30
 800117e:	d010      	beq.n	80011a2 <HAL_CAN_IRQHandler+0x30c>
 8001180:	2b30      	cmp	r3, #48	@ 0x30
 8001182:	d822      	bhi.n	80011ca <HAL_CAN_IRQHandler+0x334>
 8001184:	2b10      	cmp	r3, #16
 8001186:	d002      	beq.n	800118e <HAL_CAN_IRQHandler+0x2f8>
 8001188:	2b20      	cmp	r3, #32
 800118a:	d005      	beq.n	8001198 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800118c:	e01d      	b.n	80011ca <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800118e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001190:	f043 0308 	orr.w	r3, r3, #8
 8001194:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001196:	e019      	b.n	80011cc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800119a:	f043 0310 	orr.w	r3, r3, #16
 800119e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80011a0:	e014      	b.n	80011cc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80011a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011a4:	f043 0320 	orr.w	r3, r3, #32
 80011a8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80011aa:	e00f      	b.n	80011cc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80011ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80011b2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80011b4:	e00a      	b.n	80011cc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80011b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011bc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80011be:	e005      	b.n	80011cc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80011c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011c6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80011c8:	e000      	b.n	80011cc <HAL_CAN_IRQHandler+0x336>
            break;
 80011ca:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	699a      	ldr	r2, [r3, #24]
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80011da:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	2204      	movs	r2, #4
 80011e2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80011e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d008      	beq.n	80011fc <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80011ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011f0:	431a      	orrs	r2, r3
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f000 f867 	bl	80012ca <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80011fc:	bf00      	nop
 80011fe:	3728      	adds	r7, #40	@ 0x28
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}

08001204 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001204:	b480      	push	{r7}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800120c:	bf00      	nop
 800120e:	370c      	adds	r7, #12
 8001210:	46bd      	mov	sp, r7
 8001212:	bc80      	pop	{r7}
 8001214:	4770      	bx	lr

08001216 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001216:	b480      	push	{r7}
 8001218:	b083      	sub	sp, #12
 800121a:	af00      	add	r7, sp, #0
 800121c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800121e:	bf00      	nop
 8001220:	370c      	adds	r7, #12
 8001222:	46bd      	mov	sp, r7
 8001224:	bc80      	pop	{r7}
 8001226:	4770      	bx	lr

08001228 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001230:	bf00      	nop
 8001232:	370c      	adds	r7, #12
 8001234:	46bd      	mov	sp, r7
 8001236:	bc80      	pop	{r7}
 8001238:	4770      	bx	lr

0800123a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800123a:	b480      	push	{r7}
 800123c:	b083      	sub	sp, #12
 800123e:	af00      	add	r7, sp, #0
 8001240:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001242:	bf00      	nop
 8001244:	370c      	adds	r7, #12
 8001246:	46bd      	mov	sp, r7
 8001248:	bc80      	pop	{r7}
 800124a:	4770      	bx	lr

0800124c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001254:	bf00      	nop
 8001256:	370c      	adds	r7, #12
 8001258:	46bd      	mov	sp, r7
 800125a:	bc80      	pop	{r7}
 800125c:	4770      	bx	lr

0800125e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800125e:	b480      	push	{r7}
 8001260:	b083      	sub	sp, #12
 8001262:	af00      	add	r7, sp, #0
 8001264:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001266:	bf00      	nop
 8001268:	370c      	adds	r7, #12
 800126a:	46bd      	mov	sp, r7
 800126c:	bc80      	pop	{r7}
 800126e:	4770      	bx	lr

08001270 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001270:	b480      	push	{r7}
 8001272:	b083      	sub	sp, #12
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001278:	bf00      	nop
 800127a:	370c      	adds	r7, #12
 800127c:	46bd      	mov	sp, r7
 800127e:	bc80      	pop	{r7}
 8001280:	4770      	bx	lr

08001282 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001282:	b480      	push	{r7}
 8001284:	b083      	sub	sp, #12
 8001286:	af00      	add	r7, sp, #0
 8001288:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800128a:	bf00      	nop
 800128c:	370c      	adds	r7, #12
 800128e:	46bd      	mov	sp, r7
 8001290:	bc80      	pop	{r7}
 8001292:	4770      	bx	lr

08001294 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800129c:	bf00      	nop
 800129e:	370c      	adds	r7, #12
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bc80      	pop	{r7}
 80012a4:	4770      	bx	lr

080012a6 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80012a6:	b480      	push	{r7}
 80012a8:	b083      	sub	sp, #12
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80012ae:	bf00      	nop
 80012b0:	370c      	adds	r7, #12
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bc80      	pop	{r7}
 80012b6:	4770      	bx	lr

080012b8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80012c0:	bf00      	nop
 80012c2:	370c      	adds	r7, #12
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bc80      	pop	{r7}
 80012c8:	4770      	bx	lr

080012ca <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80012ca:	b480      	push	{r7}
 80012cc:	b083      	sub	sp, #12
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80012d2:	bf00      	nop
 80012d4:	370c      	adds	r7, #12
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bc80      	pop	{r7}
 80012da:	4770      	bx	lr

080012dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012dc:	b480      	push	{r7}
 80012de:	b085      	sub	sp, #20
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	f003 0307 	and.w	r3, r3, #7
 80012ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001320 <__NVIC_SetPriorityGrouping+0x44>)
 80012ee:	68db      	ldr	r3, [r3, #12]
 80012f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012f2:	68ba      	ldr	r2, [r7, #8]
 80012f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012f8:	4013      	ands	r3, r2
 80012fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001300:	68bb      	ldr	r3, [r7, #8]
 8001302:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001304:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001308:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800130c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800130e:	4a04      	ldr	r2, [pc, #16]	@ (8001320 <__NVIC_SetPriorityGrouping+0x44>)
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	60d3      	str	r3, [r2, #12]
}
 8001314:	bf00      	nop
 8001316:	3714      	adds	r7, #20
 8001318:	46bd      	mov	sp, r7
 800131a:	bc80      	pop	{r7}
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	e000ed00 	.word	0xe000ed00

08001324 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001328:	4b04      	ldr	r3, [pc, #16]	@ (800133c <__NVIC_GetPriorityGrouping+0x18>)
 800132a:	68db      	ldr	r3, [r3, #12]
 800132c:	0a1b      	lsrs	r3, r3, #8
 800132e:	f003 0307 	and.w	r3, r3, #7
}
 8001332:	4618      	mov	r0, r3
 8001334:	46bd      	mov	sp, r7
 8001336:	bc80      	pop	{r7}
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	e000ed00 	.word	0xe000ed00

08001340 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001340:	b480      	push	{r7}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0
 8001346:	4603      	mov	r3, r0
 8001348:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800134a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800134e:	2b00      	cmp	r3, #0
 8001350:	db0b      	blt.n	800136a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001352:	79fb      	ldrb	r3, [r7, #7]
 8001354:	f003 021f 	and.w	r2, r3, #31
 8001358:	4906      	ldr	r1, [pc, #24]	@ (8001374 <__NVIC_EnableIRQ+0x34>)
 800135a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800135e:	095b      	lsrs	r3, r3, #5
 8001360:	2001      	movs	r0, #1
 8001362:	fa00 f202 	lsl.w	r2, r0, r2
 8001366:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800136a:	bf00      	nop
 800136c:	370c      	adds	r7, #12
 800136e:	46bd      	mov	sp, r7
 8001370:	bc80      	pop	{r7}
 8001372:	4770      	bx	lr
 8001374:	e000e100 	.word	0xe000e100

08001378 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
 800137e:	4603      	mov	r3, r0
 8001380:	6039      	str	r1, [r7, #0]
 8001382:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001384:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001388:	2b00      	cmp	r3, #0
 800138a:	db0a      	blt.n	80013a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	b2da      	uxtb	r2, r3
 8001390:	490c      	ldr	r1, [pc, #48]	@ (80013c4 <__NVIC_SetPriority+0x4c>)
 8001392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001396:	0112      	lsls	r2, r2, #4
 8001398:	b2d2      	uxtb	r2, r2
 800139a:	440b      	add	r3, r1
 800139c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013a0:	e00a      	b.n	80013b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	b2da      	uxtb	r2, r3
 80013a6:	4908      	ldr	r1, [pc, #32]	@ (80013c8 <__NVIC_SetPriority+0x50>)
 80013a8:	79fb      	ldrb	r3, [r7, #7]
 80013aa:	f003 030f 	and.w	r3, r3, #15
 80013ae:	3b04      	subs	r3, #4
 80013b0:	0112      	lsls	r2, r2, #4
 80013b2:	b2d2      	uxtb	r2, r2
 80013b4:	440b      	add	r3, r1
 80013b6:	761a      	strb	r2, [r3, #24]
}
 80013b8:	bf00      	nop
 80013ba:	370c      	adds	r7, #12
 80013bc:	46bd      	mov	sp, r7
 80013be:	bc80      	pop	{r7}
 80013c0:	4770      	bx	lr
 80013c2:	bf00      	nop
 80013c4:	e000e100 	.word	0xe000e100
 80013c8:	e000ed00 	.word	0xe000ed00

080013cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b089      	sub	sp, #36	@ 0x24
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	60f8      	str	r0, [r7, #12]
 80013d4:	60b9      	str	r1, [r7, #8]
 80013d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	f003 0307 	and.w	r3, r3, #7
 80013de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013e0:	69fb      	ldr	r3, [r7, #28]
 80013e2:	f1c3 0307 	rsb	r3, r3, #7
 80013e6:	2b04      	cmp	r3, #4
 80013e8:	bf28      	it	cs
 80013ea:	2304      	movcs	r3, #4
 80013ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013ee:	69fb      	ldr	r3, [r7, #28]
 80013f0:	3304      	adds	r3, #4
 80013f2:	2b06      	cmp	r3, #6
 80013f4:	d902      	bls.n	80013fc <NVIC_EncodePriority+0x30>
 80013f6:	69fb      	ldr	r3, [r7, #28]
 80013f8:	3b03      	subs	r3, #3
 80013fa:	e000      	b.n	80013fe <NVIC_EncodePriority+0x32>
 80013fc:	2300      	movs	r3, #0
 80013fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001400:	f04f 32ff 	mov.w	r2, #4294967295
 8001404:	69bb      	ldr	r3, [r7, #24]
 8001406:	fa02 f303 	lsl.w	r3, r2, r3
 800140a:	43da      	mvns	r2, r3
 800140c:	68bb      	ldr	r3, [r7, #8]
 800140e:	401a      	ands	r2, r3
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001414:	f04f 31ff 	mov.w	r1, #4294967295
 8001418:	697b      	ldr	r3, [r7, #20]
 800141a:	fa01 f303 	lsl.w	r3, r1, r3
 800141e:	43d9      	mvns	r1, r3
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001424:	4313      	orrs	r3, r2
         );
}
 8001426:	4618      	mov	r0, r3
 8001428:	3724      	adds	r7, #36	@ 0x24
 800142a:	46bd      	mov	sp, r7
 800142c:	bc80      	pop	{r7}
 800142e:	4770      	bx	lr

08001430 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	3b01      	subs	r3, #1
 800143c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001440:	d301      	bcc.n	8001446 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001442:	2301      	movs	r3, #1
 8001444:	e00f      	b.n	8001466 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001446:	4a0a      	ldr	r2, [pc, #40]	@ (8001470 <SysTick_Config+0x40>)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	3b01      	subs	r3, #1
 800144c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800144e:	210f      	movs	r1, #15
 8001450:	f04f 30ff 	mov.w	r0, #4294967295
 8001454:	f7ff ff90 	bl	8001378 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001458:	4b05      	ldr	r3, [pc, #20]	@ (8001470 <SysTick_Config+0x40>)
 800145a:	2200      	movs	r2, #0
 800145c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800145e:	4b04      	ldr	r3, [pc, #16]	@ (8001470 <SysTick_Config+0x40>)
 8001460:	2207      	movs	r2, #7
 8001462:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001464:	2300      	movs	r3, #0
}
 8001466:	4618      	mov	r0, r3
 8001468:	3708      	adds	r7, #8
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	e000e010 	.word	0xe000e010

08001474 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f7ff ff2d 	bl	80012dc <__NVIC_SetPriorityGrouping>
}
 8001482:	bf00      	nop
 8001484:	3708      	adds	r7, #8
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}

0800148a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800148a:	b580      	push	{r7, lr}
 800148c:	b086      	sub	sp, #24
 800148e:	af00      	add	r7, sp, #0
 8001490:	4603      	mov	r3, r0
 8001492:	60b9      	str	r1, [r7, #8]
 8001494:	607a      	str	r2, [r7, #4]
 8001496:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001498:	2300      	movs	r3, #0
 800149a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800149c:	f7ff ff42 	bl	8001324 <__NVIC_GetPriorityGrouping>
 80014a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014a2:	687a      	ldr	r2, [r7, #4]
 80014a4:	68b9      	ldr	r1, [r7, #8]
 80014a6:	6978      	ldr	r0, [r7, #20]
 80014a8:	f7ff ff90 	bl	80013cc <NVIC_EncodePriority>
 80014ac:	4602      	mov	r2, r0
 80014ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014b2:	4611      	mov	r1, r2
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff ff5f 	bl	8001378 <__NVIC_SetPriority>
}
 80014ba:	bf00      	nop
 80014bc:	3718      	adds	r7, #24
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014c2:	b580      	push	{r7, lr}
 80014c4:	b082      	sub	sp, #8
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	4603      	mov	r3, r0
 80014ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014d0:	4618      	mov	r0, r3
 80014d2:	f7ff ff35 	bl	8001340 <__NVIC_EnableIRQ>
}
 80014d6:	bf00      	nop
 80014d8:	3708      	adds	r7, #8
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}

080014de <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014de:	b580      	push	{r7, lr}
 80014e0:	b082      	sub	sp, #8
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014e6:	6878      	ldr	r0, [r7, #4]
 80014e8:	f7ff ffa2 	bl	8001430 <SysTick_Config>
 80014ec:	4603      	mov	r3, r0
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	3708      	adds	r7, #8
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
	...

080014f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b08b      	sub	sp, #44	@ 0x2c
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001502:	2300      	movs	r3, #0
 8001504:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001506:	2300      	movs	r3, #0
 8001508:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800150a:	e169      	b.n	80017e0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800150c:	2201      	movs	r2, #1
 800150e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001510:	fa02 f303 	lsl.w	r3, r2, r3
 8001514:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	69fa      	ldr	r2, [r7, #28]
 800151c:	4013      	ands	r3, r2
 800151e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001520:	69ba      	ldr	r2, [r7, #24]
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	429a      	cmp	r2, r3
 8001526:	f040 8158 	bne.w	80017da <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	4a9a      	ldr	r2, [pc, #616]	@ (8001798 <HAL_GPIO_Init+0x2a0>)
 8001530:	4293      	cmp	r3, r2
 8001532:	d05e      	beq.n	80015f2 <HAL_GPIO_Init+0xfa>
 8001534:	4a98      	ldr	r2, [pc, #608]	@ (8001798 <HAL_GPIO_Init+0x2a0>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d875      	bhi.n	8001626 <HAL_GPIO_Init+0x12e>
 800153a:	4a98      	ldr	r2, [pc, #608]	@ (800179c <HAL_GPIO_Init+0x2a4>)
 800153c:	4293      	cmp	r3, r2
 800153e:	d058      	beq.n	80015f2 <HAL_GPIO_Init+0xfa>
 8001540:	4a96      	ldr	r2, [pc, #600]	@ (800179c <HAL_GPIO_Init+0x2a4>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d86f      	bhi.n	8001626 <HAL_GPIO_Init+0x12e>
 8001546:	4a96      	ldr	r2, [pc, #600]	@ (80017a0 <HAL_GPIO_Init+0x2a8>)
 8001548:	4293      	cmp	r3, r2
 800154a:	d052      	beq.n	80015f2 <HAL_GPIO_Init+0xfa>
 800154c:	4a94      	ldr	r2, [pc, #592]	@ (80017a0 <HAL_GPIO_Init+0x2a8>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d869      	bhi.n	8001626 <HAL_GPIO_Init+0x12e>
 8001552:	4a94      	ldr	r2, [pc, #592]	@ (80017a4 <HAL_GPIO_Init+0x2ac>)
 8001554:	4293      	cmp	r3, r2
 8001556:	d04c      	beq.n	80015f2 <HAL_GPIO_Init+0xfa>
 8001558:	4a92      	ldr	r2, [pc, #584]	@ (80017a4 <HAL_GPIO_Init+0x2ac>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d863      	bhi.n	8001626 <HAL_GPIO_Init+0x12e>
 800155e:	4a92      	ldr	r2, [pc, #584]	@ (80017a8 <HAL_GPIO_Init+0x2b0>)
 8001560:	4293      	cmp	r3, r2
 8001562:	d046      	beq.n	80015f2 <HAL_GPIO_Init+0xfa>
 8001564:	4a90      	ldr	r2, [pc, #576]	@ (80017a8 <HAL_GPIO_Init+0x2b0>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d85d      	bhi.n	8001626 <HAL_GPIO_Init+0x12e>
 800156a:	2b12      	cmp	r3, #18
 800156c:	d82a      	bhi.n	80015c4 <HAL_GPIO_Init+0xcc>
 800156e:	2b12      	cmp	r3, #18
 8001570:	d859      	bhi.n	8001626 <HAL_GPIO_Init+0x12e>
 8001572:	a201      	add	r2, pc, #4	@ (adr r2, 8001578 <HAL_GPIO_Init+0x80>)
 8001574:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001578:	080015f3 	.word	0x080015f3
 800157c:	080015cd 	.word	0x080015cd
 8001580:	080015df 	.word	0x080015df
 8001584:	08001621 	.word	0x08001621
 8001588:	08001627 	.word	0x08001627
 800158c:	08001627 	.word	0x08001627
 8001590:	08001627 	.word	0x08001627
 8001594:	08001627 	.word	0x08001627
 8001598:	08001627 	.word	0x08001627
 800159c:	08001627 	.word	0x08001627
 80015a0:	08001627 	.word	0x08001627
 80015a4:	08001627 	.word	0x08001627
 80015a8:	08001627 	.word	0x08001627
 80015ac:	08001627 	.word	0x08001627
 80015b0:	08001627 	.word	0x08001627
 80015b4:	08001627 	.word	0x08001627
 80015b8:	08001627 	.word	0x08001627
 80015bc:	080015d5 	.word	0x080015d5
 80015c0:	080015e9 	.word	0x080015e9
 80015c4:	4a79      	ldr	r2, [pc, #484]	@ (80017ac <HAL_GPIO_Init+0x2b4>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d013      	beq.n	80015f2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80015ca:	e02c      	b.n	8001626 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	68db      	ldr	r3, [r3, #12]
 80015d0:	623b      	str	r3, [r7, #32]
          break;
 80015d2:	e029      	b.n	8001628 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	3304      	adds	r3, #4
 80015da:	623b      	str	r3, [r7, #32]
          break;
 80015dc:	e024      	b.n	8001628 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	68db      	ldr	r3, [r3, #12]
 80015e2:	3308      	adds	r3, #8
 80015e4:	623b      	str	r3, [r7, #32]
          break;
 80015e6:	e01f      	b.n	8001628 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	68db      	ldr	r3, [r3, #12]
 80015ec:	330c      	adds	r3, #12
 80015ee:	623b      	str	r3, [r7, #32]
          break;
 80015f0:	e01a      	b.n	8001628 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	689b      	ldr	r3, [r3, #8]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d102      	bne.n	8001600 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80015fa:	2304      	movs	r3, #4
 80015fc:	623b      	str	r3, [r7, #32]
          break;
 80015fe:	e013      	b.n	8001628 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	2b01      	cmp	r3, #1
 8001606:	d105      	bne.n	8001614 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001608:	2308      	movs	r3, #8
 800160a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	69fa      	ldr	r2, [r7, #28]
 8001610:	611a      	str	r2, [r3, #16]
          break;
 8001612:	e009      	b.n	8001628 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001614:	2308      	movs	r3, #8
 8001616:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	69fa      	ldr	r2, [r7, #28]
 800161c:	615a      	str	r2, [r3, #20]
          break;
 800161e:	e003      	b.n	8001628 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001620:	2300      	movs	r3, #0
 8001622:	623b      	str	r3, [r7, #32]
          break;
 8001624:	e000      	b.n	8001628 <HAL_GPIO_Init+0x130>
          break;
 8001626:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001628:	69bb      	ldr	r3, [r7, #24]
 800162a:	2bff      	cmp	r3, #255	@ 0xff
 800162c:	d801      	bhi.n	8001632 <HAL_GPIO_Init+0x13a>
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	e001      	b.n	8001636 <HAL_GPIO_Init+0x13e>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	3304      	adds	r3, #4
 8001636:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001638:	69bb      	ldr	r3, [r7, #24]
 800163a:	2bff      	cmp	r3, #255	@ 0xff
 800163c:	d802      	bhi.n	8001644 <HAL_GPIO_Init+0x14c>
 800163e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	e002      	b.n	800164a <HAL_GPIO_Init+0x152>
 8001644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001646:	3b08      	subs	r3, #8
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	210f      	movs	r1, #15
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	fa01 f303 	lsl.w	r3, r1, r3
 8001658:	43db      	mvns	r3, r3
 800165a:	401a      	ands	r2, r3
 800165c:	6a39      	ldr	r1, [r7, #32]
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	fa01 f303 	lsl.w	r3, r1, r3
 8001664:	431a      	orrs	r2, r3
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001672:	2b00      	cmp	r3, #0
 8001674:	f000 80b1 	beq.w	80017da <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001678:	4b4d      	ldr	r3, [pc, #308]	@ (80017b0 <HAL_GPIO_Init+0x2b8>)
 800167a:	699b      	ldr	r3, [r3, #24]
 800167c:	4a4c      	ldr	r2, [pc, #304]	@ (80017b0 <HAL_GPIO_Init+0x2b8>)
 800167e:	f043 0301 	orr.w	r3, r3, #1
 8001682:	6193      	str	r3, [r2, #24]
 8001684:	4b4a      	ldr	r3, [pc, #296]	@ (80017b0 <HAL_GPIO_Init+0x2b8>)
 8001686:	699b      	ldr	r3, [r3, #24]
 8001688:	f003 0301 	and.w	r3, r3, #1
 800168c:	60bb      	str	r3, [r7, #8]
 800168e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001690:	4a48      	ldr	r2, [pc, #288]	@ (80017b4 <HAL_GPIO_Init+0x2bc>)
 8001692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001694:	089b      	lsrs	r3, r3, #2
 8001696:	3302      	adds	r3, #2
 8001698:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800169c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800169e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016a0:	f003 0303 	and.w	r3, r3, #3
 80016a4:	009b      	lsls	r3, r3, #2
 80016a6:	220f      	movs	r2, #15
 80016a8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ac:	43db      	mvns	r3, r3
 80016ae:	68fa      	ldr	r2, [r7, #12]
 80016b0:	4013      	ands	r3, r2
 80016b2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	4a40      	ldr	r2, [pc, #256]	@ (80017b8 <HAL_GPIO_Init+0x2c0>)
 80016b8:	4293      	cmp	r3, r2
 80016ba:	d013      	beq.n	80016e4 <HAL_GPIO_Init+0x1ec>
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	4a3f      	ldr	r2, [pc, #252]	@ (80017bc <HAL_GPIO_Init+0x2c4>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d00d      	beq.n	80016e0 <HAL_GPIO_Init+0x1e8>
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	4a3e      	ldr	r2, [pc, #248]	@ (80017c0 <HAL_GPIO_Init+0x2c8>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d007      	beq.n	80016dc <HAL_GPIO_Init+0x1e4>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	4a3d      	ldr	r2, [pc, #244]	@ (80017c4 <HAL_GPIO_Init+0x2cc>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d101      	bne.n	80016d8 <HAL_GPIO_Init+0x1e0>
 80016d4:	2303      	movs	r3, #3
 80016d6:	e006      	b.n	80016e6 <HAL_GPIO_Init+0x1ee>
 80016d8:	2304      	movs	r3, #4
 80016da:	e004      	b.n	80016e6 <HAL_GPIO_Init+0x1ee>
 80016dc:	2302      	movs	r3, #2
 80016de:	e002      	b.n	80016e6 <HAL_GPIO_Init+0x1ee>
 80016e0:	2301      	movs	r3, #1
 80016e2:	e000      	b.n	80016e6 <HAL_GPIO_Init+0x1ee>
 80016e4:	2300      	movs	r3, #0
 80016e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016e8:	f002 0203 	and.w	r2, r2, #3
 80016ec:	0092      	lsls	r2, r2, #2
 80016ee:	4093      	lsls	r3, r2
 80016f0:	68fa      	ldr	r2, [r7, #12]
 80016f2:	4313      	orrs	r3, r2
 80016f4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80016f6:	492f      	ldr	r1, [pc, #188]	@ (80017b4 <HAL_GPIO_Init+0x2bc>)
 80016f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016fa:	089b      	lsrs	r3, r3, #2
 80016fc:	3302      	adds	r3, #2
 80016fe:	68fa      	ldr	r2, [r7, #12]
 8001700:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800170c:	2b00      	cmp	r3, #0
 800170e:	d006      	beq.n	800171e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001710:	4b2d      	ldr	r3, [pc, #180]	@ (80017c8 <HAL_GPIO_Init+0x2d0>)
 8001712:	689a      	ldr	r2, [r3, #8]
 8001714:	492c      	ldr	r1, [pc, #176]	@ (80017c8 <HAL_GPIO_Init+0x2d0>)
 8001716:	69bb      	ldr	r3, [r7, #24]
 8001718:	4313      	orrs	r3, r2
 800171a:	608b      	str	r3, [r1, #8]
 800171c:	e006      	b.n	800172c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800171e:	4b2a      	ldr	r3, [pc, #168]	@ (80017c8 <HAL_GPIO_Init+0x2d0>)
 8001720:	689a      	ldr	r2, [r3, #8]
 8001722:	69bb      	ldr	r3, [r7, #24]
 8001724:	43db      	mvns	r3, r3
 8001726:	4928      	ldr	r1, [pc, #160]	@ (80017c8 <HAL_GPIO_Init+0x2d0>)
 8001728:	4013      	ands	r3, r2
 800172a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001734:	2b00      	cmp	r3, #0
 8001736:	d006      	beq.n	8001746 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001738:	4b23      	ldr	r3, [pc, #140]	@ (80017c8 <HAL_GPIO_Init+0x2d0>)
 800173a:	68da      	ldr	r2, [r3, #12]
 800173c:	4922      	ldr	r1, [pc, #136]	@ (80017c8 <HAL_GPIO_Init+0x2d0>)
 800173e:	69bb      	ldr	r3, [r7, #24]
 8001740:	4313      	orrs	r3, r2
 8001742:	60cb      	str	r3, [r1, #12]
 8001744:	e006      	b.n	8001754 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001746:	4b20      	ldr	r3, [pc, #128]	@ (80017c8 <HAL_GPIO_Init+0x2d0>)
 8001748:	68da      	ldr	r2, [r3, #12]
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	43db      	mvns	r3, r3
 800174e:	491e      	ldr	r1, [pc, #120]	@ (80017c8 <HAL_GPIO_Init+0x2d0>)
 8001750:	4013      	ands	r3, r2
 8001752:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800175c:	2b00      	cmp	r3, #0
 800175e:	d006      	beq.n	800176e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001760:	4b19      	ldr	r3, [pc, #100]	@ (80017c8 <HAL_GPIO_Init+0x2d0>)
 8001762:	685a      	ldr	r2, [r3, #4]
 8001764:	4918      	ldr	r1, [pc, #96]	@ (80017c8 <HAL_GPIO_Init+0x2d0>)
 8001766:	69bb      	ldr	r3, [r7, #24]
 8001768:	4313      	orrs	r3, r2
 800176a:	604b      	str	r3, [r1, #4]
 800176c:	e006      	b.n	800177c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800176e:	4b16      	ldr	r3, [pc, #88]	@ (80017c8 <HAL_GPIO_Init+0x2d0>)
 8001770:	685a      	ldr	r2, [r3, #4]
 8001772:	69bb      	ldr	r3, [r7, #24]
 8001774:	43db      	mvns	r3, r3
 8001776:	4914      	ldr	r1, [pc, #80]	@ (80017c8 <HAL_GPIO_Init+0x2d0>)
 8001778:	4013      	ands	r3, r2
 800177a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001784:	2b00      	cmp	r3, #0
 8001786:	d021      	beq.n	80017cc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001788:	4b0f      	ldr	r3, [pc, #60]	@ (80017c8 <HAL_GPIO_Init+0x2d0>)
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	490e      	ldr	r1, [pc, #56]	@ (80017c8 <HAL_GPIO_Init+0x2d0>)
 800178e:	69bb      	ldr	r3, [r7, #24]
 8001790:	4313      	orrs	r3, r2
 8001792:	600b      	str	r3, [r1, #0]
 8001794:	e021      	b.n	80017da <HAL_GPIO_Init+0x2e2>
 8001796:	bf00      	nop
 8001798:	10320000 	.word	0x10320000
 800179c:	10310000 	.word	0x10310000
 80017a0:	10220000 	.word	0x10220000
 80017a4:	10210000 	.word	0x10210000
 80017a8:	10120000 	.word	0x10120000
 80017ac:	10110000 	.word	0x10110000
 80017b0:	40021000 	.word	0x40021000
 80017b4:	40010000 	.word	0x40010000
 80017b8:	40010800 	.word	0x40010800
 80017bc:	40010c00 	.word	0x40010c00
 80017c0:	40011000 	.word	0x40011000
 80017c4:	40011400 	.word	0x40011400
 80017c8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80017cc:	4b0b      	ldr	r3, [pc, #44]	@ (80017fc <HAL_GPIO_Init+0x304>)
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	69bb      	ldr	r3, [r7, #24]
 80017d2:	43db      	mvns	r3, r3
 80017d4:	4909      	ldr	r1, [pc, #36]	@ (80017fc <HAL_GPIO_Init+0x304>)
 80017d6:	4013      	ands	r3, r2
 80017d8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80017da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017dc:	3301      	adds	r3, #1
 80017de:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017e6:	fa22 f303 	lsr.w	r3, r2, r3
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	f47f ae8e 	bne.w	800150c <HAL_GPIO_Init+0x14>
  }
}
 80017f0:	bf00      	nop
 80017f2:	bf00      	nop
 80017f4:	372c      	adds	r7, #44	@ 0x2c
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bc80      	pop	{r7}
 80017fa:	4770      	bx	lr
 80017fc:	40010400 	.word	0x40010400

08001800 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b086      	sub	sp, #24
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d101      	bne.n	8001812 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	e272      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f003 0301 	and.w	r3, r3, #1
 800181a:	2b00      	cmp	r3, #0
 800181c:	f000 8087 	beq.w	800192e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001820:	4b92      	ldr	r3, [pc, #584]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	f003 030c 	and.w	r3, r3, #12
 8001828:	2b04      	cmp	r3, #4
 800182a:	d00c      	beq.n	8001846 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800182c:	4b8f      	ldr	r3, [pc, #572]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	f003 030c 	and.w	r3, r3, #12
 8001834:	2b08      	cmp	r3, #8
 8001836:	d112      	bne.n	800185e <HAL_RCC_OscConfig+0x5e>
 8001838:	4b8c      	ldr	r3, [pc, #560]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001840:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001844:	d10b      	bne.n	800185e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001846:	4b89      	ldr	r3, [pc, #548]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800184e:	2b00      	cmp	r3, #0
 8001850:	d06c      	beq.n	800192c <HAL_RCC_OscConfig+0x12c>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d168      	bne.n	800192c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e24c      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001866:	d106      	bne.n	8001876 <HAL_RCC_OscConfig+0x76>
 8001868:	4b80      	ldr	r3, [pc, #512]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a7f      	ldr	r2, [pc, #508]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 800186e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001872:	6013      	str	r3, [r2, #0]
 8001874:	e02e      	b.n	80018d4 <HAL_RCC_OscConfig+0xd4>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d10c      	bne.n	8001898 <HAL_RCC_OscConfig+0x98>
 800187e:	4b7b      	ldr	r3, [pc, #492]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a7a      	ldr	r2, [pc, #488]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 8001884:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001888:	6013      	str	r3, [r2, #0]
 800188a:	4b78      	ldr	r3, [pc, #480]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a77      	ldr	r2, [pc, #476]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 8001890:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001894:	6013      	str	r3, [r2, #0]
 8001896:	e01d      	b.n	80018d4 <HAL_RCC_OscConfig+0xd4>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80018a0:	d10c      	bne.n	80018bc <HAL_RCC_OscConfig+0xbc>
 80018a2:	4b72      	ldr	r3, [pc, #456]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a71      	ldr	r2, [pc, #452]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 80018a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018ac:	6013      	str	r3, [r2, #0]
 80018ae:	4b6f      	ldr	r3, [pc, #444]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a6e      	ldr	r2, [pc, #440]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 80018b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018b8:	6013      	str	r3, [r2, #0]
 80018ba:	e00b      	b.n	80018d4 <HAL_RCC_OscConfig+0xd4>
 80018bc:	4b6b      	ldr	r3, [pc, #428]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a6a      	ldr	r2, [pc, #424]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 80018c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018c6:	6013      	str	r3, [r2, #0]
 80018c8:	4b68      	ldr	r3, [pc, #416]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a67      	ldr	r2, [pc, #412]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 80018ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018d2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d013      	beq.n	8001904 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018dc:	f7fe ffa8 	bl	8000830 <HAL_GetTick>
 80018e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018e2:	e008      	b.n	80018f6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018e4:	f7fe ffa4 	bl	8000830 <HAL_GetTick>
 80018e8:	4602      	mov	r2, r0
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	2b64      	cmp	r3, #100	@ 0x64
 80018f0:	d901      	bls.n	80018f6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80018f2:	2303      	movs	r3, #3
 80018f4:	e200      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018f6:	4b5d      	ldr	r3, [pc, #372]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d0f0      	beq.n	80018e4 <HAL_RCC_OscConfig+0xe4>
 8001902:	e014      	b.n	800192e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001904:	f7fe ff94 	bl	8000830 <HAL_GetTick>
 8001908:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800190a:	e008      	b.n	800191e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800190c:	f7fe ff90 	bl	8000830 <HAL_GetTick>
 8001910:	4602      	mov	r2, r0
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	2b64      	cmp	r3, #100	@ 0x64
 8001918:	d901      	bls.n	800191e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800191a:	2303      	movs	r3, #3
 800191c:	e1ec      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800191e:	4b53      	ldr	r3, [pc, #332]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001926:	2b00      	cmp	r3, #0
 8001928:	d1f0      	bne.n	800190c <HAL_RCC_OscConfig+0x10c>
 800192a:	e000      	b.n	800192e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800192c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f003 0302 	and.w	r3, r3, #2
 8001936:	2b00      	cmp	r3, #0
 8001938:	d063      	beq.n	8001a02 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800193a:	4b4c      	ldr	r3, [pc, #304]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	f003 030c 	and.w	r3, r3, #12
 8001942:	2b00      	cmp	r3, #0
 8001944:	d00b      	beq.n	800195e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001946:	4b49      	ldr	r3, [pc, #292]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	f003 030c 	and.w	r3, r3, #12
 800194e:	2b08      	cmp	r3, #8
 8001950:	d11c      	bne.n	800198c <HAL_RCC_OscConfig+0x18c>
 8001952:	4b46      	ldr	r3, [pc, #280]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800195a:	2b00      	cmp	r3, #0
 800195c:	d116      	bne.n	800198c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800195e:	4b43      	ldr	r3, [pc, #268]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f003 0302 	and.w	r3, r3, #2
 8001966:	2b00      	cmp	r3, #0
 8001968:	d005      	beq.n	8001976 <HAL_RCC_OscConfig+0x176>
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	691b      	ldr	r3, [r3, #16]
 800196e:	2b01      	cmp	r3, #1
 8001970:	d001      	beq.n	8001976 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	e1c0      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001976:	4b3d      	ldr	r3, [pc, #244]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	695b      	ldr	r3, [r3, #20]
 8001982:	00db      	lsls	r3, r3, #3
 8001984:	4939      	ldr	r1, [pc, #228]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 8001986:	4313      	orrs	r3, r2
 8001988:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800198a:	e03a      	b.n	8001a02 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	691b      	ldr	r3, [r3, #16]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d020      	beq.n	80019d6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001994:	4b36      	ldr	r3, [pc, #216]	@ (8001a70 <HAL_RCC_OscConfig+0x270>)
 8001996:	2201      	movs	r2, #1
 8001998:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800199a:	f7fe ff49 	bl	8000830 <HAL_GetTick>
 800199e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019a0:	e008      	b.n	80019b4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019a2:	f7fe ff45 	bl	8000830 <HAL_GetTick>
 80019a6:	4602      	mov	r2, r0
 80019a8:	693b      	ldr	r3, [r7, #16]
 80019aa:	1ad3      	subs	r3, r2, r3
 80019ac:	2b02      	cmp	r3, #2
 80019ae:	d901      	bls.n	80019b4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80019b0:	2303      	movs	r3, #3
 80019b2:	e1a1      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019b4:	4b2d      	ldr	r3, [pc, #180]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f003 0302 	and.w	r3, r3, #2
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d0f0      	beq.n	80019a2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019c0:	4b2a      	ldr	r3, [pc, #168]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	695b      	ldr	r3, [r3, #20]
 80019cc:	00db      	lsls	r3, r3, #3
 80019ce:	4927      	ldr	r1, [pc, #156]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 80019d0:	4313      	orrs	r3, r2
 80019d2:	600b      	str	r3, [r1, #0]
 80019d4:	e015      	b.n	8001a02 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019d6:	4b26      	ldr	r3, [pc, #152]	@ (8001a70 <HAL_RCC_OscConfig+0x270>)
 80019d8:	2200      	movs	r2, #0
 80019da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019dc:	f7fe ff28 	bl	8000830 <HAL_GetTick>
 80019e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019e2:	e008      	b.n	80019f6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019e4:	f7fe ff24 	bl	8000830 <HAL_GetTick>
 80019e8:	4602      	mov	r2, r0
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	2b02      	cmp	r3, #2
 80019f0:	d901      	bls.n	80019f6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80019f2:	2303      	movs	r3, #3
 80019f4:	e180      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019f6:	4b1d      	ldr	r3, [pc, #116]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 0302 	and.w	r3, r3, #2
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d1f0      	bne.n	80019e4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f003 0308 	and.w	r3, r3, #8
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d03a      	beq.n	8001a84 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	699b      	ldr	r3, [r3, #24]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d019      	beq.n	8001a4a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a16:	4b17      	ldr	r3, [pc, #92]	@ (8001a74 <HAL_RCC_OscConfig+0x274>)
 8001a18:	2201      	movs	r2, #1
 8001a1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a1c:	f7fe ff08 	bl	8000830 <HAL_GetTick>
 8001a20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a22:	e008      	b.n	8001a36 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a24:	f7fe ff04 	bl	8000830 <HAL_GetTick>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	2b02      	cmp	r3, #2
 8001a30:	d901      	bls.n	8001a36 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001a32:	2303      	movs	r3, #3
 8001a34:	e160      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a36:	4b0d      	ldr	r3, [pc, #52]	@ (8001a6c <HAL_RCC_OscConfig+0x26c>)
 8001a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a3a:	f003 0302 	and.w	r3, r3, #2
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d0f0      	beq.n	8001a24 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001a42:	2001      	movs	r0, #1
 8001a44:	f000 face 	bl	8001fe4 <RCC_Delay>
 8001a48:	e01c      	b.n	8001a84 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a4a:	4b0a      	ldr	r3, [pc, #40]	@ (8001a74 <HAL_RCC_OscConfig+0x274>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a50:	f7fe feee 	bl	8000830 <HAL_GetTick>
 8001a54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a56:	e00f      	b.n	8001a78 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a58:	f7fe feea 	bl	8000830 <HAL_GetTick>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	2b02      	cmp	r3, #2
 8001a64:	d908      	bls.n	8001a78 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001a66:	2303      	movs	r3, #3
 8001a68:	e146      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4f8>
 8001a6a:	bf00      	nop
 8001a6c:	40021000 	.word	0x40021000
 8001a70:	42420000 	.word	0x42420000
 8001a74:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a78:	4b92      	ldr	r3, [pc, #584]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a7c:	f003 0302 	and.w	r3, r3, #2
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d1e9      	bne.n	8001a58 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 0304 	and.w	r3, r3, #4
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	f000 80a6 	beq.w	8001bde <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a92:	2300      	movs	r3, #0
 8001a94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a96:	4b8b      	ldr	r3, [pc, #556]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001a98:	69db      	ldr	r3, [r3, #28]
 8001a9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d10d      	bne.n	8001abe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001aa2:	4b88      	ldr	r3, [pc, #544]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001aa4:	69db      	ldr	r3, [r3, #28]
 8001aa6:	4a87      	ldr	r2, [pc, #540]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001aa8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001aac:	61d3      	str	r3, [r2, #28]
 8001aae:	4b85      	ldr	r3, [pc, #532]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001ab0:	69db      	ldr	r3, [r3, #28]
 8001ab2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ab6:	60bb      	str	r3, [r7, #8]
 8001ab8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001aba:	2301      	movs	r3, #1
 8001abc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001abe:	4b82      	ldr	r3, [pc, #520]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c8>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d118      	bne.n	8001afc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001aca:	4b7f      	ldr	r3, [pc, #508]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c8>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4a7e      	ldr	r2, [pc, #504]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c8>)
 8001ad0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ad4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ad6:	f7fe feab 	bl	8000830 <HAL_GetTick>
 8001ada:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001adc:	e008      	b.n	8001af0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ade:	f7fe fea7 	bl	8000830 <HAL_GetTick>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	1ad3      	subs	r3, r2, r3
 8001ae8:	2b64      	cmp	r3, #100	@ 0x64
 8001aea:	d901      	bls.n	8001af0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001aec:	2303      	movs	r3, #3
 8001aee:	e103      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001af0:	4b75      	ldr	r3, [pc, #468]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c8>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d0f0      	beq.n	8001ade <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	68db      	ldr	r3, [r3, #12]
 8001b00:	2b01      	cmp	r3, #1
 8001b02:	d106      	bne.n	8001b12 <HAL_RCC_OscConfig+0x312>
 8001b04:	4b6f      	ldr	r3, [pc, #444]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001b06:	6a1b      	ldr	r3, [r3, #32]
 8001b08:	4a6e      	ldr	r2, [pc, #440]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001b0a:	f043 0301 	orr.w	r3, r3, #1
 8001b0e:	6213      	str	r3, [r2, #32]
 8001b10:	e02d      	b.n	8001b6e <HAL_RCC_OscConfig+0x36e>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	68db      	ldr	r3, [r3, #12]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d10c      	bne.n	8001b34 <HAL_RCC_OscConfig+0x334>
 8001b1a:	4b6a      	ldr	r3, [pc, #424]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001b1c:	6a1b      	ldr	r3, [r3, #32]
 8001b1e:	4a69      	ldr	r2, [pc, #420]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001b20:	f023 0301 	bic.w	r3, r3, #1
 8001b24:	6213      	str	r3, [r2, #32]
 8001b26:	4b67      	ldr	r3, [pc, #412]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001b28:	6a1b      	ldr	r3, [r3, #32]
 8001b2a:	4a66      	ldr	r2, [pc, #408]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001b2c:	f023 0304 	bic.w	r3, r3, #4
 8001b30:	6213      	str	r3, [r2, #32]
 8001b32:	e01c      	b.n	8001b6e <HAL_RCC_OscConfig+0x36e>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	68db      	ldr	r3, [r3, #12]
 8001b38:	2b05      	cmp	r3, #5
 8001b3a:	d10c      	bne.n	8001b56 <HAL_RCC_OscConfig+0x356>
 8001b3c:	4b61      	ldr	r3, [pc, #388]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001b3e:	6a1b      	ldr	r3, [r3, #32]
 8001b40:	4a60      	ldr	r2, [pc, #384]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001b42:	f043 0304 	orr.w	r3, r3, #4
 8001b46:	6213      	str	r3, [r2, #32]
 8001b48:	4b5e      	ldr	r3, [pc, #376]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001b4a:	6a1b      	ldr	r3, [r3, #32]
 8001b4c:	4a5d      	ldr	r2, [pc, #372]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001b4e:	f043 0301 	orr.w	r3, r3, #1
 8001b52:	6213      	str	r3, [r2, #32]
 8001b54:	e00b      	b.n	8001b6e <HAL_RCC_OscConfig+0x36e>
 8001b56:	4b5b      	ldr	r3, [pc, #364]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001b58:	6a1b      	ldr	r3, [r3, #32]
 8001b5a:	4a5a      	ldr	r2, [pc, #360]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001b5c:	f023 0301 	bic.w	r3, r3, #1
 8001b60:	6213      	str	r3, [r2, #32]
 8001b62:	4b58      	ldr	r3, [pc, #352]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001b64:	6a1b      	ldr	r3, [r3, #32]
 8001b66:	4a57      	ldr	r2, [pc, #348]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001b68:	f023 0304 	bic.w	r3, r3, #4
 8001b6c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	68db      	ldr	r3, [r3, #12]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d015      	beq.n	8001ba2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b76:	f7fe fe5b 	bl	8000830 <HAL_GetTick>
 8001b7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b7c:	e00a      	b.n	8001b94 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b7e:	f7fe fe57 	bl	8000830 <HAL_GetTick>
 8001b82:	4602      	mov	r2, r0
 8001b84:	693b      	ldr	r3, [r7, #16]
 8001b86:	1ad3      	subs	r3, r2, r3
 8001b88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d901      	bls.n	8001b94 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b90:	2303      	movs	r3, #3
 8001b92:	e0b1      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b94:	4b4b      	ldr	r3, [pc, #300]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001b96:	6a1b      	ldr	r3, [r3, #32]
 8001b98:	f003 0302 	and.w	r3, r3, #2
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d0ee      	beq.n	8001b7e <HAL_RCC_OscConfig+0x37e>
 8001ba0:	e014      	b.n	8001bcc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ba2:	f7fe fe45 	bl	8000830 <HAL_GetTick>
 8001ba6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ba8:	e00a      	b.n	8001bc0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001baa:	f7fe fe41 	bl	8000830 <HAL_GetTick>
 8001bae:	4602      	mov	r2, r0
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	1ad3      	subs	r3, r2, r3
 8001bb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d901      	bls.n	8001bc0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001bbc:	2303      	movs	r3, #3
 8001bbe:	e09b      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bc0:	4b40      	ldr	r3, [pc, #256]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001bc2:	6a1b      	ldr	r3, [r3, #32]
 8001bc4:	f003 0302 	and.w	r3, r3, #2
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d1ee      	bne.n	8001baa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001bcc:	7dfb      	ldrb	r3, [r7, #23]
 8001bce:	2b01      	cmp	r3, #1
 8001bd0:	d105      	bne.n	8001bde <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bd2:	4b3c      	ldr	r3, [pc, #240]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001bd4:	69db      	ldr	r3, [r3, #28]
 8001bd6:	4a3b      	ldr	r2, [pc, #236]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001bd8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001bdc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	69db      	ldr	r3, [r3, #28]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	f000 8087 	beq.w	8001cf6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001be8:	4b36      	ldr	r3, [pc, #216]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	f003 030c 	and.w	r3, r3, #12
 8001bf0:	2b08      	cmp	r3, #8
 8001bf2:	d061      	beq.n	8001cb8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	69db      	ldr	r3, [r3, #28]
 8001bf8:	2b02      	cmp	r3, #2
 8001bfa:	d146      	bne.n	8001c8a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bfc:	4b33      	ldr	r3, [pc, #204]	@ (8001ccc <HAL_RCC_OscConfig+0x4cc>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c02:	f7fe fe15 	bl	8000830 <HAL_GetTick>
 8001c06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c08:	e008      	b.n	8001c1c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c0a:	f7fe fe11 	bl	8000830 <HAL_GetTick>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d901      	bls.n	8001c1c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	e06d      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c1c:	4b29      	ldr	r3, [pc, #164]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d1f0      	bne.n	8001c0a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6a1b      	ldr	r3, [r3, #32]
 8001c2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c30:	d108      	bne.n	8001c44 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c32:	4b24      	ldr	r3, [pc, #144]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	689b      	ldr	r3, [r3, #8]
 8001c3e:	4921      	ldr	r1, [pc, #132]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001c40:	4313      	orrs	r3, r2
 8001c42:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c44:	4b1f      	ldr	r3, [pc, #124]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6a19      	ldr	r1, [r3, #32]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c54:	430b      	orrs	r3, r1
 8001c56:	491b      	ldr	r1, [pc, #108]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c5c:	4b1b      	ldr	r3, [pc, #108]	@ (8001ccc <HAL_RCC_OscConfig+0x4cc>)
 8001c5e:	2201      	movs	r2, #1
 8001c60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c62:	f7fe fde5 	bl	8000830 <HAL_GetTick>
 8001c66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c68:	e008      	b.n	8001c7c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c6a:	f7fe fde1 	bl	8000830 <HAL_GetTick>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	2b02      	cmp	r3, #2
 8001c76:	d901      	bls.n	8001c7c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001c78:	2303      	movs	r3, #3
 8001c7a:	e03d      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c7c:	4b11      	ldr	r3, [pc, #68]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d0f0      	beq.n	8001c6a <HAL_RCC_OscConfig+0x46a>
 8001c88:	e035      	b.n	8001cf6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c8a:	4b10      	ldr	r3, [pc, #64]	@ (8001ccc <HAL_RCC_OscConfig+0x4cc>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c90:	f7fe fdce 	bl	8000830 <HAL_GetTick>
 8001c94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c96:	e008      	b.n	8001caa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c98:	f7fe fdca 	bl	8000830 <HAL_GetTick>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	2b02      	cmp	r3, #2
 8001ca4:	d901      	bls.n	8001caa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e026      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001caa:	4b06      	ldr	r3, [pc, #24]	@ (8001cc4 <HAL_RCC_OscConfig+0x4c4>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d1f0      	bne.n	8001c98 <HAL_RCC_OscConfig+0x498>
 8001cb6:	e01e      	b.n	8001cf6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	69db      	ldr	r3, [r3, #28]
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d107      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e019      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4f8>
 8001cc4:	40021000 	.word	0x40021000
 8001cc8:	40007000 	.word	0x40007000
 8001ccc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001cd0:	4b0b      	ldr	r3, [pc, #44]	@ (8001d00 <HAL_RCC_OscConfig+0x500>)
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6a1b      	ldr	r3, [r3, #32]
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	d106      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	d001      	beq.n	8001cf6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e000      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001cf6:	2300      	movs	r3, #0
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	3718      	adds	r7, #24
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	40021000 	.word	0x40021000

08001d04 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b084      	sub	sp, #16
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d101      	bne.n	8001d18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d14:	2301      	movs	r3, #1
 8001d16:	e0d0      	b.n	8001eba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d18:	4b6a      	ldr	r3, [pc, #424]	@ (8001ec4 <HAL_RCC_ClockConfig+0x1c0>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f003 0307 	and.w	r3, r3, #7
 8001d20:	683a      	ldr	r2, [r7, #0]
 8001d22:	429a      	cmp	r2, r3
 8001d24:	d910      	bls.n	8001d48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d26:	4b67      	ldr	r3, [pc, #412]	@ (8001ec4 <HAL_RCC_ClockConfig+0x1c0>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f023 0207 	bic.w	r2, r3, #7
 8001d2e:	4965      	ldr	r1, [pc, #404]	@ (8001ec4 <HAL_RCC_ClockConfig+0x1c0>)
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	4313      	orrs	r3, r2
 8001d34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d36:	4b63      	ldr	r3, [pc, #396]	@ (8001ec4 <HAL_RCC_ClockConfig+0x1c0>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 0307 	and.w	r3, r3, #7
 8001d3e:	683a      	ldr	r2, [r7, #0]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d001      	beq.n	8001d48 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e0b8      	b.n	8001eba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f003 0302 	and.w	r3, r3, #2
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d020      	beq.n	8001d96 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f003 0304 	and.w	r3, r3, #4
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d005      	beq.n	8001d6c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d60:	4b59      	ldr	r3, [pc, #356]	@ (8001ec8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	4a58      	ldr	r2, [pc, #352]	@ (8001ec8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d66:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001d6a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 0308 	and.w	r3, r3, #8
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d005      	beq.n	8001d84 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d78:	4b53      	ldr	r3, [pc, #332]	@ (8001ec8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	4a52      	ldr	r2, [pc, #328]	@ (8001ec8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d7e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001d82:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d84:	4b50      	ldr	r3, [pc, #320]	@ (8001ec8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	494d      	ldr	r1, [pc, #308]	@ (8001ec8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d92:	4313      	orrs	r3, r2
 8001d94:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d040      	beq.n	8001e24 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	2b01      	cmp	r3, #1
 8001da8:	d107      	bne.n	8001dba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001daa:	4b47      	ldr	r3, [pc, #284]	@ (8001ec8 <HAL_RCC_ClockConfig+0x1c4>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d115      	bne.n	8001de2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e07f      	b.n	8001eba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	2b02      	cmp	r3, #2
 8001dc0:	d107      	bne.n	8001dd2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dc2:	4b41      	ldr	r3, [pc, #260]	@ (8001ec8 <HAL_RCC_ClockConfig+0x1c4>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d109      	bne.n	8001de2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	e073      	b.n	8001eba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dd2:	4b3d      	ldr	r3, [pc, #244]	@ (8001ec8 <HAL_RCC_ClockConfig+0x1c4>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f003 0302 	and.w	r3, r3, #2
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d101      	bne.n	8001de2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e06b      	b.n	8001eba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001de2:	4b39      	ldr	r3, [pc, #228]	@ (8001ec8 <HAL_RCC_ClockConfig+0x1c4>)
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	f023 0203 	bic.w	r2, r3, #3
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	4936      	ldr	r1, [pc, #216]	@ (8001ec8 <HAL_RCC_ClockConfig+0x1c4>)
 8001df0:	4313      	orrs	r3, r2
 8001df2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001df4:	f7fe fd1c 	bl	8000830 <HAL_GetTick>
 8001df8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dfa:	e00a      	b.n	8001e12 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dfc:	f7fe fd18 	bl	8000830 <HAL_GetTick>
 8001e00:	4602      	mov	r2, r0
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	1ad3      	subs	r3, r2, r3
 8001e06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d901      	bls.n	8001e12 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e0e:	2303      	movs	r3, #3
 8001e10:	e053      	b.n	8001eba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e12:	4b2d      	ldr	r3, [pc, #180]	@ (8001ec8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	f003 020c 	and.w	r2, r3, #12
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	009b      	lsls	r3, r3, #2
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d1eb      	bne.n	8001dfc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e24:	4b27      	ldr	r3, [pc, #156]	@ (8001ec4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f003 0307 	and.w	r3, r3, #7
 8001e2c:	683a      	ldr	r2, [r7, #0]
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d210      	bcs.n	8001e54 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e32:	4b24      	ldr	r3, [pc, #144]	@ (8001ec4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f023 0207 	bic.w	r2, r3, #7
 8001e3a:	4922      	ldr	r1, [pc, #136]	@ (8001ec4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e42:	4b20      	ldr	r3, [pc, #128]	@ (8001ec4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f003 0307 	and.w	r3, r3, #7
 8001e4a:	683a      	ldr	r2, [r7, #0]
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d001      	beq.n	8001e54 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001e50:	2301      	movs	r3, #1
 8001e52:	e032      	b.n	8001eba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f003 0304 	and.w	r3, r3, #4
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d008      	beq.n	8001e72 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e60:	4b19      	ldr	r3, [pc, #100]	@ (8001ec8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	4916      	ldr	r1, [pc, #88]	@ (8001ec8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f003 0308 	and.w	r3, r3, #8
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d009      	beq.n	8001e92 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e7e:	4b12      	ldr	r3, [pc, #72]	@ (8001ec8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	691b      	ldr	r3, [r3, #16]
 8001e8a:	00db      	lsls	r3, r3, #3
 8001e8c:	490e      	ldr	r1, [pc, #56]	@ (8001ec8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e92:	f000 f821 	bl	8001ed8 <HAL_RCC_GetSysClockFreq>
 8001e96:	4602      	mov	r2, r0
 8001e98:	4b0b      	ldr	r3, [pc, #44]	@ (8001ec8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	091b      	lsrs	r3, r3, #4
 8001e9e:	f003 030f 	and.w	r3, r3, #15
 8001ea2:	490a      	ldr	r1, [pc, #40]	@ (8001ecc <HAL_RCC_ClockConfig+0x1c8>)
 8001ea4:	5ccb      	ldrb	r3, [r1, r3]
 8001ea6:	fa22 f303 	lsr.w	r3, r2, r3
 8001eaa:	4a09      	ldr	r2, [pc, #36]	@ (8001ed0 <HAL_RCC_ClockConfig+0x1cc>)
 8001eac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001eae:	4b09      	ldr	r3, [pc, #36]	@ (8001ed4 <HAL_RCC_ClockConfig+0x1d0>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f7fe fc7a 	bl	80007ac <HAL_InitTick>

  return HAL_OK;
 8001eb8:	2300      	movs	r3, #0
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3710      	adds	r7, #16
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	40022000 	.word	0x40022000
 8001ec8:	40021000 	.word	0x40021000
 8001ecc:	08003364 	.word	0x08003364
 8001ed0:	20000000 	.word	0x20000000
 8001ed4:	20000004 	.word	0x20000004

08001ed8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b087      	sub	sp, #28
 8001edc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	60fb      	str	r3, [r7, #12]
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	60bb      	str	r3, [r7, #8]
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	617b      	str	r3, [r7, #20]
 8001eea:	2300      	movs	r3, #0
 8001eec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001ef2:	4b1e      	ldr	r3, [pc, #120]	@ (8001f6c <HAL_RCC_GetSysClockFreq+0x94>)
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	f003 030c 	and.w	r3, r3, #12
 8001efe:	2b04      	cmp	r3, #4
 8001f00:	d002      	beq.n	8001f08 <HAL_RCC_GetSysClockFreq+0x30>
 8001f02:	2b08      	cmp	r3, #8
 8001f04:	d003      	beq.n	8001f0e <HAL_RCC_GetSysClockFreq+0x36>
 8001f06:	e027      	b.n	8001f58 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f08:	4b19      	ldr	r3, [pc, #100]	@ (8001f70 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f0a:	613b      	str	r3, [r7, #16]
      break;
 8001f0c:	e027      	b.n	8001f5e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	0c9b      	lsrs	r3, r3, #18
 8001f12:	f003 030f 	and.w	r3, r3, #15
 8001f16:	4a17      	ldr	r2, [pc, #92]	@ (8001f74 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f18:	5cd3      	ldrb	r3, [r2, r3]
 8001f1a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d010      	beq.n	8001f48 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f26:	4b11      	ldr	r3, [pc, #68]	@ (8001f6c <HAL_RCC_GetSysClockFreq+0x94>)
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	0c5b      	lsrs	r3, r3, #17
 8001f2c:	f003 0301 	and.w	r3, r3, #1
 8001f30:	4a11      	ldr	r2, [pc, #68]	@ (8001f78 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f32:	5cd3      	ldrb	r3, [r2, r3]
 8001f34:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	4a0d      	ldr	r2, [pc, #52]	@ (8001f70 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f3a:	fb03 f202 	mul.w	r2, r3, r2
 8001f3e:	68bb      	ldr	r3, [r7, #8]
 8001f40:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f44:	617b      	str	r3, [r7, #20]
 8001f46:	e004      	b.n	8001f52 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	4a0c      	ldr	r2, [pc, #48]	@ (8001f7c <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f4c:	fb02 f303 	mul.w	r3, r2, r3
 8001f50:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	613b      	str	r3, [r7, #16]
      break;
 8001f56:	e002      	b.n	8001f5e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f58:	4b05      	ldr	r3, [pc, #20]	@ (8001f70 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f5a:	613b      	str	r3, [r7, #16]
      break;
 8001f5c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f5e:	693b      	ldr	r3, [r7, #16]
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	371c      	adds	r7, #28
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bc80      	pop	{r7}
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop
 8001f6c:	40021000 	.word	0x40021000
 8001f70:	007a1200 	.word	0x007a1200
 8001f74:	0800337c 	.word	0x0800337c
 8001f78:	0800338c 	.word	0x0800338c
 8001f7c:	003d0900 	.word	0x003d0900

08001f80 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f84:	4b02      	ldr	r3, [pc, #8]	@ (8001f90 <HAL_RCC_GetHCLKFreq+0x10>)
 8001f86:	681b      	ldr	r3, [r3, #0]
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bc80      	pop	{r7}
 8001f8e:	4770      	bx	lr
 8001f90:	20000000 	.word	0x20000000

08001f94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f98:	f7ff fff2 	bl	8001f80 <HAL_RCC_GetHCLKFreq>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	4b05      	ldr	r3, [pc, #20]	@ (8001fb4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	0a1b      	lsrs	r3, r3, #8
 8001fa4:	f003 0307 	and.w	r3, r3, #7
 8001fa8:	4903      	ldr	r1, [pc, #12]	@ (8001fb8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001faa:	5ccb      	ldrb	r3, [r1, r3]
 8001fac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	40021000 	.word	0x40021000
 8001fb8:	08003374 	.word	0x08003374

08001fbc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001fc0:	f7ff ffde 	bl	8001f80 <HAL_RCC_GetHCLKFreq>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	4b05      	ldr	r3, [pc, #20]	@ (8001fdc <HAL_RCC_GetPCLK2Freq+0x20>)
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	0adb      	lsrs	r3, r3, #11
 8001fcc:	f003 0307 	and.w	r3, r3, #7
 8001fd0:	4903      	ldr	r1, [pc, #12]	@ (8001fe0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001fd2:	5ccb      	ldrb	r3, [r1, r3]
 8001fd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	40021000 	.word	0x40021000
 8001fe0:	08003374 	.word	0x08003374

08001fe4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b085      	sub	sp, #20
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001fec:	4b0a      	ldr	r3, [pc, #40]	@ (8002018 <RCC_Delay+0x34>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a0a      	ldr	r2, [pc, #40]	@ (800201c <RCC_Delay+0x38>)
 8001ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ff6:	0a5b      	lsrs	r3, r3, #9
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	fb02 f303 	mul.w	r3, r2, r3
 8001ffe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002000:	bf00      	nop
  }
  while (Delay --);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	1e5a      	subs	r2, r3, #1
 8002006:	60fa      	str	r2, [r7, #12]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d1f9      	bne.n	8002000 <RCC_Delay+0x1c>
}
 800200c:	bf00      	nop
 800200e:	bf00      	nop
 8002010:	3714      	adds	r7, #20
 8002012:	46bd      	mov	sp, r7
 8002014:	bc80      	pop	{r7}
 8002016:	4770      	bx	lr
 8002018:	20000000 	.word	0x20000000
 800201c:	10624dd3 	.word	0x10624dd3

08002020 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d101      	bne.n	8002032 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e042      	b.n	80020b8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002038:	b2db      	uxtb	r3, r3
 800203a:	2b00      	cmp	r3, #0
 800203c:	d106      	bne.n	800204c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2200      	movs	r2, #0
 8002042:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f7fe fa5e 	bl	8000508 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2224      	movs	r2, #36	@ 0x24
 8002050:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	68da      	ldr	r2, [r3, #12]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002062:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002064:	6878      	ldr	r0, [r7, #4]
 8002066:	f000 f971 	bl	800234c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	691a      	ldr	r2, [r3, #16]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002078:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	695a      	ldr	r2, [r3, #20]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002088:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	68da      	ldr	r2, [r3, #12]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002098:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2200      	movs	r2, #0
 800209e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2220      	movs	r2, #32
 80020a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2220      	movs	r2, #32
 80020ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2200      	movs	r2, #0
 80020b4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80020b6:	2300      	movs	r3, #0
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3708      	adds	r7, #8
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}

080020c0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b08a      	sub	sp, #40	@ 0x28
 80020c4:	af02      	add	r7, sp, #8
 80020c6:	60f8      	str	r0, [r7, #12]
 80020c8:	60b9      	str	r1, [r7, #8]
 80020ca:	603b      	str	r3, [r7, #0]
 80020cc:	4613      	mov	r3, r2
 80020ce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80020d0:	2300      	movs	r3, #0
 80020d2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	2b20      	cmp	r3, #32
 80020de:	d175      	bne.n	80021cc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d002      	beq.n	80020ec <HAL_UART_Transmit+0x2c>
 80020e6:	88fb      	ldrh	r3, [r7, #6]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d101      	bne.n	80020f0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80020ec:	2301      	movs	r3, #1
 80020ee:	e06e      	b.n	80021ce <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	2200      	movs	r2, #0
 80020f4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	2221      	movs	r2, #33	@ 0x21
 80020fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80020fe:	f7fe fb97 	bl	8000830 <HAL_GetTick>
 8002102:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	88fa      	ldrh	r2, [r7, #6]
 8002108:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	88fa      	ldrh	r2, [r7, #6]
 800210e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002118:	d108      	bne.n	800212c <HAL_UART_Transmit+0x6c>
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	691b      	ldr	r3, [r3, #16]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d104      	bne.n	800212c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002122:	2300      	movs	r3, #0
 8002124:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002126:	68bb      	ldr	r3, [r7, #8]
 8002128:	61bb      	str	r3, [r7, #24]
 800212a:	e003      	b.n	8002134 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002130:	2300      	movs	r3, #0
 8002132:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002134:	e02e      	b.n	8002194 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	9300      	str	r3, [sp, #0]
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	2200      	movs	r2, #0
 800213e:	2180      	movs	r1, #128	@ 0x80
 8002140:	68f8      	ldr	r0, [r7, #12]
 8002142:	f000 f848 	bl	80021d6 <UART_WaitOnFlagUntilTimeout>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d005      	beq.n	8002158 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	2220      	movs	r2, #32
 8002150:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002154:	2303      	movs	r3, #3
 8002156:	e03a      	b.n	80021ce <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002158:	69fb      	ldr	r3, [r7, #28]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d10b      	bne.n	8002176 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800215e:	69bb      	ldr	r3, [r7, #24]
 8002160:	881b      	ldrh	r3, [r3, #0]
 8002162:	461a      	mov	r2, r3
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800216c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800216e:	69bb      	ldr	r3, [r7, #24]
 8002170:	3302      	adds	r3, #2
 8002172:	61bb      	str	r3, [r7, #24]
 8002174:	e007      	b.n	8002186 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002176:	69fb      	ldr	r3, [r7, #28]
 8002178:	781a      	ldrb	r2, [r3, #0]
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002180:	69fb      	ldr	r3, [r7, #28]
 8002182:	3301      	adds	r3, #1
 8002184:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800218a:	b29b      	uxth	r3, r3
 800218c:	3b01      	subs	r3, #1
 800218e:	b29a      	uxth	r2, r3
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002198:	b29b      	uxth	r3, r3
 800219a:	2b00      	cmp	r3, #0
 800219c:	d1cb      	bne.n	8002136 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	9300      	str	r3, [sp, #0]
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	2200      	movs	r2, #0
 80021a6:	2140      	movs	r1, #64	@ 0x40
 80021a8:	68f8      	ldr	r0, [r7, #12]
 80021aa:	f000 f814 	bl	80021d6 <UART_WaitOnFlagUntilTimeout>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d005      	beq.n	80021c0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	2220      	movs	r2, #32
 80021b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80021bc:	2303      	movs	r3, #3
 80021be:	e006      	b.n	80021ce <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	2220      	movs	r2, #32
 80021c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80021c8:	2300      	movs	r3, #0
 80021ca:	e000      	b.n	80021ce <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80021cc:	2302      	movs	r3, #2
  }
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3720      	adds	r7, #32
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}

080021d6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80021d6:	b580      	push	{r7, lr}
 80021d8:	b086      	sub	sp, #24
 80021da:	af00      	add	r7, sp, #0
 80021dc:	60f8      	str	r0, [r7, #12]
 80021de:	60b9      	str	r1, [r7, #8]
 80021e0:	603b      	str	r3, [r7, #0]
 80021e2:	4613      	mov	r3, r2
 80021e4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80021e6:	e03b      	b.n	8002260 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021e8:	6a3b      	ldr	r3, [r7, #32]
 80021ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021ee:	d037      	beq.n	8002260 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021f0:	f7fe fb1e 	bl	8000830 <HAL_GetTick>
 80021f4:	4602      	mov	r2, r0
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	6a3a      	ldr	r2, [r7, #32]
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d302      	bcc.n	8002206 <UART_WaitOnFlagUntilTimeout+0x30>
 8002200:	6a3b      	ldr	r3, [r7, #32]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d101      	bne.n	800220a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002206:	2303      	movs	r3, #3
 8002208:	e03a      	b.n	8002280 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	68db      	ldr	r3, [r3, #12]
 8002210:	f003 0304 	and.w	r3, r3, #4
 8002214:	2b00      	cmp	r3, #0
 8002216:	d023      	beq.n	8002260 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	2b80      	cmp	r3, #128	@ 0x80
 800221c:	d020      	beq.n	8002260 <UART_WaitOnFlagUntilTimeout+0x8a>
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	2b40      	cmp	r3, #64	@ 0x40
 8002222:	d01d      	beq.n	8002260 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 0308 	and.w	r3, r3, #8
 800222e:	2b08      	cmp	r3, #8
 8002230:	d116      	bne.n	8002260 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002232:	2300      	movs	r3, #0
 8002234:	617b      	str	r3, [r7, #20]
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	617b      	str	r3, [r7, #20]
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	617b      	str	r3, [r7, #20]
 8002246:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002248:	68f8      	ldr	r0, [r7, #12]
 800224a:	f000 f81d 	bl	8002288 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	2208      	movs	r2, #8
 8002252:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	2200      	movs	r2, #0
 8002258:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	e00f      	b.n	8002280 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	4013      	ands	r3, r2
 800226a:	68ba      	ldr	r2, [r7, #8]
 800226c:	429a      	cmp	r2, r3
 800226e:	bf0c      	ite	eq
 8002270:	2301      	moveq	r3, #1
 8002272:	2300      	movne	r3, #0
 8002274:	b2db      	uxtb	r3, r3
 8002276:	461a      	mov	r2, r3
 8002278:	79fb      	ldrb	r3, [r7, #7]
 800227a:	429a      	cmp	r2, r3
 800227c:	d0b4      	beq.n	80021e8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800227e:	2300      	movs	r3, #0
}
 8002280:	4618      	mov	r0, r3
 8002282:	3718      	adds	r7, #24
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}

08002288 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002288:	b480      	push	{r7}
 800228a:	b095      	sub	sp, #84	@ 0x54
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	330c      	adds	r3, #12
 8002296:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002298:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800229a:	e853 3f00 	ldrex	r3, [r3]
 800229e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80022a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022a2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80022a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	330c      	adds	r3, #12
 80022ae:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80022b0:	643a      	str	r2, [r7, #64]	@ 0x40
 80022b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022b4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80022b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80022b8:	e841 2300 	strex	r3, r2, [r1]
 80022bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80022be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d1e5      	bne.n	8002290 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	3314      	adds	r3, #20
 80022ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022cc:	6a3b      	ldr	r3, [r7, #32]
 80022ce:	e853 3f00 	ldrex	r3, [r3]
 80022d2:	61fb      	str	r3, [r7, #28]
   return(result);
 80022d4:	69fb      	ldr	r3, [r7, #28]
 80022d6:	f023 0301 	bic.w	r3, r3, #1
 80022da:	64bb      	str	r3, [r7, #72]	@ 0x48
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	3314      	adds	r3, #20
 80022e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80022e4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80022e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80022ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80022ec:	e841 2300 	strex	r3, r2, [r1]
 80022f0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80022f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d1e5      	bne.n	80022c4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d119      	bne.n	8002334 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	330c      	adds	r3, #12
 8002306:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	e853 3f00 	ldrex	r3, [r3]
 800230e:	60bb      	str	r3, [r7, #8]
   return(result);
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	f023 0310 	bic.w	r3, r3, #16
 8002316:	647b      	str	r3, [r7, #68]	@ 0x44
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	330c      	adds	r3, #12
 800231e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002320:	61ba      	str	r2, [r7, #24]
 8002322:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002324:	6979      	ldr	r1, [r7, #20]
 8002326:	69ba      	ldr	r2, [r7, #24]
 8002328:	e841 2300 	strex	r3, r2, [r1]
 800232c:	613b      	str	r3, [r7, #16]
   return(result);
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d1e5      	bne.n	8002300 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2220      	movs	r2, #32
 8002338:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2200      	movs	r2, #0
 8002340:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002342:	bf00      	nop
 8002344:	3754      	adds	r7, #84	@ 0x54
 8002346:	46bd      	mov	sp, r7
 8002348:	bc80      	pop	{r7}
 800234a:	4770      	bx	lr

0800234c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b084      	sub	sp, #16
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	691b      	ldr	r3, [r3, #16]
 800235a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	68da      	ldr	r2, [r3, #12]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	430a      	orrs	r2, r1
 8002368:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	689a      	ldr	r2, [r3, #8]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	691b      	ldr	r3, [r3, #16]
 8002372:	431a      	orrs	r2, r3
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	695b      	ldr	r3, [r3, #20]
 8002378:	4313      	orrs	r3, r2
 800237a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	68db      	ldr	r3, [r3, #12]
 8002382:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002386:	f023 030c 	bic.w	r3, r3, #12
 800238a:	687a      	ldr	r2, [r7, #4]
 800238c:	6812      	ldr	r2, [r2, #0]
 800238e:	68b9      	ldr	r1, [r7, #8]
 8002390:	430b      	orrs	r3, r1
 8002392:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	695b      	ldr	r3, [r3, #20]
 800239a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	699a      	ldr	r2, [r3, #24]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	430a      	orrs	r2, r1
 80023a8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a2c      	ldr	r2, [pc, #176]	@ (8002460 <UART_SetConfig+0x114>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d103      	bne.n	80023bc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80023b4:	f7ff fe02 	bl	8001fbc <HAL_RCC_GetPCLK2Freq>
 80023b8:	60f8      	str	r0, [r7, #12]
 80023ba:	e002      	b.n	80023c2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80023bc:	f7ff fdea 	bl	8001f94 <HAL_RCC_GetPCLK1Freq>
 80023c0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80023c2:	68fa      	ldr	r2, [r7, #12]
 80023c4:	4613      	mov	r3, r2
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	4413      	add	r3, r2
 80023ca:	009a      	lsls	r2, r3, #2
 80023cc:	441a      	add	r2, r3
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80023d8:	4a22      	ldr	r2, [pc, #136]	@ (8002464 <UART_SetConfig+0x118>)
 80023da:	fba2 2303 	umull	r2, r3, r2, r3
 80023de:	095b      	lsrs	r3, r3, #5
 80023e0:	0119      	lsls	r1, r3, #4
 80023e2:	68fa      	ldr	r2, [r7, #12]
 80023e4:	4613      	mov	r3, r2
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	4413      	add	r3, r2
 80023ea:	009a      	lsls	r2, r3, #2
 80023ec:	441a      	add	r2, r3
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80023f8:	4b1a      	ldr	r3, [pc, #104]	@ (8002464 <UART_SetConfig+0x118>)
 80023fa:	fba3 0302 	umull	r0, r3, r3, r2
 80023fe:	095b      	lsrs	r3, r3, #5
 8002400:	2064      	movs	r0, #100	@ 0x64
 8002402:	fb00 f303 	mul.w	r3, r0, r3
 8002406:	1ad3      	subs	r3, r2, r3
 8002408:	011b      	lsls	r3, r3, #4
 800240a:	3332      	adds	r3, #50	@ 0x32
 800240c:	4a15      	ldr	r2, [pc, #84]	@ (8002464 <UART_SetConfig+0x118>)
 800240e:	fba2 2303 	umull	r2, r3, r2, r3
 8002412:	095b      	lsrs	r3, r3, #5
 8002414:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002418:	4419      	add	r1, r3
 800241a:	68fa      	ldr	r2, [r7, #12]
 800241c:	4613      	mov	r3, r2
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	4413      	add	r3, r2
 8002422:	009a      	lsls	r2, r3, #2
 8002424:	441a      	add	r2, r3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	009b      	lsls	r3, r3, #2
 800242c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002430:	4b0c      	ldr	r3, [pc, #48]	@ (8002464 <UART_SetConfig+0x118>)
 8002432:	fba3 0302 	umull	r0, r3, r3, r2
 8002436:	095b      	lsrs	r3, r3, #5
 8002438:	2064      	movs	r0, #100	@ 0x64
 800243a:	fb00 f303 	mul.w	r3, r0, r3
 800243e:	1ad3      	subs	r3, r2, r3
 8002440:	011b      	lsls	r3, r3, #4
 8002442:	3332      	adds	r3, #50	@ 0x32
 8002444:	4a07      	ldr	r2, [pc, #28]	@ (8002464 <UART_SetConfig+0x118>)
 8002446:	fba2 2303 	umull	r2, r3, r2, r3
 800244a:	095b      	lsrs	r3, r3, #5
 800244c:	f003 020f 	and.w	r2, r3, #15
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	440a      	add	r2, r1
 8002456:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002458:	bf00      	nop
 800245a:	3710      	adds	r7, #16
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}
 8002460:	40013800 	.word	0x40013800
 8002464:	51eb851f 	.word	0x51eb851f

08002468 <std>:
 8002468:	2300      	movs	r3, #0
 800246a:	b510      	push	{r4, lr}
 800246c:	4604      	mov	r4, r0
 800246e:	e9c0 3300 	strd	r3, r3, [r0]
 8002472:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002476:	6083      	str	r3, [r0, #8]
 8002478:	8181      	strh	r1, [r0, #12]
 800247a:	6643      	str	r3, [r0, #100]	@ 0x64
 800247c:	81c2      	strh	r2, [r0, #14]
 800247e:	6183      	str	r3, [r0, #24]
 8002480:	4619      	mov	r1, r3
 8002482:	2208      	movs	r2, #8
 8002484:	305c      	adds	r0, #92	@ 0x5c
 8002486:	f000 f906 	bl	8002696 <memset>
 800248a:	4b0d      	ldr	r3, [pc, #52]	@ (80024c0 <std+0x58>)
 800248c:	6224      	str	r4, [r4, #32]
 800248e:	6263      	str	r3, [r4, #36]	@ 0x24
 8002490:	4b0c      	ldr	r3, [pc, #48]	@ (80024c4 <std+0x5c>)
 8002492:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002494:	4b0c      	ldr	r3, [pc, #48]	@ (80024c8 <std+0x60>)
 8002496:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002498:	4b0c      	ldr	r3, [pc, #48]	@ (80024cc <std+0x64>)
 800249a:	6323      	str	r3, [r4, #48]	@ 0x30
 800249c:	4b0c      	ldr	r3, [pc, #48]	@ (80024d0 <std+0x68>)
 800249e:	429c      	cmp	r4, r3
 80024a0:	d006      	beq.n	80024b0 <std+0x48>
 80024a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80024a6:	4294      	cmp	r4, r2
 80024a8:	d002      	beq.n	80024b0 <std+0x48>
 80024aa:	33d0      	adds	r3, #208	@ 0xd0
 80024ac:	429c      	cmp	r4, r3
 80024ae:	d105      	bne.n	80024bc <std+0x54>
 80024b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80024b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80024b8:	f000 b966 	b.w	8002788 <__retarget_lock_init_recursive>
 80024bc:	bd10      	pop	{r4, pc}
 80024be:	bf00      	nop
 80024c0:	08002611 	.word	0x08002611
 80024c4:	08002633 	.word	0x08002633
 80024c8:	0800266b 	.word	0x0800266b
 80024cc:	0800268f 	.word	0x0800268f
 80024d0:	20000148 	.word	0x20000148

080024d4 <stdio_exit_handler>:
 80024d4:	4a02      	ldr	r2, [pc, #8]	@ (80024e0 <stdio_exit_handler+0xc>)
 80024d6:	4903      	ldr	r1, [pc, #12]	@ (80024e4 <stdio_exit_handler+0x10>)
 80024d8:	4803      	ldr	r0, [pc, #12]	@ (80024e8 <stdio_exit_handler+0x14>)
 80024da:	f000 b869 	b.w	80025b0 <_fwalk_sglue>
 80024de:	bf00      	nop
 80024e0:	2000000c 	.word	0x2000000c
 80024e4:	08003021 	.word	0x08003021
 80024e8:	2000001c 	.word	0x2000001c

080024ec <cleanup_stdio>:
 80024ec:	6841      	ldr	r1, [r0, #4]
 80024ee:	4b0c      	ldr	r3, [pc, #48]	@ (8002520 <cleanup_stdio+0x34>)
 80024f0:	b510      	push	{r4, lr}
 80024f2:	4299      	cmp	r1, r3
 80024f4:	4604      	mov	r4, r0
 80024f6:	d001      	beq.n	80024fc <cleanup_stdio+0x10>
 80024f8:	f000 fd92 	bl	8003020 <_fflush_r>
 80024fc:	68a1      	ldr	r1, [r4, #8]
 80024fe:	4b09      	ldr	r3, [pc, #36]	@ (8002524 <cleanup_stdio+0x38>)
 8002500:	4299      	cmp	r1, r3
 8002502:	d002      	beq.n	800250a <cleanup_stdio+0x1e>
 8002504:	4620      	mov	r0, r4
 8002506:	f000 fd8b 	bl	8003020 <_fflush_r>
 800250a:	68e1      	ldr	r1, [r4, #12]
 800250c:	4b06      	ldr	r3, [pc, #24]	@ (8002528 <cleanup_stdio+0x3c>)
 800250e:	4299      	cmp	r1, r3
 8002510:	d004      	beq.n	800251c <cleanup_stdio+0x30>
 8002512:	4620      	mov	r0, r4
 8002514:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002518:	f000 bd82 	b.w	8003020 <_fflush_r>
 800251c:	bd10      	pop	{r4, pc}
 800251e:	bf00      	nop
 8002520:	20000148 	.word	0x20000148
 8002524:	200001b0 	.word	0x200001b0
 8002528:	20000218 	.word	0x20000218

0800252c <global_stdio_init.part.0>:
 800252c:	b510      	push	{r4, lr}
 800252e:	4b0b      	ldr	r3, [pc, #44]	@ (800255c <global_stdio_init.part.0+0x30>)
 8002530:	4c0b      	ldr	r4, [pc, #44]	@ (8002560 <global_stdio_init.part.0+0x34>)
 8002532:	4a0c      	ldr	r2, [pc, #48]	@ (8002564 <global_stdio_init.part.0+0x38>)
 8002534:	4620      	mov	r0, r4
 8002536:	601a      	str	r2, [r3, #0]
 8002538:	2104      	movs	r1, #4
 800253a:	2200      	movs	r2, #0
 800253c:	f7ff ff94 	bl	8002468 <std>
 8002540:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002544:	2201      	movs	r2, #1
 8002546:	2109      	movs	r1, #9
 8002548:	f7ff ff8e 	bl	8002468 <std>
 800254c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002550:	2202      	movs	r2, #2
 8002552:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002556:	2112      	movs	r1, #18
 8002558:	f7ff bf86 	b.w	8002468 <std>
 800255c:	20000280 	.word	0x20000280
 8002560:	20000148 	.word	0x20000148
 8002564:	080024d5 	.word	0x080024d5

08002568 <__sfp_lock_acquire>:
 8002568:	4801      	ldr	r0, [pc, #4]	@ (8002570 <__sfp_lock_acquire+0x8>)
 800256a:	f000 b90e 	b.w	800278a <__retarget_lock_acquire_recursive>
 800256e:	bf00      	nop
 8002570:	20000289 	.word	0x20000289

08002574 <__sfp_lock_release>:
 8002574:	4801      	ldr	r0, [pc, #4]	@ (800257c <__sfp_lock_release+0x8>)
 8002576:	f000 b909 	b.w	800278c <__retarget_lock_release_recursive>
 800257a:	bf00      	nop
 800257c:	20000289 	.word	0x20000289

08002580 <__sinit>:
 8002580:	b510      	push	{r4, lr}
 8002582:	4604      	mov	r4, r0
 8002584:	f7ff fff0 	bl	8002568 <__sfp_lock_acquire>
 8002588:	6a23      	ldr	r3, [r4, #32]
 800258a:	b11b      	cbz	r3, 8002594 <__sinit+0x14>
 800258c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002590:	f7ff bff0 	b.w	8002574 <__sfp_lock_release>
 8002594:	4b04      	ldr	r3, [pc, #16]	@ (80025a8 <__sinit+0x28>)
 8002596:	6223      	str	r3, [r4, #32]
 8002598:	4b04      	ldr	r3, [pc, #16]	@ (80025ac <__sinit+0x2c>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d1f5      	bne.n	800258c <__sinit+0xc>
 80025a0:	f7ff ffc4 	bl	800252c <global_stdio_init.part.0>
 80025a4:	e7f2      	b.n	800258c <__sinit+0xc>
 80025a6:	bf00      	nop
 80025a8:	080024ed 	.word	0x080024ed
 80025ac:	20000280 	.word	0x20000280

080025b0 <_fwalk_sglue>:
 80025b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80025b4:	4607      	mov	r7, r0
 80025b6:	4688      	mov	r8, r1
 80025b8:	4614      	mov	r4, r2
 80025ba:	2600      	movs	r6, #0
 80025bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80025c0:	f1b9 0901 	subs.w	r9, r9, #1
 80025c4:	d505      	bpl.n	80025d2 <_fwalk_sglue+0x22>
 80025c6:	6824      	ldr	r4, [r4, #0]
 80025c8:	2c00      	cmp	r4, #0
 80025ca:	d1f7      	bne.n	80025bc <_fwalk_sglue+0xc>
 80025cc:	4630      	mov	r0, r6
 80025ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80025d2:	89ab      	ldrh	r3, [r5, #12]
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	d907      	bls.n	80025e8 <_fwalk_sglue+0x38>
 80025d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80025dc:	3301      	adds	r3, #1
 80025de:	d003      	beq.n	80025e8 <_fwalk_sglue+0x38>
 80025e0:	4629      	mov	r1, r5
 80025e2:	4638      	mov	r0, r7
 80025e4:	47c0      	blx	r8
 80025e6:	4306      	orrs	r6, r0
 80025e8:	3568      	adds	r5, #104	@ 0x68
 80025ea:	e7e9      	b.n	80025c0 <_fwalk_sglue+0x10>

080025ec <iprintf>:
 80025ec:	b40f      	push	{r0, r1, r2, r3}
 80025ee:	b507      	push	{r0, r1, r2, lr}
 80025f0:	4906      	ldr	r1, [pc, #24]	@ (800260c <iprintf+0x20>)
 80025f2:	ab04      	add	r3, sp, #16
 80025f4:	6808      	ldr	r0, [r1, #0]
 80025f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80025fa:	6881      	ldr	r1, [r0, #8]
 80025fc:	9301      	str	r3, [sp, #4]
 80025fe:	f000 f9e5 	bl	80029cc <_vfiprintf_r>
 8002602:	b003      	add	sp, #12
 8002604:	f85d eb04 	ldr.w	lr, [sp], #4
 8002608:	b004      	add	sp, #16
 800260a:	4770      	bx	lr
 800260c:	20000018 	.word	0x20000018

08002610 <__sread>:
 8002610:	b510      	push	{r4, lr}
 8002612:	460c      	mov	r4, r1
 8002614:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002618:	f000 f868 	bl	80026ec <_read_r>
 800261c:	2800      	cmp	r0, #0
 800261e:	bfab      	itete	ge
 8002620:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002622:	89a3      	ldrhlt	r3, [r4, #12]
 8002624:	181b      	addge	r3, r3, r0
 8002626:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800262a:	bfac      	ite	ge
 800262c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800262e:	81a3      	strhlt	r3, [r4, #12]
 8002630:	bd10      	pop	{r4, pc}

08002632 <__swrite>:
 8002632:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002636:	461f      	mov	r7, r3
 8002638:	898b      	ldrh	r3, [r1, #12]
 800263a:	4605      	mov	r5, r0
 800263c:	05db      	lsls	r3, r3, #23
 800263e:	460c      	mov	r4, r1
 8002640:	4616      	mov	r6, r2
 8002642:	d505      	bpl.n	8002650 <__swrite+0x1e>
 8002644:	2302      	movs	r3, #2
 8002646:	2200      	movs	r2, #0
 8002648:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800264c:	f000 f83c 	bl	80026c8 <_lseek_r>
 8002650:	89a3      	ldrh	r3, [r4, #12]
 8002652:	4632      	mov	r2, r6
 8002654:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002658:	81a3      	strh	r3, [r4, #12]
 800265a:	4628      	mov	r0, r5
 800265c:	463b      	mov	r3, r7
 800265e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002662:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002666:	f000 b853 	b.w	8002710 <_write_r>

0800266a <__sseek>:
 800266a:	b510      	push	{r4, lr}
 800266c:	460c      	mov	r4, r1
 800266e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002672:	f000 f829 	bl	80026c8 <_lseek_r>
 8002676:	1c43      	adds	r3, r0, #1
 8002678:	89a3      	ldrh	r3, [r4, #12]
 800267a:	bf15      	itete	ne
 800267c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800267e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002682:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002686:	81a3      	strheq	r3, [r4, #12]
 8002688:	bf18      	it	ne
 800268a:	81a3      	strhne	r3, [r4, #12]
 800268c:	bd10      	pop	{r4, pc}

0800268e <__sclose>:
 800268e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002692:	f000 b809 	b.w	80026a8 <_close_r>

08002696 <memset>:
 8002696:	4603      	mov	r3, r0
 8002698:	4402      	add	r2, r0
 800269a:	4293      	cmp	r3, r2
 800269c:	d100      	bne.n	80026a0 <memset+0xa>
 800269e:	4770      	bx	lr
 80026a0:	f803 1b01 	strb.w	r1, [r3], #1
 80026a4:	e7f9      	b.n	800269a <memset+0x4>
	...

080026a8 <_close_r>:
 80026a8:	b538      	push	{r3, r4, r5, lr}
 80026aa:	2300      	movs	r3, #0
 80026ac:	4d05      	ldr	r5, [pc, #20]	@ (80026c4 <_close_r+0x1c>)
 80026ae:	4604      	mov	r4, r0
 80026b0:	4608      	mov	r0, r1
 80026b2:	602b      	str	r3, [r5, #0]
 80026b4:	f7fd ffd1 	bl	800065a <_close>
 80026b8:	1c43      	adds	r3, r0, #1
 80026ba:	d102      	bne.n	80026c2 <_close_r+0x1a>
 80026bc:	682b      	ldr	r3, [r5, #0]
 80026be:	b103      	cbz	r3, 80026c2 <_close_r+0x1a>
 80026c0:	6023      	str	r3, [r4, #0]
 80026c2:	bd38      	pop	{r3, r4, r5, pc}
 80026c4:	20000284 	.word	0x20000284

080026c8 <_lseek_r>:
 80026c8:	b538      	push	{r3, r4, r5, lr}
 80026ca:	4604      	mov	r4, r0
 80026cc:	4608      	mov	r0, r1
 80026ce:	4611      	mov	r1, r2
 80026d0:	2200      	movs	r2, #0
 80026d2:	4d05      	ldr	r5, [pc, #20]	@ (80026e8 <_lseek_r+0x20>)
 80026d4:	602a      	str	r2, [r5, #0]
 80026d6:	461a      	mov	r2, r3
 80026d8:	f7fd ffe3 	bl	80006a2 <_lseek>
 80026dc:	1c43      	adds	r3, r0, #1
 80026de:	d102      	bne.n	80026e6 <_lseek_r+0x1e>
 80026e0:	682b      	ldr	r3, [r5, #0]
 80026e2:	b103      	cbz	r3, 80026e6 <_lseek_r+0x1e>
 80026e4:	6023      	str	r3, [r4, #0]
 80026e6:	bd38      	pop	{r3, r4, r5, pc}
 80026e8:	20000284 	.word	0x20000284

080026ec <_read_r>:
 80026ec:	b538      	push	{r3, r4, r5, lr}
 80026ee:	4604      	mov	r4, r0
 80026f0:	4608      	mov	r0, r1
 80026f2:	4611      	mov	r1, r2
 80026f4:	2200      	movs	r2, #0
 80026f6:	4d05      	ldr	r5, [pc, #20]	@ (800270c <_read_r+0x20>)
 80026f8:	602a      	str	r2, [r5, #0]
 80026fa:	461a      	mov	r2, r3
 80026fc:	f7fd ff90 	bl	8000620 <_read>
 8002700:	1c43      	adds	r3, r0, #1
 8002702:	d102      	bne.n	800270a <_read_r+0x1e>
 8002704:	682b      	ldr	r3, [r5, #0]
 8002706:	b103      	cbz	r3, 800270a <_read_r+0x1e>
 8002708:	6023      	str	r3, [r4, #0]
 800270a:	bd38      	pop	{r3, r4, r5, pc}
 800270c:	20000284 	.word	0x20000284

08002710 <_write_r>:
 8002710:	b538      	push	{r3, r4, r5, lr}
 8002712:	4604      	mov	r4, r0
 8002714:	4608      	mov	r0, r1
 8002716:	4611      	mov	r1, r2
 8002718:	2200      	movs	r2, #0
 800271a:	4d05      	ldr	r5, [pc, #20]	@ (8002730 <_write_r+0x20>)
 800271c:	602a      	str	r2, [r5, #0]
 800271e:	461a      	mov	r2, r3
 8002720:	f7fd fd14 	bl	800014c <_write>
 8002724:	1c43      	adds	r3, r0, #1
 8002726:	d102      	bne.n	800272e <_write_r+0x1e>
 8002728:	682b      	ldr	r3, [r5, #0]
 800272a:	b103      	cbz	r3, 800272e <_write_r+0x1e>
 800272c:	6023      	str	r3, [r4, #0]
 800272e:	bd38      	pop	{r3, r4, r5, pc}
 8002730:	20000284 	.word	0x20000284

08002734 <__errno>:
 8002734:	4b01      	ldr	r3, [pc, #4]	@ (800273c <__errno+0x8>)
 8002736:	6818      	ldr	r0, [r3, #0]
 8002738:	4770      	bx	lr
 800273a:	bf00      	nop
 800273c:	20000018 	.word	0x20000018

08002740 <__libc_init_array>:
 8002740:	b570      	push	{r4, r5, r6, lr}
 8002742:	2600      	movs	r6, #0
 8002744:	4d0c      	ldr	r5, [pc, #48]	@ (8002778 <__libc_init_array+0x38>)
 8002746:	4c0d      	ldr	r4, [pc, #52]	@ (800277c <__libc_init_array+0x3c>)
 8002748:	1b64      	subs	r4, r4, r5
 800274a:	10a4      	asrs	r4, r4, #2
 800274c:	42a6      	cmp	r6, r4
 800274e:	d109      	bne.n	8002764 <__libc_init_array+0x24>
 8002750:	f000 fdc4 	bl	80032dc <_init>
 8002754:	2600      	movs	r6, #0
 8002756:	4d0a      	ldr	r5, [pc, #40]	@ (8002780 <__libc_init_array+0x40>)
 8002758:	4c0a      	ldr	r4, [pc, #40]	@ (8002784 <__libc_init_array+0x44>)
 800275a:	1b64      	subs	r4, r4, r5
 800275c:	10a4      	asrs	r4, r4, #2
 800275e:	42a6      	cmp	r6, r4
 8002760:	d105      	bne.n	800276e <__libc_init_array+0x2e>
 8002762:	bd70      	pop	{r4, r5, r6, pc}
 8002764:	f855 3b04 	ldr.w	r3, [r5], #4
 8002768:	4798      	blx	r3
 800276a:	3601      	adds	r6, #1
 800276c:	e7ee      	b.n	800274c <__libc_init_array+0xc>
 800276e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002772:	4798      	blx	r3
 8002774:	3601      	adds	r6, #1
 8002776:	e7f2      	b.n	800275e <__libc_init_array+0x1e>
 8002778:	080033c4 	.word	0x080033c4
 800277c:	080033c4 	.word	0x080033c4
 8002780:	080033c4 	.word	0x080033c4
 8002784:	080033c8 	.word	0x080033c8

08002788 <__retarget_lock_init_recursive>:
 8002788:	4770      	bx	lr

0800278a <__retarget_lock_acquire_recursive>:
 800278a:	4770      	bx	lr

0800278c <__retarget_lock_release_recursive>:
 800278c:	4770      	bx	lr
	...

08002790 <_free_r>:
 8002790:	b538      	push	{r3, r4, r5, lr}
 8002792:	4605      	mov	r5, r0
 8002794:	2900      	cmp	r1, #0
 8002796:	d040      	beq.n	800281a <_free_r+0x8a>
 8002798:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800279c:	1f0c      	subs	r4, r1, #4
 800279e:	2b00      	cmp	r3, #0
 80027a0:	bfb8      	it	lt
 80027a2:	18e4      	addlt	r4, r4, r3
 80027a4:	f000 f8de 	bl	8002964 <__malloc_lock>
 80027a8:	4a1c      	ldr	r2, [pc, #112]	@ (800281c <_free_r+0x8c>)
 80027aa:	6813      	ldr	r3, [r2, #0]
 80027ac:	b933      	cbnz	r3, 80027bc <_free_r+0x2c>
 80027ae:	6063      	str	r3, [r4, #4]
 80027b0:	6014      	str	r4, [r2, #0]
 80027b2:	4628      	mov	r0, r5
 80027b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80027b8:	f000 b8da 	b.w	8002970 <__malloc_unlock>
 80027bc:	42a3      	cmp	r3, r4
 80027be:	d908      	bls.n	80027d2 <_free_r+0x42>
 80027c0:	6820      	ldr	r0, [r4, #0]
 80027c2:	1821      	adds	r1, r4, r0
 80027c4:	428b      	cmp	r3, r1
 80027c6:	bf01      	itttt	eq
 80027c8:	6819      	ldreq	r1, [r3, #0]
 80027ca:	685b      	ldreq	r3, [r3, #4]
 80027cc:	1809      	addeq	r1, r1, r0
 80027ce:	6021      	streq	r1, [r4, #0]
 80027d0:	e7ed      	b.n	80027ae <_free_r+0x1e>
 80027d2:	461a      	mov	r2, r3
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	b10b      	cbz	r3, 80027dc <_free_r+0x4c>
 80027d8:	42a3      	cmp	r3, r4
 80027da:	d9fa      	bls.n	80027d2 <_free_r+0x42>
 80027dc:	6811      	ldr	r1, [r2, #0]
 80027de:	1850      	adds	r0, r2, r1
 80027e0:	42a0      	cmp	r0, r4
 80027e2:	d10b      	bne.n	80027fc <_free_r+0x6c>
 80027e4:	6820      	ldr	r0, [r4, #0]
 80027e6:	4401      	add	r1, r0
 80027e8:	1850      	adds	r0, r2, r1
 80027ea:	4283      	cmp	r3, r0
 80027ec:	6011      	str	r1, [r2, #0]
 80027ee:	d1e0      	bne.n	80027b2 <_free_r+0x22>
 80027f0:	6818      	ldr	r0, [r3, #0]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	4408      	add	r0, r1
 80027f6:	6010      	str	r0, [r2, #0]
 80027f8:	6053      	str	r3, [r2, #4]
 80027fa:	e7da      	b.n	80027b2 <_free_r+0x22>
 80027fc:	d902      	bls.n	8002804 <_free_r+0x74>
 80027fe:	230c      	movs	r3, #12
 8002800:	602b      	str	r3, [r5, #0]
 8002802:	e7d6      	b.n	80027b2 <_free_r+0x22>
 8002804:	6820      	ldr	r0, [r4, #0]
 8002806:	1821      	adds	r1, r4, r0
 8002808:	428b      	cmp	r3, r1
 800280a:	bf01      	itttt	eq
 800280c:	6819      	ldreq	r1, [r3, #0]
 800280e:	685b      	ldreq	r3, [r3, #4]
 8002810:	1809      	addeq	r1, r1, r0
 8002812:	6021      	streq	r1, [r4, #0]
 8002814:	6063      	str	r3, [r4, #4]
 8002816:	6054      	str	r4, [r2, #4]
 8002818:	e7cb      	b.n	80027b2 <_free_r+0x22>
 800281a:	bd38      	pop	{r3, r4, r5, pc}
 800281c:	20000290 	.word	0x20000290

08002820 <sbrk_aligned>:
 8002820:	b570      	push	{r4, r5, r6, lr}
 8002822:	4e0f      	ldr	r6, [pc, #60]	@ (8002860 <sbrk_aligned+0x40>)
 8002824:	460c      	mov	r4, r1
 8002826:	6831      	ldr	r1, [r6, #0]
 8002828:	4605      	mov	r5, r0
 800282a:	b911      	cbnz	r1, 8002832 <sbrk_aligned+0x12>
 800282c:	f000 fcb4 	bl	8003198 <_sbrk_r>
 8002830:	6030      	str	r0, [r6, #0]
 8002832:	4621      	mov	r1, r4
 8002834:	4628      	mov	r0, r5
 8002836:	f000 fcaf 	bl	8003198 <_sbrk_r>
 800283a:	1c43      	adds	r3, r0, #1
 800283c:	d103      	bne.n	8002846 <sbrk_aligned+0x26>
 800283e:	f04f 34ff 	mov.w	r4, #4294967295
 8002842:	4620      	mov	r0, r4
 8002844:	bd70      	pop	{r4, r5, r6, pc}
 8002846:	1cc4      	adds	r4, r0, #3
 8002848:	f024 0403 	bic.w	r4, r4, #3
 800284c:	42a0      	cmp	r0, r4
 800284e:	d0f8      	beq.n	8002842 <sbrk_aligned+0x22>
 8002850:	1a21      	subs	r1, r4, r0
 8002852:	4628      	mov	r0, r5
 8002854:	f000 fca0 	bl	8003198 <_sbrk_r>
 8002858:	3001      	adds	r0, #1
 800285a:	d1f2      	bne.n	8002842 <sbrk_aligned+0x22>
 800285c:	e7ef      	b.n	800283e <sbrk_aligned+0x1e>
 800285e:	bf00      	nop
 8002860:	2000028c 	.word	0x2000028c

08002864 <_malloc_r>:
 8002864:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002868:	1ccd      	adds	r5, r1, #3
 800286a:	f025 0503 	bic.w	r5, r5, #3
 800286e:	3508      	adds	r5, #8
 8002870:	2d0c      	cmp	r5, #12
 8002872:	bf38      	it	cc
 8002874:	250c      	movcc	r5, #12
 8002876:	2d00      	cmp	r5, #0
 8002878:	4606      	mov	r6, r0
 800287a:	db01      	blt.n	8002880 <_malloc_r+0x1c>
 800287c:	42a9      	cmp	r1, r5
 800287e:	d904      	bls.n	800288a <_malloc_r+0x26>
 8002880:	230c      	movs	r3, #12
 8002882:	6033      	str	r3, [r6, #0]
 8002884:	2000      	movs	r0, #0
 8002886:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800288a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002960 <_malloc_r+0xfc>
 800288e:	f000 f869 	bl	8002964 <__malloc_lock>
 8002892:	f8d8 3000 	ldr.w	r3, [r8]
 8002896:	461c      	mov	r4, r3
 8002898:	bb44      	cbnz	r4, 80028ec <_malloc_r+0x88>
 800289a:	4629      	mov	r1, r5
 800289c:	4630      	mov	r0, r6
 800289e:	f7ff ffbf 	bl	8002820 <sbrk_aligned>
 80028a2:	1c43      	adds	r3, r0, #1
 80028a4:	4604      	mov	r4, r0
 80028a6:	d158      	bne.n	800295a <_malloc_r+0xf6>
 80028a8:	f8d8 4000 	ldr.w	r4, [r8]
 80028ac:	4627      	mov	r7, r4
 80028ae:	2f00      	cmp	r7, #0
 80028b0:	d143      	bne.n	800293a <_malloc_r+0xd6>
 80028b2:	2c00      	cmp	r4, #0
 80028b4:	d04b      	beq.n	800294e <_malloc_r+0xea>
 80028b6:	6823      	ldr	r3, [r4, #0]
 80028b8:	4639      	mov	r1, r7
 80028ba:	4630      	mov	r0, r6
 80028bc:	eb04 0903 	add.w	r9, r4, r3
 80028c0:	f000 fc6a 	bl	8003198 <_sbrk_r>
 80028c4:	4581      	cmp	r9, r0
 80028c6:	d142      	bne.n	800294e <_malloc_r+0xea>
 80028c8:	6821      	ldr	r1, [r4, #0]
 80028ca:	4630      	mov	r0, r6
 80028cc:	1a6d      	subs	r5, r5, r1
 80028ce:	4629      	mov	r1, r5
 80028d0:	f7ff ffa6 	bl	8002820 <sbrk_aligned>
 80028d4:	3001      	adds	r0, #1
 80028d6:	d03a      	beq.n	800294e <_malloc_r+0xea>
 80028d8:	6823      	ldr	r3, [r4, #0]
 80028da:	442b      	add	r3, r5
 80028dc:	6023      	str	r3, [r4, #0]
 80028de:	f8d8 3000 	ldr.w	r3, [r8]
 80028e2:	685a      	ldr	r2, [r3, #4]
 80028e4:	bb62      	cbnz	r2, 8002940 <_malloc_r+0xdc>
 80028e6:	f8c8 7000 	str.w	r7, [r8]
 80028ea:	e00f      	b.n	800290c <_malloc_r+0xa8>
 80028ec:	6822      	ldr	r2, [r4, #0]
 80028ee:	1b52      	subs	r2, r2, r5
 80028f0:	d420      	bmi.n	8002934 <_malloc_r+0xd0>
 80028f2:	2a0b      	cmp	r2, #11
 80028f4:	d917      	bls.n	8002926 <_malloc_r+0xc2>
 80028f6:	1961      	adds	r1, r4, r5
 80028f8:	42a3      	cmp	r3, r4
 80028fa:	6025      	str	r5, [r4, #0]
 80028fc:	bf18      	it	ne
 80028fe:	6059      	strne	r1, [r3, #4]
 8002900:	6863      	ldr	r3, [r4, #4]
 8002902:	bf08      	it	eq
 8002904:	f8c8 1000 	streq.w	r1, [r8]
 8002908:	5162      	str	r2, [r4, r5]
 800290a:	604b      	str	r3, [r1, #4]
 800290c:	4630      	mov	r0, r6
 800290e:	f000 f82f 	bl	8002970 <__malloc_unlock>
 8002912:	f104 000b 	add.w	r0, r4, #11
 8002916:	1d23      	adds	r3, r4, #4
 8002918:	f020 0007 	bic.w	r0, r0, #7
 800291c:	1ac2      	subs	r2, r0, r3
 800291e:	bf1c      	itt	ne
 8002920:	1a1b      	subne	r3, r3, r0
 8002922:	50a3      	strne	r3, [r4, r2]
 8002924:	e7af      	b.n	8002886 <_malloc_r+0x22>
 8002926:	6862      	ldr	r2, [r4, #4]
 8002928:	42a3      	cmp	r3, r4
 800292a:	bf0c      	ite	eq
 800292c:	f8c8 2000 	streq.w	r2, [r8]
 8002930:	605a      	strne	r2, [r3, #4]
 8002932:	e7eb      	b.n	800290c <_malloc_r+0xa8>
 8002934:	4623      	mov	r3, r4
 8002936:	6864      	ldr	r4, [r4, #4]
 8002938:	e7ae      	b.n	8002898 <_malloc_r+0x34>
 800293a:	463c      	mov	r4, r7
 800293c:	687f      	ldr	r7, [r7, #4]
 800293e:	e7b6      	b.n	80028ae <_malloc_r+0x4a>
 8002940:	461a      	mov	r2, r3
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	42a3      	cmp	r3, r4
 8002946:	d1fb      	bne.n	8002940 <_malloc_r+0xdc>
 8002948:	2300      	movs	r3, #0
 800294a:	6053      	str	r3, [r2, #4]
 800294c:	e7de      	b.n	800290c <_malloc_r+0xa8>
 800294e:	230c      	movs	r3, #12
 8002950:	4630      	mov	r0, r6
 8002952:	6033      	str	r3, [r6, #0]
 8002954:	f000 f80c 	bl	8002970 <__malloc_unlock>
 8002958:	e794      	b.n	8002884 <_malloc_r+0x20>
 800295a:	6005      	str	r5, [r0, #0]
 800295c:	e7d6      	b.n	800290c <_malloc_r+0xa8>
 800295e:	bf00      	nop
 8002960:	20000290 	.word	0x20000290

08002964 <__malloc_lock>:
 8002964:	4801      	ldr	r0, [pc, #4]	@ (800296c <__malloc_lock+0x8>)
 8002966:	f7ff bf10 	b.w	800278a <__retarget_lock_acquire_recursive>
 800296a:	bf00      	nop
 800296c:	20000288 	.word	0x20000288

08002970 <__malloc_unlock>:
 8002970:	4801      	ldr	r0, [pc, #4]	@ (8002978 <__malloc_unlock+0x8>)
 8002972:	f7ff bf0b 	b.w	800278c <__retarget_lock_release_recursive>
 8002976:	bf00      	nop
 8002978:	20000288 	.word	0x20000288

0800297c <__sfputc_r>:
 800297c:	6893      	ldr	r3, [r2, #8]
 800297e:	b410      	push	{r4}
 8002980:	3b01      	subs	r3, #1
 8002982:	2b00      	cmp	r3, #0
 8002984:	6093      	str	r3, [r2, #8]
 8002986:	da07      	bge.n	8002998 <__sfputc_r+0x1c>
 8002988:	6994      	ldr	r4, [r2, #24]
 800298a:	42a3      	cmp	r3, r4
 800298c:	db01      	blt.n	8002992 <__sfputc_r+0x16>
 800298e:	290a      	cmp	r1, #10
 8002990:	d102      	bne.n	8002998 <__sfputc_r+0x1c>
 8002992:	bc10      	pop	{r4}
 8002994:	f000 bb6c 	b.w	8003070 <__swbuf_r>
 8002998:	6813      	ldr	r3, [r2, #0]
 800299a:	1c58      	adds	r0, r3, #1
 800299c:	6010      	str	r0, [r2, #0]
 800299e:	7019      	strb	r1, [r3, #0]
 80029a0:	4608      	mov	r0, r1
 80029a2:	bc10      	pop	{r4}
 80029a4:	4770      	bx	lr

080029a6 <__sfputs_r>:
 80029a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029a8:	4606      	mov	r6, r0
 80029aa:	460f      	mov	r7, r1
 80029ac:	4614      	mov	r4, r2
 80029ae:	18d5      	adds	r5, r2, r3
 80029b0:	42ac      	cmp	r4, r5
 80029b2:	d101      	bne.n	80029b8 <__sfputs_r+0x12>
 80029b4:	2000      	movs	r0, #0
 80029b6:	e007      	b.n	80029c8 <__sfputs_r+0x22>
 80029b8:	463a      	mov	r2, r7
 80029ba:	4630      	mov	r0, r6
 80029bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80029c0:	f7ff ffdc 	bl	800297c <__sfputc_r>
 80029c4:	1c43      	adds	r3, r0, #1
 80029c6:	d1f3      	bne.n	80029b0 <__sfputs_r+0xa>
 80029c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080029cc <_vfiprintf_r>:
 80029cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029d0:	460d      	mov	r5, r1
 80029d2:	4614      	mov	r4, r2
 80029d4:	4698      	mov	r8, r3
 80029d6:	4606      	mov	r6, r0
 80029d8:	b09d      	sub	sp, #116	@ 0x74
 80029da:	b118      	cbz	r0, 80029e4 <_vfiprintf_r+0x18>
 80029dc:	6a03      	ldr	r3, [r0, #32]
 80029de:	b90b      	cbnz	r3, 80029e4 <_vfiprintf_r+0x18>
 80029e0:	f7ff fdce 	bl	8002580 <__sinit>
 80029e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80029e6:	07d9      	lsls	r1, r3, #31
 80029e8:	d405      	bmi.n	80029f6 <_vfiprintf_r+0x2a>
 80029ea:	89ab      	ldrh	r3, [r5, #12]
 80029ec:	059a      	lsls	r2, r3, #22
 80029ee:	d402      	bmi.n	80029f6 <_vfiprintf_r+0x2a>
 80029f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80029f2:	f7ff feca 	bl	800278a <__retarget_lock_acquire_recursive>
 80029f6:	89ab      	ldrh	r3, [r5, #12]
 80029f8:	071b      	lsls	r3, r3, #28
 80029fa:	d501      	bpl.n	8002a00 <_vfiprintf_r+0x34>
 80029fc:	692b      	ldr	r3, [r5, #16]
 80029fe:	b99b      	cbnz	r3, 8002a28 <_vfiprintf_r+0x5c>
 8002a00:	4629      	mov	r1, r5
 8002a02:	4630      	mov	r0, r6
 8002a04:	f000 fb72 	bl	80030ec <__swsetup_r>
 8002a08:	b170      	cbz	r0, 8002a28 <_vfiprintf_r+0x5c>
 8002a0a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002a0c:	07dc      	lsls	r4, r3, #31
 8002a0e:	d504      	bpl.n	8002a1a <_vfiprintf_r+0x4e>
 8002a10:	f04f 30ff 	mov.w	r0, #4294967295
 8002a14:	b01d      	add	sp, #116	@ 0x74
 8002a16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a1a:	89ab      	ldrh	r3, [r5, #12]
 8002a1c:	0598      	lsls	r0, r3, #22
 8002a1e:	d4f7      	bmi.n	8002a10 <_vfiprintf_r+0x44>
 8002a20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002a22:	f7ff feb3 	bl	800278c <__retarget_lock_release_recursive>
 8002a26:	e7f3      	b.n	8002a10 <_vfiprintf_r+0x44>
 8002a28:	2300      	movs	r3, #0
 8002a2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8002a2c:	2320      	movs	r3, #32
 8002a2e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002a32:	2330      	movs	r3, #48	@ 0x30
 8002a34:	f04f 0901 	mov.w	r9, #1
 8002a38:	f8cd 800c 	str.w	r8, [sp, #12]
 8002a3c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8002be8 <_vfiprintf_r+0x21c>
 8002a40:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002a44:	4623      	mov	r3, r4
 8002a46:	469a      	mov	sl, r3
 8002a48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002a4c:	b10a      	cbz	r2, 8002a52 <_vfiprintf_r+0x86>
 8002a4e:	2a25      	cmp	r2, #37	@ 0x25
 8002a50:	d1f9      	bne.n	8002a46 <_vfiprintf_r+0x7a>
 8002a52:	ebba 0b04 	subs.w	fp, sl, r4
 8002a56:	d00b      	beq.n	8002a70 <_vfiprintf_r+0xa4>
 8002a58:	465b      	mov	r3, fp
 8002a5a:	4622      	mov	r2, r4
 8002a5c:	4629      	mov	r1, r5
 8002a5e:	4630      	mov	r0, r6
 8002a60:	f7ff ffa1 	bl	80029a6 <__sfputs_r>
 8002a64:	3001      	adds	r0, #1
 8002a66:	f000 80a7 	beq.w	8002bb8 <_vfiprintf_r+0x1ec>
 8002a6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002a6c:	445a      	add	r2, fp
 8002a6e:	9209      	str	r2, [sp, #36]	@ 0x24
 8002a70:	f89a 3000 	ldrb.w	r3, [sl]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	f000 809f 	beq.w	8002bb8 <_vfiprintf_r+0x1ec>
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	f04f 32ff 	mov.w	r2, #4294967295
 8002a80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002a84:	f10a 0a01 	add.w	sl, sl, #1
 8002a88:	9304      	str	r3, [sp, #16]
 8002a8a:	9307      	str	r3, [sp, #28]
 8002a8c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002a90:	931a      	str	r3, [sp, #104]	@ 0x68
 8002a92:	4654      	mov	r4, sl
 8002a94:	2205      	movs	r2, #5
 8002a96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002a9a:	4853      	ldr	r0, [pc, #332]	@ (8002be8 <_vfiprintf_r+0x21c>)
 8002a9c:	f000 fb8c 	bl	80031b8 <memchr>
 8002aa0:	9a04      	ldr	r2, [sp, #16]
 8002aa2:	b9d8      	cbnz	r0, 8002adc <_vfiprintf_r+0x110>
 8002aa4:	06d1      	lsls	r1, r2, #27
 8002aa6:	bf44      	itt	mi
 8002aa8:	2320      	movmi	r3, #32
 8002aaa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002aae:	0713      	lsls	r3, r2, #28
 8002ab0:	bf44      	itt	mi
 8002ab2:	232b      	movmi	r3, #43	@ 0x2b
 8002ab4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002ab8:	f89a 3000 	ldrb.w	r3, [sl]
 8002abc:	2b2a      	cmp	r3, #42	@ 0x2a
 8002abe:	d015      	beq.n	8002aec <_vfiprintf_r+0x120>
 8002ac0:	4654      	mov	r4, sl
 8002ac2:	2000      	movs	r0, #0
 8002ac4:	f04f 0c0a 	mov.w	ip, #10
 8002ac8:	9a07      	ldr	r2, [sp, #28]
 8002aca:	4621      	mov	r1, r4
 8002acc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002ad0:	3b30      	subs	r3, #48	@ 0x30
 8002ad2:	2b09      	cmp	r3, #9
 8002ad4:	d94b      	bls.n	8002b6e <_vfiprintf_r+0x1a2>
 8002ad6:	b1b0      	cbz	r0, 8002b06 <_vfiprintf_r+0x13a>
 8002ad8:	9207      	str	r2, [sp, #28]
 8002ada:	e014      	b.n	8002b06 <_vfiprintf_r+0x13a>
 8002adc:	eba0 0308 	sub.w	r3, r0, r8
 8002ae0:	fa09 f303 	lsl.w	r3, r9, r3
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	46a2      	mov	sl, r4
 8002ae8:	9304      	str	r3, [sp, #16]
 8002aea:	e7d2      	b.n	8002a92 <_vfiprintf_r+0xc6>
 8002aec:	9b03      	ldr	r3, [sp, #12]
 8002aee:	1d19      	adds	r1, r3, #4
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	9103      	str	r1, [sp, #12]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	bfbb      	ittet	lt
 8002af8:	425b      	neglt	r3, r3
 8002afa:	f042 0202 	orrlt.w	r2, r2, #2
 8002afe:	9307      	strge	r3, [sp, #28]
 8002b00:	9307      	strlt	r3, [sp, #28]
 8002b02:	bfb8      	it	lt
 8002b04:	9204      	strlt	r2, [sp, #16]
 8002b06:	7823      	ldrb	r3, [r4, #0]
 8002b08:	2b2e      	cmp	r3, #46	@ 0x2e
 8002b0a:	d10a      	bne.n	8002b22 <_vfiprintf_r+0x156>
 8002b0c:	7863      	ldrb	r3, [r4, #1]
 8002b0e:	2b2a      	cmp	r3, #42	@ 0x2a
 8002b10:	d132      	bne.n	8002b78 <_vfiprintf_r+0x1ac>
 8002b12:	9b03      	ldr	r3, [sp, #12]
 8002b14:	3402      	adds	r4, #2
 8002b16:	1d1a      	adds	r2, r3, #4
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	9203      	str	r2, [sp, #12]
 8002b1c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002b20:	9305      	str	r3, [sp, #20]
 8002b22:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8002bec <_vfiprintf_r+0x220>
 8002b26:	2203      	movs	r2, #3
 8002b28:	4650      	mov	r0, sl
 8002b2a:	7821      	ldrb	r1, [r4, #0]
 8002b2c:	f000 fb44 	bl	80031b8 <memchr>
 8002b30:	b138      	cbz	r0, 8002b42 <_vfiprintf_r+0x176>
 8002b32:	2240      	movs	r2, #64	@ 0x40
 8002b34:	9b04      	ldr	r3, [sp, #16]
 8002b36:	eba0 000a 	sub.w	r0, r0, sl
 8002b3a:	4082      	lsls	r2, r0
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	3401      	adds	r4, #1
 8002b40:	9304      	str	r3, [sp, #16]
 8002b42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002b46:	2206      	movs	r2, #6
 8002b48:	4829      	ldr	r0, [pc, #164]	@ (8002bf0 <_vfiprintf_r+0x224>)
 8002b4a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002b4e:	f000 fb33 	bl	80031b8 <memchr>
 8002b52:	2800      	cmp	r0, #0
 8002b54:	d03f      	beq.n	8002bd6 <_vfiprintf_r+0x20a>
 8002b56:	4b27      	ldr	r3, [pc, #156]	@ (8002bf4 <_vfiprintf_r+0x228>)
 8002b58:	bb1b      	cbnz	r3, 8002ba2 <_vfiprintf_r+0x1d6>
 8002b5a:	9b03      	ldr	r3, [sp, #12]
 8002b5c:	3307      	adds	r3, #7
 8002b5e:	f023 0307 	bic.w	r3, r3, #7
 8002b62:	3308      	adds	r3, #8
 8002b64:	9303      	str	r3, [sp, #12]
 8002b66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002b68:	443b      	add	r3, r7
 8002b6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8002b6c:	e76a      	b.n	8002a44 <_vfiprintf_r+0x78>
 8002b6e:	460c      	mov	r4, r1
 8002b70:	2001      	movs	r0, #1
 8002b72:	fb0c 3202 	mla	r2, ip, r2, r3
 8002b76:	e7a8      	b.n	8002aca <_vfiprintf_r+0xfe>
 8002b78:	2300      	movs	r3, #0
 8002b7a:	f04f 0c0a 	mov.w	ip, #10
 8002b7e:	4619      	mov	r1, r3
 8002b80:	3401      	adds	r4, #1
 8002b82:	9305      	str	r3, [sp, #20]
 8002b84:	4620      	mov	r0, r4
 8002b86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002b8a:	3a30      	subs	r2, #48	@ 0x30
 8002b8c:	2a09      	cmp	r2, #9
 8002b8e:	d903      	bls.n	8002b98 <_vfiprintf_r+0x1cc>
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d0c6      	beq.n	8002b22 <_vfiprintf_r+0x156>
 8002b94:	9105      	str	r1, [sp, #20]
 8002b96:	e7c4      	b.n	8002b22 <_vfiprintf_r+0x156>
 8002b98:	4604      	mov	r4, r0
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	fb0c 2101 	mla	r1, ip, r1, r2
 8002ba0:	e7f0      	b.n	8002b84 <_vfiprintf_r+0x1b8>
 8002ba2:	ab03      	add	r3, sp, #12
 8002ba4:	9300      	str	r3, [sp, #0]
 8002ba6:	462a      	mov	r2, r5
 8002ba8:	4630      	mov	r0, r6
 8002baa:	4b13      	ldr	r3, [pc, #76]	@ (8002bf8 <_vfiprintf_r+0x22c>)
 8002bac:	a904      	add	r1, sp, #16
 8002bae:	f3af 8000 	nop.w
 8002bb2:	4607      	mov	r7, r0
 8002bb4:	1c78      	adds	r0, r7, #1
 8002bb6:	d1d6      	bne.n	8002b66 <_vfiprintf_r+0x19a>
 8002bb8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002bba:	07d9      	lsls	r1, r3, #31
 8002bbc:	d405      	bmi.n	8002bca <_vfiprintf_r+0x1fe>
 8002bbe:	89ab      	ldrh	r3, [r5, #12]
 8002bc0:	059a      	lsls	r2, r3, #22
 8002bc2:	d402      	bmi.n	8002bca <_vfiprintf_r+0x1fe>
 8002bc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002bc6:	f7ff fde1 	bl	800278c <__retarget_lock_release_recursive>
 8002bca:	89ab      	ldrh	r3, [r5, #12]
 8002bcc:	065b      	lsls	r3, r3, #25
 8002bce:	f53f af1f 	bmi.w	8002a10 <_vfiprintf_r+0x44>
 8002bd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002bd4:	e71e      	b.n	8002a14 <_vfiprintf_r+0x48>
 8002bd6:	ab03      	add	r3, sp, #12
 8002bd8:	9300      	str	r3, [sp, #0]
 8002bda:	462a      	mov	r2, r5
 8002bdc:	4630      	mov	r0, r6
 8002bde:	4b06      	ldr	r3, [pc, #24]	@ (8002bf8 <_vfiprintf_r+0x22c>)
 8002be0:	a904      	add	r1, sp, #16
 8002be2:	f000 f87d 	bl	8002ce0 <_printf_i>
 8002be6:	e7e4      	b.n	8002bb2 <_vfiprintf_r+0x1e6>
 8002be8:	0800338e 	.word	0x0800338e
 8002bec:	08003394 	.word	0x08003394
 8002bf0:	08003398 	.word	0x08003398
 8002bf4:	00000000 	.word	0x00000000
 8002bf8:	080029a7 	.word	0x080029a7

08002bfc <_printf_common>:
 8002bfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c00:	4616      	mov	r6, r2
 8002c02:	4698      	mov	r8, r3
 8002c04:	688a      	ldr	r2, [r1, #8]
 8002c06:	690b      	ldr	r3, [r1, #16]
 8002c08:	4607      	mov	r7, r0
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	bfb8      	it	lt
 8002c0e:	4613      	movlt	r3, r2
 8002c10:	6033      	str	r3, [r6, #0]
 8002c12:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002c16:	460c      	mov	r4, r1
 8002c18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002c1c:	b10a      	cbz	r2, 8002c22 <_printf_common+0x26>
 8002c1e:	3301      	adds	r3, #1
 8002c20:	6033      	str	r3, [r6, #0]
 8002c22:	6823      	ldr	r3, [r4, #0]
 8002c24:	0699      	lsls	r1, r3, #26
 8002c26:	bf42      	ittt	mi
 8002c28:	6833      	ldrmi	r3, [r6, #0]
 8002c2a:	3302      	addmi	r3, #2
 8002c2c:	6033      	strmi	r3, [r6, #0]
 8002c2e:	6825      	ldr	r5, [r4, #0]
 8002c30:	f015 0506 	ands.w	r5, r5, #6
 8002c34:	d106      	bne.n	8002c44 <_printf_common+0x48>
 8002c36:	f104 0a19 	add.w	sl, r4, #25
 8002c3a:	68e3      	ldr	r3, [r4, #12]
 8002c3c:	6832      	ldr	r2, [r6, #0]
 8002c3e:	1a9b      	subs	r3, r3, r2
 8002c40:	42ab      	cmp	r3, r5
 8002c42:	dc2b      	bgt.n	8002c9c <_printf_common+0xa0>
 8002c44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002c48:	6822      	ldr	r2, [r4, #0]
 8002c4a:	3b00      	subs	r3, #0
 8002c4c:	bf18      	it	ne
 8002c4e:	2301      	movne	r3, #1
 8002c50:	0692      	lsls	r2, r2, #26
 8002c52:	d430      	bmi.n	8002cb6 <_printf_common+0xba>
 8002c54:	4641      	mov	r1, r8
 8002c56:	4638      	mov	r0, r7
 8002c58:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002c5c:	47c8      	blx	r9
 8002c5e:	3001      	adds	r0, #1
 8002c60:	d023      	beq.n	8002caa <_printf_common+0xae>
 8002c62:	6823      	ldr	r3, [r4, #0]
 8002c64:	6922      	ldr	r2, [r4, #16]
 8002c66:	f003 0306 	and.w	r3, r3, #6
 8002c6a:	2b04      	cmp	r3, #4
 8002c6c:	bf14      	ite	ne
 8002c6e:	2500      	movne	r5, #0
 8002c70:	6833      	ldreq	r3, [r6, #0]
 8002c72:	f04f 0600 	mov.w	r6, #0
 8002c76:	bf08      	it	eq
 8002c78:	68e5      	ldreq	r5, [r4, #12]
 8002c7a:	f104 041a 	add.w	r4, r4, #26
 8002c7e:	bf08      	it	eq
 8002c80:	1aed      	subeq	r5, r5, r3
 8002c82:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002c86:	bf08      	it	eq
 8002c88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	bfc4      	itt	gt
 8002c90:	1a9b      	subgt	r3, r3, r2
 8002c92:	18ed      	addgt	r5, r5, r3
 8002c94:	42b5      	cmp	r5, r6
 8002c96:	d11a      	bne.n	8002cce <_printf_common+0xd2>
 8002c98:	2000      	movs	r0, #0
 8002c9a:	e008      	b.n	8002cae <_printf_common+0xb2>
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	4652      	mov	r2, sl
 8002ca0:	4641      	mov	r1, r8
 8002ca2:	4638      	mov	r0, r7
 8002ca4:	47c8      	blx	r9
 8002ca6:	3001      	adds	r0, #1
 8002ca8:	d103      	bne.n	8002cb2 <_printf_common+0xb6>
 8002caa:	f04f 30ff 	mov.w	r0, #4294967295
 8002cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002cb2:	3501      	adds	r5, #1
 8002cb4:	e7c1      	b.n	8002c3a <_printf_common+0x3e>
 8002cb6:	2030      	movs	r0, #48	@ 0x30
 8002cb8:	18e1      	adds	r1, r4, r3
 8002cba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002cbe:	1c5a      	adds	r2, r3, #1
 8002cc0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002cc4:	4422      	add	r2, r4
 8002cc6:	3302      	adds	r3, #2
 8002cc8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002ccc:	e7c2      	b.n	8002c54 <_printf_common+0x58>
 8002cce:	2301      	movs	r3, #1
 8002cd0:	4622      	mov	r2, r4
 8002cd2:	4641      	mov	r1, r8
 8002cd4:	4638      	mov	r0, r7
 8002cd6:	47c8      	blx	r9
 8002cd8:	3001      	adds	r0, #1
 8002cda:	d0e6      	beq.n	8002caa <_printf_common+0xae>
 8002cdc:	3601      	adds	r6, #1
 8002cde:	e7d9      	b.n	8002c94 <_printf_common+0x98>

08002ce0 <_printf_i>:
 8002ce0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002ce4:	7e0f      	ldrb	r7, [r1, #24]
 8002ce6:	4691      	mov	r9, r2
 8002ce8:	2f78      	cmp	r7, #120	@ 0x78
 8002cea:	4680      	mov	r8, r0
 8002cec:	460c      	mov	r4, r1
 8002cee:	469a      	mov	sl, r3
 8002cf0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002cf2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002cf6:	d807      	bhi.n	8002d08 <_printf_i+0x28>
 8002cf8:	2f62      	cmp	r7, #98	@ 0x62
 8002cfa:	d80a      	bhi.n	8002d12 <_printf_i+0x32>
 8002cfc:	2f00      	cmp	r7, #0
 8002cfe:	f000 80d3 	beq.w	8002ea8 <_printf_i+0x1c8>
 8002d02:	2f58      	cmp	r7, #88	@ 0x58
 8002d04:	f000 80ba 	beq.w	8002e7c <_printf_i+0x19c>
 8002d08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002d0c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002d10:	e03a      	b.n	8002d88 <_printf_i+0xa8>
 8002d12:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002d16:	2b15      	cmp	r3, #21
 8002d18:	d8f6      	bhi.n	8002d08 <_printf_i+0x28>
 8002d1a:	a101      	add	r1, pc, #4	@ (adr r1, 8002d20 <_printf_i+0x40>)
 8002d1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002d20:	08002d79 	.word	0x08002d79
 8002d24:	08002d8d 	.word	0x08002d8d
 8002d28:	08002d09 	.word	0x08002d09
 8002d2c:	08002d09 	.word	0x08002d09
 8002d30:	08002d09 	.word	0x08002d09
 8002d34:	08002d09 	.word	0x08002d09
 8002d38:	08002d8d 	.word	0x08002d8d
 8002d3c:	08002d09 	.word	0x08002d09
 8002d40:	08002d09 	.word	0x08002d09
 8002d44:	08002d09 	.word	0x08002d09
 8002d48:	08002d09 	.word	0x08002d09
 8002d4c:	08002e8f 	.word	0x08002e8f
 8002d50:	08002db7 	.word	0x08002db7
 8002d54:	08002e49 	.word	0x08002e49
 8002d58:	08002d09 	.word	0x08002d09
 8002d5c:	08002d09 	.word	0x08002d09
 8002d60:	08002eb1 	.word	0x08002eb1
 8002d64:	08002d09 	.word	0x08002d09
 8002d68:	08002db7 	.word	0x08002db7
 8002d6c:	08002d09 	.word	0x08002d09
 8002d70:	08002d09 	.word	0x08002d09
 8002d74:	08002e51 	.word	0x08002e51
 8002d78:	6833      	ldr	r3, [r6, #0]
 8002d7a:	1d1a      	adds	r2, r3, #4
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	6032      	str	r2, [r6, #0]
 8002d80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002d84:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002d88:	2301      	movs	r3, #1
 8002d8a:	e09e      	b.n	8002eca <_printf_i+0x1ea>
 8002d8c:	6833      	ldr	r3, [r6, #0]
 8002d8e:	6820      	ldr	r0, [r4, #0]
 8002d90:	1d19      	adds	r1, r3, #4
 8002d92:	6031      	str	r1, [r6, #0]
 8002d94:	0606      	lsls	r6, r0, #24
 8002d96:	d501      	bpl.n	8002d9c <_printf_i+0xbc>
 8002d98:	681d      	ldr	r5, [r3, #0]
 8002d9a:	e003      	b.n	8002da4 <_printf_i+0xc4>
 8002d9c:	0645      	lsls	r5, r0, #25
 8002d9e:	d5fb      	bpl.n	8002d98 <_printf_i+0xb8>
 8002da0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002da4:	2d00      	cmp	r5, #0
 8002da6:	da03      	bge.n	8002db0 <_printf_i+0xd0>
 8002da8:	232d      	movs	r3, #45	@ 0x2d
 8002daa:	426d      	negs	r5, r5
 8002dac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002db0:	230a      	movs	r3, #10
 8002db2:	4859      	ldr	r0, [pc, #356]	@ (8002f18 <_printf_i+0x238>)
 8002db4:	e011      	b.n	8002dda <_printf_i+0xfa>
 8002db6:	6821      	ldr	r1, [r4, #0]
 8002db8:	6833      	ldr	r3, [r6, #0]
 8002dba:	0608      	lsls	r0, r1, #24
 8002dbc:	f853 5b04 	ldr.w	r5, [r3], #4
 8002dc0:	d402      	bmi.n	8002dc8 <_printf_i+0xe8>
 8002dc2:	0649      	lsls	r1, r1, #25
 8002dc4:	bf48      	it	mi
 8002dc6:	b2ad      	uxthmi	r5, r5
 8002dc8:	2f6f      	cmp	r7, #111	@ 0x6f
 8002dca:	6033      	str	r3, [r6, #0]
 8002dcc:	bf14      	ite	ne
 8002dce:	230a      	movne	r3, #10
 8002dd0:	2308      	moveq	r3, #8
 8002dd2:	4851      	ldr	r0, [pc, #324]	@ (8002f18 <_printf_i+0x238>)
 8002dd4:	2100      	movs	r1, #0
 8002dd6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002dda:	6866      	ldr	r6, [r4, #4]
 8002ddc:	2e00      	cmp	r6, #0
 8002dde:	bfa8      	it	ge
 8002de0:	6821      	ldrge	r1, [r4, #0]
 8002de2:	60a6      	str	r6, [r4, #8]
 8002de4:	bfa4      	itt	ge
 8002de6:	f021 0104 	bicge.w	r1, r1, #4
 8002dea:	6021      	strge	r1, [r4, #0]
 8002dec:	b90d      	cbnz	r5, 8002df2 <_printf_i+0x112>
 8002dee:	2e00      	cmp	r6, #0
 8002df0:	d04b      	beq.n	8002e8a <_printf_i+0x1aa>
 8002df2:	4616      	mov	r6, r2
 8002df4:	fbb5 f1f3 	udiv	r1, r5, r3
 8002df8:	fb03 5711 	mls	r7, r3, r1, r5
 8002dfc:	5dc7      	ldrb	r7, [r0, r7]
 8002dfe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002e02:	462f      	mov	r7, r5
 8002e04:	42bb      	cmp	r3, r7
 8002e06:	460d      	mov	r5, r1
 8002e08:	d9f4      	bls.n	8002df4 <_printf_i+0x114>
 8002e0a:	2b08      	cmp	r3, #8
 8002e0c:	d10b      	bne.n	8002e26 <_printf_i+0x146>
 8002e0e:	6823      	ldr	r3, [r4, #0]
 8002e10:	07df      	lsls	r7, r3, #31
 8002e12:	d508      	bpl.n	8002e26 <_printf_i+0x146>
 8002e14:	6923      	ldr	r3, [r4, #16]
 8002e16:	6861      	ldr	r1, [r4, #4]
 8002e18:	4299      	cmp	r1, r3
 8002e1a:	bfde      	ittt	le
 8002e1c:	2330      	movle	r3, #48	@ 0x30
 8002e1e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002e22:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002e26:	1b92      	subs	r2, r2, r6
 8002e28:	6122      	str	r2, [r4, #16]
 8002e2a:	464b      	mov	r3, r9
 8002e2c:	4621      	mov	r1, r4
 8002e2e:	4640      	mov	r0, r8
 8002e30:	f8cd a000 	str.w	sl, [sp]
 8002e34:	aa03      	add	r2, sp, #12
 8002e36:	f7ff fee1 	bl	8002bfc <_printf_common>
 8002e3a:	3001      	adds	r0, #1
 8002e3c:	d14a      	bne.n	8002ed4 <_printf_i+0x1f4>
 8002e3e:	f04f 30ff 	mov.w	r0, #4294967295
 8002e42:	b004      	add	sp, #16
 8002e44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e48:	6823      	ldr	r3, [r4, #0]
 8002e4a:	f043 0320 	orr.w	r3, r3, #32
 8002e4e:	6023      	str	r3, [r4, #0]
 8002e50:	2778      	movs	r7, #120	@ 0x78
 8002e52:	4832      	ldr	r0, [pc, #200]	@ (8002f1c <_printf_i+0x23c>)
 8002e54:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002e58:	6823      	ldr	r3, [r4, #0]
 8002e5a:	6831      	ldr	r1, [r6, #0]
 8002e5c:	061f      	lsls	r7, r3, #24
 8002e5e:	f851 5b04 	ldr.w	r5, [r1], #4
 8002e62:	d402      	bmi.n	8002e6a <_printf_i+0x18a>
 8002e64:	065f      	lsls	r7, r3, #25
 8002e66:	bf48      	it	mi
 8002e68:	b2ad      	uxthmi	r5, r5
 8002e6a:	6031      	str	r1, [r6, #0]
 8002e6c:	07d9      	lsls	r1, r3, #31
 8002e6e:	bf44      	itt	mi
 8002e70:	f043 0320 	orrmi.w	r3, r3, #32
 8002e74:	6023      	strmi	r3, [r4, #0]
 8002e76:	b11d      	cbz	r5, 8002e80 <_printf_i+0x1a0>
 8002e78:	2310      	movs	r3, #16
 8002e7a:	e7ab      	b.n	8002dd4 <_printf_i+0xf4>
 8002e7c:	4826      	ldr	r0, [pc, #152]	@ (8002f18 <_printf_i+0x238>)
 8002e7e:	e7e9      	b.n	8002e54 <_printf_i+0x174>
 8002e80:	6823      	ldr	r3, [r4, #0]
 8002e82:	f023 0320 	bic.w	r3, r3, #32
 8002e86:	6023      	str	r3, [r4, #0]
 8002e88:	e7f6      	b.n	8002e78 <_printf_i+0x198>
 8002e8a:	4616      	mov	r6, r2
 8002e8c:	e7bd      	b.n	8002e0a <_printf_i+0x12a>
 8002e8e:	6833      	ldr	r3, [r6, #0]
 8002e90:	6825      	ldr	r5, [r4, #0]
 8002e92:	1d18      	adds	r0, r3, #4
 8002e94:	6961      	ldr	r1, [r4, #20]
 8002e96:	6030      	str	r0, [r6, #0]
 8002e98:	062e      	lsls	r6, r5, #24
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	d501      	bpl.n	8002ea2 <_printf_i+0x1c2>
 8002e9e:	6019      	str	r1, [r3, #0]
 8002ea0:	e002      	b.n	8002ea8 <_printf_i+0x1c8>
 8002ea2:	0668      	lsls	r0, r5, #25
 8002ea4:	d5fb      	bpl.n	8002e9e <_printf_i+0x1be>
 8002ea6:	8019      	strh	r1, [r3, #0]
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	4616      	mov	r6, r2
 8002eac:	6123      	str	r3, [r4, #16]
 8002eae:	e7bc      	b.n	8002e2a <_printf_i+0x14a>
 8002eb0:	6833      	ldr	r3, [r6, #0]
 8002eb2:	2100      	movs	r1, #0
 8002eb4:	1d1a      	adds	r2, r3, #4
 8002eb6:	6032      	str	r2, [r6, #0]
 8002eb8:	681e      	ldr	r6, [r3, #0]
 8002eba:	6862      	ldr	r2, [r4, #4]
 8002ebc:	4630      	mov	r0, r6
 8002ebe:	f000 f97b 	bl	80031b8 <memchr>
 8002ec2:	b108      	cbz	r0, 8002ec8 <_printf_i+0x1e8>
 8002ec4:	1b80      	subs	r0, r0, r6
 8002ec6:	6060      	str	r0, [r4, #4]
 8002ec8:	6863      	ldr	r3, [r4, #4]
 8002eca:	6123      	str	r3, [r4, #16]
 8002ecc:	2300      	movs	r3, #0
 8002ece:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002ed2:	e7aa      	b.n	8002e2a <_printf_i+0x14a>
 8002ed4:	4632      	mov	r2, r6
 8002ed6:	4649      	mov	r1, r9
 8002ed8:	4640      	mov	r0, r8
 8002eda:	6923      	ldr	r3, [r4, #16]
 8002edc:	47d0      	blx	sl
 8002ede:	3001      	adds	r0, #1
 8002ee0:	d0ad      	beq.n	8002e3e <_printf_i+0x15e>
 8002ee2:	6823      	ldr	r3, [r4, #0]
 8002ee4:	079b      	lsls	r3, r3, #30
 8002ee6:	d413      	bmi.n	8002f10 <_printf_i+0x230>
 8002ee8:	68e0      	ldr	r0, [r4, #12]
 8002eea:	9b03      	ldr	r3, [sp, #12]
 8002eec:	4298      	cmp	r0, r3
 8002eee:	bfb8      	it	lt
 8002ef0:	4618      	movlt	r0, r3
 8002ef2:	e7a6      	b.n	8002e42 <_printf_i+0x162>
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	4632      	mov	r2, r6
 8002ef8:	4649      	mov	r1, r9
 8002efa:	4640      	mov	r0, r8
 8002efc:	47d0      	blx	sl
 8002efe:	3001      	adds	r0, #1
 8002f00:	d09d      	beq.n	8002e3e <_printf_i+0x15e>
 8002f02:	3501      	adds	r5, #1
 8002f04:	68e3      	ldr	r3, [r4, #12]
 8002f06:	9903      	ldr	r1, [sp, #12]
 8002f08:	1a5b      	subs	r3, r3, r1
 8002f0a:	42ab      	cmp	r3, r5
 8002f0c:	dcf2      	bgt.n	8002ef4 <_printf_i+0x214>
 8002f0e:	e7eb      	b.n	8002ee8 <_printf_i+0x208>
 8002f10:	2500      	movs	r5, #0
 8002f12:	f104 0619 	add.w	r6, r4, #25
 8002f16:	e7f5      	b.n	8002f04 <_printf_i+0x224>
 8002f18:	0800339f 	.word	0x0800339f
 8002f1c:	080033b0 	.word	0x080033b0

08002f20 <__sflush_r>:
 8002f20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f26:	0716      	lsls	r6, r2, #28
 8002f28:	4605      	mov	r5, r0
 8002f2a:	460c      	mov	r4, r1
 8002f2c:	d454      	bmi.n	8002fd8 <__sflush_r+0xb8>
 8002f2e:	684b      	ldr	r3, [r1, #4]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	dc02      	bgt.n	8002f3a <__sflush_r+0x1a>
 8002f34:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	dd48      	ble.n	8002fcc <__sflush_r+0xac>
 8002f3a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002f3c:	2e00      	cmp	r6, #0
 8002f3e:	d045      	beq.n	8002fcc <__sflush_r+0xac>
 8002f40:	2300      	movs	r3, #0
 8002f42:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002f46:	682f      	ldr	r7, [r5, #0]
 8002f48:	6a21      	ldr	r1, [r4, #32]
 8002f4a:	602b      	str	r3, [r5, #0]
 8002f4c:	d030      	beq.n	8002fb0 <__sflush_r+0x90>
 8002f4e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002f50:	89a3      	ldrh	r3, [r4, #12]
 8002f52:	0759      	lsls	r1, r3, #29
 8002f54:	d505      	bpl.n	8002f62 <__sflush_r+0x42>
 8002f56:	6863      	ldr	r3, [r4, #4]
 8002f58:	1ad2      	subs	r2, r2, r3
 8002f5a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002f5c:	b10b      	cbz	r3, 8002f62 <__sflush_r+0x42>
 8002f5e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002f60:	1ad2      	subs	r2, r2, r3
 8002f62:	2300      	movs	r3, #0
 8002f64:	4628      	mov	r0, r5
 8002f66:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002f68:	6a21      	ldr	r1, [r4, #32]
 8002f6a:	47b0      	blx	r6
 8002f6c:	1c43      	adds	r3, r0, #1
 8002f6e:	89a3      	ldrh	r3, [r4, #12]
 8002f70:	d106      	bne.n	8002f80 <__sflush_r+0x60>
 8002f72:	6829      	ldr	r1, [r5, #0]
 8002f74:	291d      	cmp	r1, #29
 8002f76:	d82b      	bhi.n	8002fd0 <__sflush_r+0xb0>
 8002f78:	4a28      	ldr	r2, [pc, #160]	@ (800301c <__sflush_r+0xfc>)
 8002f7a:	410a      	asrs	r2, r1
 8002f7c:	07d6      	lsls	r6, r2, #31
 8002f7e:	d427      	bmi.n	8002fd0 <__sflush_r+0xb0>
 8002f80:	2200      	movs	r2, #0
 8002f82:	6062      	str	r2, [r4, #4]
 8002f84:	6922      	ldr	r2, [r4, #16]
 8002f86:	04d9      	lsls	r1, r3, #19
 8002f88:	6022      	str	r2, [r4, #0]
 8002f8a:	d504      	bpl.n	8002f96 <__sflush_r+0x76>
 8002f8c:	1c42      	adds	r2, r0, #1
 8002f8e:	d101      	bne.n	8002f94 <__sflush_r+0x74>
 8002f90:	682b      	ldr	r3, [r5, #0]
 8002f92:	b903      	cbnz	r3, 8002f96 <__sflush_r+0x76>
 8002f94:	6560      	str	r0, [r4, #84]	@ 0x54
 8002f96:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002f98:	602f      	str	r7, [r5, #0]
 8002f9a:	b1b9      	cbz	r1, 8002fcc <__sflush_r+0xac>
 8002f9c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002fa0:	4299      	cmp	r1, r3
 8002fa2:	d002      	beq.n	8002faa <__sflush_r+0x8a>
 8002fa4:	4628      	mov	r0, r5
 8002fa6:	f7ff fbf3 	bl	8002790 <_free_r>
 8002faa:	2300      	movs	r3, #0
 8002fac:	6363      	str	r3, [r4, #52]	@ 0x34
 8002fae:	e00d      	b.n	8002fcc <__sflush_r+0xac>
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	4628      	mov	r0, r5
 8002fb4:	47b0      	blx	r6
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	1c50      	adds	r0, r2, #1
 8002fba:	d1c9      	bne.n	8002f50 <__sflush_r+0x30>
 8002fbc:	682b      	ldr	r3, [r5, #0]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d0c6      	beq.n	8002f50 <__sflush_r+0x30>
 8002fc2:	2b1d      	cmp	r3, #29
 8002fc4:	d001      	beq.n	8002fca <__sflush_r+0xaa>
 8002fc6:	2b16      	cmp	r3, #22
 8002fc8:	d11d      	bne.n	8003006 <__sflush_r+0xe6>
 8002fca:	602f      	str	r7, [r5, #0]
 8002fcc:	2000      	movs	r0, #0
 8002fce:	e021      	b.n	8003014 <__sflush_r+0xf4>
 8002fd0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002fd4:	b21b      	sxth	r3, r3
 8002fd6:	e01a      	b.n	800300e <__sflush_r+0xee>
 8002fd8:	690f      	ldr	r7, [r1, #16]
 8002fda:	2f00      	cmp	r7, #0
 8002fdc:	d0f6      	beq.n	8002fcc <__sflush_r+0xac>
 8002fde:	0793      	lsls	r3, r2, #30
 8002fe0:	bf18      	it	ne
 8002fe2:	2300      	movne	r3, #0
 8002fe4:	680e      	ldr	r6, [r1, #0]
 8002fe6:	bf08      	it	eq
 8002fe8:	694b      	ldreq	r3, [r1, #20]
 8002fea:	1bf6      	subs	r6, r6, r7
 8002fec:	600f      	str	r7, [r1, #0]
 8002fee:	608b      	str	r3, [r1, #8]
 8002ff0:	2e00      	cmp	r6, #0
 8002ff2:	ddeb      	ble.n	8002fcc <__sflush_r+0xac>
 8002ff4:	4633      	mov	r3, r6
 8002ff6:	463a      	mov	r2, r7
 8002ff8:	4628      	mov	r0, r5
 8002ffa:	6a21      	ldr	r1, [r4, #32]
 8002ffc:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8003000:	47e0      	blx	ip
 8003002:	2800      	cmp	r0, #0
 8003004:	dc07      	bgt.n	8003016 <__sflush_r+0xf6>
 8003006:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800300a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800300e:	f04f 30ff 	mov.w	r0, #4294967295
 8003012:	81a3      	strh	r3, [r4, #12]
 8003014:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003016:	4407      	add	r7, r0
 8003018:	1a36      	subs	r6, r6, r0
 800301a:	e7e9      	b.n	8002ff0 <__sflush_r+0xd0>
 800301c:	dfbffffe 	.word	0xdfbffffe

08003020 <_fflush_r>:
 8003020:	b538      	push	{r3, r4, r5, lr}
 8003022:	690b      	ldr	r3, [r1, #16]
 8003024:	4605      	mov	r5, r0
 8003026:	460c      	mov	r4, r1
 8003028:	b913      	cbnz	r3, 8003030 <_fflush_r+0x10>
 800302a:	2500      	movs	r5, #0
 800302c:	4628      	mov	r0, r5
 800302e:	bd38      	pop	{r3, r4, r5, pc}
 8003030:	b118      	cbz	r0, 800303a <_fflush_r+0x1a>
 8003032:	6a03      	ldr	r3, [r0, #32]
 8003034:	b90b      	cbnz	r3, 800303a <_fflush_r+0x1a>
 8003036:	f7ff faa3 	bl	8002580 <__sinit>
 800303a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d0f3      	beq.n	800302a <_fflush_r+0xa>
 8003042:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003044:	07d0      	lsls	r0, r2, #31
 8003046:	d404      	bmi.n	8003052 <_fflush_r+0x32>
 8003048:	0599      	lsls	r1, r3, #22
 800304a:	d402      	bmi.n	8003052 <_fflush_r+0x32>
 800304c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800304e:	f7ff fb9c 	bl	800278a <__retarget_lock_acquire_recursive>
 8003052:	4628      	mov	r0, r5
 8003054:	4621      	mov	r1, r4
 8003056:	f7ff ff63 	bl	8002f20 <__sflush_r>
 800305a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800305c:	4605      	mov	r5, r0
 800305e:	07da      	lsls	r2, r3, #31
 8003060:	d4e4      	bmi.n	800302c <_fflush_r+0xc>
 8003062:	89a3      	ldrh	r3, [r4, #12]
 8003064:	059b      	lsls	r3, r3, #22
 8003066:	d4e1      	bmi.n	800302c <_fflush_r+0xc>
 8003068:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800306a:	f7ff fb8f 	bl	800278c <__retarget_lock_release_recursive>
 800306e:	e7dd      	b.n	800302c <_fflush_r+0xc>

08003070 <__swbuf_r>:
 8003070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003072:	460e      	mov	r6, r1
 8003074:	4614      	mov	r4, r2
 8003076:	4605      	mov	r5, r0
 8003078:	b118      	cbz	r0, 8003082 <__swbuf_r+0x12>
 800307a:	6a03      	ldr	r3, [r0, #32]
 800307c:	b90b      	cbnz	r3, 8003082 <__swbuf_r+0x12>
 800307e:	f7ff fa7f 	bl	8002580 <__sinit>
 8003082:	69a3      	ldr	r3, [r4, #24]
 8003084:	60a3      	str	r3, [r4, #8]
 8003086:	89a3      	ldrh	r3, [r4, #12]
 8003088:	071a      	lsls	r2, r3, #28
 800308a:	d501      	bpl.n	8003090 <__swbuf_r+0x20>
 800308c:	6923      	ldr	r3, [r4, #16]
 800308e:	b943      	cbnz	r3, 80030a2 <__swbuf_r+0x32>
 8003090:	4621      	mov	r1, r4
 8003092:	4628      	mov	r0, r5
 8003094:	f000 f82a 	bl	80030ec <__swsetup_r>
 8003098:	b118      	cbz	r0, 80030a2 <__swbuf_r+0x32>
 800309a:	f04f 37ff 	mov.w	r7, #4294967295
 800309e:	4638      	mov	r0, r7
 80030a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80030a2:	6823      	ldr	r3, [r4, #0]
 80030a4:	6922      	ldr	r2, [r4, #16]
 80030a6:	b2f6      	uxtb	r6, r6
 80030a8:	1a98      	subs	r0, r3, r2
 80030aa:	6963      	ldr	r3, [r4, #20]
 80030ac:	4637      	mov	r7, r6
 80030ae:	4283      	cmp	r3, r0
 80030b0:	dc05      	bgt.n	80030be <__swbuf_r+0x4e>
 80030b2:	4621      	mov	r1, r4
 80030b4:	4628      	mov	r0, r5
 80030b6:	f7ff ffb3 	bl	8003020 <_fflush_r>
 80030ba:	2800      	cmp	r0, #0
 80030bc:	d1ed      	bne.n	800309a <__swbuf_r+0x2a>
 80030be:	68a3      	ldr	r3, [r4, #8]
 80030c0:	3b01      	subs	r3, #1
 80030c2:	60a3      	str	r3, [r4, #8]
 80030c4:	6823      	ldr	r3, [r4, #0]
 80030c6:	1c5a      	adds	r2, r3, #1
 80030c8:	6022      	str	r2, [r4, #0]
 80030ca:	701e      	strb	r6, [r3, #0]
 80030cc:	6962      	ldr	r2, [r4, #20]
 80030ce:	1c43      	adds	r3, r0, #1
 80030d0:	429a      	cmp	r2, r3
 80030d2:	d004      	beq.n	80030de <__swbuf_r+0x6e>
 80030d4:	89a3      	ldrh	r3, [r4, #12]
 80030d6:	07db      	lsls	r3, r3, #31
 80030d8:	d5e1      	bpl.n	800309e <__swbuf_r+0x2e>
 80030da:	2e0a      	cmp	r6, #10
 80030dc:	d1df      	bne.n	800309e <__swbuf_r+0x2e>
 80030de:	4621      	mov	r1, r4
 80030e0:	4628      	mov	r0, r5
 80030e2:	f7ff ff9d 	bl	8003020 <_fflush_r>
 80030e6:	2800      	cmp	r0, #0
 80030e8:	d0d9      	beq.n	800309e <__swbuf_r+0x2e>
 80030ea:	e7d6      	b.n	800309a <__swbuf_r+0x2a>

080030ec <__swsetup_r>:
 80030ec:	b538      	push	{r3, r4, r5, lr}
 80030ee:	4b29      	ldr	r3, [pc, #164]	@ (8003194 <__swsetup_r+0xa8>)
 80030f0:	4605      	mov	r5, r0
 80030f2:	6818      	ldr	r0, [r3, #0]
 80030f4:	460c      	mov	r4, r1
 80030f6:	b118      	cbz	r0, 8003100 <__swsetup_r+0x14>
 80030f8:	6a03      	ldr	r3, [r0, #32]
 80030fa:	b90b      	cbnz	r3, 8003100 <__swsetup_r+0x14>
 80030fc:	f7ff fa40 	bl	8002580 <__sinit>
 8003100:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003104:	0719      	lsls	r1, r3, #28
 8003106:	d422      	bmi.n	800314e <__swsetup_r+0x62>
 8003108:	06da      	lsls	r2, r3, #27
 800310a:	d407      	bmi.n	800311c <__swsetup_r+0x30>
 800310c:	2209      	movs	r2, #9
 800310e:	602a      	str	r2, [r5, #0]
 8003110:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003114:	f04f 30ff 	mov.w	r0, #4294967295
 8003118:	81a3      	strh	r3, [r4, #12]
 800311a:	e033      	b.n	8003184 <__swsetup_r+0x98>
 800311c:	0758      	lsls	r0, r3, #29
 800311e:	d512      	bpl.n	8003146 <__swsetup_r+0x5a>
 8003120:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003122:	b141      	cbz	r1, 8003136 <__swsetup_r+0x4a>
 8003124:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003128:	4299      	cmp	r1, r3
 800312a:	d002      	beq.n	8003132 <__swsetup_r+0x46>
 800312c:	4628      	mov	r0, r5
 800312e:	f7ff fb2f 	bl	8002790 <_free_r>
 8003132:	2300      	movs	r3, #0
 8003134:	6363      	str	r3, [r4, #52]	@ 0x34
 8003136:	89a3      	ldrh	r3, [r4, #12]
 8003138:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800313c:	81a3      	strh	r3, [r4, #12]
 800313e:	2300      	movs	r3, #0
 8003140:	6063      	str	r3, [r4, #4]
 8003142:	6923      	ldr	r3, [r4, #16]
 8003144:	6023      	str	r3, [r4, #0]
 8003146:	89a3      	ldrh	r3, [r4, #12]
 8003148:	f043 0308 	orr.w	r3, r3, #8
 800314c:	81a3      	strh	r3, [r4, #12]
 800314e:	6923      	ldr	r3, [r4, #16]
 8003150:	b94b      	cbnz	r3, 8003166 <__swsetup_r+0x7a>
 8003152:	89a3      	ldrh	r3, [r4, #12]
 8003154:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003158:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800315c:	d003      	beq.n	8003166 <__swsetup_r+0x7a>
 800315e:	4621      	mov	r1, r4
 8003160:	4628      	mov	r0, r5
 8003162:	f000 f85c 	bl	800321e <__smakebuf_r>
 8003166:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800316a:	f013 0201 	ands.w	r2, r3, #1
 800316e:	d00a      	beq.n	8003186 <__swsetup_r+0x9a>
 8003170:	2200      	movs	r2, #0
 8003172:	60a2      	str	r2, [r4, #8]
 8003174:	6962      	ldr	r2, [r4, #20]
 8003176:	4252      	negs	r2, r2
 8003178:	61a2      	str	r2, [r4, #24]
 800317a:	6922      	ldr	r2, [r4, #16]
 800317c:	b942      	cbnz	r2, 8003190 <__swsetup_r+0xa4>
 800317e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003182:	d1c5      	bne.n	8003110 <__swsetup_r+0x24>
 8003184:	bd38      	pop	{r3, r4, r5, pc}
 8003186:	0799      	lsls	r1, r3, #30
 8003188:	bf58      	it	pl
 800318a:	6962      	ldrpl	r2, [r4, #20]
 800318c:	60a2      	str	r2, [r4, #8]
 800318e:	e7f4      	b.n	800317a <__swsetup_r+0x8e>
 8003190:	2000      	movs	r0, #0
 8003192:	e7f7      	b.n	8003184 <__swsetup_r+0x98>
 8003194:	20000018 	.word	0x20000018

08003198 <_sbrk_r>:
 8003198:	b538      	push	{r3, r4, r5, lr}
 800319a:	2300      	movs	r3, #0
 800319c:	4d05      	ldr	r5, [pc, #20]	@ (80031b4 <_sbrk_r+0x1c>)
 800319e:	4604      	mov	r4, r0
 80031a0:	4608      	mov	r0, r1
 80031a2:	602b      	str	r3, [r5, #0]
 80031a4:	f7fd fa8a 	bl	80006bc <_sbrk>
 80031a8:	1c43      	adds	r3, r0, #1
 80031aa:	d102      	bne.n	80031b2 <_sbrk_r+0x1a>
 80031ac:	682b      	ldr	r3, [r5, #0]
 80031ae:	b103      	cbz	r3, 80031b2 <_sbrk_r+0x1a>
 80031b0:	6023      	str	r3, [r4, #0]
 80031b2:	bd38      	pop	{r3, r4, r5, pc}
 80031b4:	20000284 	.word	0x20000284

080031b8 <memchr>:
 80031b8:	4603      	mov	r3, r0
 80031ba:	b510      	push	{r4, lr}
 80031bc:	b2c9      	uxtb	r1, r1
 80031be:	4402      	add	r2, r0
 80031c0:	4293      	cmp	r3, r2
 80031c2:	4618      	mov	r0, r3
 80031c4:	d101      	bne.n	80031ca <memchr+0x12>
 80031c6:	2000      	movs	r0, #0
 80031c8:	e003      	b.n	80031d2 <memchr+0x1a>
 80031ca:	7804      	ldrb	r4, [r0, #0]
 80031cc:	3301      	adds	r3, #1
 80031ce:	428c      	cmp	r4, r1
 80031d0:	d1f6      	bne.n	80031c0 <memchr+0x8>
 80031d2:	bd10      	pop	{r4, pc}

080031d4 <__swhatbuf_r>:
 80031d4:	b570      	push	{r4, r5, r6, lr}
 80031d6:	460c      	mov	r4, r1
 80031d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031dc:	4615      	mov	r5, r2
 80031de:	2900      	cmp	r1, #0
 80031e0:	461e      	mov	r6, r3
 80031e2:	b096      	sub	sp, #88	@ 0x58
 80031e4:	da0c      	bge.n	8003200 <__swhatbuf_r+0x2c>
 80031e6:	89a3      	ldrh	r3, [r4, #12]
 80031e8:	2100      	movs	r1, #0
 80031ea:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80031ee:	bf14      	ite	ne
 80031f0:	2340      	movne	r3, #64	@ 0x40
 80031f2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80031f6:	2000      	movs	r0, #0
 80031f8:	6031      	str	r1, [r6, #0]
 80031fa:	602b      	str	r3, [r5, #0]
 80031fc:	b016      	add	sp, #88	@ 0x58
 80031fe:	bd70      	pop	{r4, r5, r6, pc}
 8003200:	466a      	mov	r2, sp
 8003202:	f000 f849 	bl	8003298 <_fstat_r>
 8003206:	2800      	cmp	r0, #0
 8003208:	dbed      	blt.n	80031e6 <__swhatbuf_r+0x12>
 800320a:	9901      	ldr	r1, [sp, #4]
 800320c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003210:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003214:	4259      	negs	r1, r3
 8003216:	4159      	adcs	r1, r3
 8003218:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800321c:	e7eb      	b.n	80031f6 <__swhatbuf_r+0x22>

0800321e <__smakebuf_r>:
 800321e:	898b      	ldrh	r3, [r1, #12]
 8003220:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003222:	079d      	lsls	r5, r3, #30
 8003224:	4606      	mov	r6, r0
 8003226:	460c      	mov	r4, r1
 8003228:	d507      	bpl.n	800323a <__smakebuf_r+0x1c>
 800322a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800322e:	6023      	str	r3, [r4, #0]
 8003230:	6123      	str	r3, [r4, #16]
 8003232:	2301      	movs	r3, #1
 8003234:	6163      	str	r3, [r4, #20]
 8003236:	b003      	add	sp, #12
 8003238:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800323a:	466a      	mov	r2, sp
 800323c:	ab01      	add	r3, sp, #4
 800323e:	f7ff ffc9 	bl	80031d4 <__swhatbuf_r>
 8003242:	9f00      	ldr	r7, [sp, #0]
 8003244:	4605      	mov	r5, r0
 8003246:	4639      	mov	r1, r7
 8003248:	4630      	mov	r0, r6
 800324a:	f7ff fb0b 	bl	8002864 <_malloc_r>
 800324e:	b948      	cbnz	r0, 8003264 <__smakebuf_r+0x46>
 8003250:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003254:	059a      	lsls	r2, r3, #22
 8003256:	d4ee      	bmi.n	8003236 <__smakebuf_r+0x18>
 8003258:	f023 0303 	bic.w	r3, r3, #3
 800325c:	f043 0302 	orr.w	r3, r3, #2
 8003260:	81a3      	strh	r3, [r4, #12]
 8003262:	e7e2      	b.n	800322a <__smakebuf_r+0xc>
 8003264:	89a3      	ldrh	r3, [r4, #12]
 8003266:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800326a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800326e:	81a3      	strh	r3, [r4, #12]
 8003270:	9b01      	ldr	r3, [sp, #4]
 8003272:	6020      	str	r0, [r4, #0]
 8003274:	b15b      	cbz	r3, 800328e <__smakebuf_r+0x70>
 8003276:	4630      	mov	r0, r6
 8003278:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800327c:	f000 f81e 	bl	80032bc <_isatty_r>
 8003280:	b128      	cbz	r0, 800328e <__smakebuf_r+0x70>
 8003282:	89a3      	ldrh	r3, [r4, #12]
 8003284:	f023 0303 	bic.w	r3, r3, #3
 8003288:	f043 0301 	orr.w	r3, r3, #1
 800328c:	81a3      	strh	r3, [r4, #12]
 800328e:	89a3      	ldrh	r3, [r4, #12]
 8003290:	431d      	orrs	r5, r3
 8003292:	81a5      	strh	r5, [r4, #12]
 8003294:	e7cf      	b.n	8003236 <__smakebuf_r+0x18>
	...

08003298 <_fstat_r>:
 8003298:	b538      	push	{r3, r4, r5, lr}
 800329a:	2300      	movs	r3, #0
 800329c:	4d06      	ldr	r5, [pc, #24]	@ (80032b8 <_fstat_r+0x20>)
 800329e:	4604      	mov	r4, r0
 80032a0:	4608      	mov	r0, r1
 80032a2:	4611      	mov	r1, r2
 80032a4:	602b      	str	r3, [r5, #0]
 80032a6:	f7fd f9e3 	bl	8000670 <_fstat>
 80032aa:	1c43      	adds	r3, r0, #1
 80032ac:	d102      	bne.n	80032b4 <_fstat_r+0x1c>
 80032ae:	682b      	ldr	r3, [r5, #0]
 80032b0:	b103      	cbz	r3, 80032b4 <_fstat_r+0x1c>
 80032b2:	6023      	str	r3, [r4, #0]
 80032b4:	bd38      	pop	{r3, r4, r5, pc}
 80032b6:	bf00      	nop
 80032b8:	20000284 	.word	0x20000284

080032bc <_isatty_r>:
 80032bc:	b538      	push	{r3, r4, r5, lr}
 80032be:	2300      	movs	r3, #0
 80032c0:	4d05      	ldr	r5, [pc, #20]	@ (80032d8 <_isatty_r+0x1c>)
 80032c2:	4604      	mov	r4, r0
 80032c4:	4608      	mov	r0, r1
 80032c6:	602b      	str	r3, [r5, #0]
 80032c8:	f7fd f9e1 	bl	800068e <_isatty>
 80032cc:	1c43      	adds	r3, r0, #1
 80032ce:	d102      	bne.n	80032d6 <_isatty_r+0x1a>
 80032d0:	682b      	ldr	r3, [r5, #0]
 80032d2:	b103      	cbz	r3, 80032d6 <_isatty_r+0x1a>
 80032d4:	6023      	str	r3, [r4, #0]
 80032d6:	bd38      	pop	{r3, r4, r5, pc}
 80032d8:	20000284 	.word	0x20000284

080032dc <_init>:
 80032dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032de:	bf00      	nop
 80032e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032e2:	bc08      	pop	{r3}
 80032e4:	469e      	mov	lr, r3
 80032e6:	4770      	bx	lr

080032e8 <_fini>:
 80032e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032ea:	bf00      	nop
 80032ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032ee:	bc08      	pop	{r3}
 80032f0:	469e      	mov	lr, r3
 80032f2:	4770      	bx	lr
