xil_defaultlib=xsim.dir/xil_defaultlib
xpm=xsim.dir/xpm
processing_system7_bfm_v2_0_5=xsim.dir/processing_system7_bfm_v2_0_5
lib_pkg_v1_0_2=xsim.dir/lib_pkg_v1_0_2
lib_srl_fifo_v1_0_2=xsim.dir/lib_srl_fifo_v1_0_2
fifo_generator_v13_1_1=xsim.dir/fifo_generator_v13_1_1
lib_fifo_v1_0_5=xsim.dir/lib_fifo_v1_0_5
lib_cdc_v1_0_2=xsim.dir/lib_cdc_v1_0_2
axi_datamover_v5_1_11=xsim.dir/axi_datamover_v5_1_11
axi_sg_v4_1_3=xsim.dir/axi_sg_v4_1_3
axi_cdma_v4_1_9=xsim.dir/axi_cdma_v4_1_9
proc_sys_reset_v5_0_9=xsim.dir/proc_sys_reset_v5_0_9
generic_baseblocks_v2_1_0=xsim.dir/generic_baseblocks_v2_1_0
axi_infrastructure_v1_1_0=xsim.dir/axi_infrastructure_v1_1_0
axi_register_slice_v2_1_9=xsim.dir/axi_register_slice_v2_1_9
axi_data_fifo_v2_1_8=xsim.dir/axi_data_fifo_v2_1_8
axi_crossbar_v2_1_10=xsim.dir/axi_crossbar_v2_1_10
blk_mem_gen_v8_3_3=xsim.dir/blk_mem_gen_v8_3_3
axi_bram_ctrl_v4_0_8=xsim.dir/axi_bram_ctrl_v4_0_8
axi_protocol_converter_v2_1_9=xsim.dir/axi_protocol_converter_v2_1_9
axi_clock_converter_v2_1_8=xsim.dir/axi_clock_converter_v2_1_8
axi_dwidth_converter_v2_1_9=xsim.dir/axi_dwidth_converter_v2_1_9
