INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/ECE320/Project1/Project1.srcs/sources_1/new/digitShifing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digitShifing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/ECE320/Project1/Project1.srcs/sim_1/new/digitShiftingTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digitShiftingTB
