<profile>

<section name = "Vivado HLS Report for 'CvtColor_0_16_16_1080_1920_s'" level="0">
<item name = "Date">Wed Oct  9 17:36:42 2013
</item>
<item name = "Version">2013.1 (build date: Thu Mar 21 12:53:03 PM 2013)</item>
<item name = "Project">cvt_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq zynq_fpv6 </item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">10.00, 8.36, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 2079001, 1, 2079001, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">0, 2079000, 3 ~ 1925, -, -, 0 ~ 1080, no</column>
<column name=" + Loop 1.1">0, 1922, 4, 1, 1, 0 ~ 1920, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, 3, 0, 134</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 24</column>
<column name="Register">-, -, 131, -</column>
<column name="ShiftMemory">-, -, 0, 1</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="7">Memory, Module, BRAM_18K, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Shift register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="exitcond3_reg_298">0, 1, 1, 0</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="b_V_fu_194_p2">*, 1, 0, 1, 8, 21</column>
<column name="g_V_fu_204_p2">*, 1, 0, 1, 8, 20</column>
<column name="r_V_fu_184_p2">*, 1, 0, 0, 8, 18</column>
<column name="i_1_fu_163_p2">+, 0, 0, 12, 12, 1</column>
<column name="j_1_fu_174_p2">+, 0, 0, 12, 12, 1</column>
<column name="p_Val2_s_fu_251_p2">+, 0, 0, 9, 9, 9</column>
<column name="r_V_1_fu_213_p2">+, 0, 0, 28, 28, 28</column>
<column name="r_V_2_fu_222_p2">+, 0, 0, 29, 29, 29</column>
<column name="p_d_val_0_fu_269_p3">Select, 0, 0, 8, 1, 2</column>
<column name="exitcond3_fu_169_p2">icmp, 0, 0, 14, 12, 12</column>
<column name="exitcond4_fu_158_p2">icmp, 0, 0, 14, 12, 12</column>
<column name="ap_sig_bdd_56">or, 0, 0, 2, 1, 1</column>
<column name="ap_sig_bdd_80">or, 0, 0, 2, 1, 1</column>
<column name="ap_sig_bdd_96">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="i_reg_135">12, 2, 12, 24</column>
<column name="j_reg_146">12, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="4">Name, FF, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 2, 0</column>
<column name="ap_done_reg">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 1, 0</column>
<column name="b_V_reg_312">27, 29, 2</column>
<column name="exitcond3_reg_298">1, 1, 0</column>
<column name="g_V_reg_317">25, 28, 3</column>
<column name="i_1_reg_293">12, 12, 0</column>
<column name="i_reg_135">12, 12, 0</column>
<column name="j_reg_146">12, 12, 0</column>
<column name="qbit_reg_327">1, 1, 0</column>
<column name="r_V_reg_307">26, 26, 0</column>
<column name="tmp_7_reg_322">8, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, , CvtColor&lt;0,16,16,1080,1920&gt;, return value</column>
<column name="ap_rst">in, 1, , CvtColor&lt;0,16,16,1080,1920&gt;, return value</column>
<column name="ap_start">in, 1, , CvtColor&lt;0,16,16,1080,1920&gt;, return value</column>
<column name="ap_done">out, 1, , CvtColor&lt;0,16,16,1080,1920&gt;, return value</column>
<column name="ap_continue">in, 1, , CvtColor&lt;0,16,16,1080,1920&gt;, return value</column>
<column name="ap_idle">out, 1, , CvtColor&lt;0,16,16,1080,1920&gt;, return value</column>
<column name="ap_ready">out, 1, , CvtColor&lt;0,16,16,1080,1920&gt;, return value</column>
<column name="p_src_rows_V_read">in, 12, ap_none, p_src_rows_V_read, scalar</column>
<column name="p_src_cols_V_read">in, 12, ap_none, p_src_cols_V_read, scalar</column>
<column name="p_src_data_stream_0_V_dout">in, 8, ap_fifo, p_src_data_stream_0_V, pointer</column>
<column name="p_src_data_stream_0_V_empty_n">in, 1, ap_fifo, p_src_data_stream_0_V, pointer</column>
<column name="p_src_data_stream_0_V_read">out, 1, ap_fifo, p_src_data_stream_0_V, pointer</column>
<column name="p_src_data_stream_1_V_dout">in, 8, ap_fifo, p_src_data_stream_1_V, pointer</column>
<column name="p_src_data_stream_1_V_empty_n">in, 1, ap_fifo, p_src_data_stream_1_V, pointer</column>
<column name="p_src_data_stream_1_V_read">out, 1, ap_fifo, p_src_data_stream_1_V, pointer</column>
<column name="p_src_data_stream_2_V_dout">in, 8, ap_fifo, p_src_data_stream_2_V, pointer</column>
<column name="p_src_data_stream_2_V_empty_n">in, 1, ap_fifo, p_src_data_stream_2_V, pointer</column>
<column name="p_src_data_stream_2_V_read">out, 1, ap_fifo, p_src_data_stream_2_V, pointer</column>
<column name="p_dst_data_stream_0_V_din">out, 8, ap_fifo, p_dst_data_stream_0_V, pointer</column>
<column name="p_dst_data_stream_0_V_full_n">in, 1, ap_fifo, p_dst_data_stream_0_V, pointer</column>
<column name="p_dst_data_stream_0_V_write">out, 1, ap_fifo, p_dst_data_stream_0_V, pointer</column>
<column name="p_dst_data_stream_1_V_din">out, 8, ap_fifo, p_dst_data_stream_1_V, pointer</column>
<column name="p_dst_data_stream_1_V_full_n">in, 1, ap_fifo, p_dst_data_stream_1_V, pointer</column>
<column name="p_dst_data_stream_1_V_write">out, 1, ap_fifo, p_dst_data_stream_1_V, pointer</column>
<column name="p_dst_data_stream_2_V_din">out, 8, ap_fifo, p_dst_data_stream_2_V, pointer</column>
<column name="p_dst_data_stream_2_V_full_n">in, 1, ap_fifo, p_dst_data_stream_2_V, pointer</column>
<column name="p_dst_data_stream_2_V_write">out, 1, ap_fifo, p_dst_data_stream_2_V, pointer</column>
</table>
</item>
</section>
</profile>
