// Seed: 1392473713
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    output tri id_3,
    input wor id_4,
    output tri1 id_5,
    output tri id_6,
    input wand id_7,
    input supply1 id_8,
    input supply0 id_9,
    output wor id_10,
    input wire id_11,
    input wand id_12,
    input tri id_13,
    input uwire id_14,
    input uwire id_15
);
  assign id_6 = 1'h0;
  wire id_17;
  genvar id_18;
  wire  id_19;
  real  id_20 = id_19;
  logic id_21;
  genvar id_22;
  wire id_23 = id_20;
  real id_24;
  ;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd88,
    parameter id_7 = 32'd57
) (
    output wire id_0,
    output tri0 id_1,
    input uwire id_2,
    input tri _id_3
    , id_9,
    input tri1 id_4,
    output uwire id_5,
    input tri1 id_6[id_7  -  id_3 : 1  ==  1],
    input supply0 _id_7
);
  assign id_5 = 1;
  wire  id_10 = 1;
  logic id_11 = -1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_0,
      id_4,
      id_1,
      id_5,
      id_2,
      id_6,
      id_2,
      id_1,
      id_4,
      id_4,
      id_2,
      id_6,
      id_4
  );
endmodule
