ptrsStructRAND8

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000051                       # Number of seconds simulated
sim_ticks                                    51214000                       # Number of ticks simulated
final_tick                                   51214000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 667641                       # Simulator instruction rate (inst/s)
host_op_rate                                   666323                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4387389703                       # Simulator tick rate (ticks/s)
host_mem_usage                                8484352                       # Number of bytes of host memory used
host_seconds                                     0.01                       # Real time elapsed on the host
sim_insts                                        7764                       # Number of instructions simulated
sim_ops                                          7764                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED     51214000                       # Cumulative time (in ticks) in various power states
system.cache.hits                                9699                       # Number of hits
system.cache.misses                               639                       # Number of misses
system.cache.missLatency::samples                 639                       # Ticks for misses to the cache
system.cache.missLatency::mean           63968.701095                       # Ticks for misses to the cache
system.cache.missLatency::gmean          58484.092737                       # Ticks for misses to the cache
system.cache.missLatency::stdev          34358.413616                       # Ticks for misses to the cache
system.cache.missLatency::0-32767                  49      7.67%      7.67% # Ticks for misses to the cache
system.cache.missLatency::32768-65535             423     66.20%     73.87% # Ticks for misses to the cache
system.cache.missLatency::65536-98303             132     20.66%     94.52% # Ticks for misses to the cache
system.cache.missLatency::98304-131071              3      0.47%     94.99% # Ticks for misses to the cache
system.cache.missLatency::131072-163839            21      3.29%     98.28% # Ticks for misses to the cache
system.cache.missLatency::163840-196607             5      0.78%     99.06% # Ticks for misses to the cache
system.cache.missLatency::196608-229375             0      0.00%     99.06% # Ticks for misses to the cache
system.cache.missLatency::229376-262143             0      0.00%     99.06% # Ticks for misses to the cache
system.cache.missLatency::262144-294911             1      0.16%     99.22% # Ticks for misses to the cache
system.cache.missLatency::294912-327679             3      0.47%     99.69% # Ticks for misses to the cache
system.cache.missLatency::327680-360447             2      0.31%    100.00% # Ticks for misses to the cache
system.cache.missLatency::360448-393215             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::393216-425983             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::425984-458751             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::458752-491519             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::491520-524287             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                   639                       # Ticks for misses to the cache
system.cache.hitRatio                        0.938189                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port         1789                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port        73600                       # Cumulative packet size per connected master and slave (bytes)
