

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3'
================================================================
* Date:           Tue Apr 18 17:01:46 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_92_2_VITIS_LOOP_93_3  |        9|        9|         2|          1|          1|     9|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    151|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      18|    232|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln92_1_fu_112_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln92_fu_124_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln93_fu_166_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln94_1_fu_160_p2     |         +|   0|  0|  11|           3|           3|
    |add_ln96_fu_210_p2       |         +|   0|  0|   7|           4|           4|
    |sub_ln94_fu_235_p2       |         -|   0|  0|  14|           6|           6|
    |sub_ln96_fu_201_p2       |         -|   0|  0|   7|           4|           4|
    |icmp_ln209_fu_241_p2     |      icmp|   0|  0|  10|           6|           1|
    |icmp_ln92_fu_106_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln93_fu_130_p2      |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln95_fu_329_p2      |      icmp|   0|  0|   8|           2|           1|
    |p_Val2_s_fu_247_p3       |    select|   0|  0|  32|           1|           5|
    |select_ln92_1_fu_144_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln92_fu_136_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |new_bit_fu_295_p2        |       xor|   0|  0|   2|           1|           1|
    |xor_ln215_1_fu_281_p2    |       xor|   0|  0|   2|           1|           1|
    |xor_ln215_fu_275_p2      |       xor|   0|  0|   2|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 151|          46|          41|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten28_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load                 |   9|          2|    2|          4|
    |i_fu_66                                 |   9|          2|    2|          4|
    |indvar_flatten28_fu_70                  |   9|          2|    4|          8|
    |j_fu_62                                 |   9|          2|    2|          4|
    |p_out_o                                 |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   50|        100|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln94_1_reg_376       |  3|   0|    3|          0|
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_66                  |  2|   0|    2|          0|
    |indvar_flatten28_fu_70   |  4|   0|    4|          0|
    |j_fu_62                  |  2|   0|    2|          0|
    |select_ln92_1_reg_370    |  2|   0|    2|          0|
    |select_ln92_reg_365      |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 18|   0|   18|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3|  return value|
|max_pool_out_buf_V_0_address0  |  out|    4|   ap_memory|                                 max_pool_out_buf_V_0|         array|
|max_pool_out_buf_V_0_ce0       |  out|    1|   ap_memory|                                 max_pool_out_buf_V_0|         array|
|max_pool_out_buf_V_0_we0       |  out|    1|   ap_memory|                                 max_pool_out_buf_V_0|         array|
|max_pool_out_buf_V_0_d0        |  out|   15|   ap_memory|                                 max_pool_out_buf_V_0|         array|
|p_out_i                        |   in|   32|     ap_ovld|                                                p_out|       pointer|
|p_out_o                        |  out|   32|     ap_ovld|                                                p_out|       pointer|
|p_out_o_ap_vld                 |  out|    1|     ap_ovld|                                                p_out|       pointer|
+-------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

