// BMM LOC annotation file.
//
// Release 14.6 -  P.20131013, build 3.0.10 Apr 3, 2013
// Copyright (c) 1995-2018 Xilinx, Inc.  All rights reserved.


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'microblaze_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP microblaze_0 MICROBLAZE 100

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'microblaze_0' address space 'bram_block_0_combined' 0x00000000:0x00003FFF (16 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE bram_block_0_combined RAMB16 [0x00000000:0x00003FFF]
        BUS_BLOCK
            bram_block_0/bram_block_0/ramb16_s4_s4_0 RAMB16 [31:28] [0:4095] PLACED = X1Y5;
            bram_block_0/bram_block_0/ramb16_s4_s4_1 RAMB16 [27:24] [0:4095] PLACED = X1Y7;
            bram_block_0/bram_block_0/ramb16_s4_s4_2 RAMB16 [23:20] [0:4095] PLACED = X1Y3;
            bram_block_0/bram_block_0/ramb16_s4_s4_3 RAMB16 [19:16] [0:4095] PLACED = X1Y2;
            bram_block_0/bram_block_0/ramb16_s4_s4_4 RAMB16 [15:12] [0:4095] PLACED = X1Y4;
            bram_block_0/bram_block_0/ramb16_s4_s4_5 RAMB16 [11:8] [0:4095] PLACED = X1Y1;
            bram_block_0/bram_block_0/ramb16_s4_s4_6 RAMB16 [7:4] [0:4095] PLACED = X1Y6;
            bram_block_0/bram_block_0/ramb16_s4_s4_7 RAMB16 [3:0] [0:4095] PLACED = X1Y8;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;

