// Seed: 493369376
module module_0;
  id_1(
      id_3, (id_3)
  );
endmodule
macromodule module_1 (
    output wire  id_0,
    output logic id_1,
    output tri0  id_2,
    input  logic id_3
    , id_5
);
  assign id_0 = 1;
  always begin
    if ("") id_2 = 1;
  end
  module_0();
  logic id_6 = id_5;
  always_comb begin
    begin
      if (1) id_1 <= 1;
      begin
        id_6 <= "" | 1;
      end
      id_6 <= id_3;
      id_5 = id_3;
      @(1) begin
        if (id_6)
          if (1);
          else begin
            id_6 = 1'h0;
          end
      end
    end
  end
endmodule
