Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct  4 22:38:13 2025
| Host         : LAPTOP-TABE59UT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line83/SLOW_CLOCK_reg/Q (HIGH)

 There are 123 register/latch pins with no clock driven by root clock pin: nolabel_line89/SLOW_CLOCK_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: task_r/Hz23/SLOW_CLOCK_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: task_r/Hz6/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 356 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.317        0.000                      0                  883        0.133        0.000                      0                  883        4.500        0.000                       0                   392  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.317        0.000                      0                  883        0.133        0.000                      0                  883        4.500        0.000                       0                   392  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.317ns  (required time - arrival time)
  Source:                 task_s/circle_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s/direction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.418ns  (logic 1.704ns (26.550%)  route 4.714ns (73.450%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.556     5.077    task_s/CLOCK_IBUF_BUFG
    SLICE_X11Y57         FDRE                                         r  task_s/circle_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  task_s/circle_x_reg[0]/Q
                         net (fo=6, routed)           0.703     6.235    task_s/circle_x_reg__0[0]
    SLICE_X11Y57         LUT2 (Prop_lut2_I1_O)        0.152     6.387 f  task_s/circle_y[5]_i_11/O
                         net (fo=1, routed)           0.436     6.824    task_s/circle_y[5]_i_11_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I4_O)        0.326     7.150 f  task_s/circle_y[5]_i_8/O
                         net (fo=2, routed)           0.597     7.747    task_s/circle_y[5]_i_8_n_0
    SLICE_X10Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.871 f  task_s/circle_y[5]_i_4/O
                         net (fo=2, routed)           0.422     8.293    task_s/circle_y[5]_i_4_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.124     8.417 f  task_s/direction[2]_i_8/O
                         net (fo=1, routed)           0.263     8.680    task_s/direction[2]_i_8_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.804 f  task_s/direction[2]_i_4/O
                         net (fo=2, routed)           0.627     9.431    task_s/direction[2]_i_4_n_0
    SLICE_X7Y62          LUT2 (Prop_lut2_I0_O)        0.124     9.555 f  task_s/direction[1]_i_4/O
                         net (fo=3, routed)           0.596    10.151    task_s/direction[1]_i_4_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    10.275 r  task_s/direction[2]_i_2/O
                         net (fo=3, routed)           0.595    10.870    task_s/direction[2]_i_2_n_0
    SLICE_X7Y62          LUT5 (Prop_lut5_I1_O)        0.150    11.020 r  task_s/direction[2]_i_1/O
                         net (fo=1, routed)           0.475    11.495    task_s/direction[2]_i_1_n_0
    SLICE_X7Y62          FDRE                                         r  task_s/direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.503    14.844    task_s/CLOCK_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  task_s/direction_reg[2]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)       -0.255    14.812    task_s/direction_reg[2]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -11.495    
  -------------------------------------------------------------------
                         slack                                  3.317    

Slack (MET) :             4.096ns  (required time - arrival time)
  Source:                 task_q/dbC/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_q/dbC/count_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 0.952ns (16.876%)  route 4.689ns (83.124%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.564     5.085    task_q/dbC/CLOCK_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  task_q/dbC/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     5.541 f  task_q/dbC/count_reg[16]/Q
                         net (fo=3, routed)           1.029     6.570    task_q/dbC/count_reg[16]
    SLICE_X8Y36          LUT4 (Prop_lut4_I2_O)        0.124     6.694 f  task_q/dbC/count[0]_i_10__2/O
                         net (fo=1, routed)           1.014     7.708    task_q/dbC/count[0]_i_10__2_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     7.832 f  task_q/dbC/count[0]_i_5__2/O
                         net (fo=1, routed)           0.804     8.635    task_q/dbC/count[0]_i_5__2_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.759 f  task_q/dbC/count[0]_i_3__2/O
                         net (fo=2, routed)           0.747     9.506    task_q/dbC/count[0]_i_3__2_n_0
    SLICE_X8Y32          LUT3 (Prop_lut3_I2_O)        0.124     9.630 r  task_q/dbC/count[0]_i_1__2/O
                         net (fo=25, routed)          1.096    10.726    task_q/dbC/count
    SLICE_X9Y38          FDRE                                         r  task_q/dbC/count_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.447    14.788    task_q/dbC/CLOCK_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  task_q/dbC/count_reg[24]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X9Y38          FDRE (Setup_fdre_C_CE)      -0.205    14.822    task_q/dbC/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  4.096    

Slack (MET) :             4.111ns  (required time - arrival time)
  Source:                 task_q/dbL/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_q/dbL/count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 0.952ns (16.930%)  route 4.671ns (83.070%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.554     5.075    task_q/dbL/CLOCK_IBUF_BUFG
    SLICE_X15Y61         FDRE                                         r  task_q/dbL/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  task_q/dbL/count_reg[13]/Q
                         net (fo=4, routed)           1.125     6.656    task_q/dbL/count_reg[13]
    SLICE_X13Y63         LUT4 (Prop_lut4_I3_O)        0.124     6.780 f  task_q/dbL/count[0]_i_10__1/O
                         net (fo=1, routed)           0.932     7.712    task_q/dbL/count[0]_i_10__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  task_q/dbL/count[0]_i_5__1/O
                         net (fo=1, routed)           0.878     8.714    task_q/dbL/count[0]_i_5__1_n_0
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.838 f  task_q/dbL/count[0]_i_3__1/O
                         net (fo=2, routed)           0.789     9.627    task_q/dbL/count[0]_i_3__1_n_0
    SLICE_X13Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.751 r  task_q/dbL/count[0]_i_1__1/O
                         net (fo=25, routed)          0.947    10.698    task_q/dbL/count
    SLICE_X15Y62         FDRE                                         r  task_q/dbL/count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.436    14.777    task_q/dbL/CLOCK_IBUF_BUFG
    SLICE_X15Y62         FDRE                                         r  task_q/dbL/count_reg[16]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X15Y62         FDRE (Setup_fdre_C_CE)      -0.205    14.809    task_q/dbL/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                  4.111    

Slack (MET) :             4.111ns  (required time - arrival time)
  Source:                 task_q/dbL/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_q/dbL/count_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 0.952ns (16.930%)  route 4.671ns (83.070%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.554     5.075    task_q/dbL/CLOCK_IBUF_BUFG
    SLICE_X15Y61         FDRE                                         r  task_q/dbL/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  task_q/dbL/count_reg[13]/Q
                         net (fo=4, routed)           1.125     6.656    task_q/dbL/count_reg[13]
    SLICE_X13Y63         LUT4 (Prop_lut4_I3_O)        0.124     6.780 f  task_q/dbL/count[0]_i_10__1/O
                         net (fo=1, routed)           0.932     7.712    task_q/dbL/count[0]_i_10__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  task_q/dbL/count[0]_i_5__1/O
                         net (fo=1, routed)           0.878     8.714    task_q/dbL/count[0]_i_5__1_n_0
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.838 f  task_q/dbL/count[0]_i_3__1/O
                         net (fo=2, routed)           0.789     9.627    task_q/dbL/count[0]_i_3__1_n_0
    SLICE_X13Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.751 r  task_q/dbL/count[0]_i_1__1/O
                         net (fo=25, routed)          0.947    10.698    task_q/dbL/count
    SLICE_X15Y62         FDRE                                         r  task_q/dbL/count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.436    14.777    task_q/dbL/CLOCK_IBUF_BUFG
    SLICE_X15Y62         FDRE                                         r  task_q/dbL/count_reg[17]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X15Y62         FDRE (Setup_fdre_C_CE)      -0.205    14.809    task_q/dbL/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                  4.111    

Slack (MET) :             4.111ns  (required time - arrival time)
  Source:                 task_q/dbL/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_q/dbL/count_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 0.952ns (16.930%)  route 4.671ns (83.070%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.554     5.075    task_q/dbL/CLOCK_IBUF_BUFG
    SLICE_X15Y61         FDRE                                         r  task_q/dbL/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  task_q/dbL/count_reg[13]/Q
                         net (fo=4, routed)           1.125     6.656    task_q/dbL/count_reg[13]
    SLICE_X13Y63         LUT4 (Prop_lut4_I3_O)        0.124     6.780 f  task_q/dbL/count[0]_i_10__1/O
                         net (fo=1, routed)           0.932     7.712    task_q/dbL/count[0]_i_10__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  task_q/dbL/count[0]_i_5__1/O
                         net (fo=1, routed)           0.878     8.714    task_q/dbL/count[0]_i_5__1_n_0
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.838 f  task_q/dbL/count[0]_i_3__1/O
                         net (fo=2, routed)           0.789     9.627    task_q/dbL/count[0]_i_3__1_n_0
    SLICE_X13Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.751 r  task_q/dbL/count[0]_i_1__1/O
                         net (fo=25, routed)          0.947    10.698    task_q/dbL/count
    SLICE_X15Y62         FDRE                                         r  task_q/dbL/count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.436    14.777    task_q/dbL/CLOCK_IBUF_BUFG
    SLICE_X15Y62         FDRE                                         r  task_q/dbL/count_reg[18]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X15Y62         FDRE (Setup_fdre_C_CE)      -0.205    14.809    task_q/dbL/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                  4.111    

Slack (MET) :             4.111ns  (required time - arrival time)
  Source:                 task_q/dbL/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_q/dbL/count_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 0.952ns (16.930%)  route 4.671ns (83.070%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.554     5.075    task_q/dbL/CLOCK_IBUF_BUFG
    SLICE_X15Y61         FDRE                                         r  task_q/dbL/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  task_q/dbL/count_reg[13]/Q
                         net (fo=4, routed)           1.125     6.656    task_q/dbL/count_reg[13]
    SLICE_X13Y63         LUT4 (Prop_lut4_I3_O)        0.124     6.780 f  task_q/dbL/count[0]_i_10__1/O
                         net (fo=1, routed)           0.932     7.712    task_q/dbL/count[0]_i_10__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  task_q/dbL/count[0]_i_5__1/O
                         net (fo=1, routed)           0.878     8.714    task_q/dbL/count[0]_i_5__1_n_0
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.838 f  task_q/dbL/count[0]_i_3__1/O
                         net (fo=2, routed)           0.789     9.627    task_q/dbL/count[0]_i_3__1_n_0
    SLICE_X13Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.751 r  task_q/dbL/count[0]_i_1__1/O
                         net (fo=25, routed)          0.947    10.698    task_q/dbL/count
    SLICE_X15Y62         FDRE                                         r  task_q/dbL/count_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.436    14.777    task_q/dbL/CLOCK_IBUF_BUFG
    SLICE_X15Y62         FDRE                                         r  task_q/dbL/count_reg[19]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X15Y62         FDRE (Setup_fdre_C_CE)      -0.205    14.809    task_q/dbL/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                  4.111    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 task_q/dbC/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_q/dbC/count_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.500ns  (logic 0.952ns (17.308%)  route 4.548ns (82.692%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.564     5.085    task_q/dbC/CLOCK_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  task_q/dbC/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     5.541 f  task_q/dbC/count_reg[16]/Q
                         net (fo=3, routed)           1.029     6.570    task_q/dbC/count_reg[16]
    SLICE_X8Y36          LUT4 (Prop_lut4_I2_O)        0.124     6.694 f  task_q/dbC/count[0]_i_10__2/O
                         net (fo=1, routed)           1.014     7.708    task_q/dbC/count[0]_i_10__2_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     7.832 f  task_q/dbC/count[0]_i_5__2/O
                         net (fo=1, routed)           0.804     8.635    task_q/dbC/count[0]_i_5__2_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.759 f  task_q/dbC/count[0]_i_3__2/O
                         net (fo=2, routed)           0.747     9.506    task_q/dbC/count[0]_i_3__2_n_0
    SLICE_X8Y32          LUT3 (Prop_lut3_I2_O)        0.124     9.630 r  task_q/dbC/count[0]_i_1__2/O
                         net (fo=25, routed)          0.955    10.585    task_q/dbC/count
    SLICE_X9Y37          FDRE                                         r  task_q/dbC/count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.446    14.787    task_q/dbC/CLOCK_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  task_q/dbC/count_reg[20]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X9Y37          FDRE (Setup_fdre_C_CE)      -0.205    14.821    task_q/dbC/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 task_q/dbC/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_q/dbC/count_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.500ns  (logic 0.952ns (17.308%)  route 4.548ns (82.692%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.564     5.085    task_q/dbC/CLOCK_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  task_q/dbC/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     5.541 f  task_q/dbC/count_reg[16]/Q
                         net (fo=3, routed)           1.029     6.570    task_q/dbC/count_reg[16]
    SLICE_X8Y36          LUT4 (Prop_lut4_I2_O)        0.124     6.694 f  task_q/dbC/count[0]_i_10__2/O
                         net (fo=1, routed)           1.014     7.708    task_q/dbC/count[0]_i_10__2_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     7.832 f  task_q/dbC/count[0]_i_5__2/O
                         net (fo=1, routed)           0.804     8.635    task_q/dbC/count[0]_i_5__2_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.759 f  task_q/dbC/count[0]_i_3__2/O
                         net (fo=2, routed)           0.747     9.506    task_q/dbC/count[0]_i_3__2_n_0
    SLICE_X8Y32          LUT3 (Prop_lut3_I2_O)        0.124     9.630 r  task_q/dbC/count[0]_i_1__2/O
                         net (fo=25, routed)          0.955    10.585    task_q/dbC/count
    SLICE_X9Y37          FDRE                                         r  task_q/dbC/count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.446    14.787    task_q/dbC/CLOCK_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  task_q/dbC/count_reg[21]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X9Y37          FDRE (Setup_fdre_C_CE)      -0.205    14.821    task_q/dbC/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 task_q/dbC/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_q/dbC/count_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.500ns  (logic 0.952ns (17.308%)  route 4.548ns (82.692%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.564     5.085    task_q/dbC/CLOCK_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  task_q/dbC/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     5.541 f  task_q/dbC/count_reg[16]/Q
                         net (fo=3, routed)           1.029     6.570    task_q/dbC/count_reg[16]
    SLICE_X8Y36          LUT4 (Prop_lut4_I2_O)        0.124     6.694 f  task_q/dbC/count[0]_i_10__2/O
                         net (fo=1, routed)           1.014     7.708    task_q/dbC/count[0]_i_10__2_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     7.832 f  task_q/dbC/count[0]_i_5__2/O
                         net (fo=1, routed)           0.804     8.635    task_q/dbC/count[0]_i_5__2_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.759 f  task_q/dbC/count[0]_i_3__2/O
                         net (fo=2, routed)           0.747     9.506    task_q/dbC/count[0]_i_3__2_n_0
    SLICE_X8Y32          LUT3 (Prop_lut3_I2_O)        0.124     9.630 r  task_q/dbC/count[0]_i_1__2/O
                         net (fo=25, routed)          0.955    10.585    task_q/dbC/count
    SLICE_X9Y37          FDRE                                         r  task_q/dbC/count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.446    14.787    task_q/dbC/CLOCK_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  task_q/dbC/count_reg[22]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X9Y37          FDRE (Setup_fdre_C_CE)      -0.205    14.821    task_q/dbC/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 task_q/dbC/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_q/dbC/count_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.500ns  (logic 0.952ns (17.308%)  route 4.548ns (82.692%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.564     5.085    task_q/dbC/CLOCK_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  task_q/dbC/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     5.541 f  task_q/dbC/count_reg[16]/Q
                         net (fo=3, routed)           1.029     6.570    task_q/dbC/count_reg[16]
    SLICE_X8Y36          LUT4 (Prop_lut4_I2_O)        0.124     6.694 f  task_q/dbC/count[0]_i_10__2/O
                         net (fo=1, routed)           1.014     7.708    task_q/dbC/count[0]_i_10__2_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     7.832 f  task_q/dbC/count[0]_i_5__2/O
                         net (fo=1, routed)           0.804     8.635    task_q/dbC/count[0]_i_5__2_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.759 f  task_q/dbC/count[0]_i_3__2/O
                         net (fo=2, routed)           0.747     9.506    task_q/dbC/count[0]_i_3__2_n_0
    SLICE_X8Y32          LUT3 (Prop_lut3_I2_O)        0.124     9.630 r  task_q/dbC/count[0]_i_1__2/O
                         net (fo=25, routed)          0.955    10.585    task_q/dbC/count
    SLICE_X9Y37          FDRE                                         r  task_q/dbC/count_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.446    14.787    task_q/dbC/CLOCK_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  task_q/dbC/count_reg[23]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X9Y37          FDRE (Setup_fdre_C_CE)      -0.205    14.821    task_q/dbC/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                  4.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 task_p_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_p/toggle_2_inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.934%)  route 0.332ns (64.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.567     1.450    CLOCK_IBUF_BUFG
    SLICE_X9Y47          FDRE                                         r  task_p_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  task_p_flag_reg/Q
                         net (fo=3, routed)           0.332     1.923    task_p/toggle_2_inst/task_p_flag
    SLICE_X8Y60          LUT3 (Prop_lut3_I2_O)        0.045     1.968 r  task_p/toggle_2_inst/state_i_1__0/O
                         net (fo=1, routed)           0.000     1.968    task_p/toggle_2_inst/state_i_1__0_n_0
    SLICE_X8Y60          FDRE                                         r  task_p/toggle_2_inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.831     1.959    task_p/toggle_2_inst/CLOCK_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  task_p/toggle_2_inst/state_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X8Y60          FDRE (Hold_fdre_C_D)         0.120     1.835    task_p/toggle_2_inst/state_reg
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 task_p_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_p/toggle_9_inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.658%)  route 0.336ns (64.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.567     1.450    CLOCK_IBUF_BUFG
    SLICE_X9Y47          FDRE                                         r  task_p_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  task_p_flag_reg/Q
                         net (fo=3, routed)           0.336     1.927    task_p/toggle_9_inst/task_p_flag
    SLICE_X8Y60          LUT3 (Prop_lut3_I2_O)        0.045     1.972 r  task_p/toggle_9_inst/state_i_1/O
                         net (fo=1, routed)           0.000     1.972    task_p/toggle_9_inst/state_i_1_n_0
    SLICE_X8Y60          FDRE                                         r  task_p/toggle_9_inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.831     1.959    task_p/toggle_9_inst/CLOCK_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  task_p/toggle_9_inst/state_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X8Y60          FDRE (Hold_fdre_C_D)         0.121     1.836    task_p/toggle_9_inst/state_reg
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 task_q/dbC/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_q/color_idx_mid_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.189ns (32.137%)  route 0.399ns (67.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.565     1.448    task_q/dbC/CLOCK_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  task_q/dbC/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  task_q/dbC/btn_out_reg/Q
                         net (fo=3, routed)           0.399     1.988    task_q/dbC/btn_out_reg_n_0
    SLICE_X14Y53         LUT4 (Prop_lut4_I2_O)        0.048     2.036 r  task_q/dbC/color_idx_mid[2]_i_1/O
                         net (fo=1, routed)           0.000     2.036    task_q/dbC_n_0
    SLICE_X14Y53         FDRE                                         r  task_q/color_idx_mid_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.833     1.961    task_q/CLOCK_IBUF_BUFG
    SLICE_X14Y53         FDRE                                         r  task_q/color_idx_mid_reg[2]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X14Y53         FDRE (Hold_fdre_C_D)         0.131     1.848    task_q/color_idx_mid_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 task_q/dbC/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_q/color_idx_mid_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.008%)  route 0.395ns (67.992%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.565     1.448    task_q/dbC/CLOCK_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  task_q/dbC/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  task_q/dbC/btn_out_reg/Q
                         net (fo=3, routed)           0.395     1.984    task_q/dbC/btn_out_reg_n_0
    SLICE_X14Y53         LUT3 (Prop_lut3_I1_O)        0.045     2.029 r  task_q/dbC/color_idx_mid[1]_i_1/O
                         net (fo=1, routed)           0.000     2.029    task_q/dbC_n_1
    SLICE_X14Y53         FDSE                                         r  task_q/color_idx_mid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.833     1.961    task_q/CLOCK_IBUF_BUFG
    SLICE_X14Y53         FDSE                                         r  task_q/color_idx_mid_reg[1]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X14Y53         FDSE (Hold_fdse_C_D)         0.120     1.837    task_q/color_idx_mid_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 task_q/dbC/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_q/color_idx_mid_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.789%)  route 0.399ns (68.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.565     1.448    task_q/dbC/CLOCK_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  task_q/dbC/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  task_q/dbC/btn_out_reg/Q
                         net (fo=3, routed)           0.399     1.988    task_q/dbC/btn_out_reg_n_0
    SLICE_X14Y53         LUT4 (Prop_lut4_I2_O)        0.045     2.033 r  task_q/dbC/color_idx_mid[0]_i_1/O
                         net (fo=1, routed)           0.000     2.033    task_q/dbC_n_2
    SLICE_X14Y53         FDSE                                         r  task_q/color_idx_mid_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.833     1.961    task_q/CLOCK_IBUF_BUFG
    SLICE_X14Y53         FDSE                                         r  task_q/color_idx_mid_reg[0]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X14Y53         FDSE (Hold_fdse_C_D)         0.121     1.838    task_q/color_idx_mid_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 task_p/debouncerR/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_p/pulse_gen/btn_pulse_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.559     1.442    task_p/debouncerR/CLOCK_IBUF_BUFG
    SLICE_X30Y60         FDRE                                         r  task_p/debouncerR/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  task_p/debouncerR/btn_out_reg/Q
                         net (fo=2, routed)           0.073     1.663    task_p/pulse_gen/D[1]
    SLICE_X30Y60         LUT2 (Prop_lut2_I0_O)        0.098     1.761 r  task_p/pulse_gen/btn_pulse[3]_i_1/O
                         net (fo=1, routed)           0.000     1.761    task_p/pulse_gen/btn_pulse[3]_i_1_n_0
    SLICE_X30Y60         FDRE                                         r  task_p/pulse_gen/btn_pulse_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.827     1.955    task_p/pulse_gen/CLOCK_IBUF_BUFG
    SLICE_X30Y60         FDRE                                         r  task_p/pulse_gen/btn_pulse_reg[3]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.120     1.562    task_p/pulse_gen/btn_pulse_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 task_p/debouncerL/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_p/pulse_gen/btn_pulse_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.563     1.446    task_p/debouncerL/CLOCK_IBUF_BUFG
    SLICE_X14Y57         FDRE                                         r  task_p/debouncerL/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.148     1.594 r  task_p/debouncerL/btn_out_reg/Q
                         net (fo=2, routed)           0.073     1.667    task_p/pulse_gen/D[0]
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.098     1.765 r  task_p/pulse_gen/btn_pulse[2]_i_1/O
                         net (fo=1, routed)           0.000     1.765    task_p/pulse_gen/btn_pulse[2]_i_1_n_0
    SLICE_X14Y57         FDRE                                         r  task_p/pulse_gen/btn_pulse_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.832     1.960    task_p/pulse_gen/CLOCK_IBUF_BUFG
    SLICE_X14Y57         FDRE                                         r  task_p/pulse_gen/btn_pulse_reg[2]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X14Y57         FDRE (Hold_fdre_C_D)         0.120     1.566    task_p/pulse_gen/btn_pulse_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 task_q/color_idx_left_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_q/color_idx_left_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.564     1.447    task_q/CLOCK_IBUF_BUFG
    SLICE_X12Y53         FDRE                                         r  task_q/color_idx_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  task_q/color_idx_left_reg[0]/Q
                         net (fo=8, routed)           0.105     1.717    task_q/dbL/color_idx_left[0]
    SLICE_X13Y53         LUT3 (Prop_lut3_I0_O)        0.045     1.762 r  task_q/dbL/color_idx_left[1]_i_1/O
                         net (fo=1, routed)           0.000     1.762    task_q/dbL_n_3
    SLICE_X13Y53         FDRE                                         r  task_q/color_idx_left_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.833     1.961    task_q/CLOCK_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  task_q/color_idx_left_reg[1]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X13Y53         FDRE (Hold_fdre_C_D)         0.091     1.551    task_q/color_idx_left_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 task_q/dbC/btn_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_q/dbC/btn_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.704%)  route 0.088ns (26.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.560     1.443    task_q/dbC/CLOCK_IBUF_BUFG
    SLICE_X8Y32          FDRE                                         r  task_q/dbC/btn_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.148     1.591 r  task_q/dbC/btn_sync_reg/Q
                         net (fo=3, routed)           0.088     1.679    task_q/dbC/btn_sync
    SLICE_X8Y32          LUT3 (Prop_lut3_I2_O)        0.098     1.777 r  task_q/dbC/btn_ff_i_1__2/O
                         net (fo=1, routed)           0.000     1.777    task_q/dbC/btn_ff_i_1__2_n_0
    SLICE_X8Y32          FDRE                                         r  task_q/dbC/btn_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.828     1.955    task_q/dbC/CLOCK_IBUF_BUFG
    SLICE_X8Y32          FDRE                                         r  task_q/dbC/btn_ff_reg/C
                         clock pessimism             -0.512     1.443    
    SLICE_X8Y32          FDRE (Hold_fdre_C_D)         0.120     1.563    task_q/dbC/btn_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 task_s/circle_y_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s/circle_y_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.560     1.443    task_s/CLOCK_IBUF_BUFG
    SLICE_X10Y63         FDSE                                         r  task_s/circle_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDSE (Prop_fdse_C_Q)         0.164     1.607 r  task_s/circle_y_reg[5]/Q
                         net (fo=6, routed)           0.149     1.756    task_s/Q[5]
    SLICE_X10Y63         LUT5 (Prop_lut5_I0_O)        0.045     1.801 r  task_s/circle_y[5]_i_2/O
                         net (fo=1, routed)           0.000     1.801    task_s/circle_y__0[5]
    SLICE_X10Y63         FDSE                                         r  task_s/circle_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.828     1.956    task_s/CLOCK_IBUF_BUFG
    SLICE_X10Y63         FDSE                                         r  task_s/circle_y_reg[5]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X10Y63         FDSE (Hold_fdse_C_D)         0.121     1.564    task_s/circle_y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y19   nolabel_line83/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y21   nolabel_line83/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y21   nolabel_line83/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y22   nolabel_line83/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y22   nolabel_line83/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y22   nolabel_line83/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y22   nolabel_line83/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   nolabel_line83/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   nolabel_line83/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   nolabel_line83/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   nolabel_line83/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   nolabel_line83/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   nolabel_line83/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   nolabel_line83/COUNT_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   nolabel_line83/COUNT_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   nolabel_line83/COUNT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   nolabel_line83/COUNT_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   nolabel_line89/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y44   nolabel_line89/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   nolabel_line83/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   nolabel_line83/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   nolabel_line83/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   nolabel_line83/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   nolabel_line83/COUNT_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   nolabel_line83/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   nolabel_line83/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   nolabel_line83/COUNT_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   nolabel_line83/COUNT_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   nolabel_line83/COUNT_reg[20]/C



