Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Dec 25 04:51:59 2018
| Host         : travis-job-f4fdd863-4f5f-471a-890f-f4040ab3d9a0 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.517        0.000                      0                 6213        0.024        0.000                      0                 6212        3.000        0.000                       0                  1957  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk100         {0.000 5.000}      10.000          100.000         
  crg_pll_fb   {0.000 5.000}      10.000          100.000         
  crg_pll_sys  {0.000 5.000}      10.000          100.000         
sys_clk        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                           3.000        0.000                       0                     1  
  crg_pll_fb                                                                                                                                                     8.751        0.000                       0                     2  
  crg_pll_sys                                                                                                                                                    7.845        0.000                       0                     2  
sys_clk              1.517        0.000                      0                 6212        0.024        0.000                      0                 6212        3.750        0.000                       0                  1952  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              sys_clk             2.353        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_fb
  To Clock:  crg_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_sys
  To Clock:  crg_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.782ns  (logic 1.692ns (21.744%)  route 6.090ns (78.256%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.565     1.565    sys_clk
    SLICE_X33Y43         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.419     1.984 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.798     2.783    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_rx_pending
    SLICE_X39Y42         LUT4 (Prop_lut4_I2_O)        0.299     3.082 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.806     3.887    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.124     4.011 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.899     4.910    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.124     5.034 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.654     5.689    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X44Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.813 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.686     6.499    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X42Y20         LUT4 (Prop_lut4_I3_O)        0.150     6.649 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.461     7.110    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X44Y19         LUT5 (Prop_lut5_I0_O)        0.328     7.438 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         0.909     8.347    lm32_cpu/load_store_unit/dcache/valid_f2
    SLICE_X46Y17         LUT3 (Prop_lut3_I1_O)        0.124     8.471 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_4__2/O
                         net (fo=2, routed)           0.876     9.347    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ADDRBWRADDR[4]
    RAMB18_X1Y8          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.479    11.479    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y8          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.008    11.487    
                         clock uncertainty           -0.057    11.430    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.864    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.864    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.524ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 1.692ns (20.882%)  route 6.411ns (79.118%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.565     1.565    sys_clk
    SLICE_X33Y43         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.419     1.984 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.798     2.783    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_rx_pending
    SLICE_X39Y42         LUT4 (Prop_lut4_I2_O)        0.299     3.082 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.806     3.887    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.124     4.011 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.899     4.910    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.124     5.034 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.654     5.689    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X44Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.813 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.686     6.499    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X42Y20         LUT4 (Prop_lut4_I3_O)        0.150     6.649 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.461     7.110    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X44Y19         LUT5 (Prop_lut5_I0_O)        0.328     7.438 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.093     8.530    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X51Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.654 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.014     9.668    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X55Y34         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.446    11.446    lm32_cpu/mc_arithmetic/out
    SLICE_X55Y34         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[29]/C
                         clock pessimism              0.008    11.454    
                         clock uncertainty           -0.057    11.398    
    SLICE_X55Y34         FDRE (Setup_fdre_C_CE)      -0.205    11.193    lm32_cpu/mc_arithmetic/p_reg[29]
  -------------------------------------------------------------------
                         required time                         11.193    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 1.692ns (20.969%)  route 6.377ns (79.031%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.565     1.565    sys_clk
    SLICE_X33Y43         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.419     1.984 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.798     2.783    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_rx_pending
    SLICE_X39Y42         LUT4 (Prop_lut4_I2_O)        0.299     3.082 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.806     3.887    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.124     4.011 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.899     4.910    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.124     5.034 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.654     5.689    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X44Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.813 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.686     6.499    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X42Y20         LUT4 (Prop_lut4_I3_O)        0.150     6.649 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.461     7.110    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X44Y19         LUT5 (Prop_lut5_I0_O)        0.328     7.438 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.093     8.530    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X51Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.654 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          0.980     9.635    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X57Y32         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.445    11.445    lm32_cpu/mc_arithmetic/out
    SLICE_X57Y32         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[19]/C
                         clock pessimism              0.008    11.453    
                         clock uncertainty           -0.057    11.397    
    SLICE_X57Y32         FDRE (Setup_fdre_C_CE)      -0.205    11.192    lm32_cpu/mc_arithmetic/p_reg[19]
  -------------------------------------------------------------------
                         required time                         11.192    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 1.692ns (20.969%)  route 6.377ns (79.031%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.565     1.565    sys_clk
    SLICE_X33Y43         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.419     1.984 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.798     2.783    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_rx_pending
    SLICE_X39Y42         LUT4 (Prop_lut4_I2_O)        0.299     3.082 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.806     3.887    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.124     4.011 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.899     4.910    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.124     5.034 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.654     5.689    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X44Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.813 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.686     6.499    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X42Y20         LUT4 (Prop_lut4_I3_O)        0.150     6.649 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.461     7.110    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X44Y19         LUT5 (Prop_lut5_I0_O)        0.328     7.438 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.093     8.530    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X51Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.654 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          0.980     9.635    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X57Y32         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.445    11.445    lm32_cpu/mc_arithmetic/out
    SLICE_X57Y32         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[20]/C
                         clock pessimism              0.008    11.453    
                         clock uncertainty           -0.057    11.397    
    SLICE_X57Y32         FDRE (Setup_fdre_C_CE)      -0.205    11.192    lm32_cpu/mc_arithmetic/p_reg[20]
  -------------------------------------------------------------------
                         required time                         11.192    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 1.692ns (20.969%)  route 6.377ns (79.031%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.565     1.565    sys_clk
    SLICE_X33Y43         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.419     1.984 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.798     2.783    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_rx_pending
    SLICE_X39Y42         LUT4 (Prop_lut4_I2_O)        0.299     3.082 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.806     3.887    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.124     4.011 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.899     4.910    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.124     5.034 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.654     5.689    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X44Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.813 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.686     6.499    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X42Y20         LUT4 (Prop_lut4_I3_O)        0.150     6.649 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.461     7.110    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X44Y19         LUT5 (Prop_lut5_I0_O)        0.328     7.438 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.093     8.530    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X51Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.654 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          0.980     9.635    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X57Y32         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.445    11.445    lm32_cpu/mc_arithmetic/out
    SLICE_X57Y32         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[21]/C
                         clock pessimism              0.008    11.453    
                         clock uncertainty           -0.057    11.397    
    SLICE_X57Y32         FDRE (Setup_fdre_C_CE)      -0.205    11.192    lm32_cpu/mc_arithmetic/p_reg[21]
  -------------------------------------------------------------------
                         required time                         11.192    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 1.692ns (20.969%)  route 6.377ns (79.031%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.565     1.565    sys_clk
    SLICE_X33Y43         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.419     1.984 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.798     2.783    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_rx_pending
    SLICE_X39Y42         LUT4 (Prop_lut4_I2_O)        0.299     3.082 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.806     3.887    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.124     4.011 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.899     4.910    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.124     5.034 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.654     5.689    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X44Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.813 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.686     6.499    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X42Y20         LUT4 (Prop_lut4_I3_O)        0.150     6.649 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.461     7.110    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X44Y19         LUT5 (Prop_lut5_I0_O)        0.328     7.438 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.093     8.530    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X51Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.654 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          0.980     9.635    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X57Y32         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.445    11.445    lm32_cpu/mc_arithmetic/out
    SLICE_X57Y32         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[24]/C
                         clock pessimism              0.008    11.453    
                         clock uncertainty           -0.057    11.397    
    SLICE_X57Y32         FDRE (Setup_fdre_C_CE)      -0.205    11.192    lm32_cpu/mc_arithmetic/p_reg[24]
  -------------------------------------------------------------------
                         required time                         11.192    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 1.692ns (20.968%)  route 6.377ns (79.032%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.565     1.565    sys_clk
    SLICE_X33Y43         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.419     1.984 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.798     2.783    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_rx_pending
    SLICE_X39Y42         LUT4 (Prop_lut4_I2_O)        0.299     3.082 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.806     3.887    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.124     4.011 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.899     4.910    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.124     5.034 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.654     5.689    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X44Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.813 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.686     6.499    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X42Y20         LUT4 (Prop_lut4_I3_O)        0.150     6.649 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.461     7.110    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X44Y19         LUT5 (Prop_lut5_I0_O)        0.328     7.438 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.093     8.530    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X51Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.654 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          0.980     9.635    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X57Y33         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.446    11.446    lm32_cpu/mc_arithmetic/out
    SLICE_X57Y33         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[22]/C
                         clock pessimism              0.008    11.454    
                         clock uncertainty           -0.057    11.398    
    SLICE_X57Y33         FDRE (Setup_fdre_C_CE)      -0.205    11.193    lm32_cpu/mc_arithmetic/p_reg[22]
  -------------------------------------------------------------------
                         required time                         11.193    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 1.692ns (20.968%)  route 6.377ns (79.032%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.565     1.565    sys_clk
    SLICE_X33Y43         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.419     1.984 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.798     2.783    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_rx_pending
    SLICE_X39Y42         LUT4 (Prop_lut4_I2_O)        0.299     3.082 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.806     3.887    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.124     4.011 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.899     4.910    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.124     5.034 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.654     5.689    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X44Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.813 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.686     6.499    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X42Y20         LUT4 (Prop_lut4_I3_O)        0.150     6.649 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.461     7.110    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X44Y19         LUT5 (Prop_lut5_I0_O)        0.328     7.438 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.093     8.530    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X51Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.654 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          0.980     9.635    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X57Y33         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.446    11.446    lm32_cpu/mc_arithmetic/out
    SLICE_X57Y33         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[23]/C
                         clock pessimism              0.008    11.454    
                         clock uncertainty           -0.057    11.398    
    SLICE_X57Y33         FDRE (Setup_fdre_C_CE)      -0.205    11.193    lm32_cpu/mc_arithmetic/p_reg[23]
  -------------------------------------------------------------------
                         required time                         11.193    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 1.692ns (20.968%)  route 6.377ns (79.032%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.565     1.565    sys_clk
    SLICE_X33Y43         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.419     1.984 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.798     2.783    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_rx_pending
    SLICE_X39Y42         LUT4 (Prop_lut4_I2_O)        0.299     3.082 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.806     3.887    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.124     4.011 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.899     4.910    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.124     5.034 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.654     5.689    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X44Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.813 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.686     6.499    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X42Y20         LUT4 (Prop_lut4_I3_O)        0.150     6.649 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.461     7.110    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X44Y19         LUT5 (Prop_lut5_I0_O)        0.328     7.438 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.093     8.530    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X51Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.654 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          0.980     9.635    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X57Y33         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.446    11.446    lm32_cpu/mc_arithmetic/out
    SLICE_X57Y33         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[25]/C
                         clock pessimism              0.008    11.454    
                         clock uncertainty           -0.057    11.398    
    SLICE_X57Y33         FDRE (Setup_fdre_C_CE)      -0.205    11.193    lm32_cpu/mc_arithmetic/p_reg[25]
  -------------------------------------------------------------------
                         required time                         11.193    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 1.692ns (20.968%)  route 6.377ns (79.032%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.565     1.565    sys_clk
    SLICE_X33Y43         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.419     1.984 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.798     2.783    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_rx_pending
    SLICE_X39Y42         LUT4 (Prop_lut4_I2_O)        0.299     3.082 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.806     3.887    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.124     4.011 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.899     4.910    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.124     5.034 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.654     5.689    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X44Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.813 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.686     6.499    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X42Y20         LUT4 (Prop_lut4_I3_O)        0.150     6.649 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.461     7.110    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X44Y19         LUT5 (Prop_lut5_I0_O)        0.328     7.438 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.093     8.530    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X51Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.654 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          0.980     9.635    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X57Y33         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.446    11.446    lm32_cpu/mc_arithmetic/out
    SLICE_X57Y33         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[26]/C
                         clock pessimism              0.008    11.454    
                         clock uncertainty           -0.057    11.398    
    SLICE_X57Y33         FDRE (Setup_fdre_C_CE)      -0.205    11.193    lm32_cpu/mc_arithmetic/p_reg[26]
  -------------------------------------------------------------------
                         required time                         11.193    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  1.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.561     0.561    sys_clk
    SLICE_X35Y50         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_reg_0_15_6_9/ADDRD0
    SLICE_X34Y50         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.829     0.829    storage_reg_0_15_6_9/WCLK
    SLICE_X34Y50         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.561     0.561    sys_clk
    SLICE_X35Y50         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_reg_0_15_6_9/ADDRD0
    SLICE_X34Y50         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.829     0.829    storage_reg_0_15_6_9/WCLK
    SLICE_X34Y50         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.561     0.561    sys_clk
    SLICE_X35Y50         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_reg_0_15_6_9/ADDRD0
    SLICE_X34Y50         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.829     0.829    storage_reg_0_15_6_9/WCLK
    SLICE_X34Y50         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.561     0.561    sys_clk
    SLICE_X35Y50         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_reg_0_15_6_9/ADDRD0
    SLICE_X34Y50         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.829     0.829    storage_reg_0_15_6_9/WCLK
    SLICE_X34Y50         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.561     0.561    sys_clk
    SLICE_X35Y50         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_reg_0_15_6_9/ADDRD0
    SLICE_X34Y50         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.829     0.829    storage_reg_0_15_6_9/WCLK
    SLICE_X34Y50         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.561     0.561    sys_clk
    SLICE_X35Y50         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_reg_0_15_6_9/ADDRD0
    SLICE_X34Y50         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.829     0.829    storage_reg_0_15_6_9/WCLK
    SLICE_X34Y50         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.561     0.561    sys_clk
    SLICE_X35Y50         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_reg_0_15_6_9/ADDRD0
    SLICE_X34Y50         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.829     0.829    storage_reg_0_15_6_9/WCLK
    SLICE_X34Y50         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X34Y50         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.884    storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.561     0.561    sys_clk
    SLICE_X35Y50         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_reg_0_15_6_9/ADDRD0
    SLICE_X34Y50         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.829     0.829    storage_reg_0_15_6_9/WCLK
    SLICE_X34Y50         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X34Y50         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.884    storage_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 interface4_bank_bus_dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_bus_wishbone_dat_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.246ns (59.706%)  route 0.166ns (40.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.562     0.562    sys_clk
    SLICE_X34Y43         FDRE                                         r  interface4_bank_bus_dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.148     0.710 r  interface4_bank_bus_dat_r_reg[2]/Q
                         net (fo=1, routed)           0.166     0.876    interface4_bank_bus_dat_r_reg_n_0_[2]
    SLICE_X38Y42         LUT5 (Prop_lut5_I2_O)        0.098     0.974 r  basesoc_bus_wishbone_dat_r[2]_i_1/O
                         net (fo=1, routed)           0.000     0.974    basesoc_interface_dat_r[2]
    SLICE_X38Y42         FDRE                                         r  basesoc_bus_wishbone_dat_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.831     0.831    sys_clk
    SLICE_X38Y42         FDRE                                         r  basesoc_bus_wishbone_dat_r_reg[2]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.120     0.946    basesoc_bus_wishbone_dat_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/d_adr_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiflash_sr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.281%)  route 0.207ns (52.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.555     0.555    lm32_cpu/load_store_unit/out
    SLICE_X37Y19         FDRE                                         r  lm32_cpu/load_store_unit/d_adr_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  lm32_cpu/load_store_unit/d_adr_o_reg[22]/Q
                         net (fo=1, routed)           0.207     0.903    lm32_cpu/load_store_unit/d_adr_o_reg_n_0_[22]
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.045     0.948 r  lm32_cpu/load_store_unit/spiflash_sr[30]_i_1/O
                         net (fo=1, routed)           0.000     0.948    lm32_cpu_n_29
    SLICE_X33Y20         FDRE                                         r  spiflash_sr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.821     0.821    sys_clk
    SLICE_X33Y20         FDRE                                         r  spiflash_sr_reg[30]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X33Y20         FDRE (Hold_fdre_C_D)         0.092     0.908    spiflash_sr_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y12   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y10   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   mem_1_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5   mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4   lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y24  lm32_cpu/registers_reg_r1_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y24  lm32_cpu/registers_reg_r1_0_31_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.353ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl_rst_meta
    SLICE_X28Y43         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=1953, routed)        0.563     2.563    sys_clk
    SLICE_X28Y43         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.563    
                         clock uncertainty           -0.129     2.433    
    SLICE_X28Y43         FDPE (Setup_fdpe_C_D)       -0.005     2.428    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.428    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.353    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input            | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port             | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
sys_clk   | serial_rx        | FDRE    | -     |     3.520 (r) | SLOW    |    -0.840 (r) | FAST    |          |
sys_clk   | spiflash_1x_miso | FDRE    | -     |     2.294 (r) | SLOW    |    -0.291 (r) | FAST    |          |
sys_clk   | user_btn         | FDPE    | -     |     3.965 (r) | SLOW    |    -1.012 (r) | FAST    |          |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output           | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port             | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+
sys_clk   | serial_tx        | FDSE   | -     |      9.642 (r) | SLOW    |      3.148 (r) | FAST    |          |
sys_clk   | spiflash_1x_cs_n | FDRE   | -     |      9.543 (r) | SLOW    |      2.981 (r) | FAST    |          |
sys_clk   | spiflash_1x_mosi | FDRE   | -     |     10.001 (r) | SLOW    |      2.795 (r) | FAST    |          |
----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
sys_clk | sys_clk     |         8.483 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



