
5. Printing statistics.

=== $paramod$9a454871f8f7227f8b3fac7a444c215dbee82edb\countLeadingZerosfp16 ===

   Number of wires:                  9
   Number of wire bits:             89
   Number of public wires:           4
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add_32                         1
     $and_32                         1
     $mux_4                          2
     $not_2                          1
     reverseFp16                     1

=== fNToRecFN ===

   Number of wires:                 21
   Number of wire bits:            203
   Number of public wires:          13
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $add_32                         1
     $eq_2                           1
     $logic_and_1                    1
     $logic_not_1                    1
     $logic_not_2                    1
     $logic_not_3                    1
     $mux_2                          1
     $mux_3                          2
     $mux_32                         2
     $or_32                          1
     $paramod$9a454871f8f7227f8b3fac7a444c215dbee82edb\countLeadingZerosfp16      1
     $shl_4                          1
     $xor_32                         1

=== reverseFp16 ===

   Number of wires:                  2
   Number of wire bits:             20
   Number of public wires:           2
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== design hierarchy ===

   fNToRecFN                         1
     $paramod$9a454871f8f7227f8b3fac7a444c215dbee82edb\countLeadingZerosfp16      1
       reverseFp16                   1

   Number of wires:                 32
   Number of wire bits:            312
   Number of public wires:          19
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add_32                         2
     $and_32                         1
     $eq_2                           1
     $logic_and_1                    1
     $logic_not_1                    1
     $logic_not_2                    1
     $logic_not_3                    1
     $mux_2                          1
     $mux_3                          2
     $mux_32                         2
     $mux_4                          2
     $not_2                          1
     $or_32                          1
     $shl_4                          1
     $xor_32                         1

