Timing Analyzer report for DE2_Clock
Sat Dec 31 21:36:43 2005
Version 5.0 Build 168 06/22/2005 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk_50Mhz'
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic       
functions, and any output files any of the foregoing           
(including device programming or simulation files), and any    
associated documentation or information are expressly subject  
to the terms and conditions of the Altera Program License      
Subscription Agreement, Altera MegaCore Function License       
Agreement, or other applicable license agreement, including,   
without limitation, that your use is for the sole purpose of   
programming logic devices manufactured by Altera and sold by   
Altera or its authorized distributors.  Please refer to the    
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                             ;
+------------------------------+-------+---------------+----------------------------------+--------------+--------------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From         ; To                 ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------+--------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.068 ns                         ; reset        ; CLK_COUNT_400HZ[0] ;            ; clk_50Mhz ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 14.717 ns                        ; BCD_SECD0[0] ; SEC_LED            ; clk_50Mhz  ;           ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 9.715 ns                         ; reset        ; RESET_LED          ;            ;           ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.582 ns                        ; reset        ; CLK_COUNT_10HZ[6]  ;            ; clk_50Mhz ; 0            ;
; Clock Setup: 'clk_50Mhz'     ; N/A   ; None          ; 150.76 MHz ( period = 6.633 ns ) ; BCD_MIND0[2] ; DATA_BUS_VALUE[2]  ; clk_50Mhz  ; clk_50Mhz ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;              ;                    ;            ;           ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------+--------------------+------------+-----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                         ; Preliminary        ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_50Mhz       ;                    ; User Pin ; NONE             ; 0.000 ns      ; 0.000 ns     ; NONE     ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_50Mhz'                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                ; To                  ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 150.76 MHz ( period = 6.633 ns )                    ; BCD_MIND0[2]        ; DATA_BUS_VALUE[2]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.270 ns                ;
; N/A                                     ; 161.47 MHz ( period = 6.193 ns )                    ; BCD_HRD1[1]         ; DATA_BUS_VALUE[1]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.831 ns                ;
; N/A                                     ; 163.88 MHz ( period = 6.102 ns )                    ; BCD_SECD0[1]        ; DATA_BUS_VALUE[1]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.742 ns                ;
; N/A                                     ; 165.98 MHz ( period = 6.025 ns )                    ; BCD_SECD0[2]        ; DATA_BUS_VALUE[2]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.672 ns                ;
; N/A                                     ; 172.41 MHz ( period = 5.800 ns )                    ; BCD_SECD1[1]        ; DATA_BUS_VALUE[1]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.431 ns                ;
; N/A                                     ; 174.46 MHz ( period = 5.732 ns )                    ; BCD_TSEC[3]         ; DATA_BUS_VALUE[3]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.365 ns                ;
; N/A                                     ; 178.13 MHz ( period = 5.614 ns )                    ; BCD_MIND0[1]        ; DATA_BUS_VALUE[1]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.244 ns                ;
; N/A                                     ; 180.96 MHz ( period = 5.526 ns )                    ; BCD_HRD1[3]         ; DATA_BUS_VALUE[3]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.164 ns                ;
; N/A                                     ; 183.99 MHz ( period = 5.435 ns )                    ; BCD_MIND1[2]        ; DATA_BUS_VALUE[2]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.085 ns                ;
; N/A                                     ; 184.50 MHz ( period = 5.420 ns )                    ; BCD_MIND0[3]        ; DATA_BUS_VALUE[3]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.050 ns                ;
; N/A                                     ; 184.91 MHz ( period = 5.408 ns )                    ; BCD_SECD0[0]        ; DATA_BUS_VALUE[0]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.056 ns                ;
; N/A                                     ; 185.22 MHz ( period = 5.399 ns )                    ; BCD_HRD0[3]         ; DATA_BUS_VALUE[3]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.037 ns                ;
; N/A                                     ; 185.46 MHz ( period = 5.392 ns )                    ; BCD_MIND0[0]        ; DATA_BUS_VALUE[0]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.030 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; BCD_SECD0[3]        ; DATA_BUS_VALUE[3]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.014 ns                ;
; N/A                                     ; 188.15 MHz ( period = 5.315 ns )                    ; BCD_MIND1[0]        ; DATA_BUS_VALUE[0]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 1.966 ns                ;
; N/A                                     ; 188.18 MHz ( period = 5.314 ns )                    ; BCD_HRD0[2]         ; DATA_BUS_VALUE[2]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 1.959 ns                ;
; N/A                                     ; 188.50 MHz ( period = 5.305 ns )                    ; BCD_SECD1[0]        ; DATA_BUS_VALUE[0]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 1.952 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; BCD_HRD0[1]         ; DATA_BUS_VALUE[1]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 1.852 ns                ;
; N/A                                     ; 192.86 MHz ( period = 5.185 ns )                    ; BCD_HRD1[0]         ; DATA_BUS_VALUE[0]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 1.831 ns                ;
; N/A                                     ; 195.50 MHz ( period = 5.115 ns )                    ; BCD_HRD1[2]         ; DATA_BUS_VALUE[2]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 1.760 ns                ;
; N/A                                     ; 198.93 MHz ( period = 5.027 ns )                    ; BCD_TSEC[1]         ; DATA_BUS_VALUE[1]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 1.660 ns                ;
; N/A                                     ; 202.51 MHz ( period = 4.938 ns )                    ; BCD_SECD1[2]        ; DATA_BUS_VALUE[2]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 1.576 ns                ;
; N/A                                     ; 204.92 MHz ( period = 4.880 ns )                    ; BCD_TSEC[2]         ; DATA_BUS_VALUE[2]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 1.520 ns                ;
; N/A                                     ; 205.51 MHz ( period = 4.866 ns )                    ; BCD_TSEC[0]         ; DATA_BUS_VALUE[0]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 1.507 ns                ;
; N/A                                     ; 208.86 MHz ( period = 4.788 ns )                    ; BCD_HRD0[0]         ; DATA_BUS_VALUE[0]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 1.434 ns                ;
; N/A                                     ; 215.56 MHz ( period = 4.639 ns )                    ; BCD_MIND1[1]        ; DATA_BUS_VALUE[1]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 1.282 ns                ;
; N/A                                     ; 218.39 MHz ( period = 4.579 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[0]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; 218.39 MHz ( period = 4.579 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[1]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; 218.39 MHz ( period = 4.579 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[8]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; 218.39 MHz ( period = 4.579 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[6]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; 218.39 MHz ( period = 4.579 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[7]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; 218.39 MHz ( period = 4.579 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[5]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; 218.39 MHz ( period = 4.579 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[4]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; 218.39 MHz ( period = 4.579 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[3]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; 218.39 MHz ( period = 4.579 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[2]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; 218.39 MHz ( period = 4.579 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[9]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; 220.17 MHz ( period = 4.542 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[0]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.323 ns                ;
; N/A                                     ; 220.17 MHz ( period = 4.542 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[1]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.323 ns                ;
; N/A                                     ; 220.17 MHz ( period = 4.542 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[8]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.323 ns                ;
; N/A                                     ; 220.17 MHz ( period = 4.542 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[6]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.323 ns                ;
; N/A                                     ; 220.17 MHz ( period = 4.542 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[7]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.323 ns                ;
; N/A                                     ; 220.17 MHz ( period = 4.542 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[5]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.323 ns                ;
; N/A                                     ; 220.17 MHz ( period = 4.542 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[4]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.323 ns                ;
; N/A                                     ; 220.17 MHz ( period = 4.542 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[3]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.323 ns                ;
; N/A                                     ; 220.17 MHz ( period = 4.542 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[2]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.323 ns                ;
; N/A                                     ; 220.17 MHz ( period = 4.542 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[9]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.323 ns                ;
; N/A                                     ; 226.30 MHz ( period = 4.419 ns )                    ; state.write_char3   ; DATA_BUS_VALUE[3]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.186 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[0]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[1]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[8]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[6]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[7]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[5]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[4]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[3]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[2]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[9]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 234.58 MHz ( period = 4.263 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[0]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.044 ns                ;
; N/A                                     ; 234.58 MHz ( period = 4.263 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[1]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.044 ns                ;
; N/A                                     ; 234.58 MHz ( period = 4.263 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[8]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.044 ns                ;
; N/A                                     ; 234.58 MHz ( period = 4.263 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[6]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.044 ns                ;
; N/A                                     ; 234.58 MHz ( period = 4.263 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[7]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.044 ns                ;
; N/A                                     ; 234.58 MHz ( period = 4.263 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[5]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.044 ns                ;
; N/A                                     ; 234.58 MHz ( period = 4.263 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[4]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.044 ns                ;
; N/A                                     ; 234.58 MHz ( period = 4.263 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[3]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.044 ns                ;
; N/A                                     ; 234.58 MHz ( period = 4.263 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[2]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.044 ns                ;
; N/A                                     ; 234.58 MHz ( period = 4.263 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[9]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 4.044 ns                ;
; N/A                                     ; 240.15 MHz ( period = 4.164 ns )                    ; state.write_char9   ; DATA_BUS_VALUE[3]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; 242.90 MHz ( period = 4.117 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.901 ns                ;
; N/A                                     ; 242.90 MHz ( period = 4.117 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.901 ns                ;
; N/A                                     ; 242.90 MHz ( period = 4.117 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.901 ns                ;
; N/A                                     ; 242.90 MHz ( period = 4.117 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.901 ns                ;
; N/A                                     ; 242.90 MHz ( period = 4.117 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.901 ns                ;
; N/A                                     ; 242.90 MHz ( period = 4.117 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.901 ns                ;
; N/A                                     ; 242.90 MHz ( period = 4.117 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.901 ns                ;
; N/A                                     ; 242.90 MHz ( period = 4.117 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.901 ns                ;
; N/A                                     ; 242.90 MHz ( period = 4.117 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.901 ns                ;
; N/A                                     ; 242.90 MHz ( period = 4.117 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.901 ns                ;
; N/A                                     ; 245.10 MHz ( period = 4.080 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.864 ns                ;
; N/A                                     ; 245.10 MHz ( period = 4.080 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.864 ns                ;
; N/A                                     ; 245.10 MHz ( period = 4.080 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.864 ns                ;
; N/A                                     ; 245.10 MHz ( period = 4.080 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.864 ns                ;
; N/A                                     ; 245.10 MHz ( period = 4.080 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.864 ns                ;
; N/A                                     ; 245.10 MHz ( period = 4.080 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.864 ns                ;
; N/A                                     ; 245.10 MHz ( period = 4.080 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.864 ns                ;
; N/A                                     ; 245.10 MHz ( period = 4.080 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.864 ns                ;
; N/A                                     ; 245.10 MHz ( period = 4.080 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.864 ns                ;
; N/A                                     ; 245.10 MHz ( period = 4.080 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.864 ns                ;
; N/A                                     ; 247.65 MHz ( period = 4.038 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[0]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.819 ns                ;
; N/A                                     ; 247.65 MHz ( period = 4.038 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[1]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.819 ns                ;
; N/A                                     ; 247.65 MHz ( period = 4.038 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[8]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.819 ns                ;
; N/A                                     ; 247.65 MHz ( period = 4.038 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[6]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.819 ns                ;
; N/A                                     ; 247.65 MHz ( period = 4.038 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[7]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.819 ns                ;
; N/A                                     ; 247.65 MHz ( period = 4.038 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[5]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.819 ns                ;
; N/A                                     ; 247.65 MHz ( period = 4.038 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[4]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.819 ns                ;
; N/A                                     ; 247.65 MHz ( period = 4.038 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[3]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.819 ns                ;
; N/A                                     ; 247.65 MHz ( period = 4.038 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[2]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.819 ns                ;
; N/A                                     ; 247.65 MHz ( period = 4.038 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[9]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.819 ns                ;
; N/A                                     ; 254.26 MHz ( period = 3.933 ns )                    ; state.hold          ; DATA_BUS_VALUE[2]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.721 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.709 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.709 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.709 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.709 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.709 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.709 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.709 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.709 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.709 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.709 ns                ;
; N/A                                     ; 257.20 MHz ( period = 3.888 ns )                    ; BCD_TSEC[3]         ; BCD_HRD1[1]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.664 ns                ;
; N/A                                     ; 258.40 MHz ( period = 3.870 ns )                    ; BCD_HRD1[2]         ; BCD_HRD1[1]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[0]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.646 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[1]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.646 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[8]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.646 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[6]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.646 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[7]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.646 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[5]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.646 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[4]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.646 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[3]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.646 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[2]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.646 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[9]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.646 ns                ;
; N/A                                     ; 258.93 MHz ( period = 3.862 ns )                    ; BCD_SECD1[1]        ; BCD_HRD1[1]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.636 ns                ;
; N/A                                     ; 259.81 MHz ( period = 3.849 ns )                    ; BCD_TSEC[1]         ; BCD_HRD1[1]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.01 MHz ( period = 3.846 ns )                    ; state.write_char3   ; DATA_BUS_VALUE[1]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.613 ns                ;
; N/A                                     ; 260.15 MHz ( period = 3.844 ns )                    ; BCD_HRD0[3]         ; BCD_HRD1[1]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.15 MHz ( period = 3.844 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[0]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.15 MHz ( period = 3.844 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[1]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.15 MHz ( period = 3.844 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[8]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.15 MHz ( period = 3.844 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[6]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.15 MHz ( period = 3.844 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[7]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.15 MHz ( period = 3.844 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[5]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.15 MHz ( period = 3.844 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[4]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.15 MHz ( period = 3.844 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[3]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.15 MHz ( period = 3.844 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[2]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.15 MHz ( period = 3.844 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[9]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 261.78 MHz ( period = 3.820 ns )                    ; BCD_MIND0[3]        ; BCD_HRD1[1]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 261.85 MHz ( period = 3.819 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[0]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; 261.85 MHz ( period = 3.819 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[1]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; 261.85 MHz ( period = 3.819 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[8]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; 261.85 MHz ( period = 3.819 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[6]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; 261.85 MHz ( period = 3.819 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[7]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; 261.85 MHz ( period = 3.819 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[5]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; 261.85 MHz ( period = 3.819 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[4]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; 261.85 MHz ( period = 3.819 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[3]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; 261.85 MHz ( period = 3.819 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[2]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; 261.85 MHz ( period = 3.819 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[9]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; 263.09 MHz ( period = 3.801 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.585 ns                ;
; N/A                                     ; 263.09 MHz ( period = 3.801 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.585 ns                ;
; N/A                                     ; 263.09 MHz ( period = 3.801 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.585 ns                ;
; N/A                                     ; 263.09 MHz ( period = 3.801 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.585 ns                ;
; N/A                                     ; 263.09 MHz ( period = 3.801 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.585 ns                ;
; N/A                                     ; 263.09 MHz ( period = 3.801 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.585 ns                ;
; N/A                                     ; 263.09 MHz ( period = 3.801 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.585 ns                ;
; N/A                                     ; 263.09 MHz ( period = 3.801 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.585 ns                ;
; N/A                                     ; 263.09 MHz ( period = 3.801 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.585 ns                ;
; N/A                                     ; 263.09 MHz ( period = 3.801 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.585 ns                ;
; N/A                                     ; 263.30 MHz ( period = 3.798 ns )                    ; state.hold          ; DATA_BUS_VALUE[0]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.587 ns                ;
; N/A                                     ; 263.78 MHz ( period = 3.791 ns )                    ; BCD_TSEC[3]         ; BCD_HRD1[3]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.567 ns                ;
; N/A                                     ; 263.92 MHz ( period = 3.789 ns )                    ; BCD_TSEC[3]         ; BCD_HRD1[2]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.565 ns                ;
; N/A                                     ; 264.20 MHz ( period = 3.785 ns )                    ; state.write_char3   ; LCD_RS~reg0         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.559 ns                ;
; N/A                                     ; 264.76 MHz ( period = 3.777 ns )                    ; BCD_HRD1[2]         ; BCD_HRD1[3]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.558 ns                ;
; N/A                                     ; 264.90 MHz ( period = 3.775 ns )                    ; BCD_HRD1[2]         ; BCD_HRD1[2]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.556 ns                ;
; N/A                                     ; 265.60 MHz ( period = 3.765 ns )                    ; BCD_SECD1[1]        ; BCD_HRD1[3]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.539 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; BCD_SECD1[1]        ; BCD_HRD1[2]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.537 ns                ;
; N/A                                     ; 266.52 MHz ( period = 3.752 ns )                    ; BCD_TSEC[1]         ; BCD_HRD1[3]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.528 ns                ;
; N/A                                     ; 266.60 MHz ( period = 3.751 ns )                    ; BCD_HRD0[3]         ; BCD_HRD1[3]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.532 ns                ;
; N/A                                     ; 266.67 MHz ( period = 3.750 ns )                    ; BCD_TSEC[1]         ; BCD_HRD1[2]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.526 ns                ;
; N/A                                     ; 266.74 MHz ( period = 3.749 ns )                    ; BCD_HRD0[3]         ; BCD_HRD1[2]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.530 ns                ;
; N/A                                     ; 267.45 MHz ( period = 3.739 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[0]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.520 ns                ;
; N/A                                     ; 267.45 MHz ( period = 3.739 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[1]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.520 ns                ;
; N/A                                     ; 267.45 MHz ( period = 3.739 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[8]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.520 ns                ;
; N/A                                     ; 267.45 MHz ( period = 3.739 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[6]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.520 ns                ;
; N/A                                     ; 267.45 MHz ( period = 3.739 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[7]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.520 ns                ;
; N/A                                     ; 267.45 MHz ( period = 3.739 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[5]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.520 ns                ;
; N/A                                     ; 267.45 MHz ( period = 3.739 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[4]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.520 ns                ;
; N/A                                     ; 267.45 MHz ( period = 3.739 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[3]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.520 ns                ;
; N/A                                     ; 267.45 MHz ( period = 3.739 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[2]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.520 ns                ;
; N/A                                     ; 267.45 MHz ( period = 3.739 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[9]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.520 ns                ;
; N/A                                     ; 268.53 MHz ( period = 3.724 ns )                    ; BCD_TSEC[3]         ; BCD_HRD0[1]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.500 ns                ;
; N/A                                     ; 268.53 MHz ( period = 3.724 ns )                    ; BCD_TSEC[3]         ; BCD_HRD0[2]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.500 ns                ;
; N/A                                     ; 268.53 MHz ( period = 3.724 ns )                    ; BCD_TSEC[3]         ; BCD_HRD0[3]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.500 ns                ;
; N/A                                     ; 268.53 MHz ( period = 3.724 ns )                    ; BCD_TSEC[3]         ; BCD_HRD0[0]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.500 ns                ;
; N/A                                     ; 268.60 MHz ( period = 3.723 ns )                    ; BCD_MIND0[3]        ; BCD_HRD1[3]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.496 ns                ;
; N/A                                     ; 268.74 MHz ( period = 3.721 ns )                    ; BCD_MIND0[3]        ; BCD_HRD1[2]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.494 ns                ;
; N/A                                     ; 268.82 MHz ( period = 3.720 ns )                    ; BCD_HRD0[2]         ; BCD_HRD1[1]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.501 ns                ;
; N/A                                     ; 269.25 MHz ( period = 3.714 ns )                    ; BCD_SECD1[2]        ; BCD_HRD1[1]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.488 ns                ;
; N/A                                     ; 270.12 MHz ( period = 3.702 ns )                    ; BCD_TSEC[0]         ; BCD_HRD1[1]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; BCD_SECD1[1]        ; BCD_HRD0[1]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; BCD_SECD1[1]        ; BCD_HRD0[2]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; BCD_SECD1[1]        ; BCD_HRD0[3]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; BCD_SECD1[1]        ; BCD_HRD0[0]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 271.08 MHz ( period = 3.689 ns )                    ; BCD_SECD0[2]        ; BCD_HRD1[1]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 271.37 MHz ( period = 3.685 ns )                    ; BCD_TSEC[1]         ; BCD_HRD0[1]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.461 ns                ;
; N/A                                     ; 271.37 MHz ( period = 3.685 ns )                    ; BCD_TSEC[1]         ; BCD_HRD0[2]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.461 ns                ;
; N/A                                     ; 271.37 MHz ( period = 3.685 ns )                    ; BCD_TSEC[1]         ; BCD_HRD0[3]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.461 ns                ;
; N/A                                     ; 271.37 MHz ( period = 3.685 ns )                    ; BCD_TSEC[1]         ; BCD_HRD0[0]         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.461 ns                ;
; N/A                                     ; 271.81 MHz ( period = 3.679 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[5]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.457 ns                ;
; N/A                                     ; 271.81 MHz ( period = 3.679 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[4]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.457 ns                ;
; N/A                                     ; 271.81 MHz ( period = 3.679 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[3]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.457 ns                ;
; N/A                                     ; 271.81 MHz ( period = 3.679 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[2]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.457 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                     ;                     ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; tsu                                                                         ;
+-------+--------------+------------+-------+---------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                  ; To Clock  ;
+-------+--------------+------------+-------+---------------------+-----------+
; N/A   ; None         ; 6.068 ns   ; reset ; CLK_COUNT_400HZ[9]  ; clk_50Mhz ;
; N/A   ; None         ; 6.068 ns   ; reset ; CLK_COUNT_400HZ[2]  ; clk_50Mhz ;
; N/A   ; None         ; 6.068 ns   ; reset ; CLK_COUNT_400HZ[3]  ; clk_50Mhz ;
; N/A   ; None         ; 6.068 ns   ; reset ; CLK_COUNT_400HZ[4]  ; clk_50Mhz ;
; N/A   ; None         ; 6.068 ns   ; reset ; CLK_COUNT_400HZ[5]  ; clk_50Mhz ;
; N/A   ; None         ; 6.068 ns   ; reset ; CLK_COUNT_400HZ[7]  ; clk_50Mhz ;
; N/A   ; None         ; 6.068 ns   ; reset ; CLK_COUNT_400HZ[6]  ; clk_50Mhz ;
; N/A   ; None         ; 6.068 ns   ; reset ; CLK_COUNT_400HZ[8]  ; clk_50Mhz ;
; N/A   ; None         ; 6.068 ns   ; reset ; CLK_COUNT_400HZ[1]  ; clk_50Mhz ;
; N/A   ; None         ; 6.068 ns   ; reset ; CLK_COUNT_400HZ[0]  ; clk_50Mhz ;
; N/A   ; None         ; 5.606 ns   ; reset ; CLK_COUNT_400HZ[15] ; clk_50Mhz ;
; N/A   ; None         ; 5.606 ns   ; reset ; CLK_COUNT_400HZ[14] ; clk_50Mhz ;
; N/A   ; None         ; 5.606 ns   ; reset ; CLK_COUNT_400HZ[16] ; clk_50Mhz ;
; N/A   ; None         ; 5.606 ns   ; reset ; CLK_COUNT_400HZ[17] ; clk_50Mhz ;
; N/A   ; None         ; 5.606 ns   ; reset ; CLK_COUNT_400HZ[18] ; clk_50Mhz ;
; N/A   ; None         ; 5.606 ns   ; reset ; CLK_COUNT_400HZ[19] ; clk_50Mhz ;
; N/A   ; None         ; 5.606 ns   ; reset ; CLK_COUNT_400HZ[13] ; clk_50Mhz ;
; N/A   ; None         ; 5.606 ns   ; reset ; CLK_COUNT_400HZ[10] ; clk_50Mhz ;
; N/A   ; None         ; 5.606 ns   ; reset ; CLK_COUNT_400HZ[12] ; clk_50Mhz ;
; N/A   ; None         ; 5.606 ns   ; reset ; CLK_COUNT_400HZ[11] ; clk_50Mhz ;
; N/A   ; None         ; 4.694 ns   ; reset ; CLK_400HZ           ; clk_50Mhz ;
; N/A   ; None         ; 2.238 ns   ; reset ; CLK_10HZ            ; clk_50Mhz ;
; N/A   ; None         ; 1.716 ns   ; reset ; CLK_COUNT_10HZ[4]   ; clk_50Mhz ;
; N/A   ; None         ; 1.716 ns   ; reset ; CLK_COUNT_10HZ[5]   ; clk_50Mhz ;
; N/A   ; None         ; 1.716 ns   ; reset ; CLK_COUNT_10HZ[1]   ; clk_50Mhz ;
; N/A   ; None         ; 1.716 ns   ; reset ; CLK_COUNT_10HZ[2]   ; clk_50Mhz ;
; N/A   ; None         ; 1.716 ns   ; reset ; CLK_COUNT_10HZ[0]   ; clk_50Mhz ;
; N/A   ; None         ; 1.716 ns   ; reset ; CLK_COUNT_10HZ[3]   ; clk_50Mhz ;
; N/A   ; None         ; 1.716 ns   ; reset ; CLK_COUNT_10HZ[7]   ; clk_50Mhz ;
; N/A   ; None         ; 1.716 ns   ; reset ; CLK_COUNT_10HZ[6]   ; clk_50Mhz ;
+-------+--------------+------------+-------+---------------------+-----------+


+----------------------------------------------------------------------------------+
; tco                                                                              ;
+-------+--------------+------------+-------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From              ; To          ; From Clock ;
+-------+--------------+------------+-------------------+-------------+------------+
; N/A   ; None         ; 14.717 ns  ; BCD_SECD0[0]      ; SEC_LED     ; clk_50Mhz  ;
; N/A   ; None         ; 9.398 ns   ; DATA_BUS_VALUE[0] ; DATA_BUS[0] ; clk_50Mhz  ;
; N/A   ; None         ; 9.396 ns   ; DATA_BUS_VALUE[7] ; DATA_BUS[7] ; clk_50Mhz  ;
; N/A   ; None         ; 9.229 ns   ; DATA_BUS_VALUE[2] ; DATA_BUS[2] ; clk_50Mhz  ;
; N/A   ; None         ; 9.130 ns   ; LCD_E~reg0        ; LCD_E       ; clk_50Mhz  ;
; N/A   ; None         ; 9.121 ns   ; DATA_BUS_VALUE[3] ; DATA_BUS[3] ; clk_50Mhz  ;
; N/A   ; None         ; 9.121 ns   ; DATA_BUS_VALUE[1] ; DATA_BUS[1] ; clk_50Mhz  ;
; N/A   ; None         ; 8.938 ns   ; LCD_RS~reg0       ; LCD_RS      ; clk_50Mhz  ;
; N/A   ; None         ; 8.937 ns   ; DATA_BUS_VALUE[5] ; DATA_BUS[5] ; clk_50Mhz  ;
; N/A   ; None         ; 8.937 ns   ; DATA_BUS_VALUE[4] ; DATA_BUS[4] ; clk_50Mhz  ;
+-------+--------------+------------+-------------------+-------------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+-------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To        ;
+-------+-------------------+-----------------+-------+-----------+
; N/A   ; None              ; 9.715 ns        ; reset ; RESET_LED ;
+-------+-------------------+-----------------+-------+-----------+


+-----------------------------------------------------------------------------------+
; th                                                                                ;
+---------------+-------------+-----------+-------+---------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                  ; To Clock  ;
+---------------+-------------+-----------+-------+---------------------+-----------+
; N/A           ; None        ; -1.582 ns ; reset ; CLK_COUNT_10HZ[4]   ; clk_50Mhz ;
; N/A           ; None        ; -1.582 ns ; reset ; CLK_COUNT_10HZ[5]   ; clk_50Mhz ;
; N/A           ; None        ; -1.582 ns ; reset ; CLK_COUNT_10HZ[1]   ; clk_50Mhz ;
; N/A           ; None        ; -1.582 ns ; reset ; CLK_COUNT_10HZ[2]   ; clk_50Mhz ;
; N/A           ; None        ; -1.582 ns ; reset ; CLK_COUNT_10HZ[0]   ; clk_50Mhz ;
; N/A           ; None        ; -1.582 ns ; reset ; CLK_COUNT_10HZ[3]   ; clk_50Mhz ;
; N/A           ; None        ; -1.582 ns ; reset ; CLK_COUNT_10HZ[7]   ; clk_50Mhz ;
; N/A           ; None        ; -1.582 ns ; reset ; CLK_COUNT_10HZ[6]   ; clk_50Mhz ;
; N/A           ; None        ; -2.104 ns ; reset ; CLK_10HZ            ; clk_50Mhz ;
; N/A           ; None        ; -4.560 ns ; reset ; CLK_400HZ           ; clk_50Mhz ;
; N/A           ; None        ; -5.472 ns ; reset ; CLK_COUNT_400HZ[15] ; clk_50Mhz ;
; N/A           ; None        ; -5.472 ns ; reset ; CLK_COUNT_400HZ[14] ; clk_50Mhz ;
; N/A           ; None        ; -5.472 ns ; reset ; CLK_COUNT_400HZ[16] ; clk_50Mhz ;
; N/A           ; None        ; -5.472 ns ; reset ; CLK_COUNT_400HZ[17] ; clk_50Mhz ;
; N/A           ; None        ; -5.472 ns ; reset ; CLK_COUNT_400HZ[18] ; clk_50Mhz ;
; N/A           ; None        ; -5.472 ns ; reset ; CLK_COUNT_400HZ[19] ; clk_50Mhz ;
; N/A           ; None        ; -5.472 ns ; reset ; CLK_COUNT_400HZ[13] ; clk_50Mhz ;
; N/A           ; None        ; -5.472 ns ; reset ; CLK_COUNT_400HZ[10] ; clk_50Mhz ;
; N/A           ; None        ; -5.472 ns ; reset ; CLK_COUNT_400HZ[12] ; clk_50Mhz ;
; N/A           ; None        ; -5.472 ns ; reset ; CLK_COUNT_400HZ[11] ; clk_50Mhz ;
; N/A           ; None        ; -5.934 ns ; reset ; CLK_COUNT_400HZ[9]  ; clk_50Mhz ;
; N/A           ; None        ; -5.934 ns ; reset ; CLK_COUNT_400HZ[2]  ; clk_50Mhz ;
; N/A           ; None        ; -5.934 ns ; reset ; CLK_COUNT_400HZ[3]  ; clk_50Mhz ;
; N/A           ; None        ; -5.934 ns ; reset ; CLK_COUNT_400HZ[4]  ; clk_50Mhz ;
; N/A           ; None        ; -5.934 ns ; reset ; CLK_COUNT_400HZ[5]  ; clk_50Mhz ;
; N/A           ; None        ; -5.934 ns ; reset ; CLK_COUNT_400HZ[7]  ; clk_50Mhz ;
; N/A           ; None        ; -5.934 ns ; reset ; CLK_COUNT_400HZ[6]  ; clk_50Mhz ;
; N/A           ; None        ; -5.934 ns ; reset ; CLK_COUNT_400HZ[8]  ; clk_50Mhz ;
; N/A           ; None        ; -5.934 ns ; reset ; CLK_COUNT_400HZ[1]  ; clk_50Mhz ;
; N/A           ; None        ; -5.934 ns ; reset ; CLK_COUNT_400HZ[0]  ; clk_50Mhz ;
+---------------+-------------+-----------+-------+---------------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.0 Build 168 06/22/2005 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Dec 31 21:36:43 2005
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_Clock -c DE2_Clock --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_50Mhz" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "CLK_10HZ" as buffer
    Info: Detected ripple clock "CLK_400HZ" as buffer
Info: Clock "clk_50Mhz" has Internal fmax of 150.76 MHz between source register "BCD_MIND0[2]" and destination register "DATA_BUS_VALUE[2]" (period= 6.633 ns)
    Info: + Longest register to register delay is 3.270 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y24_N23; Fanout = 5; REG Node = 'BCD_MIND0[2]'
        Info: 2: + IC(1.007 ns) + CELL(0.280 ns) = 1.287 ns; Loc. = LCCOMB_X1_Y25_N6; Fanout = 1; COMB Node = 'Select~1631'
        Info: 3: + IC(0.273 ns) + CELL(0.447 ns) = 2.007 ns; Loc. = LCCOMB_X1_Y25_N30; Fanout = 1; COMB Node = 'Select~1632'
        Info: 4: + IC(0.730 ns) + CELL(0.447 ns) = 3.184 ns; Loc. = LCCOMB_X1_Y25_N4; Fanout = 1; COMB Node = 'Select~1634'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.270 ns; Loc. = LCFF_X1_Y25_N5; Fanout = 2; REG Node = 'DATA_BUS_VALUE[2]'
        Info: Total cell delay = 1.260 ns ( 38.53 % )
        Info: Total interconnect delay = 2.010 ns ( 61.47 % )
    Info: - Smallest clock skew is -3.144 ns
        Info: + Shortest clock path from clock "clk_50Mhz" to destination register is 5.753 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_50Mhz'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.063 ns; Loc. = CLKCTRL_G2; Fanout = 21; COMB Node = 'clk_50Mhz~clkctrl'
            Info: 3: + IC(1.052 ns) + CELL(0.803 ns) = 2.918 ns; Loc. = LCFF_X46_Y3_N17; Fanout = 2; REG Node = 'CLK_400HZ'
            Info: 4: + IC(1.287 ns) + CELL(0.000 ns) = 4.205 ns; Loc. = CLKCTRL_G13; Fanout = 57; COMB Node = 'CLK_400HZ~clkctrl'
            Info: 5: + IC(1.000 ns) + CELL(0.548 ns) = 5.753 ns; Loc. = LCFF_X1_Y25_N5; Fanout = 2; REG Node = 'DATA_BUS_VALUE[2]'
            Info: Total cell delay = 2.296 ns ( 39.91 % )
            Info: Total interconnect delay = 3.457 ns ( 60.09 % )
        Info: - Longest clock path from clock "clk_50Mhz" to source register is 8.897 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_50Mhz'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.063 ns; Loc. = CLKCTRL_G2; Fanout = 21; COMB Node = 'clk_50Mhz~clkctrl'
            Info: 3: + IC(1.052 ns) + CELL(0.803 ns) = 2.918 ns; Loc. = LCFF_X46_Y3_N17; Fanout = 2; REG Node = 'CLK_400HZ'
            Info: 4: + IC(1.287 ns) + CELL(0.000 ns) = 4.205 ns; Loc. = CLKCTRL_G13; Fanout = 57; COMB Node = 'CLK_400HZ~clkctrl'
            Info: 5: + IC(1.041 ns) + CELL(0.803 ns) = 6.049 ns; Loc. = LCFF_X46_Y3_N13; Fanout = 2; REG Node = 'CLK_10HZ'
            Info: 6: + IC(1.292 ns) + CELL(0.000 ns) = 7.341 ns; Loc. = CLKCTRL_G15; Fanout = 26; COMB Node = 'CLK_10HZ~clkctrl'
            Info: 7: + IC(1.008 ns) + CELL(0.548 ns) = 8.897 ns; Loc. = LCFF_X2_Y24_N23; Fanout = 5; REG Node = 'BCD_MIND0[2]'
            Info: Total cell delay = 3.099 ns ( 34.83 % )
            Info: Total interconnect delay = 5.798 ns ( 65.17 % )
    Info: + Micro clock to output delay of source is 0.255 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "CLK_COUNT_400HZ[9]" (data pin = "reset", clock pin = "clk_50Mhz") is 6.068 ns
    Info: + Longest pin to register delay is 8.765 ns
        Info: 1: + IC(0.000 ns) + CELL(0.805 ns) = 0.805 ns; Loc. = PIN_P23; Fanout = 13; PIN Node = 'reset'
        Info: 2: + IC(6.300 ns) + CELL(0.428 ns) = 7.533 ns; Loc. = LCCOMB_X47_Y3_N24; Fanout = 20; COMB Node = 'CLK_COUNT_400HZ[0]~373'
        Info: 3: + IC(0.712 ns) + CELL(0.520 ns) = 8.765 ns; Loc. = LCFF_X47_Y4_N31; Fanout = 3; REG Node = 'CLK_COUNT_400HZ[9]'
        Info: Total cell delay = 1.753 ns ( 20.00 % )
        Info: Total interconnect delay = 7.012 ns ( 80.00 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk_50Mhz" to destination register is 2.661 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_50Mhz'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.063 ns; Loc. = CLKCTRL_G2; Fanout = 21; COMB Node = 'clk_50Mhz~clkctrl'
        Info: 3: + IC(1.050 ns) + CELL(0.548 ns) = 2.661 ns; Loc. = LCFF_X47_Y4_N31; Fanout = 3; REG Node = 'CLK_COUNT_400HZ[9]'
        Info: Total cell delay = 1.493 ns ( 56.11 % )
        Info: Total interconnect delay = 1.168 ns ( 43.89 % )
Info: tco from clock "clk_50Mhz" to destination pin "SEC_LED" through register "BCD_SECD0[0]" is 14.717 ns
    Info: + Longest clock path from clock "clk_50Mhz" to source register is 8.887 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_50Mhz'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.063 ns; Loc. = CLKCTRL_G2; Fanout = 21; COMB Node = 'clk_50Mhz~clkctrl'
        Info: 3: + IC(1.052 ns) + CELL(0.803 ns) = 2.918 ns; Loc. = LCFF_X46_Y3_N17; Fanout = 2; REG Node = 'CLK_400HZ'
        Info: 4: + IC(1.287 ns) + CELL(0.000 ns) = 4.205 ns; Loc. = CLKCTRL_G13; Fanout = 57; COMB Node = 'CLK_400HZ~clkctrl'
        Info: 5: + IC(1.041 ns) + CELL(0.803 ns) = 6.049 ns; Loc. = LCFF_X46_Y3_N13; Fanout = 2; REG Node = 'CLK_10HZ'
        Info: 6: + IC(1.292 ns) + CELL(0.000 ns) = 7.341 ns; Loc. = CLKCTRL_G15; Fanout = 26; COMB Node = 'CLK_10HZ~clkctrl'
        Info: 7: + IC(0.998 ns) + CELL(0.548 ns) = 8.887 ns; Loc. = LCFF_X1_Y25_N13; Fanout = 7; REG Node = 'BCD_SECD0[0]'
        Info: Total cell delay = 3.099 ns ( 34.87 % )
        Info: Total interconnect delay = 5.788 ns ( 65.13 % )
    Info: + Micro clock to output delay of source is 0.255 ns
    Info: + Longest register to pin delay is 5.575 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y25_N13; Fanout = 7; REG Node = 'BCD_SECD0[0]'
        Info: 2: + IC(3.037 ns) + CELL(2.538 ns) = 5.575 ns; Loc. = PIN_AD12; Fanout = 0; PIN Node = 'SEC_LED'
        Info: Total cell delay = 2.538 ns ( 45.52 % )
        Info: Total interconnect delay = 3.037 ns ( 54.48 % )
Info: Longest tpd from source pin "reset" to destination pin "RESET_LED" is 9.715 ns
    Info: 1: + IC(0.000 ns) + CELL(0.805 ns) = 0.805 ns; Loc. = PIN_P23; Fanout = 13; PIN Node = 'reset'
    Info: 2: + IC(6.372 ns) + CELL(2.538 ns) = 9.715 ns; Loc. = PIN_U17; Fanout = 0; PIN Node = 'RESET_LED'
    Info: Total cell delay = 3.343 ns ( 34.41 % )
    Info: Total interconnect delay = 6.372 ns ( 65.59 % )
Info: th for register "CLK_COUNT_10HZ[4]" (data pin = "reset", clock pin = "clk_50Mhz") is -1.582 ns
    Info: + Longest clock path from clock "clk_50Mhz" to destination register is 5.793 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_50Mhz'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.063 ns; Loc. = CLKCTRL_G2; Fanout = 21; COMB Node = 'clk_50Mhz~clkctrl'
        Info: 3: + IC(1.052 ns) + CELL(0.803 ns) = 2.918 ns; Loc. = LCFF_X46_Y3_N17; Fanout = 2; REG Node = 'CLK_400HZ'
        Info: 4: + IC(1.287 ns) + CELL(0.000 ns) = 4.205 ns; Loc. = CLKCTRL_G13; Fanout = 57; COMB Node = 'CLK_400HZ~clkctrl'
        Info: 5: + IC(1.040 ns) + CELL(0.548 ns) = 5.793 ns; Loc. = LCFF_X45_Y3_N21; Fanout = 3; REG Node = 'CLK_COUNT_10HZ[4]'
        Info: Total cell delay = 2.296 ns ( 39.63 % )
        Info: Total interconnect delay = 3.497 ns ( 60.37 % )
    Info: + Micro hold delay of destination is 0.170 ns
    Info: - Shortest pin to register delay is 7.545 ns
        Info: 1: + IC(0.000 ns) + CELL(0.805 ns) = 0.805 ns; Loc. = PIN_P23; Fanout = 13; PIN Node = 'reset'
        Info: 2: + IC(6.067 ns) + CELL(0.673 ns) = 7.545 ns; Loc. = LCFF_X45_Y3_N21; Fanout = 3; REG Node = 'CLK_COUNT_10HZ[4]'
        Info: Total cell delay = 1.478 ns ( 19.59 % )
        Info: Total interconnect delay = 6.067 ns ( 80.41 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Processing ended: Sat Dec 31 21:36:43 2005
    Info: Elapsed time: 00:00:00


