# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_4.srcs/sources_1/new/AND_bv.vhd" \
"../../../../project_4.srcs/sim_1/new/and_bv_tb.vhd" \

# Do not sort compile order
nosort
