<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Mar  8 22:37:28 2018" VIVADOVERSION="2017.4">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z015" NAME="design_1" PACKAGE="clg485" SPEEDGRADE="-3"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="vid_io_in_0_active_video" SIGIS="undef"/>
    <PORT DIR="I" LEFT="95" NAME="vid_io_in_0_data" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="vid_io_in_0_field" SIGIS="undef"/>
    <PORT DIR="I" NAME="vid_io_in_0_hblank" SIGIS="undef"/>
    <PORT DIR="I" NAME="vid_io_in_0_hsync" SIGIS="undef"/>
    <PORT DIR="I" NAME="vid_io_in_0_vblank" SIGIS="undef"/>
    <PORT DIR="I" NAME="vid_io_in_0_vsync" SIGIS="undef"/>
    <PORT DIR="I" NAME="vid_io_in_1_active_video" SIGIS="undef"/>
    <PORT DIR="I" LEFT="95" NAME="vid_io_in_1_data" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="vid_io_in_1_field" SIGIS="undef"/>
    <PORT DIR="I" NAME="vid_io_in_1_hblank" SIGIS="undef"/>
    <PORT DIR="I" NAME="vid_io_in_1_hsync" SIGIS="undef"/>
    <PORT DIR="I" NAME="vid_io_in_1_vblank" SIGIS="undef"/>
    <PORT DIR="I" NAME="vid_io_in_1_vsync" SIGIS="undef"/>
    <PORT DIR="O" NAME="M_AXIS_0_tvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="M_AXIS_0_tready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="31" NAME="M_AXIS_0_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT CLKFREQUENCY="74250000" DIR="I" NAME="vid_io_in_clk_0" SIGIS="clk" SIGNAME="External_Ports_vid_io_in_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_vid_in_axi4s_0" PORT="vid_io_in_clk"/>
        <CONNECTION INSTANCE="v_vid_in_axi4s_1" PORT="vid_io_in_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="vid_io_in_ce_0" SIGIS="ce" SIGNAME="External_Ports_vid_io_in_ce_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_vid_in_axi4s_0" PORT="vid_io_in_ce"/>
        <CONNECTION INSTANCE="v_vid_in_axi4s_1" PORT="vid_io_in_ce"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="vid_io_in_reset_0" SIGIS="rst" SIGNAME="External_Ports_vid_io_in_reset_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_vid_in_axi4s_0" PORT="vid_io_in_reset"/>
        <CONNECTION INSTANCE="v_vid_in_axi4s_1" PORT="vid_io_in_reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="74250000" DIR="I" NAME="aclk_0" SIGIS="clk" SIGNAME="External_Ports_aclk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_vid_in_axi4s_0" PORT="aclk"/>
        <CONNECTION INSTANCE="v_vid_in_axi4s_1" PORT="aclk"/>
        <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="aclk"/>
        <CONNECTION INSTANCE="axis_dwidth_converter_1" PORT="aclk"/>
        <CONNECTION INSTANCE="axis_combiner_0" PORT="aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aclken_0" SIGIS="ce" SIGNAME="External_Ports_aclken_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_vid_in_axi4s_0" PORT="aclken"/>
        <CONNECTION INSTANCE="v_vid_in_axi4s_1" PORT="aclken"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aresetn_0" SIGIS="rst" SIGNAME="External_Ports_aresetn_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_vid_in_axi4s_0" PORT="aresetn"/>
        <CONNECTION INSTANCE="v_vid_in_axi4s_1" PORT="aresetn"/>
        <CONNECTION INSTANCE="axis_combiner_0" PORT="aresetn"/>
        <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="aresetn"/>
        <CONNECTION INSTANCE="axis_dwidth_converter_1" PORT="aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axis_enable_0" SIGIS="undef" SIGNAME="External_Ports_axis_enable_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_vid_in_axi4s_0" PORT="axis_enable"/>
        <CONNECTION INSTANCE="v_vid_in_axi4s_1" PORT="axis_enable"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXIS_0_tlast" SIGIS="undef"/>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_vid_io_in_0" NAME="vid_io_in_0" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="vid_io_in_0_active_video"/>
        <PORTMAP LOGICAL="DATA" PHYSICAL="vid_io_in_0_data"/>
        <PORTMAP LOGICAL="FIELD" PHYSICAL="vid_io_in_0_field"/>
        <PORTMAP LOGICAL="HBLANK" PHYSICAL="vid_io_in_0_hblank"/>
        <PORTMAP LOGICAL="HSYNC" PHYSICAL="vid_io_in_0_hsync"/>
        <PORTMAP LOGICAL="VBLANK" PHYSICAL="vid_io_in_0_vblank"/>
        <PORTMAP LOGICAL="VSYNC" PHYSICAL="vid_io_in_0_vsync"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_vid_io_in_1" NAME="vid_io_in_1" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="vid_io_in_1_active_video"/>
        <PORTMAP LOGICAL="DATA" PHYSICAL="vid_io_in_1_data"/>
        <PORTMAP LOGICAL="FIELD" PHYSICAL="vid_io_in_1_field"/>
        <PORTMAP LOGICAL="HBLANK" PHYSICAL="vid_io_in_1_hblank"/>
        <PORTMAP LOGICAL="HSYNC" PHYSICAL="vid_io_in_1_hsync"/>
        <PORTMAP LOGICAL="VBLANK" PHYSICAL="vid_io_in_1_vblank"/>
        <PORTMAP LOGICAL="VSYNC" PHYSICAL="vid_io_in_1_vsync"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axis_combiner_0_M_AXIS" NAME="M_AXIS_0" TYPE="MASTER">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="74250000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aclk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="M_AXIS_0_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="M_AXIS_0_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="M_AXIS_0_tdata"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="M_AXIS_0_tlast"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE FULLNAME="/axis_combiner_0" HWVERSION="1.1" INSTANCE="axis_combiner_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_combiner" VLNV="xilinx.com:ip:axis_combiner:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000010011"/>
        <PARAMETER NAME="C_MASTER_PORT_NUM" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SI_SLOTS" VALUE="2"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="NUM_SI" VALUE="2"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="MASTER_PORT_NUM" VALUE="0"/>
        <PARAMETER NAME="HAS_CMD_ERR" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axis_combiner_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="74250000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axis_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="axis_combiner_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_1" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axis_tready" RIGHT="0" SIGIS="undef" SIGNAME="axis_combiner_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_1" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_combiner_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_1" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axis_tlast" RIGHT="0" SIGIS="undef" SIGNAME="axis_combiner_0_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="m_axis_tlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_1" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axis_combiner_0_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="74250000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aclk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_dwidth_converter_0_M_AXIS" NAME="S00_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="74250000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aclk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_dwidth_converter_1_M_AXIS" NAME="S01_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="74250000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aclk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axis_dwidth_converter_0" HWVERSION="1.1" INSTANCE="axis_dwidth_converter_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_dwidth_converter" VLNV="xilinx.com:ip:axis_dwidth_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000010011"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="8"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="2"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_MI_TKEEP" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axis_dwidth_converter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="74250000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s_0" PORT="m_axis_video_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s_0" PORT="m_axis_video_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s_0" PORT="m_axis_video_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s_0" PORT="m_axis_video_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="axis_combiner_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_combiner_0" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="axis_combiner_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_combiner_0" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_combiner_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_combiner_0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="axis_combiner_0_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_combiner_0" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="v_vid_in_axi4s_0_video_out" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="74250000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aclk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:Y_400:1.0} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_rows_stride format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_Y {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value Y} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 8}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_dwidth_converter_0_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="74250000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aclk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axis_dwidth_converter_1" HWVERSION="1.1" INSTANCE="axis_dwidth_converter_1" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_dwidth_converter" VLNV="xilinx.com:ip:axis_dwidth_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000010011"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="8"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="2"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_MI_TKEEP" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axis_dwidth_converter_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="74250000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="axis_dwidth_converter_1_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s_1" PORT="m_axis_video_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="axis_dwidth_converter_1_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s_1" PORT="m_axis_video_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_dwidth_converter_1_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s_1" PORT="m_axis_video_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="axis_dwidth_converter_1_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s_1" PORT="m_axis_video_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="axis_combiner_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_combiner_0" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="axis_combiner_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_combiner_0" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_combiner_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_combiner_0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="axis_combiner_0_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_combiner_0" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="v_vid_in_axi4s_1_video_out" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="74250000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aclk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:Y_400:1.0} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_rows_stride format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_Y {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value Y} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 8}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_dwidth_converter_1_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="74250000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aclk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/v_vid_in_axi4s_0" HWVERSION="4.0" INSTANCE="v_vid_in_axi4s_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_vid_in_axi4s" VLNV="xilinx.com:ip:v_vid_in_axi4s:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_vid_in_axi4s;v=v4_0;d=pg043_v_vid_in_axi4s.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_PIXELS_PER_CLOCK" VALUE="8"/>
        <PARAMETER NAME="C_COMPONENTS_PER_PIXEL" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_COMPONENT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_NATIVE_COMPONENT_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_NATIVE_DATA_WIDTH" VALUE="96"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_HAS_ASYNC_CLK" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_INCLUDE_PIXEL_DROP" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_PIXEL_REMAP_420" VALUE="0"/>
        <PARAMETER NAME="C_ADDR_WIDTH_PIXEL_REMAP_420" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_v_vid_in_axi4s_0_0"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_FORMAT" VALUE="12"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="74250000" DIR="I" NAME="vid_io_in_clk" SIGIS="clk" SIGNAME="External_Ports_vid_io_in_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vid_io_in_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_io_in_ce" SIGIS="ce" SIGNAME="External_Ports_vid_io_in_ce_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vid_io_in_ce_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_io_in_reset" SIGIS="rst" SIGNAME="External_Ports_vid_io_in_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vid_io_in_reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_active_video" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_vblank" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_hblank" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_vsync" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_hsync" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_field_id" SIGIS="undef"/>
        <PORT DIR="I" LEFT="95" NAME="vid_data" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="74250000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aclken" SIGIS="ce" SIGNAME="External_Ports_aclken_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclken_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_video_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tvalid" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_video_tready" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tuser" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_video_tlast" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fid" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_active_video" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_vblank" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_hblank" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_vsync" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_hsync" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_field_id" SIGIS="undef"/>
        <PORT DIR="O" NAME="overflow" SIGIS="undef"/>
        <PORT DIR="O" NAME="underflow" SIGIS="undef"/>
        <PORT DIR="I" NAME="axis_enable" SIGIS="undef" SIGNAME="External_Ports_axis_enable_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axis_enable_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="v_vid_in_axi4s_0_video_out" NAME="video_out" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="74250000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aclk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:Y_400:1.0} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_rows_stride format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_Y {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value Y} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 8}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_video_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_video_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_video_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_video_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_video_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="vtiming_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:video_timing:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="vtd_active_video"/>
            <PORTMAP LOGICAL="FIELD" PHYSICAL="vtd_field_id"/>
            <PORTMAP LOGICAL="HBLANK" PHYSICAL="vtd_hblank"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="vtd_hsync"/>
            <PORTMAP LOGICAL="VBLANK" PHYSICAL="vtd_vblank"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="vtd_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_vid_io_in_0" NAME="vid_io_in" TYPE="TARGET" VLNV="xilinx.com:interface:vid_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="vid_active_video"/>
            <PORTMAP LOGICAL="DATA" PHYSICAL="vid_data"/>
            <PORTMAP LOGICAL="FIELD" PHYSICAL="vid_field_id"/>
            <PORTMAP LOGICAL="HBLANK" PHYSICAL="vid_hblank"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="vid_hsync"/>
            <PORTMAP LOGICAL="VBLANK" PHYSICAL="vid_vblank"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="vid_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/v_vid_in_axi4s_1" HWVERSION="4.0" INSTANCE="v_vid_in_axi4s_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_vid_in_axi4s" VLNV="xilinx.com:ip:v_vid_in_axi4s:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_vid_in_axi4s;v=v4_0;d=pg043_v_vid_in_axi4s.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_PIXELS_PER_CLOCK" VALUE="8"/>
        <PARAMETER NAME="C_COMPONENTS_PER_PIXEL" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_COMPONENT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_NATIVE_COMPONENT_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_NATIVE_DATA_WIDTH" VALUE="96"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_HAS_ASYNC_CLK" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_INCLUDE_PIXEL_DROP" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_PIXEL_REMAP_420" VALUE="0"/>
        <PARAMETER NAME="C_ADDR_WIDTH_PIXEL_REMAP_420" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_v_vid_in_axi4s_0_1"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_FORMAT" VALUE="12"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="74250000" DIR="I" NAME="vid_io_in_clk" SIGIS="clk" SIGNAME="External_Ports_vid_io_in_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vid_io_in_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_io_in_ce" SIGIS="ce" SIGNAME="External_Ports_vid_io_in_ce_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vid_io_in_ce_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_io_in_reset" SIGIS="rst" SIGNAME="External_Ports_vid_io_in_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vid_io_in_reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_active_video" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_vblank" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_hblank" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_vsync" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_hsync" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_field_id" SIGIS="undef"/>
        <PORT DIR="I" LEFT="95" NAME="vid_data" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="74250000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aclken" SIGIS="ce" SIGNAME="External_Ports_aclken_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclken_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_video_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_dwidth_converter_1_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_1" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tvalid" SIGIS="undef" SIGNAME="axis_dwidth_converter_1_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_1" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_video_tready" SIGIS="undef" SIGNAME="axis_dwidth_converter_1_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_1" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tuser" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_video_tlast" SIGIS="undef" SIGNAME="axis_dwidth_converter_1_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_1" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fid" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_active_video" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_vblank" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_hblank" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_vsync" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_hsync" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_field_id" SIGIS="undef"/>
        <PORT DIR="O" NAME="overflow" SIGIS="undef"/>
        <PORT DIR="O" NAME="underflow" SIGIS="undef"/>
        <PORT DIR="I" NAME="axis_enable" SIGIS="undef" SIGNAME="External_Ports_axis_enable_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axis_enable_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="v_vid_in_axi4s_1_video_out" NAME="video_out" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="74250000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aclk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:Y_400:1.0} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_rows_stride format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_Y {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value Y} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 8}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_video_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_video_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_video_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_video_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_video_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="vtiming_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:video_timing:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="vtd_active_video"/>
            <PORTMAP LOGICAL="FIELD" PHYSICAL="vtd_field_id"/>
            <PORTMAP LOGICAL="HBLANK" PHYSICAL="vtd_hblank"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="vtd_hsync"/>
            <PORTMAP LOGICAL="VBLANK" PHYSICAL="vtd_vblank"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="vtd_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_vid_io_in_1" NAME="vid_io_in" TYPE="TARGET" VLNV="xilinx.com:interface:vid_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="vid_active_video"/>
            <PORTMAP LOGICAL="DATA" PHYSICAL="vid_data"/>
            <PORTMAP LOGICAL="FIELD" PHYSICAL="vid_field_id"/>
            <PORTMAP LOGICAL="HBLANK" PHYSICAL="vid_hblank"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="vid_hsync"/>
            <PORTMAP LOGICAL="VBLANK" PHYSICAL="vid_vblank"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="vid_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
