// Seed: 606929198
module module_0 (
    input tri id_0,
    input wand id_1,
    output tri1 id_2,
    input supply1 id_3
    , id_6,
    input wand id_4
);
  wire id_7 = {id_6 & id_3};
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    input wor id_2,
    input tri id_3
    , id_14 = 1,
    output tri id_4,
    output tri1 id_5,
    input wire id_6,
    input wor id_7,
    input wor id_8,
    input supply0 id_9,
    output wand id_10,
    output wor id_11,
    input tri1 void id_12
);
  assign id_5 = 1;
  xor primCall (id_4, id_2, id_12, id_8, id_14, id_7, id_6, id_15, id_3);
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_4,
      id_6,
      id_9
  );
  assign modCall_1.id_4 = 0;
endmodule
