################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2024/01/04 13:25:01)
# requested at line 3 in /Users/ibarkov/workspace/verilator_playground/.dvt/default.build


################ Verilog Auto-config Directives ################
+dvt_init

-uvm
+incdir+uvm/src

### AUTOCONFIG WARNING: Missing macro definitions
# The following macros are used but not defined:
# +define+UVM_POUND_ZERO_COUNT

# Available `ifdef / `ifndef controls:
# +define+CDNS_NO_SQR_CHK_SEQ_ID
# +define+INCA
# +define+MODEL_TECH
# +define+QUESTA
# +define+TODO
# +define+UVM_CB_TRACE_ON
# +define+UVM_CMDLINE_NO_DPI
# +define+UVM_DISABLE_RECORDING
# +define+UVM_EMPTY_MACROS
# +define+UVM_ENABLE_DEPRECATED_API
# +define+UVM_HDL_NO_DPI
# +define+UVM_NO_DPI
# +define+UVM_NO_WAIT_FOR_NBA
# +define+UVM_REGEX_NO_DPI
# +define+UVM_REG_NO_INDIVIDUAL_FIELD_ACCESS
# +define+UVM_REPORT_DISABLE_FILE_LINE
# +define+UVM_USE_PROCESS_CONTAINER
# +define+UVM_USE_STRING_QUEUE_STREAMING_PACK
# +define+VCS
# +define+VERILATOR
# +define+XCELIUM

uvm/src/macros/uvm_message_defines.svh
uvm/src/seq/uvm_sequencer_base.svh
uvm/src/reg/uvm_reg_indirect.svh
uvm/src/reg/uvm_reg_fifo.svh
uvm/src/base/uvm_traversal.svh
uvm/src/base/uvm_globals.svh
uvm/src/base/uvm_bottomup_phase.svh
uvm/src/base/uvm_task_phase.svh
uvm/src/base/uvm_topdown_phase.svh
uvm/src/base/uvm_tr_stream.svh
uvm/src/tlm2/uvm_tlm2.svh
uvm/src/reg/uvm_mem_mam.svh
uvm/src/macros/uvm_sequence_defines.svh
uvm/src/base/uvm_resource_specializations.svh
uvm/src/macros/uvm_callback_defines.svh
uvm/src/reg/uvm_reg.svh
uvm/src/reg/uvm_mem.svh
uvm/src/base/uvm_domain.svh
uvm/src/base/uvm_tr_database.svh
uvm/src/base/uvm_registry.svh
uvm/src/tlm2/uvm_tlm2_ifs.svh
uvm/src/seq/uvm_sequencer_param_base.svh
uvm/src/base/uvm_coreservice.svh
uvm/src/base/uvm_transaction.svh
uvm/src/comps/uvm_comps.svh
uvm/src/base/uvm_report_object.svh
uvm/src/base/uvm_version.svh
uvm/src/macros/uvm_version_defines.svh
uvm/src/dpi/uvm_dpi.svh
uvm/src/dpi/uvm_svcmd_dpi.svh
uvm/src/dpi/uvm_regex.svh
uvm/src/dpi/uvm_hdl.svh
env/driver.sv
env/harness.sv
env/item.sv
env/monitor.sv
rtl/accum.sv
tb/tb_top.sv
uvm/src/base/uvm_cmdline_processor.svh
uvm/src/base/uvm_config_db.svh
uvm/src/base/uvm_event_callback.svh
uvm/src/base/uvm_port_base.svh
uvm/src/comps/uvm_policies.svh
uvm/src/comps/uvm_subscriber.svh
uvm/src/dap/uvm_set_get_dap_base.svh
uvm/src/macros/uvm_undefineall.svh
uvm/src/seq/uvm_push_sequencer.svh
uvm/src/seq/uvm_seq.svh
uvm/src/seq/uvm_sequence.svh
uvm/src/seq/uvm_sequencer_analysis_fifo.svh
uvm/src/tlm1/uvm_tlm.svh
uvm/src/uvm.sv
uvm/src/base/uvm_heartbeat.svh
uvm/src/dap/uvm_dap.svh
uvm/src/uvm_pkg.sv
uvm/src/tlm1/uvm_sqr_ifs.svh
uvm/src/tlm1/uvm_tlm_ifs.svh
uvm/src/tlm2/uvm_tlm2_defines.svh
uvm/src/macros/uvm_global_defines.svh
uvm/src/macros/uvm_reg_defines.svh
uvm/src/reg/uvm_reg_model.svh
uvm/src/tlm1/uvm_tlm_imps.svh
uvm/src/tlm2/uvm_tlm2_imps.svh
uvm/src/tlm2/uvm_tlm2_sockets_base.svh
uvm/src/tlm2/uvm_tlm2_sockets.svh
uvm/src/tlm2/uvm_tlm2_ports.svh
uvm/src/tlm2/uvm_tlm2_exports.svh
uvm/src/macros/uvm_tlm_defines.svh
uvm/src/tlm1/uvm_sqr_connections.svh
uvm/src/tlm1/uvm_ports.svh
uvm/src/tlm1/uvm_imps.svh
uvm/src/tlm1/uvm_exports.svh
uvm/src/tlm1/uvm_analysis_port.svh
uvm/src/macros/uvm_printer_defines.svh
uvm/src/uvm_macros.svh
uvm/src/base/uvm_spell_chkr.svh
uvm/src/base/uvm_resource_db.svh
uvm/src/base/uvm_report_server.svh
uvm/src/base/uvm_report_catcher.svh
uvm/src/base/uvm_objection.svh
uvm/src/base/uvm_object.svh
uvm/src/base/uvm_misc.svh
uvm/src/base/uvm_factory.svh
uvm/src/macros/uvm_object_defines.svh
uvm/src/tlm2/uvm_tlm2_generic_payload.svh
uvm/src/tlm1/uvm_tlm_req_rsp.svh
uvm/src/tlm1/uvm_tlm_fifos.svh
uvm/src/tlm1/uvm_tlm_fifo_base.svh
uvm/src/seq/uvm_sequencer.svh
uvm/src/seq/uvm_sequence_library.svh
uvm/src/seq/uvm_sequence_item.svh
uvm/src/seq/uvm_sequence_base.svh
uvm/src/reg/uvm_vreg_field.svh
uvm/src/reg/uvm_vreg.svh
uvm/src/reg/uvm_reg_sequence.svh
uvm/src/reg/uvm_reg_predictor.svh
uvm/src/reg/uvm_reg_map.svh
uvm/src/reg/uvm_reg_item.svh
uvm/src/reg/uvm_reg_file.svh
uvm/src/reg/uvm_reg_field.svh
uvm/src/reg/uvm_reg_cbs.svh
uvm/src/reg/uvm_reg_block.svh
uvm/src/reg/uvm_reg_backdoor.svh
uvm/src/reg/uvm_reg_adapter.svh
uvm/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh
uvm/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh
uvm/src/reg/sequences/uvm_reg_mem_built_in_seq.svh
uvm/src/reg/sequences/uvm_reg_hw_reset_seq.svh
uvm/src/reg/sequences/uvm_reg_bit_bash_seq.svh
uvm/src/reg/sequences/uvm_reg_access_seq.svh
uvm/src/reg/sequences/uvm_mem_walk_seq.svh
uvm/src/reg/sequences/uvm_mem_access_seq.svh
uvm/src/macros/uvm_phase_defines.svh
uvm/src/dap/uvm_simple_lock_dap.svh
uvm/src/dap/uvm_set_before_get_dap.svh
uvm/src/dap/uvm_get_to_lock_dap.svh
uvm/src/comps/uvm_test.svh
uvm/src/comps/uvm_scoreboard.svh
uvm/src/comps/uvm_random_stimulus.svh
uvm/src/comps/uvm_push_driver.svh
uvm/src/comps/uvm_pair.svh
uvm/src/comps/uvm_monitor.svh
uvm/src/comps/uvm_in_order_comparator.svh
uvm/src/comps/uvm_env.svh
uvm/src/comps/uvm_driver.svh
uvm/src/comps/uvm_algorithmic_comparator.svh
uvm/src/comps/uvm_agent.svh
uvm/src/base/uvm_runtime_phases.svh
uvm/src/base/uvm_root.svh
uvm/src/base/uvm_resource.svh
uvm/src/base/uvm_report_message.svh
uvm/src/base/uvm_report_handler.svh
uvm/src/base/uvm_recorder.svh
uvm/src/base/uvm_queue.svh
uvm/src/base/uvm_printer.svh
uvm/src/base/uvm_pool.svh
uvm/src/base/uvm_phase.svh
uvm/src/base/uvm_packer.svh
uvm/src/base/uvm_object_globals.svh
uvm/src/base/uvm_links.svh
uvm/src/base/uvm_event.svh
uvm/src/base/uvm_component.svh
uvm/src/base/uvm_comparer.svh
uvm/src/base/uvm_common_phases.svh
uvm/src/base/uvm_callback.svh
uvm/src/base/uvm_base.svh
uvm/src/base/uvm_barrier.svh

