============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Sep 01 2023  05:58:00 pm
  Module:                 Cordic
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (1 ps) Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[14]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[4].Pipe_Xo_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     100                  
     Required Time:=     859                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     258                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)     22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 66.3    30    16     616    (-,-) 
  drc_bufs102539/Y              -       A->Y   R     CLKINVX8      21 33.2    36    23     639    (-,-) 
  drc_bufs102671/Y              -       A->Y   F     CLKINVX6      17 22.8    33    24     663    (-,-) 
  drc_bufs102668/Y              -       A->Y   R     CLKINVX4      22 29.6    56    34     697    (-,-) 
  g100538/Y                     -       B->Y   F     NAND2X8       27 22.9    51    35     732    (-,-) 
  drc_bufs102701/Y              -       A->Y   R     CLKINVX3       3  8.8    31    24     757    (-,-) 
  drc_bufs102699/Y              -       A->Y   F     CLKINVX4      25 19.1    38    25     782    (-,-) 
  g95079__5122/Y                -       A0N->Y F     AOI2BB2X1      1  1.7    45    47     830    (-,-) 
  g94827__5122/Y                -       B1->Y  R     OAI222X2       1  0.6    54    29     858    (-,-) 
  gen_pipe[4].Pipe_Xo_reg[14]/D -       -      R     DFFX4          1    -     -     0     858    (-,-) 
#-------------------------------------------------------------------------------------------------------

