
ubuntu-preinstalled/sg_decode_sense:     file format elf32-littlearm


Disassembly of section .init:

00000940 <.init>:
 940:	push	{r3, lr}
 944:	bl	176c <strspn@plt+0xc80>
 948:	pop	{r3, pc}

Disassembly of section .plt:

0000094c <__cxa_finalize@plt-0x14>:
 94c:	push	{lr}		; (str lr, [sp, #-4]!)
 950:	ldr	lr, [pc, #4]	; 95c <__cxa_finalize@plt-0x4>
 954:	add	lr, pc, lr
 958:	ldr	pc, [lr, #8]!
 95c:	andeq	r2, r1, r4, ror #11

00000960 <__cxa_finalize@plt>:
 960:	add	ip, pc, #0, 12
 964:	add	ip, ip, #73728	; 0x12000
 968:	ldr	pc, [ip, #1508]!	; 0x5e4

0000096c <strtol@plt>:
 96c:	add	ip, pc, #0, 12
 970:	add	ip, ip, #73728	; 0x12000
 974:	ldr	pc, [ip, #1500]!	; 0x5dc

00000978 <fgets@plt>:
 978:	add	ip, pc, #0, 12
 97c:	add	ip, ip, #73728	; 0x12000
 980:	ldr	pc, [ip, #1492]!	; 0x5d4

00000984 <__stack_chk_fail@plt>:
 984:	add	ip, pc, #0, 12
 988:	add	ip, ip, #73728	; 0x12000
 98c:	ldr	pc, [ip, #1484]!	; 0x5cc

00000990 <pr2serr@plt>:
 990:	add	ip, pc, #0, 12
 994:	add	ip, ip, #73728	; 0x12000
 998:	ldr	pc, [ip, #1476]!	; 0x5c4

0000099c <perror@plt>:
 99c:	add	ip, pc, #0, 12
 9a0:	add	ip, ip, #73728	; 0x12000
 9a4:	ldr	pc, [ip, #1468]!	; 0x5bc

000009a8 <__memcpy_chk@plt>:
 9a8:	add	ip, pc, #0, 12
 9ac:	add	ip, ip, #73728	; 0x12000
 9b0:	ldr	pc, [ip, #1460]!	; 0x5b4

000009b4 <fwrite@plt>:
 9b4:	add	ip, pc, #0, 12
 9b8:	add	ip, ip, #73728	; 0x12000
 9bc:	ldr	pc, [ip, #1452]!	; 0x5ac

000009c0 <fread@plt>:
 9c0:	add	ip, pc, #0, 12
 9c4:	add	ip, ip, #73728	; 0x12000
 9c8:	ldr	pc, [ip, #1444]!	; 0x5a4

000009cc <puts@plt>:
 9cc:	add	ip, pc, #0, 12
 9d0:	add	ip, ip, #73728	; 0x12000
 9d4:	ldr	pc, [ip, #1436]!	; 0x59c

000009d8 <__libc_start_main@plt>:
 9d8:	add	ip, pc, #0, 12
 9dc:	add	ip, ip, #73728	; 0x12000
 9e0:	ldr	pc, [ip, #1428]!	; 0x594

000009e4 <__gmon_start__@plt>:
 9e4:	add	ip, pc, #0, 12
 9e8:	add	ip, ip, #73728	; 0x12000
 9ec:	ldr	pc, [ip, #1420]!	; 0x58c

000009f0 <getopt_long@plt>:
 9f0:	add	ip, pc, #0, 12
 9f4:	add	ip, ip, #73728	; 0x12000
 9f8:	ldr	pc, [ip, #1412]!	; 0x584

000009fc <__ctype_b_loc@plt>:
 9fc:	add	ip, pc, #0, 12
 a00:	add	ip, ip, #73728	; 0x12000
 a04:	ldr	pc, [ip, #1404]!	; 0x57c

00000a08 <strlen@plt>:
 a08:	add	ip, pc, #0, 12
 a0c:	add	ip, ip, #73728	; 0x12000
 a10:	ldr	pc, [ip, #1396]!	; 0x574

00000a14 <__errno_location@plt>:
 a14:	add	ip, pc, #0, 12
 a18:	add	ip, ip, #73728	; 0x12000
 a1c:	ldr	pc, [ip, #1388]!	; 0x56c

00000a20 <__strcat_chk@plt>:
 a20:	add	ip, pc, #0, 12
 a24:	add	ip, ip, #73728	; 0x12000
 a28:	ldr	pc, [ip, #1380]!	; 0x564

00000a2c <__sprintf_chk@plt>:
 a2c:	add	ip, pc, #0, 12
 a30:	add	ip, ip, #73728	; 0x12000
 a34:	ldr	pc, [ip, #1372]!	; 0x55c

00000a38 <__isoc99_sscanf@plt>:
 a38:	add	ip, pc, #0, 12
 a3c:	add	ip, ip, #73728	; 0x12000
 a40:	ldr	pc, [ip, #1364]!	; 0x554

00000a44 <memset@plt>:
 a44:	add	ip, pc, #0, 12
 a48:	add	ip, ip, #73728	; 0x12000
 a4c:	ldr	pc, [ip, #1356]!	; 0x54c

00000a50 <sg_exit2str@plt>:
 a50:	add	ip, pc, #0, 12
 a54:	add	ip, ip, #73728	; 0x12000
 a58:	ldr	pc, [ip, #1348]!	; 0x544

00000a5c <__printf_chk@plt>:
 a5c:	add	ip, pc, #0, 12
 a60:	add	ip, ip, #73728	; 0x12000
 a64:	ldr	pc, [ip, #1340]!	; 0x53c

00000a68 <sg_convert_errno@plt>:
 a68:	add	ip, pc, #0, 12
 a6c:	add	ip, ip, #73728	; 0x12000
 a70:	ldr	pc, [ip, #1332]!	; 0x534

00000a74 <fclose@plt>:
 a74:	add	ip, pc, #0, 12
 a78:	add	ip, ip, #73728	; 0x12000
 a7c:	ldr	pc, [ip, #1324]!	; 0x52c

00000a80 <safe_strerror@plt>:
 a80:	add	ip, pc, #0, 12
 a84:	add	ip, ip, #73728	; 0x12000
 a88:	ldr	pc, [ip, #1316]!	; 0x524

00000a8c <fopen64@plt>:
 a8c:	add	ip, pc, #0, 12
 a90:	add	ip, ip, #73728	; 0x12000
 a94:	ldr	pc, [ip, #1308]!	; 0x51c

00000a98 <sg_get_sense_str@plt>:
 a98:	add	ip, pc, #0, 12
 a9c:	add	ip, ip, #73728	; 0x12000
 aa0:	ldr	pc, [ip, #1300]!	; 0x514

00000aa4 <sg_get_opcode_sa_name@plt>:
 aa4:	add	ip, pc, #0, 12
 aa8:	add	ip, ip, #73728	; 0x12000
 aac:	ldr	pc, [ip, #1292]!	; 0x50c

00000ab0 <strpbrk@plt>:
 ab0:	add	ip, pc, #0, 12
 ab4:	add	ip, ip, #73728	; 0x12000
 ab8:	ldr	pc, [ip, #1284]!	; 0x504

00000abc <sg_get_num@plt>:
 abc:	add	ip, pc, #0, 12
 ac0:	add	ip, ip, #73728	; 0x12000
 ac4:	ldr	pc, [ip, #1276]!	; 0x4fc

00000ac8 <abort@plt>:
 ac8:	add	ip, pc, #0, 12
 acc:	add	ip, ip, #73728	; 0x12000
 ad0:	ldr	pc, [ip, #1268]!	; 0x4f4

00000ad4 <sg_get_scsi_status_str@plt>:
 ad4:	add	ip, pc, #0, 12
 ad8:	add	ip, ip, #73728	; 0x12000
 adc:	ldr	pc, [ip, #1260]!	; 0x4ec

00000ae0 <__snprintf_chk@plt>:
 ae0:	add	ip, pc, #0, 12
 ae4:	add	ip, ip, #73728	; 0x12000
 ae8:	ldr	pc, [ip, #1252]!	; 0x4e4

00000aec <strspn@plt>:
 aec:	add	ip, pc, #0, 12
 af0:	add	ip, ip, #73728	; 0x12000
 af4:	ldr	pc, [ip, #1244]!	; 0x4dc

Disassembly of section .text:

00000af8 <.text>:
     af8:	svcmi	0x00f0e92d
     afc:	eormi	pc, ip, #64, 4
     b00:	blhi	23bfbc <strspn@plt+0x23b4d0>
     b04:			; <UNDEFINED> instruction: 0xf8df4604
     b08:			; <UNDEFINED> instruction: 0x460d7b10
     b0c:	blcc	33ee90 <strspn@plt+0x33e3a4>
     b10:	ldrbtmi	r2, [pc], #-256	; b18 <strspn@plt+0x2c>
     b14:	blls	23ee98 <strspn@plt+0x23e3ac>
     b18:	stclvs	6, cr15, [ip, #-692]!	; 0xfffffd4c
     b1c:	blhi	13eea0 <strspn@plt+0x13e3b4>
     b20:	bleq	d3cf5c <strspn@plt+0xd3c470>
     b24:	vtst.8	<illegal reg q2.5>, <illegal reg q14.5>, <illegal reg q13.5>
     b28:			; <UNDEFINED> instruction: 0xf8df6664
     b2c:			; <UNDEFINED> instruction: 0x4658aafc
     b30:			; <UNDEFINED> instruction: 0xf8cd681b
     b34:			; <UNDEFINED> instruction: 0xf04f3e64
     b38:	cdp	3, 0, cr0, cr8, cr0, {0}
     b3c:			; <UNDEFINED> instruction: 0xf7ff6a10
     b40:	ldrtmi	lr, [r0], -r2, lsl #31
     b44:	bvs	ff93eec8 <strspn@plt+0xff93e3dc>
     b48:	andvs	pc, r0, #1325400064	; 0x4f000000
     b4c:			; <UNDEFINED> instruction: 0xf7ff2100
     b50:	ldrbtmi	lr, [r9], #3962	; 0xf7a
     b54:	ldrbtmi	r4, [sl], #1272	; 0x4f8
     b58:	andcs	r4, r0, #2113929216	; 0x7e000000
     b5c:	andls	r4, r0, #78643200	; 0x4b00000
     b60:	strbmi	r4, [r2], -r9, lsr #12
     b64:			; <UNDEFINED> instruction: 0xf7ff4620
     b68:	mcrrne	15, 4, lr, r7, cr4
     b6c:	subshi	pc, lr, #0
     b70:	ldmdacs	r8!, {r0, r1, r2, r3, r4, r5, fp, ip, sp}
     b74:	ldm	pc, {r1, r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
     b78:	teqeq	r2, r0, lsl r0	; <UNPREDICTABLE>
     b7c:	eorseq	r0, r9, r9, lsr r0
     b80:	eorseq	r0, r9, r9, lsr r0
     b84:	eorseq	r0, r9, r9, lsr r0
     b88:	eorseq	r0, r9, r9, lsr r0
     b8c:	eorseq	r0, r9, lr, lsr #2
     b90:	eorseq	r0, r9, r9, lsr r0
     b94:	eorseq	r0, r9, r9, lsr r0
     b98:	eorseq	r0, r9, r9, lsr r0
     b9c:	eorseq	r0, r9, r9, lsr r0
     ba0:	eorseq	r0, r9, r9, lsr r0
     ba4:	eorseq	r0, r9, r9, lsr r0
     ba8:	eorseq	r0, r9, sl, lsr #2
     bac:	eorseq	r0, r9, r9, lsr r0
     bb0:	eorseq	r0, r9, r9, lsr r0
     bb4:	eorseq	r0, r9, r9, lsr r0
     bb8:	eorseq	r0, r9, r9, lsr r0
     bbc:	eorseq	r0, r9, r9, lsr r0
     bc0:	tsteq	r7, fp, lsl r1
     bc4:	tsteq	r8, r9, lsr r0
     bc8:	ldrshteq	r0, [r9], -r9
     bcc:	eorseq	r0, r9, r2, lsr r1
     bd0:	eorseq	r0, r9, r9, lsr r0
     bd4:	eorseq	r0, r9, r9, lsr r0
     bd8:	ldrshteq	r0, [r9], -r5
     bdc:	eorseq	r0, r9, r9, lsr r0
     be0:	rsceq	r0, r0, r9, lsr r0
     be4:	eorseq	r0, r9, r9, lsr r0
     be8:	ldrsbeq	r0, [r0], #7
     bec:			; <UNDEFINED> instruction: 0xf89b2701
     bf0:	blcs	cc10 <strspn@plt+0xc124>
     bf4:			; <UNDEFINED> instruction: 0xf89bd071
     bf8:	blcs	cc1c <strspn@plt+0xc130>
     bfc:	svccs	0x0000d168
     c00:	bicshi	pc, r7, r0, asr #32
     c04:	mulcc	r2, fp, r8
     c08:			; <UNDEFINED> instruction: 0xf0402b00
     c0c:			; <UNDEFINED> instruction: 0xf89b8209
     c10:	blcs	cc38 <strspn@plt+0xc14c>
     c14:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
     c18:	mulcc	r5, fp, r8
     c1c:			; <UNDEFINED> instruction: 0xf0402b00
     c20:			; <UNDEFINED> instruction: 0xf8db81ce
     c24:	blcs	cc7c <strspn@plt+0xc190>
     c28:	sbcshi	pc, lr, r0, asr #32
     c2c:	ldrdne	pc, [r4], -fp	; <UNPREDICTABLE>
     c30:			; <UNDEFINED> instruction: 0xf8dbb399
     c34:	blcs	8ccac <strspn@plt+0x8c1c0>
     c38:	teqhi	sl, #0, 6	; <UNPREDICTABLE>
     c3c:	mrc	7, 6, APSR_nzcv, cr14, cr15, {7}
     c40:	ldrdls	pc, [r4], -fp	; <UNPREDICTABLE>
     c44:	stmibge	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     c48:	ldrbtmi	sl, [sl], #3339	; 0xd0b
     c4c:	strmi	r4, [r0], ip, asr #12
     c50:	stmdavc	r2!, {r0, r1, r2, r4, sp, lr, pc}^
     c54:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
     c58:	ldrle	r0, [r9, #-1240]	; 0xfffffb28
     c5c:	strtmi	r4, [sl], -r0, lsr #12
     c60:	strcc	r4, [r2], #-1617	; 0xfffff9af
     c64:	mcr	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     c68:			; <UNDEFINED> instruction: 0xf0402801
     c6c:			; <UNDEFINED> instruction: 0xf8db8326
     c70:	stmdavs	r8!, {r2, r4, ip, sp}
     c74:	andeq	lr, r3, #11264	; 0x2c00
     c78:			; <UNDEFINED> instruction: 0xf8cb3301
     c7c:			; <UNDEFINED> instruction: 0xf8823014
     c80:			; <UNDEFINED> instruction: 0xf8d80028
     c84:	stmdavc	r2!, {ip, sp}
     c88:	andscs	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
     c8c:	strbtle	r0, [r0], #1234	; 0x4d2
     c90:			; <UNDEFINED> instruction: 0x3014f8db
     c94:			; <UNDEFINED> instruction: 0xf0402b00
     c98:			; <UNDEFINED> instruction: 0xf89b80a7
     c9c:			; <UNDEFINED> instruction: 0xf89b2009
     ca0:	andls	r3, r2, #0
     ca4:			; <UNDEFINED> instruction: 0xf0402b00
     ca8:	blls	a131c <strspn@plt+0xa0830>
     cac:			; <UNDEFINED> instruction: 0xf0402b00
     cb0:			; <UNDEFINED> instruction: 0xf89b8117
     cb4:	stmiblt	fp!, {r0, r2, ip, sp}^
     cb8:	ldmdbeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     cbc:	ldrbtmi	r2, [r8], #-1793	; 0xfffff8ff
     cc0:	mcr	7, 3, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     cc4:	ldmdbeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     cc8:			; <UNDEFINED> instruction: 0xf7ff4478
     ccc:	ands	lr, r1, r2, ror #28
     cd0:	stmdbeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     cd4:			; <UNDEFINED> instruction: 0xf7ff4478
     cd8:			; <UNDEFINED> instruction: 0xf89bee5c
     cdc:	blcs	cd00 <strspn@plt+0xc214>
     ce0:			; <UNDEFINED> instruction: 0xf8dfd08d
     ce4:	smlsdcs	r0, ip, r9, r1
     ce8:	ldmdbeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     cec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
     cf0:	mcr	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     cf4:	ldmdbcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     cf8:	stmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     cfc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     d00:			; <UNDEFINED> instruction: 0xf8dd681a
     d04:	subsmi	r3, sl, r4, ror #28
     d08:	ldrbthi	pc, [r8], #-64	; 0xffffffc0	; <UNPREDICTABLE>
     d0c:			; <UNDEFINED> instruction: 0xf60d4638
     d10:	ldc	13, cr6, [sp], #432	; 0x1b0
     d14:	pop	{r3, r8, r9, fp, pc}
     d18:			; <UNDEFINED> instruction: 0xf8df8ff0
     d1c:	ldmpl	r3!, {r4, r5, r8, fp, ip, sp}^
     d20:			; <UNDEFINED> instruction: 0xf8cb681b
     d24:	ldr	r3, [r8, -r0, lsr #32]
     d28:			; <UNDEFINED> instruction: 0x201cf8db
     d2c:			; <UNDEFINED> instruction: 0xf88b2301
     d30:	ldrmi	r3, [sl], #-6
     d34:	andscs	pc, ip, fp, asr #17
     d38:			; <UNDEFINED> instruction: 0xf8dfe70f
     d3c:	svcge	0x000b0910
     d40:			; <UNDEFINED> instruction: 0x463a4651
     d44:	stmdavs	r0, {r4, r5, fp, ip, lr}
     d48:	mrc	7, 3, APSR_nzcv, cr6, cr15, {7}
     d4c:			; <UNDEFINED> instruction: 0xf0402801
     d50:	ldmdavs	fp!, {r1, r5, r6, r7, r8, r9, pc}
     d54:	vpadd.i8	q1, q8, <illegal reg q15.5>
     d58:			; <UNDEFINED> instruction: 0xf88b83e5
     d5c:			; <UNDEFINED> instruction: 0xf8cb0005
     d60:	usat	r3, #26, r8
     d64:			; <UNDEFINED> instruction: 0xf88b2301
     d68:	ldrbt	r3, [r6], r4
     d6c:	ldrdcc	pc, [ip], -fp
     d70:			; <UNDEFINED> instruction: 0xf0402b00
     d74:			; <UNDEFINED> instruction: 0xf8df8352
     d78:	movwcs	r2, #6356	; 0x18d4
     d7c:	andcc	pc, r9, fp, lsl #17
     d80:	ldmdavs	fp, {r0, r1, r4, r5, r7, fp, ip, lr}
     d84:	andcc	pc, ip, fp, asr #17
     d88:			; <UNDEFINED> instruction: 0xf8dfe6e7
     d8c:	ldmpl	r3!, {r6, r7, fp, ip, sp}^
     d90:			; <UNDEFINED> instruction: 0xf7ff6818
     d94:	ldmcs	pc!, {r2, r4, r7, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
     d98:			; <UNDEFINED> instruction: 0x83b6f200
     d9c:			; <UNDEFINED> instruction: 0xf8cb2301
     da0:			; <UNDEFINED> instruction: 0xf88b0010
     da4:	ldrb	r3, [r8], r8
     da8:			; <UNDEFINED> instruction: 0xf88b2301
     dac:	ldrb	r3, [r4], r1
     db0:	ldrdcc	pc, [ip], -fp
     db4:			; <UNDEFINED> instruction: 0xf0402b00
     db8:			; <UNDEFINED> instruction: 0xf8df8330
     dbc:	movwcs	r2, #6288	; 0x1890
     dc0:	andcc	pc, r0, fp, lsl #17
     dc4:	ldmdavs	fp, {r0, r1, r4, r5, r7, fp, ip, lr}
     dc8:	andcc	pc, ip, fp, asr #17
     dcc:	movwcs	lr, #5829	; 0x16c5
     dd0:	andcc	pc, r7, fp, lsl #17
     dd4:	movwcs	lr, #5825	; 0x16c1
     dd8:	andcc	pc, r3, fp, lsl #17
     ddc:	movwcs	lr, #5821	; 0x16bd
     de0:			; <UNDEFINED> instruction: 0xf88b2700
     de4:	str	r3, [r2, -r2]
     de8:	mulcc	r0, fp, r8
     dec:			; <UNDEFINED> instruction: 0xf0402b00
     df0:			; <UNDEFINED> instruction: 0xf89b819a
     df4:	blcs	ce20 <strspn@plt+0xc334>
     df8:	orrshi	pc, r5, r0, asr #32
     dfc:			; <UNDEFINED> instruction: 0x3014f8db
     e00:			; <UNDEFINED> instruction: 0xf43f2b00
     e04:			; <UNDEFINED> instruction: 0xf8dbaf77
     e08:	stmdacs	r0, {r5}
     e0c:	subhi	pc, lr, #0
     e10:	ldmdane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     e14:			; <UNDEFINED> instruction: 0xf7ff4479
     e18:			; <UNDEFINED> instruction: 0x4680ee3a
     e1c:			; <UNDEFINED> instruction: 0xf0002800
     e20:			; <UNDEFINED> instruction: 0xf89b8189
     e24:	blcs	ce38 <strspn@plt+0xc34c>
     e28:	teqhi	r6, #0	; <UNPREDICTABLE>
     e2c:	stmdage	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     e30:			; <UNDEFINED> instruction: 0xf8df2400
     e34:	cdpge	8, 1, cr3, cr7, cr4, {1}
     e38:	vqshl.s8	q2, q13, <illegal reg q14.5>
     e3c:	ldrbtmi	r4, [fp], #-2404	; 0xfffff69c
     e40:	movwls	r4, #9765	; 0x2625
     e44:	strcc	lr, [r1, #-1]
     e48:			; <UNDEFINED> instruction: 0xf8db4604
     e4c:	addsmi	r3, sp, #20
     e50:	rsbhi	pc, pc, #128, 4
     e54:	blgt	7eeb4 <strspn@plt+0x7e3c8>
     e58:	bl	2527ac <strspn@plt+0x251cc0>
     e5c:			; <UNDEFINED> instruction: 0xf04f0004
     e60:	strdcs	r3, [r1, -pc]
     e64:	andgt	pc, r0, sp, asr #17
     e68:	stcl	7, cr15, [r0, #1020]!	; 0x3fc
     e6c:	movweq	pc, #61445	; 0xf005	; <UNPREDICTABLE>
     e70:			; <UNDEFINED> instruction: 0xf1042b0f
     e74:	mvnle	r0, r5
     e78:			; <UNDEFINED> instruction: 0xf04f3406
     e7c:	strbmi	r0, [r3], -sl, lsl #24
     e80:	andgt	pc, r0, r9, lsl #16
     e84:	strtmi	r2, [r2], -r1, lsl #2
     e88:			; <UNDEFINED> instruction: 0xf7ff4648
     e8c:	addmi	lr, r4, #148, 26	; 0x2500
     e90:	sbchi	pc, r1, #0
     e94:			; <UNDEFINED> instruction: 0xf8db4601
     e98:	stmdals	r2, {r5, ip, sp}
     e9c:			; <UNDEFINED> instruction: 0xf7ff4622
     ea0:	andcs	lr, r0, r8, ror sp
     ea4:			; <UNDEFINED> instruction: 0xf8dbe7cf
     ea8:	vqadd.s8	d1, d13, d12
     eac:			; <UNDEFINED> instruction: 0xf8db4964
     eb0:	addcs	r0, r0, #16
     eb4:	strbmi	r2, [fp], -r1, lsl #18
     eb8:	ldrdcs	fp, [r0, -r4]
     ebc:			; <UNDEFINED> instruction: 0xf7ff2101
     ec0:	stmdacs	r0, {r3, r6, r7, r8, sl, fp, sp, lr, pc}
     ec4:	eorhi	pc, r8, #0
     ec8:			; <UNDEFINED> instruction: 0x301cf8db
     ecc:			; <UNDEFINED> instruction: 0xf14007d9
     ed0:			; <UNDEFINED> instruction: 0xf8df8126
     ed4:	strbmi	r0, [r9], -r8, lsl #15
     ed8:			; <UNDEFINED> instruction: 0xf7ff4478
     edc:	smlsd	r9, sl, sp, lr
     ee0:	ldrdmi	pc, [ip], -fp
     ee4:			; <UNDEFINED> instruction: 0xf0002c00
     ee8:			; <UNDEFINED> instruction: 0x4620815f
     eec:	stc	7, cr15, [ip, #1020]	; 0x3fc
     ef0:			; <UNDEFINED> instruction: 0xf0002800
     ef4:			; <UNDEFINED> instruction: 0xf89b828e
     ef8:	stmdacs	r1, {r2, ip, sp}
     efc:	tstle	r3, r6, lsl #6
     f00:	blcs	b5ef94 <strspn@plt+0xb5e4a8>
     f04:	teqhi	r1, #0	; <UNPREDICTABLE>
     f08:	smmlsne	r4, pc, r8, pc	; <UNPREDICTABLE>
     f0c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
     f10:	ldc	7, cr15, [ip, #1020]!	; 0x3fc
     f14:	beq	fe43c73c <strspn@plt+0xfe43bc50>
     f18:			; <UNDEFINED> instruction: 0xf0002800
     f1c:			; <UNDEFINED> instruction: 0xf8df8344
     f20:	ldmpl	r3!, {r2, r6, r8, r9, sl, ip, sp}^
     f24:			; <UNDEFINED> instruction: 0xf8df9308
     f28:	movwcs	r2, #1856	; 0x740
     f2c:			; <UNDEFINED> instruction: 0x173cf8df
     f30:	stmdbmi	r4!, {r0, r2, r3, r9, ip, sp, lr, pc}^
     f34:			; <UNDEFINED> instruction: 0x461e447a
     f38:	movwls	r4, #21625	; 0x5479
     f3c:	bcs	43c768 <strspn@plt+0x43bc7c>
     f40:			; <UNDEFINED> instruction: 0x272cf8df
     f44:	bne	fe43c774 <strspn@plt+0xfe43bc88>
     f48:	strbtcc	pc, [r0], #-2189	; 0xfffff773	; <UNPREDICTABLE>
     f4c:	smlsdxls	r9, sl, r4, r4
     f50:	andslt	pc, ip, sp, asr #17
     f54:	bcs	fe43c780 <strspn@plt+0xfe43bc94>
     f58:			; <UNDEFINED> instruction: 0x2718f8df
     f5c:	mcr	4, 0, r4, cr10, cr10, {3}
     f60:			; <UNDEFINED> instruction: 0xf50d2a10
     f64:	andls	r6, r4, #140, 4	; 0xc0000008
     f68:	bcs	fe43c7d0 <strspn@plt+0xfe43bce4>
     f6c:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
     f70:			; <UNDEFINED> instruction: 0xf7ff4648
     f74:	cmnlt	r0, r2, lsl #26
     f78:			; <UNDEFINED> instruction: 0xf7ff4648
     f7c:	stmdacs	r0, {r1, r2, r6, r8, sl, fp, sp, lr, pc}
     f80:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
     f84:	movwcs	r9, #2564	; 0xa04
     f88:	blls	15cfdc <strspn@plt+0x15c4f0>
     f8c:	movwls	r3, #21249	; 0x5301
     f90:	svcvc	0x0000f5b3
     f94:	mnf<illegal precision>z	f5, #0.0
     f98:	ldmib	sp, {r4, r7, r9, fp}^
     f9c:	svcls	0x0009b307
     fa0:			; <UNDEFINED> instruction: 0xf8cb681b
     fa4:	addsmi	r6, r8, #20
     fa8:	svcge	0x0028f43f
     fac:	stcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
     fb0:			; <UNDEFINED> instruction: 0xf8dfe724
     fb4:	ldrbtmi	r0, [r8], #-1732	; 0xfffff93c
     fb8:	stcl	7, cr15, [sl], #1020	; 0x3fc
     fbc:	mrc	6, 0, lr, cr8, cr10, {4}
     fc0:	vpmin.s8	d18, d0, d0
     fc4:			; <UNDEFINED> instruction: 0xf8db71ff
     fc8:			; <UNDEFINED> instruction: 0xf7ff0018
     fcc:			; <UNDEFINED> instruction: 0xf8dfed84
     fd0:	cfmsub32	mvax5, mvfx1, mvfx8, mvfx12
     fd4:	andcs	r2, r1, r0, lsl sl
     fd8:			; <UNDEFINED> instruction: 0xf7ff4479
     fdc:	strt	lr, [r0], -r0, asr #26
     fe0:	blcs	27bf0 <strspn@plt+0x27104>
     fe4:	eorhi	pc, r0, #64	; 0x40
     fe8:			; <UNDEFINED> instruction: 0x1694f8df
     fec:	ldrdeq	pc, [ip], -fp
     ff0:			; <UNDEFINED> instruction: 0xf7ff4479
     ff4:	strmi	lr, [r4], -ip, asr #26
     ff8:			; <UNDEFINED> instruction: 0xf0002800
     ffc:			; <UNDEFINED> instruction: 0x4603821b
    1000:	addvs	pc, r0, #1325400064	; 0x4f000000
    1004:	tstcs	r1, r7, lsl r8
    1008:	ldcl	7, cr15, [sl], {255}	; 0xff
    100c:	strtmi	r4, [r0], -r5, lsl #12
    1010:	ldc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    1014:			; <UNDEFINED> instruction: 0xf0002d00
    1018:			; <UNDEFINED> instruction: 0xf8cb8221
    101c:	usat	r5, #18, r4
    1020:			; <UNDEFINED> instruction: 0x0660f8df
    1024:			; <UNDEFINED> instruction: 0xf7ff4478
    1028:			; <UNDEFINED> instruction: 0xe663ecb4
    102c:	mulcc	r8, fp, r8
    1030:			; <UNDEFINED> instruction: 0xf0402b00
    1034:			; <UNDEFINED> instruction: 0xf8df814a
    1038:			; <UNDEFINED> instruction: 0xf8df3650
    103c:			; <UNDEFINED> instruction: 0xf8df9650
    1040:			; <UNDEFINED> instruction: 0xf856a650
    1044:	ldrbtmi	r8, [r9], #3
    1048:			; <UNDEFINED> instruction: 0x3648f8df
    104c:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
    1050:	strcc	lr, [r2], -sp, asr #19
    1054:			; <UNDEFINED> instruction: 0xf8d84626
    1058:	addsmi	r3, lr, #0
    105c:	teqhi	r4, r0, asr #6	; <UNPREDICTABLE>
    1060:	mulcs	r4, fp, r8
    1064:			; <UNDEFINED> instruction: 0xf8551c59
    1068:			; <UNDEFINED> instruction: 0xf8c84023
    106c:	cmnlt	r2, #0
    1070:	ldrdvc	pc, [r4], -fp	; <UNPREDICTABLE>
    1074:			; <UNDEFINED> instruction: 0xf0002f00
    1078:			; <UNDEFINED> instruction: 0xf899814c
    107c:	stmdblt	r3!, {ip, sp}^
    1080:			; <UNDEFINED> instruction: 0xf7ff4638
    1084:			; <UNDEFINED> instruction: 0xf5b0ecc2
    1088:	stmdale	r0, {r7, r8, r9, sl, fp, sp, lr}^
    108c:	ldrtmi	r1, [r9], -r2, asr #24
    1090:	orrvs	pc, r0, #1325400064	; 0x4f000000
    1094:			; <UNDEFINED> instruction: 0xf7ff4648
    1098:	ldrbmi	lr, [r0], -r8, lsl #25
    109c:	ldc	7, cr15, [r4], #1020	; 0x3fc
    10a0:	strtmi	r4, [r0], -r7, lsl #12
    10a4:	ldc	7, cr15, [r0], #1020	; 0x3fc
    10a8:			; <UNDEFINED> instruction: 0xf5b04438
    10ac:	eorle	r6, lr, #128, 30	; 0x200
    10b0:	mulcc	r7, fp, r8
    10b4:			; <UNDEFINED> instruction: 0xf0402b00
    10b8:	strtmi	r8, [r1], -r7, lsr #2
    10bc:			; <UNDEFINED> instruction: 0xf44f9c02
    10c0:	strtmi	r6, [r0], -r0, lsl #5
    10c4:	stc	7, cr15, [ip], #1020	; 0x3fc
    10c8:	eormi	pc, r4, fp, asr #17
    10cc:	svcge	0x000ce7c3
    10d0:			; <UNDEFINED> instruction: 0x46202210
    10d4:			; <UNDEFINED> instruction: 0xf7ff4639
    10d8:	stmdavc	r3!, {r1, r3, r6, sl, fp, sp, lr, pc}
    10dc:			; <UNDEFINED> instruction: 0xf0002b00
    10e0:	ldmdavs	fp!, {r0, r1, r3, r4, r5, r9, pc}
    10e4:	blcs	1f158 <strspn@plt+0x1e66c>
    10e8:	eorshi	pc, r6, #64	; 0x40
    10ec:	vtst.8	q1, q8, <illegal reg q15.5>
    10f0:			; <UNDEFINED> instruction: 0xf8db8233
    10f4:			; <UNDEFINED> instruction: 0xf5b33014
    10f8:	vpmax.f32	d6, d16, d0
    10fc:	bl	2e1aa4 <strspn@plt+0x2e0fb8>
    1100:	movwcc	r0, #4611	; 0x1203
    1104:	andscc	pc, r4, fp, asr #17
    1108:	eoreq	pc, r8, r2, lsl #17
    110c:			; <UNDEFINED> instruction: 0xf8dfe7a3
    1110:	strcs	r0, [r1, -r8, lsl #11]
    1114:	ldrbtmi	r9, [r8], #-3587	; 0xfffff1fd
    1118:	ldc	7, cr15, [sl], #-1020	; 0xfffffc04
    111c:	strbmi	lr, [r8], -r7, ror #10
    1120:	mrrc	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    1124:			; <UNDEFINED> instruction: 0xf8dfe5e6
    1128:			; <UNDEFINED> instruction: 0x271f0574
    112c:			; <UNDEFINED> instruction: 0xf7ff4478
    1130:	ldrb	lr, [pc, #3120]	; 1d68 <strspn@plt+0x127c>
    1134:	stcl	7, cr15, [lr], #-1020	; 0xfffffc04
    1138:			; <UNDEFINED> instruction: 0xf8df4603
    113c:	ldmdavs	ip, {r2, r5, r6, r8, sl}
    1140:			; <UNDEFINED> instruction: 0xf7ff4478
    1144:			; <UNDEFINED> instruction: 0xf8dfec2c
    1148:			; <UNDEFINED> instruction: 0xf8db055c
    114c:	ldrbtmi	r1, [r8], #-32	; 0xffffffe0
    1150:	ldc	7, cr15, [lr], {255}	; 0xff
    1154:			; <UNDEFINED> instruction: 0xf7ff4620
    1158:	strmi	lr, [r4], -r8, lsl #25
    115c:	muleq	r1, fp, r8
    1160:			; <UNDEFINED> instruction: 0xf0002800
    1164:			; <UNDEFINED> instruction: 0xf89b80c1
    1168:	ldmdacs	r5!, {r3, r5}^
    116c:	addshi	pc, r9, r0
    1170:			; <UNDEFINED> instruction: 0xf000287e
    1174:			; <UNDEFINED> instruction: 0xf8db8096
    1178:	blcs	40d1d0 <strspn@plt+0x40c6e4>
    117c:	addshi	pc, r1, r0, lsl #6
    1180:	svclt	0x00c42b01
    1184:	mlavc	r9, fp, r8, pc	; <UNPREDICTABLE>
    1188:	ldreq	pc, [pc, -r7]
    118c:	bhi	3c7c8 <strspn@plt+0x3bcdc>
    1190:	vst1.8	{d20-d22}, [pc :256], r9
    1194:	andcs	r6, r0, #0, 6
    1198:	stc	7, cr15, [r4], {255}	; 0xff
    119c:	beq	43ca04 <strspn@plt+0x43bf18>
    11a0:			; <UNDEFINED> instruction: 0xf7ff4627
    11a4:	str	lr, [r5, #3092]!	; 0xc14
    11a8:			; <UNDEFINED> instruction: 0xf8df2420
    11ac:			; <UNDEFINED> instruction: 0x462704fc
    11b0:	ldrdne	pc, [ip], -fp
    11b4:			; <UNDEFINED> instruction: 0xf7ff4478
    11b8:	ldr	lr, [fp, #3052]	; 0xbec
    11bc:	strmi	r1, [r4], -r3, asr #28
    11c0:	andcs	pc, r3, r9, lsl r8	; <UNPREDICTABLE>
    11c4:			; <UNDEFINED> instruction: 0xf0002a0a
    11c8:	blls	a13d8 <strspn@plt+0xa08ec>
    11cc:	blls	125de0 <strspn@plt+0x1252f4>
    11d0:	blcs	1f244 <strspn@plt+0x1e758>
    11d4:	addhi	pc, r6, r0
    11d8:	ldc	7, cr15, [r0], {255}	; 0xff
    11dc:	mulne	r0, r9, r8
    11e0:	stmdavs	r3, {r1, r3, r9, sl, lr}
    11e4:	andscc	pc, r1, r3, lsr r8	; <UNPREDICTABLE>
    11e8:			; <UNDEFINED> instruction: 0xf10004d9
    11ec:			; <UNDEFINED> instruction: 0x46cb813f
    11f0:	movwcs	r9, #2564	; 0xa04
    11f4:	mrc	0, 0, r7, cr9, cr3, {0}
    11f8:			; <UNDEFINED> instruction: 0x46581a10
    11fc:	ldcl	7, cr15, [r6], #-1020	; 0xfffffc04
    1200:	strmi	r4, [r5], -r0, lsr #5
    1204:	mcrge	4, 6, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
    1208:	andcs	pc, r0, fp, lsl r8	; <UNPREDICTABLE>
    120c:	strmi	r1, [r3], #2596	; 0xa24
    1210:			; <UNDEFINED> instruction: 0xf43f2a23
    1214:	mrc	14, 0, sl, cr9, cr10, {5}
    1218:			; <UNDEFINED> instruction: 0x46581a90
    121c:	stcl	7, cr15, [r6], #-1020	; 0xfffffc04
    1220:	sfmle	f4, 4, [r6, #-528]	; 0xfffffdf0
    1224:	andcs	pc, r0, fp, lsl r8	; <UNPREDICTABLE>
    1228:	andle	r2, r2, sp, lsl #20
    122c:			; <UNDEFINED> instruction: 0xf0402a23
    1230:	blls	1a1998 <strspn@plt+0x1a0eac>
    1234:			; <UNDEFINED> instruction: 0xf0002b00
    1238:			; <UNDEFINED> instruction: 0xf7ff8084
    123c:			; <UNDEFINED> instruction: 0xf10debe0
    1240:	blls	1c3b08 <strspn@plt+0x1c301c>
    1244:	streq	pc, [r8, -r6, lsl #2]!
    1248:	strcs	r4, [r0], #-1744	; 0xfffff930
    124c:	bge	fe43cabc <strspn@plt+0xfe43bfd0>
    1250:			; <UNDEFINED> instruction: 0x4605441f
    1254:			; <UNDEFINED> instruction: 0xf89be01a
    1258:			; <UNDEFINED> instruction: 0xf8332001
    125c:	ldrbeq	r3, [fp], #18
    1260:	msrhi	SPSR_sxc, r0, asr #2
    1264:	ldrbmi	r4, [r1], -r2, asr #12
    1268:			; <UNDEFINED> instruction: 0xf7ff4658
    126c:	stmdacs	r1, {r1, r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1270:	msrhi	SPSR_xc, r0, asr #32
    1274:			; <UNDEFINED> instruction: 0xf5b319a3
    1278:			; <UNDEFINED> instruction: 0xf2806f80
    127c:			; <UNDEFINED> instruction: 0xf8d88137
    1280:	strcc	r3, [r1], #-0
    1284:	bleq	bd6b8 <strspn@plt+0xbcbcc>
    1288:	blcc	7f2ac <strspn@plt+0x7e7c0>
    128c:	mulgt	r0, fp, r8
    1290:	strbtmi	r6, [r0], -fp, lsr #16
    1294:	andsgt	pc, ip, r3, lsr r8	; <UNPREDICTABLE>
    1298:	svcpl	0x0080f41c
    129c:	strtmi	sp, [r6], #-475	; 0xfffffe25
    12a0:			; <UNDEFINED> instruction: 0xf8bbe673
    12a4:	blt	1fdd36c <strspn@plt+0x1fdc880>
    12a8:			; <UNDEFINED> instruction: 0xe76fb2bf
    12ac:	ldrb	r4, [r5, -r4, lsl #12]
    12b0:	ldrbtmi	r4, [r8], #-2302	; 0xfffff702
    12b4:	bl	1b3f2b8 <strspn@plt+0x1b3e7cc>
    12b8:	ldmmi	sp!, {r6, r7, sl, sp, lr, pc}^
    12bc:	strcs	r4, [r1, -r9, asr #12]
    12c0:			; <UNDEFINED> instruction: 0xf7ff4478
    12c4:	ldr	lr, [r5, #-2918]	; 0xfffff49a
    12c8:	strcs	r9, [r0, -r3, lsl #28]
    12cc:			; <UNDEFINED> instruction: 0xf04fe48f
    12d0:			; <UNDEFINED> instruction: 0xf8090b00
    12d4:	blcs	2d2e8 <strspn@plt+0x2c7fc>
    12d8:	mrcge	4, 2, APSR_nzcv, cr4, cr15, {1}
    12dc:			; <UNDEFINED> instruction: 0xf8cd461c
    12e0:	ldrb	fp, [r4, -ip]!
    12e4:	str	r4, [r6, fp, asr #13]
    12e8:			; <UNDEFINED> instruction: 0x301cf8db
    12ec:	mvnsvc	pc, r0, asr #4
    12f0:	bhi	7c92c <strspn@plt+0x7be40>
    12f4:	svclt	0x00183b00
    12f8:			; <UNDEFINED> instruction: 0xf8db2301
    12fc:	tstls	r0, r4, lsl r0
    1300:			; <UNDEFINED> instruction: 0xf7ffa917
    1304:	strb	lr, [r9, -sl, asr #23]
    1308:	ldrbtmi	r4, [r8], #-2282	; 0xfffff716
    130c:	bl	103f310 <strspn@plt+0x103e824>
    1310:			; <UNDEFINED> instruction: 0xf8cbe6d3
    1314:	ldr	r4, [lr], r4, lsr #32
    1318:			; <UNDEFINED> instruction: 0x0010f8db
    131c:	stclmi	3, cr2, [r6], #512	; 0x200
    1320:	andcs	r4, r1, #26214400	; 0x1900000
    1324:	andls	r4, r1, ip, ror r4
    1328:	strbmi	r9, [r8], -r0, lsl #8
    132c:	bl	ff63f330 <strspn@plt+0xff63e844>
    1330:	cfstr32cs	mvfx14, [r0], {202}	; 0xca
    1334:	sbchi	pc, r4, r0, asr #32
    1338:	strcs	r4, [r0], #-1600	; 0xfffff9c0
    133c:	bl	fe6bf340 <strspn@plt+0xfe6be854>
    1340:	ldmib	sp, {r2, r3, r8, r9, sl, sp, lr, pc}^
    1344:			; <UNDEFINED> instruction: 0xf1064306
    1348:			; <UNDEFINED> instruction: 0xf8df0528
    134c:	mcr	3, 0, sl, cr11, cr0, {3}
    1350:	ldrmi	r9, [sp], #-2576	; 0xfffff5f0
    1354:	mrc	6, 0, r4, cr10, cr9, {6}
    1358:	svcge	0x000c8a10
    135c:	ldrbtmi	r4, [sl], #1707	; 0x6ab
    1360:	eor	r4, fp, r5, lsr #12
    1364:	ldclcs	8, cr6, [pc], #240	; 145c <strspn@plt+0x970>
    1368:	mrshi	pc, LR_usr	; <UNPREDICTABLE>
    136c:	cmplt	r3, r3, lsl #22
    1370:			; <UNDEFINED> instruction: 0xf7ff4648
    1374:	stmdacs	r1, {r1, r3, r6, r8, r9, fp, sp, lr, pc}
    1378:			; <UNDEFINED> instruction: 0xf899bf02
    137c:	blls	109384 <strspn@plt+0x108898>
    1380:	stmibne	sl!, {r1, r3, r4, ip, sp, lr}
    1384:	svcvs	0x0080f5b2
    1388:	adcshi	pc, r0, r0, lsl #5
    138c:	blmi	7f3c0 <strspn@plt+0x7e8d4>
    1390:	strbmi	r4, [r1], -r8, asr #12
    1394:			; <UNDEFINED> instruction: 0xf7ff3501
    1398:	strmi	lr, [r4], -ip, lsl #23
    139c:			; <UNDEFINED> instruction: 0xf0002800
    13a0:	strbmi	r8, [r1], -lr, lsr #1
    13a4:	bl	fe8bf3a8 <strspn@plt+0xfe8be8bc>
    13a8:	bl	118438 <strspn@plt+0x11794c>
    13ac:	bcs	37b4 <strspn@plt+0x2cc8>
    13b0:	adchi	pc, r5, r0
    13b4:	svcvs	0x0080f5b5
    13b8:	rschi	pc, pc, r0
    13bc:			; <UNDEFINED> instruction: 0x4651463a
    13c0:			; <UNDEFINED> instruction: 0xf7ff4648
    13c4:	stmdacs	r1, {r1, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    13c8:	strbmi	sp, [fp], ip, asr #1
    13cc:			; <UNDEFINED> instruction: 0xf89b462c
    13d0:	cdp	0, 1, cr2, cr11, cr0, {0}
    13d4:	bcs	8e7c1c <strspn@plt+0x8e7130>
    13d8:	svcge	0x0061f43f
    13dc:			; <UNDEFINED> instruction: 0xf43f2a0d
    13e0:	bls	16d160 <strspn@plt+0x16c674>
    13e4:	ldmibmi	r6!, {r1, r3, r4, r6, r7, r9, sl, lr}
    13e8:	movweq	lr, #39850	; 0x9baa
    13ec:	andcc	r4, r1, #11862016	; 0xb50000
    13f0:	ldrbtmi	r3, [r9], #-769	; 0xfffffcff
    13f4:			; <UNDEFINED> instruction: 0xf8dd4478
    13f8:			; <UNDEFINED> instruction: 0xf7ffb01c
    13fc:	vnmla.f32	s28, s17, s20
    1400:	blls	203e48 <strspn@plt+0x20335c>
    1404:	addsmi	r6, r8, #1769472	; 0x1b0000
    1408:	strcs	sp, [r1], #-3
    140c:	bl	cbf410 <strspn@plt+0xcbe924>
    1410:	strcs	lr, [r1], #-1739	; 0xfffff935
    1414:	andcs	lr, r0, r9, asr #13
    1418:	stmiami	fp!, {r0, r2, r4, r8, sl, sp, lr, pc}
    141c:	ldrbtmi	r2, [r8], #-1823	; 0xfffff8e1
    1420:	b	fedbf424 <strspn@plt+0xfedbe938>
    1424:	bllt	ff8ff428 <strspn@plt+0xff8fe93c>
    1428:	ldrcs	r4, [pc, -r8, lsr #17]
    142c:			; <UNDEFINED> instruction: 0xf7ff4478
    1430:	ldrb	lr, [pc], #-2736	; 1438 <strspn@plt+0x94c>
    1434:	b	ffbbf438 <strspn@plt+0xffbbe94c>
    1438:	ldrdne	pc, [ip], -fp
    143c:	stmdavs	r4, {r1, r8, ip, pc}
    1440:			; <UNDEFINED> instruction: 0xf7ff4620
    1444:	stmdbls	r2, {r1, r2, r3, r4, r8, r9, fp, sp, lr, pc}
    1448:	stmiami	r1!, {r1, r9, sl, lr}
    144c:			; <UNDEFINED> instruction: 0xf7ff4478
    1450:	strtmi	lr, [r0], -r0, lsr #21
    1454:	bl	23f458 <strspn@plt+0x23e96c>
    1458:	strb	r4, [fp], #-1543	; 0xfffff9f9
    145c:			; <UNDEFINED> instruction: 0x2701489d
    1460:	ldrdne	pc, [ip], -fp
    1464:			; <UNDEFINED> instruction: 0xf7ff4478
    1468:	strb	lr, [r3], #-2708	; 0xfffff56c
    146c:	svcge	0x000c9d04
    1470:	movwcs	r4, #2457	; 0x999
    1474:	ldrbtmi	r7, [r9], #-106	; 0xffffff96
    1478:	ldrtmi	r4, [sl], -r8, lsr #12
    147c:			; <UNDEFINED> instruction: 0xf7ff70ab
    1480:	stmdacs	r1, {r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    1484:	adcshi	pc, ip, r0, asr #32
    1488:			; <UNDEFINED> instruction: 0xf10d683a
    148c:	stccc	3, cr0, [r1], {91}	; 0x5b
    1490:	blmi	197dccc <strspn@plt+0x197d1e0>
    1494:	ssat	r5, #12, sl, lsl #11
    1498:			; <UNDEFINED> instruction: 0x2014f8db
    149c:	tstcs	r1, r3, lsl #12
    14a0:			; <UNDEFINED> instruction: 0xf7ffa817
    14a4:			; <UNDEFINED> instruction: 0xf8dbea88
    14a8:	addmi	r2, r2, #20
    14ac:	svcge	0x0044f43f
    14b0:	stmmi	sl, {r0, r9, sl, lr}
    14b4:	ldrdcc	pc, [r0], -fp	; <UNPREDICTABLE>
    14b8:			; <UNDEFINED> instruction: 0xf7ff4478
    14bc:	ldr	lr, [fp, -sl, ror #20]!
    14c0:	sha1c.32	<illegal reg q0.5>, <illegal reg q6.5>, <illegal reg q10.5>
    14c4:	andcs	r4, sl, #100	; 0x64
    14c8:	strpl	r4, [r2, #-1603]	; 0xfffff9bd
    14cc:	strtmi	r2, [sl], -r1, lsl #2
    14d0:	b	1c3f4d4 <strspn@plt+0x1c3e9e8>
    14d4:			; <UNDEFINED> instruction: 0xf43f4285
    14d8:	strmi	sl, [r1], -pc, lsr #30
    14dc:			; <UNDEFINED> instruction: 0xf8db4880
    14e0:	strtmi	r3, [sl], -r0, lsr #32
    14e4:			; <UNDEFINED> instruction: 0xf7ff4478
    14e8:			; <UNDEFINED> instruction: 0xe725ea54
    14ec:	ldmdami	lr!, {r0, r2, r3, r4, r5, r6, r8, fp, lr}^
    14f0:			; <UNDEFINED> instruction: 0xf8dd4479
    14f4:	ldrbtmi	fp, [r8], #-28	; 0xffffffe4
    14f8:	b	12bf4fc <strspn@plt+0x12bea10>
    14fc:			; <UNDEFINED> instruction: 0x462ce77f
    1500:	bls	43cd74 <strspn@plt+0x43c288>
    1504:	strb	r4, [r0, #-1062]	; 0xfffffbda
    1508:	smlsdxcs	r1, r8, r8, r4
    150c:			; <UNDEFINED> instruction: 0xf7ff4478
    1510:			; <UNDEFINED> instruction: 0xf7ffea40
    1514:	ldmdami	r6!, {r2, r3, r5, r6, r8, r9, fp, ip, sp, pc}^
    1518:	ldrbtmi	r2, [r8], #-1793	; 0xfffff8ff
    151c:	b	e3f520 <strspn@plt+0xe3ea34>
    1520:	bllt	197f524 <strspn@plt+0x197ea38>
    1524:	ldmdami	r3!, {r0, r1, r2, r9, sl, lr}^
    1528:			; <UNDEFINED> instruction: 0xf7ff4478
    152c:			; <UNDEFINED> instruction: 0xf7ffea32
    1530:	blls	1302b0 <strspn@plt+0x12f7c4>
    1534:	andsvc	r4, r8, r6, lsr #8
    1538:	bls	17a9dc <strspn@plt+0x179ef0>
    153c:	stmdbmi	lr!, {r1, r3, r4, r6, r7, r9, sl, lr}^
    1540:	movweq	lr, #39850	; 0x9baa
    1544:	andcc	r4, r1, #7143424	; 0x6d0000
    1548:	ldrbtmi	r3, [r9], #-769	; 0xfffffcff
    154c:			; <UNDEFINED> instruction: 0xf8dd4478
    1550:			; <UNDEFINED> instruction: 0xf7ffb01c
    1554:	smmla	r2, lr, sl, lr
    1558:	strtmi	r4, [r1], -r9, ror #16
    155c:	strcs	r9, [r1, -r3, lsl #28]
    1560:			; <UNDEFINED> instruction: 0xf7ff4478
    1564:			; <UNDEFINED> instruction: 0xf7ffea16
    1568:	blmi	fb0278 <strspn@plt+0xfaf78c>
    156c:	movwls	r5, #35059	; 0x88f3
    1570:	mcr	8, 0, r6, cr8, cr11, {0}
    1574:	ldrb	r3, [r6], #2704	; 0xa90
    1578:	cfmsub32	mvax6, mvfx4, mvfx11, mvfx10
    157c:	bls	167dc4 <strspn@plt+0x1672d8>
    1580:	stmdami	r1!, {r5, r6, r8, fp, lr}^
    1584:	ldrbtmi	r3, [r9], #-513	; 0xfffffdff
    1588:			; <UNDEFINED> instruction: 0xb01cf8dd
    158c:	bl	fea92774 <strspn@plt+0xfea91c88>
    1590:	movwcc	r0, #4873	; 0x1309
    1594:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1598:	vaba.s8	d30, d0, d17
    159c:	cfmuls	mvf4, mvf11, mvf1
    15a0:	strtmi	r9, [r6], #-2576	; 0xfffff5f0
    15a4:			; <UNDEFINED> instruction: 0xf7ffe4f1
    15a8:	stmdavs	r5, {r1, r2, r4, r5, r9, fp, sp, lr, pc}
    15ac:			; <UNDEFINED> instruction: 0xf7ff4628
    15b0:	strtmi	lr, [r1], -r8, ror #20
    15b4:	ldmdami	r5, {r1, r9, sl, lr}^
    15b8:			; <UNDEFINED> instruction: 0xf7ff4478
    15bc:	strtmi	lr, [r8], -sl, ror #19
    15c0:	b	14bf5c4 <strspn@plt+0x14bead8>
    15c4:	stmdacs	r0, {r2, r9, sl, lr}
    15c8:	cfldrsge	mvf15, [r8], {63}	; 0x3f
    15cc:	ldmdami	r0, {r0, r2, r3, r5, r6, r7, r8, sl, sp, lr, pc}^
    15d0:	orrvs	pc, r0, pc, asr #8
    15d4:	strcs	r9, [r1, -r3, lsl #28]
    15d8:			; <UNDEFINED> instruction: 0xf7ff4478
    15dc:			; <UNDEFINED> instruction: 0xf7ffe9da
    15e0:	stmdane	fp!, {r1, r2, r8, r9, fp, ip, sp, pc}
    15e4:	stmdbmi	fp, {r0, r2, r9, fp, ip, pc}^
    15e8:	stmdami	fp, {r0, r8, r9, ip, sp}^
    15ec:	ldrbtmi	r3, [r9], #-513	; 0xfffffdff
    15f0:			; <UNDEFINED> instruction: 0xb01cf8dd
    15f4:			; <UNDEFINED> instruction: 0xf7ff4478
    15f8:	str	lr, [r0, -ip, asr #19]
    15fc:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1600:	stmdbmi	r6, {r0, r2, r8, r9, fp, ip, pc}^
    1604:	movwcc	r4, #6214	; 0x1846
    1608:	ldrbtmi	r9, [r9], #-2564	; 0xfffff5fc
    160c:			; <UNDEFINED> instruction: 0xf8dd4478
    1610:			; <UNDEFINED> instruction: 0xf7ffb01c
    1614:			; <UNDEFINED> instruction: 0xe6f2e9be
    1618:	andeq	r2, r1, sl, lsr #8
    161c:	andeq	r0, r0, r0, lsr #1
    1620:			; <UNDEFINED> instruction: 0x000124b2
    1624:	andeq	r0, r0, ip, lsr #26
    1628:	andeq	r0, r0, r6, lsr #27
    162c:	andeq	r2, r1, r4, ror #7
    1630:	andeq	r1, r0, r2, lsr r4
    1634:	andeq	r1, r0, r2, ror #7
    1638:	andeq	r0, r0, ip, ror #26
    163c:	andeq	r0, r0, ip, lsl #26
    1640:	andeq	r0, r0, r8, lsr #26
    1644:	andeq	r0, r0, r6, lsr sp
    1648:	andeq	r2, r1, r0, asr #4
    164c:	strheq	r0, [r0], -ip
    1650:	andeq	r1, r0, r4, ror #9
    1654:	andeq	r1, r0, r4, asr #9
    1658:	andeq	r1, r0, r6, asr #9
    165c:			; <UNDEFINED> instruction: 0x000012b8
    1660:	andeq	r1, r0, r6, asr #4
    1664:	andeq	r0, r0, ip, lsr #1
    1668:			; <UNDEFINED> instruction: 0x000012b0
    166c:	andeq	r1, r0, r4, asr #2
    1670:	muleq	r0, ip, r2
    1674:	andeq	r1, r0, r8, asr #6
    1678:	andeq	r0, r0, lr, ror sl
    167c:	andeq	r1, r0, ip, ror r0
    1680:	andeq	r1, r0, r4, ror #2
    1684:	andeq	r0, r0, r0, lsl sl
    1688:	andeq	r0, r0, r4, lsr #1
    168c:	andeq	r2, r1, r2, lsr #1
    1690:	muleq	r1, ip, r0
    1694:	muleq	r1, sl, r0
    1698:	andeq	r0, r0, r6, lsr r8
    169c:	andeq	r0, r0, ip, lsr #31
    16a0:	strdeq	r1, [r0], -r0
    16a4:	andeq	r1, r0, sl, ror #3
    16a8:	andeq	r1, r0, r8, lsl r1
    16ac:			; <UNDEFINED> instruction: 0x00000db6
    16b0:	andeq	r0, r0, r0, asr #27
    16b4:	andeq	r0, r0, r6, ror #12
    16b8:	andeq	r0, r0, r0, lsl sp
    16bc:	muleq	r0, lr, r5
    16c0:	andeq	r0, r0, r2, asr #31
    16c4:			; <UNDEFINED> instruction: 0x00000eb4
    16c8:	andeq	r0, r0, r6, ror r4
    16cc:	andeq	r0, r0, r8, ror #25
    16d0:	andeq	r0, r0, ip, lsl #26
    16d4:	andeq	r0, r0, r4, lsl sp
    16d8:	andeq	r0, r0, r6, lsl #9
    16dc:	andeq	r0, r0, ip, asr #28
    16e0:	andeq	r0, r0, r0, lsr #28
    16e4:	andeq	r0, r0, r4, asr #29
    16e8:	andeq	r0, r0, lr, asr sp
    16ec:	andeq	r0, r0, r0, asr #7
    16f0:	andeq	r0, r0, r6, ror #7
    16f4:	strdeq	r0, [r0], -ip
    16f8:	andeq	r0, r0, sl, ror #28
    16fc:	andeq	r0, r0, r0, ror #25
    1700:	andeq	r0, r0, r4, asr #8
    1704:	andeq	r0, r0, lr, lsr #28
    1708:	andeq	r0, r0, r4, ror #25
    170c:	ldrdeq	r0, [r0], -ip
    1710:	andeq	r0, r0, r0, ror #7
    1714:	andeq	r0, r0, r6, asr #27
    1718:	andeq	r0, r0, r0, lsl ip
    171c:	andeq	r0, r0, sl, lsr #27
    1720:	andeq	r0, r0, ip, lsr #23
    1724:	bleq	3d868 <strspn@plt+0x3cd7c>
    1728:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    172c:	strbtmi	fp, [sl], -r2, lsl #24
    1730:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1734:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1738:	ldrmi	sl, [sl], #776	; 0x308
    173c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1740:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1744:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1748:			; <UNDEFINED> instruction: 0xf85a4b06
    174c:	stmdami	r6, {r0, r1, ip, sp}
    1750:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1754:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1758:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    175c:	andeq	r1, r1, r4, ror #15
    1760:	muleq	r0, r4, r0
    1764:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1768:	strheq	r0, [r0], -r4
    176c:	ldr	r3, [pc, #20]	; 1788 <strspn@plt+0xc9c>
    1770:	ldr	r2, [pc, #20]	; 178c <strspn@plt+0xca0>
    1774:	add	r3, pc, r3
    1778:	ldr	r2, [r3, r2]
    177c:	cmp	r2, #0
    1780:	bxeq	lr
    1784:	b	9e4 <__gmon_start__@plt>
    1788:	andeq	r1, r1, r4, asr #15
    178c:	andeq	r0, r0, r8, lsr #1
    1790:	blmi	1d37b0 <strspn@plt+0x1d2cc4>
    1794:	bmi	1d297c <strspn@plt+0x1d1e90>
    1798:	addmi	r4, r3, #2063597568	; 0x7b000000
    179c:	andle	r4, r3, sl, ror r4
    17a0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    17a4:	ldrmi	fp, [r8, -r3, lsl #2]
    17a8:	svclt	0x00004770
    17ac:	andeq	r1, r1, r0, asr r9
    17b0:	andeq	r1, r1, ip, asr #18
    17b4:	andeq	r1, r1, r0, lsr #15
    17b8:	muleq	r0, ip, r0
    17bc:	stmdbmi	r9, {r3, fp, lr}
    17c0:	bmi	2529a8 <strspn@plt+0x251ebc>
    17c4:	bne	2529b0 <strspn@plt+0x251ec4>
    17c8:	svceq	0x00cb447a
    17cc:			; <UNDEFINED> instruction: 0x01a1eb03
    17d0:	andle	r1, r3, r9, asr #32
    17d4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    17d8:	ldrmi	fp, [r8, -r3, lsl #2]
    17dc:	svclt	0x00004770
    17e0:	andeq	r1, r1, r4, lsr #18
    17e4:	andeq	r1, r1, r0, lsr #18
    17e8:	andeq	r1, r1, r4, ror r7
    17ec:	strheq	r0, [r0], -r8
    17f0:	blmi	2aec18 <strspn@plt+0x2ae12c>
    17f4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    17f8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    17fc:	blmi	26fdb0 <strspn@plt+0x26f2c4>
    1800:	ldrdlt	r5, [r3, -r3]!
    1804:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1808:			; <UNDEFINED> instruction: 0xf7ff6818
    180c:			; <UNDEFINED> instruction: 0xf7ffe8aa
    1810:	blmi	1c1714 <strspn@plt+0x1c0c28>
    1814:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1818:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    181c:	andeq	r1, r1, lr, ror #17
    1820:	andeq	r1, r1, r4, asr #14
    1824:	muleq	r0, r8, r0
    1828:	strdeq	r1, [r1], -sl
    182c:	andeq	r1, r1, lr, asr #17
    1830:	svclt	0x0000e7c4
    1834:	mvnsmi	lr, #737280	; 0xb4000
    1838:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    183c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1840:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1844:	ldmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1848:	blne	1d92a44 <strspn@plt+0x1d91f58>
    184c:	strhle	r1, [sl], -r6
    1850:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1854:	svccc	0x0004f855
    1858:	strbmi	r3, [sl], -r1, lsl #8
    185c:	ldrtmi	r4, [r8], -r1, asr #12
    1860:	adcmi	r4, r6, #152, 14	; 0x2600000
    1864:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1868:	svclt	0x000083f8
    186c:	andeq	r1, r1, lr, ror #11
    1870:	andeq	r1, r1, r4, ror #11
    1874:	svclt	0x00004770

Disassembly of section .fini:

00001878 <.fini>:
    1878:	push	{r3, lr}
    187c:	pop	{r3, pc}
