// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _mult_constant_HH_
#define _mult_constant_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "mult_constant_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct mult_constant : public sc_module {
    // Port declarations 452
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > in_data_A_0_TDATA;
    sc_in< sc_logic > in_data_A_0_TVALID;
    sc_out< sc_logic > in_data_A_0_TREADY;
    sc_in< sc_lv<32> > in_data_A_1_TDATA;
    sc_in< sc_logic > in_data_A_1_TVALID;
    sc_out< sc_logic > in_data_A_1_TREADY;
    sc_in< sc_lv<32> > in_data_A_2_TDATA;
    sc_in< sc_logic > in_data_A_2_TVALID;
    sc_out< sc_logic > in_data_A_2_TREADY;
    sc_in< sc_lv<32> > in_data_A_3_TDATA;
    sc_in< sc_logic > in_data_A_3_TVALID;
    sc_out< sc_logic > in_data_A_3_TREADY;
    sc_in< sc_lv<32> > in_data_A_4_TDATA;
    sc_in< sc_logic > in_data_A_4_TVALID;
    sc_out< sc_logic > in_data_A_4_TREADY;
    sc_in< sc_lv<32> > in_data_A_5_TDATA;
    sc_in< sc_logic > in_data_A_5_TVALID;
    sc_out< sc_logic > in_data_A_5_TREADY;
    sc_in< sc_lv<32> > in_data_A_6_TDATA;
    sc_in< sc_logic > in_data_A_6_TVALID;
    sc_out< sc_logic > in_data_A_6_TREADY;
    sc_in< sc_lv<32> > in_data_A_7_TDATA;
    sc_in< sc_logic > in_data_A_7_TVALID;
    sc_out< sc_logic > in_data_A_7_TREADY;
    sc_in< sc_lv<32> > in_data_A_8_TDATA;
    sc_in< sc_logic > in_data_A_8_TVALID;
    sc_out< sc_logic > in_data_A_8_TREADY;
    sc_in< sc_lv<32> > in_data_A_9_TDATA;
    sc_in< sc_logic > in_data_A_9_TVALID;
    sc_out< sc_logic > in_data_A_9_TREADY;
    sc_in< sc_lv<32> > in_data_A_10_TDATA;
    sc_in< sc_logic > in_data_A_10_TVALID;
    sc_out< sc_logic > in_data_A_10_TREADY;
    sc_in< sc_lv<32> > in_data_A_11_TDATA;
    sc_in< sc_logic > in_data_A_11_TVALID;
    sc_out< sc_logic > in_data_A_11_TREADY;
    sc_in< sc_lv<32> > in_data_A_12_TDATA;
    sc_in< sc_logic > in_data_A_12_TVALID;
    sc_out< sc_logic > in_data_A_12_TREADY;
    sc_in< sc_lv<32> > in_data_A_13_TDATA;
    sc_in< sc_logic > in_data_A_13_TVALID;
    sc_out< sc_logic > in_data_A_13_TREADY;
    sc_in< sc_lv<32> > in_data_A_14_TDATA;
    sc_in< sc_logic > in_data_A_14_TVALID;
    sc_out< sc_logic > in_data_A_14_TREADY;
    sc_in< sc_lv<32> > in_data_A_15_TDATA;
    sc_in< sc_logic > in_data_A_15_TVALID;
    sc_out< sc_logic > in_data_A_15_TREADY;
    sc_in< sc_lv<4> > in_data_A_0_TKEEP;
    sc_in< sc_lv<4> > in_data_A_1_TKEEP;
    sc_in< sc_lv<4> > in_data_A_2_TKEEP;
    sc_in< sc_lv<4> > in_data_A_3_TKEEP;
    sc_in< sc_lv<4> > in_data_A_4_TKEEP;
    sc_in< sc_lv<4> > in_data_A_5_TKEEP;
    sc_in< sc_lv<4> > in_data_A_6_TKEEP;
    sc_in< sc_lv<4> > in_data_A_7_TKEEP;
    sc_in< sc_lv<4> > in_data_A_8_TKEEP;
    sc_in< sc_lv<4> > in_data_A_9_TKEEP;
    sc_in< sc_lv<4> > in_data_A_10_TKEEP;
    sc_in< sc_lv<4> > in_data_A_11_TKEEP;
    sc_in< sc_lv<4> > in_data_A_12_TKEEP;
    sc_in< sc_lv<4> > in_data_A_13_TKEEP;
    sc_in< sc_lv<4> > in_data_A_14_TKEEP;
    sc_in< sc_lv<4> > in_data_A_15_TKEEP;
    sc_in< sc_lv<4> > in_data_A_0_TSTRB;
    sc_in< sc_lv<4> > in_data_A_1_TSTRB;
    sc_in< sc_lv<4> > in_data_A_2_TSTRB;
    sc_in< sc_lv<4> > in_data_A_3_TSTRB;
    sc_in< sc_lv<4> > in_data_A_4_TSTRB;
    sc_in< sc_lv<4> > in_data_A_5_TSTRB;
    sc_in< sc_lv<4> > in_data_A_6_TSTRB;
    sc_in< sc_lv<4> > in_data_A_7_TSTRB;
    sc_in< sc_lv<4> > in_data_A_8_TSTRB;
    sc_in< sc_lv<4> > in_data_A_9_TSTRB;
    sc_in< sc_lv<4> > in_data_A_10_TSTRB;
    sc_in< sc_lv<4> > in_data_A_11_TSTRB;
    sc_in< sc_lv<4> > in_data_A_12_TSTRB;
    sc_in< sc_lv<4> > in_data_A_13_TSTRB;
    sc_in< sc_lv<4> > in_data_A_14_TSTRB;
    sc_in< sc_lv<4> > in_data_A_15_TSTRB;
    sc_in< sc_lv<1> > in_data_A_0_TUSER;
    sc_in< sc_lv<1> > in_data_A_1_TUSER;
    sc_in< sc_lv<1> > in_data_A_2_TUSER;
    sc_in< sc_lv<1> > in_data_A_3_TUSER;
    sc_in< sc_lv<1> > in_data_A_4_TUSER;
    sc_in< sc_lv<1> > in_data_A_5_TUSER;
    sc_in< sc_lv<1> > in_data_A_6_TUSER;
    sc_in< sc_lv<1> > in_data_A_7_TUSER;
    sc_in< sc_lv<1> > in_data_A_8_TUSER;
    sc_in< sc_lv<1> > in_data_A_9_TUSER;
    sc_in< sc_lv<1> > in_data_A_10_TUSER;
    sc_in< sc_lv<1> > in_data_A_11_TUSER;
    sc_in< sc_lv<1> > in_data_A_12_TUSER;
    sc_in< sc_lv<1> > in_data_A_13_TUSER;
    sc_in< sc_lv<1> > in_data_A_14_TUSER;
    sc_in< sc_lv<1> > in_data_A_15_TUSER;
    sc_in< sc_lv<1> > in_data_A_0_TLAST;
    sc_in< sc_lv<1> > in_data_A_1_TLAST;
    sc_in< sc_lv<1> > in_data_A_2_TLAST;
    sc_in< sc_lv<1> > in_data_A_3_TLAST;
    sc_in< sc_lv<1> > in_data_A_4_TLAST;
    sc_in< sc_lv<1> > in_data_A_5_TLAST;
    sc_in< sc_lv<1> > in_data_A_6_TLAST;
    sc_in< sc_lv<1> > in_data_A_7_TLAST;
    sc_in< sc_lv<1> > in_data_A_8_TLAST;
    sc_in< sc_lv<1> > in_data_A_9_TLAST;
    sc_in< sc_lv<1> > in_data_A_10_TLAST;
    sc_in< sc_lv<1> > in_data_A_11_TLAST;
    sc_in< sc_lv<1> > in_data_A_12_TLAST;
    sc_in< sc_lv<1> > in_data_A_13_TLAST;
    sc_in< sc_lv<1> > in_data_A_14_TLAST;
    sc_in< sc_lv<1> > in_data_A_15_TLAST;
    sc_in< sc_lv<1> > in_data_A_0_TID;
    sc_in< sc_lv<1> > in_data_A_1_TID;
    sc_in< sc_lv<1> > in_data_A_2_TID;
    sc_in< sc_lv<1> > in_data_A_3_TID;
    sc_in< sc_lv<1> > in_data_A_4_TID;
    sc_in< sc_lv<1> > in_data_A_5_TID;
    sc_in< sc_lv<1> > in_data_A_6_TID;
    sc_in< sc_lv<1> > in_data_A_7_TID;
    sc_in< sc_lv<1> > in_data_A_8_TID;
    sc_in< sc_lv<1> > in_data_A_9_TID;
    sc_in< sc_lv<1> > in_data_A_10_TID;
    sc_in< sc_lv<1> > in_data_A_11_TID;
    sc_in< sc_lv<1> > in_data_A_12_TID;
    sc_in< sc_lv<1> > in_data_A_13_TID;
    sc_in< sc_lv<1> > in_data_A_14_TID;
    sc_in< sc_lv<1> > in_data_A_15_TID;
    sc_in< sc_lv<1> > in_data_A_0_TDEST;
    sc_in< sc_lv<1> > in_data_A_1_TDEST;
    sc_in< sc_lv<1> > in_data_A_2_TDEST;
    sc_in< sc_lv<1> > in_data_A_3_TDEST;
    sc_in< sc_lv<1> > in_data_A_4_TDEST;
    sc_in< sc_lv<1> > in_data_A_5_TDEST;
    sc_in< sc_lv<1> > in_data_A_6_TDEST;
    sc_in< sc_lv<1> > in_data_A_7_TDEST;
    sc_in< sc_lv<1> > in_data_A_8_TDEST;
    sc_in< sc_lv<1> > in_data_A_9_TDEST;
    sc_in< sc_lv<1> > in_data_A_10_TDEST;
    sc_in< sc_lv<1> > in_data_A_11_TDEST;
    sc_in< sc_lv<1> > in_data_A_12_TDEST;
    sc_in< sc_lv<1> > in_data_A_13_TDEST;
    sc_in< sc_lv<1> > in_data_A_14_TDEST;
    sc_in< sc_lv<1> > in_data_A_15_TDEST;
    sc_in< sc_lv<32> > in_data_B_0_TDATA;
    sc_in< sc_logic > in_data_B_0_TVALID;
    sc_out< sc_logic > in_data_B_0_TREADY;
    sc_in< sc_lv<32> > in_data_B_1_TDATA;
    sc_in< sc_logic > in_data_B_1_TVALID;
    sc_out< sc_logic > in_data_B_1_TREADY;
    sc_in< sc_lv<32> > in_data_B_2_TDATA;
    sc_in< sc_logic > in_data_B_2_TVALID;
    sc_out< sc_logic > in_data_B_2_TREADY;
    sc_in< sc_lv<32> > in_data_B_3_TDATA;
    sc_in< sc_logic > in_data_B_3_TVALID;
    sc_out< sc_logic > in_data_B_3_TREADY;
    sc_in< sc_lv<32> > in_data_B_4_TDATA;
    sc_in< sc_logic > in_data_B_4_TVALID;
    sc_out< sc_logic > in_data_B_4_TREADY;
    sc_in< sc_lv<32> > in_data_B_5_TDATA;
    sc_in< sc_logic > in_data_B_5_TVALID;
    sc_out< sc_logic > in_data_B_5_TREADY;
    sc_in< sc_lv<32> > in_data_B_6_TDATA;
    sc_in< sc_logic > in_data_B_6_TVALID;
    sc_out< sc_logic > in_data_B_6_TREADY;
    sc_in< sc_lv<32> > in_data_B_7_TDATA;
    sc_in< sc_logic > in_data_B_7_TVALID;
    sc_out< sc_logic > in_data_B_7_TREADY;
    sc_in< sc_lv<32> > in_data_B_8_TDATA;
    sc_in< sc_logic > in_data_B_8_TVALID;
    sc_out< sc_logic > in_data_B_8_TREADY;
    sc_in< sc_lv<32> > in_data_B_9_TDATA;
    sc_in< sc_logic > in_data_B_9_TVALID;
    sc_out< sc_logic > in_data_B_9_TREADY;
    sc_in< sc_lv<32> > in_data_B_10_TDATA;
    sc_in< sc_logic > in_data_B_10_TVALID;
    sc_out< sc_logic > in_data_B_10_TREADY;
    sc_in< sc_lv<32> > in_data_B_11_TDATA;
    sc_in< sc_logic > in_data_B_11_TVALID;
    sc_out< sc_logic > in_data_B_11_TREADY;
    sc_in< sc_lv<32> > in_data_B_12_TDATA;
    sc_in< sc_logic > in_data_B_12_TVALID;
    sc_out< sc_logic > in_data_B_12_TREADY;
    sc_in< sc_lv<32> > in_data_B_13_TDATA;
    sc_in< sc_logic > in_data_B_13_TVALID;
    sc_out< sc_logic > in_data_B_13_TREADY;
    sc_in< sc_lv<32> > in_data_B_14_TDATA;
    sc_in< sc_logic > in_data_B_14_TVALID;
    sc_out< sc_logic > in_data_B_14_TREADY;
    sc_in< sc_lv<32> > in_data_B_15_TDATA;
    sc_in< sc_logic > in_data_B_15_TVALID;
    sc_out< sc_logic > in_data_B_15_TREADY;
    sc_in< sc_lv<4> > in_data_B_0_TKEEP;
    sc_in< sc_lv<4> > in_data_B_1_TKEEP;
    sc_in< sc_lv<4> > in_data_B_2_TKEEP;
    sc_in< sc_lv<4> > in_data_B_3_TKEEP;
    sc_in< sc_lv<4> > in_data_B_4_TKEEP;
    sc_in< sc_lv<4> > in_data_B_5_TKEEP;
    sc_in< sc_lv<4> > in_data_B_6_TKEEP;
    sc_in< sc_lv<4> > in_data_B_7_TKEEP;
    sc_in< sc_lv<4> > in_data_B_8_TKEEP;
    sc_in< sc_lv<4> > in_data_B_9_TKEEP;
    sc_in< sc_lv<4> > in_data_B_10_TKEEP;
    sc_in< sc_lv<4> > in_data_B_11_TKEEP;
    sc_in< sc_lv<4> > in_data_B_12_TKEEP;
    sc_in< sc_lv<4> > in_data_B_13_TKEEP;
    sc_in< sc_lv<4> > in_data_B_14_TKEEP;
    sc_in< sc_lv<4> > in_data_B_15_TKEEP;
    sc_in< sc_lv<4> > in_data_B_0_TSTRB;
    sc_in< sc_lv<4> > in_data_B_1_TSTRB;
    sc_in< sc_lv<4> > in_data_B_2_TSTRB;
    sc_in< sc_lv<4> > in_data_B_3_TSTRB;
    sc_in< sc_lv<4> > in_data_B_4_TSTRB;
    sc_in< sc_lv<4> > in_data_B_5_TSTRB;
    sc_in< sc_lv<4> > in_data_B_6_TSTRB;
    sc_in< sc_lv<4> > in_data_B_7_TSTRB;
    sc_in< sc_lv<4> > in_data_B_8_TSTRB;
    sc_in< sc_lv<4> > in_data_B_9_TSTRB;
    sc_in< sc_lv<4> > in_data_B_10_TSTRB;
    sc_in< sc_lv<4> > in_data_B_11_TSTRB;
    sc_in< sc_lv<4> > in_data_B_12_TSTRB;
    sc_in< sc_lv<4> > in_data_B_13_TSTRB;
    sc_in< sc_lv<4> > in_data_B_14_TSTRB;
    sc_in< sc_lv<4> > in_data_B_15_TSTRB;
    sc_in< sc_lv<1> > in_data_B_0_TUSER;
    sc_in< sc_lv<1> > in_data_B_1_TUSER;
    sc_in< sc_lv<1> > in_data_B_2_TUSER;
    sc_in< sc_lv<1> > in_data_B_3_TUSER;
    sc_in< sc_lv<1> > in_data_B_4_TUSER;
    sc_in< sc_lv<1> > in_data_B_5_TUSER;
    sc_in< sc_lv<1> > in_data_B_6_TUSER;
    sc_in< sc_lv<1> > in_data_B_7_TUSER;
    sc_in< sc_lv<1> > in_data_B_8_TUSER;
    sc_in< sc_lv<1> > in_data_B_9_TUSER;
    sc_in< sc_lv<1> > in_data_B_10_TUSER;
    sc_in< sc_lv<1> > in_data_B_11_TUSER;
    sc_in< sc_lv<1> > in_data_B_12_TUSER;
    sc_in< sc_lv<1> > in_data_B_13_TUSER;
    sc_in< sc_lv<1> > in_data_B_14_TUSER;
    sc_in< sc_lv<1> > in_data_B_15_TUSER;
    sc_in< sc_lv<1> > in_data_B_0_TLAST;
    sc_in< sc_lv<1> > in_data_B_1_TLAST;
    sc_in< sc_lv<1> > in_data_B_2_TLAST;
    sc_in< sc_lv<1> > in_data_B_3_TLAST;
    sc_in< sc_lv<1> > in_data_B_4_TLAST;
    sc_in< sc_lv<1> > in_data_B_5_TLAST;
    sc_in< sc_lv<1> > in_data_B_6_TLAST;
    sc_in< sc_lv<1> > in_data_B_7_TLAST;
    sc_in< sc_lv<1> > in_data_B_8_TLAST;
    sc_in< sc_lv<1> > in_data_B_9_TLAST;
    sc_in< sc_lv<1> > in_data_B_10_TLAST;
    sc_in< sc_lv<1> > in_data_B_11_TLAST;
    sc_in< sc_lv<1> > in_data_B_12_TLAST;
    sc_in< sc_lv<1> > in_data_B_13_TLAST;
    sc_in< sc_lv<1> > in_data_B_14_TLAST;
    sc_in< sc_lv<1> > in_data_B_15_TLAST;
    sc_in< sc_lv<1> > in_data_B_0_TID;
    sc_in< sc_lv<1> > in_data_B_1_TID;
    sc_in< sc_lv<1> > in_data_B_2_TID;
    sc_in< sc_lv<1> > in_data_B_3_TID;
    sc_in< sc_lv<1> > in_data_B_4_TID;
    sc_in< sc_lv<1> > in_data_B_5_TID;
    sc_in< sc_lv<1> > in_data_B_6_TID;
    sc_in< sc_lv<1> > in_data_B_7_TID;
    sc_in< sc_lv<1> > in_data_B_8_TID;
    sc_in< sc_lv<1> > in_data_B_9_TID;
    sc_in< sc_lv<1> > in_data_B_10_TID;
    sc_in< sc_lv<1> > in_data_B_11_TID;
    sc_in< sc_lv<1> > in_data_B_12_TID;
    sc_in< sc_lv<1> > in_data_B_13_TID;
    sc_in< sc_lv<1> > in_data_B_14_TID;
    sc_in< sc_lv<1> > in_data_B_15_TID;
    sc_in< sc_lv<1> > in_data_B_0_TDEST;
    sc_in< sc_lv<1> > in_data_B_1_TDEST;
    sc_in< sc_lv<1> > in_data_B_2_TDEST;
    sc_in< sc_lv<1> > in_data_B_3_TDEST;
    sc_in< sc_lv<1> > in_data_B_4_TDEST;
    sc_in< sc_lv<1> > in_data_B_5_TDEST;
    sc_in< sc_lv<1> > in_data_B_6_TDEST;
    sc_in< sc_lv<1> > in_data_B_7_TDEST;
    sc_in< sc_lv<1> > in_data_B_8_TDEST;
    sc_in< sc_lv<1> > in_data_B_9_TDEST;
    sc_in< sc_lv<1> > in_data_B_10_TDEST;
    sc_in< sc_lv<1> > in_data_B_11_TDEST;
    sc_in< sc_lv<1> > in_data_B_12_TDEST;
    sc_in< sc_lv<1> > in_data_B_13_TDEST;
    sc_in< sc_lv<1> > in_data_B_14_TDEST;
    sc_in< sc_lv<1> > in_data_B_15_TDEST;
    sc_out< sc_lv<32> > out_data_0_TDATA;
    sc_out< sc_logic > out_data_0_TVALID;
    sc_in< sc_logic > out_data_0_TREADY;
    sc_out< sc_lv<32> > out_data_1_TDATA;
    sc_out< sc_logic > out_data_1_TVALID;
    sc_in< sc_logic > out_data_1_TREADY;
    sc_out< sc_lv<32> > out_data_2_TDATA;
    sc_out< sc_logic > out_data_2_TVALID;
    sc_in< sc_logic > out_data_2_TREADY;
    sc_out< sc_lv<32> > out_data_3_TDATA;
    sc_out< sc_logic > out_data_3_TVALID;
    sc_in< sc_logic > out_data_3_TREADY;
    sc_out< sc_lv<32> > out_data_4_TDATA;
    sc_out< sc_logic > out_data_4_TVALID;
    sc_in< sc_logic > out_data_4_TREADY;
    sc_out< sc_lv<32> > out_data_5_TDATA;
    sc_out< sc_logic > out_data_5_TVALID;
    sc_in< sc_logic > out_data_5_TREADY;
    sc_out< sc_lv<32> > out_data_6_TDATA;
    sc_out< sc_logic > out_data_6_TVALID;
    sc_in< sc_logic > out_data_6_TREADY;
    sc_out< sc_lv<32> > out_data_7_TDATA;
    sc_out< sc_logic > out_data_7_TVALID;
    sc_in< sc_logic > out_data_7_TREADY;
    sc_out< sc_lv<32> > out_data_8_TDATA;
    sc_out< sc_logic > out_data_8_TVALID;
    sc_in< sc_logic > out_data_8_TREADY;
    sc_out< sc_lv<32> > out_data_9_TDATA;
    sc_out< sc_logic > out_data_9_TVALID;
    sc_in< sc_logic > out_data_9_TREADY;
    sc_out< sc_lv<32> > out_data_10_TDATA;
    sc_out< sc_logic > out_data_10_TVALID;
    sc_in< sc_logic > out_data_10_TREADY;
    sc_out< sc_lv<32> > out_data_11_TDATA;
    sc_out< sc_logic > out_data_11_TVALID;
    sc_in< sc_logic > out_data_11_TREADY;
    sc_out< sc_lv<32> > out_data_12_TDATA;
    sc_out< sc_logic > out_data_12_TVALID;
    sc_in< sc_logic > out_data_12_TREADY;
    sc_out< sc_lv<32> > out_data_13_TDATA;
    sc_out< sc_logic > out_data_13_TVALID;
    sc_in< sc_logic > out_data_13_TREADY;
    sc_out< sc_lv<32> > out_data_14_TDATA;
    sc_out< sc_logic > out_data_14_TVALID;
    sc_in< sc_logic > out_data_14_TREADY;
    sc_out< sc_lv<32> > out_data_15_TDATA;
    sc_out< sc_logic > out_data_15_TVALID;
    sc_in< sc_logic > out_data_15_TREADY;
    sc_out< sc_lv<4> > out_data_0_TKEEP;
    sc_out< sc_lv<4> > out_data_1_TKEEP;
    sc_out< sc_lv<4> > out_data_2_TKEEP;
    sc_out< sc_lv<4> > out_data_3_TKEEP;
    sc_out< sc_lv<4> > out_data_4_TKEEP;
    sc_out< sc_lv<4> > out_data_5_TKEEP;
    sc_out< sc_lv<4> > out_data_6_TKEEP;
    sc_out< sc_lv<4> > out_data_7_TKEEP;
    sc_out< sc_lv<4> > out_data_8_TKEEP;
    sc_out< sc_lv<4> > out_data_9_TKEEP;
    sc_out< sc_lv<4> > out_data_10_TKEEP;
    sc_out< sc_lv<4> > out_data_11_TKEEP;
    sc_out< sc_lv<4> > out_data_12_TKEEP;
    sc_out< sc_lv<4> > out_data_13_TKEEP;
    sc_out< sc_lv<4> > out_data_14_TKEEP;
    sc_out< sc_lv<4> > out_data_15_TKEEP;
    sc_out< sc_lv<4> > out_data_0_TSTRB;
    sc_out< sc_lv<4> > out_data_1_TSTRB;
    sc_out< sc_lv<4> > out_data_2_TSTRB;
    sc_out< sc_lv<4> > out_data_3_TSTRB;
    sc_out< sc_lv<4> > out_data_4_TSTRB;
    sc_out< sc_lv<4> > out_data_5_TSTRB;
    sc_out< sc_lv<4> > out_data_6_TSTRB;
    sc_out< sc_lv<4> > out_data_7_TSTRB;
    sc_out< sc_lv<4> > out_data_8_TSTRB;
    sc_out< sc_lv<4> > out_data_9_TSTRB;
    sc_out< sc_lv<4> > out_data_10_TSTRB;
    sc_out< sc_lv<4> > out_data_11_TSTRB;
    sc_out< sc_lv<4> > out_data_12_TSTRB;
    sc_out< sc_lv<4> > out_data_13_TSTRB;
    sc_out< sc_lv<4> > out_data_14_TSTRB;
    sc_out< sc_lv<4> > out_data_15_TSTRB;
    sc_out< sc_lv<1> > out_data_0_TUSER;
    sc_out< sc_lv<1> > out_data_1_TUSER;
    sc_out< sc_lv<1> > out_data_2_TUSER;
    sc_out< sc_lv<1> > out_data_3_TUSER;
    sc_out< sc_lv<1> > out_data_4_TUSER;
    sc_out< sc_lv<1> > out_data_5_TUSER;
    sc_out< sc_lv<1> > out_data_6_TUSER;
    sc_out< sc_lv<1> > out_data_7_TUSER;
    sc_out< sc_lv<1> > out_data_8_TUSER;
    sc_out< sc_lv<1> > out_data_9_TUSER;
    sc_out< sc_lv<1> > out_data_10_TUSER;
    sc_out< sc_lv<1> > out_data_11_TUSER;
    sc_out< sc_lv<1> > out_data_12_TUSER;
    sc_out< sc_lv<1> > out_data_13_TUSER;
    sc_out< sc_lv<1> > out_data_14_TUSER;
    sc_out< sc_lv<1> > out_data_15_TUSER;
    sc_out< sc_lv<1> > out_data_0_TLAST;
    sc_out< sc_lv<1> > out_data_1_TLAST;
    sc_out< sc_lv<1> > out_data_2_TLAST;
    sc_out< sc_lv<1> > out_data_3_TLAST;
    sc_out< sc_lv<1> > out_data_4_TLAST;
    sc_out< sc_lv<1> > out_data_5_TLAST;
    sc_out< sc_lv<1> > out_data_6_TLAST;
    sc_out< sc_lv<1> > out_data_7_TLAST;
    sc_out< sc_lv<1> > out_data_8_TLAST;
    sc_out< sc_lv<1> > out_data_9_TLAST;
    sc_out< sc_lv<1> > out_data_10_TLAST;
    sc_out< sc_lv<1> > out_data_11_TLAST;
    sc_out< sc_lv<1> > out_data_12_TLAST;
    sc_out< sc_lv<1> > out_data_13_TLAST;
    sc_out< sc_lv<1> > out_data_14_TLAST;
    sc_out< sc_lv<1> > out_data_15_TLAST;
    sc_out< sc_lv<1> > out_data_0_TID;
    sc_out< sc_lv<1> > out_data_1_TID;
    sc_out< sc_lv<1> > out_data_2_TID;
    sc_out< sc_lv<1> > out_data_3_TID;
    sc_out< sc_lv<1> > out_data_4_TID;
    sc_out< sc_lv<1> > out_data_5_TID;
    sc_out< sc_lv<1> > out_data_6_TID;
    sc_out< sc_lv<1> > out_data_7_TID;
    sc_out< sc_lv<1> > out_data_8_TID;
    sc_out< sc_lv<1> > out_data_9_TID;
    sc_out< sc_lv<1> > out_data_10_TID;
    sc_out< sc_lv<1> > out_data_11_TID;
    sc_out< sc_lv<1> > out_data_12_TID;
    sc_out< sc_lv<1> > out_data_13_TID;
    sc_out< sc_lv<1> > out_data_14_TID;
    sc_out< sc_lv<1> > out_data_15_TID;
    sc_out< sc_lv<1> > out_data_0_TDEST;
    sc_out< sc_lv<1> > out_data_1_TDEST;
    sc_out< sc_lv<1> > out_data_2_TDEST;
    sc_out< sc_lv<1> > out_data_3_TDEST;
    sc_out< sc_lv<1> > out_data_4_TDEST;
    sc_out< sc_lv<1> > out_data_5_TDEST;
    sc_out< sc_lv<1> > out_data_6_TDEST;
    sc_out< sc_lv<1> > out_data_7_TDEST;
    sc_out< sc_lv<1> > out_data_8_TDEST;
    sc_out< sc_lv<1> > out_data_9_TDEST;
    sc_out< sc_lv<1> > out_data_10_TDEST;
    sc_out< sc_lv<1> > out_data_11_TDEST;
    sc_out< sc_lv<1> > out_data_12_TDEST;
    sc_out< sc_lv<1> > out_data_13_TDEST;
    sc_out< sc_lv<1> > out_data_14_TDEST;
    sc_out< sc_lv<1> > out_data_15_TDEST;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    mult_constant(sc_module_name name);
    SC_HAS_PROCESS(mult_constant);

    ~mult_constant();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    mult_constant_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* mult_constant_AXILiteS_s_axi_U;
    regslice_both<32>* regslice_both_in_data_A_0_data_V_U;
    regslice_both<32>* regslice_both_in_data_A_1_data_V_U;
    regslice_both<32>* regslice_both_in_data_A_2_data_V_U;
    regslice_both<32>* regslice_both_in_data_A_3_data_V_U;
    regslice_both<32>* regslice_both_in_data_A_4_data_V_U;
    regslice_both<32>* regslice_both_in_data_A_5_data_V_U;
    regslice_both<32>* regslice_both_in_data_A_6_data_V_U;
    regslice_both<32>* regslice_both_in_data_A_7_data_V_U;
    regslice_both<32>* regslice_both_in_data_A_8_data_V_U;
    regslice_both<32>* regslice_both_in_data_A_9_data_V_U;
    regslice_both<32>* regslice_both_in_data_A_10_data_V_U;
    regslice_both<32>* regslice_both_in_data_A_11_data_V_U;
    regslice_both<32>* regslice_both_in_data_A_12_data_V_U;
    regslice_both<32>* regslice_both_in_data_A_13_data_V_U;
    regslice_both<32>* regslice_both_in_data_A_14_data_V_U;
    regslice_both<32>* regslice_both_in_data_A_15_data_V_U;
    regslice_both<4>* regslice_both_in_data_A_0_keep_V_U;
    regslice_both<4>* regslice_both_in_data_A_1_keep_V_U;
    regslice_both<4>* regslice_both_in_data_A_2_keep_V_U;
    regslice_both<4>* regslice_both_in_data_A_3_keep_V_U;
    regslice_both<4>* regslice_both_in_data_A_4_keep_V_U;
    regslice_both<4>* regslice_both_in_data_A_5_keep_V_U;
    regslice_both<4>* regslice_both_in_data_A_6_keep_V_U;
    regslice_both<4>* regslice_both_in_data_A_7_keep_V_U;
    regslice_both<4>* regslice_both_in_data_A_8_keep_V_U;
    regslice_both<4>* regslice_both_in_data_A_9_keep_V_U;
    regslice_both<4>* regslice_both_in_data_A_10_keep_V_U;
    regslice_both<4>* regslice_both_in_data_A_11_keep_V_U;
    regslice_both<4>* regslice_both_in_data_A_12_keep_V_U;
    regslice_both<4>* regslice_both_in_data_A_13_keep_V_U;
    regslice_both<4>* regslice_both_in_data_A_14_keep_V_U;
    regslice_both<4>* regslice_both_in_data_A_15_keep_V_U;
    regslice_both<4>* regslice_both_in_data_A_0_strb_V_U;
    regslice_both<4>* regslice_both_in_data_A_1_strb_V_U;
    regslice_both<4>* regslice_both_in_data_A_2_strb_V_U;
    regslice_both<4>* regslice_both_in_data_A_3_strb_V_U;
    regslice_both<4>* regslice_both_in_data_A_4_strb_V_U;
    regslice_both<4>* regslice_both_in_data_A_5_strb_V_U;
    regslice_both<4>* regslice_both_in_data_A_6_strb_V_U;
    regslice_both<4>* regslice_both_in_data_A_7_strb_V_U;
    regslice_both<4>* regslice_both_in_data_A_8_strb_V_U;
    regslice_both<4>* regslice_both_in_data_A_9_strb_V_U;
    regslice_both<4>* regslice_both_in_data_A_10_strb_V_U;
    regslice_both<4>* regslice_both_in_data_A_11_strb_V_U;
    regslice_both<4>* regslice_both_in_data_A_12_strb_V_U;
    regslice_both<4>* regslice_both_in_data_A_13_strb_V_U;
    regslice_both<4>* regslice_both_in_data_A_14_strb_V_U;
    regslice_both<4>* regslice_both_in_data_A_15_strb_V_U;
    regslice_both<1>* regslice_both_in_data_A_0_user_V_U;
    regslice_both<1>* regslice_both_in_data_A_1_user_V_U;
    regslice_both<1>* regslice_both_in_data_A_2_user_V_U;
    regslice_both<1>* regslice_both_in_data_A_3_user_V_U;
    regslice_both<1>* regslice_both_in_data_A_4_user_V_U;
    regslice_both<1>* regslice_both_in_data_A_5_user_V_U;
    regslice_both<1>* regslice_both_in_data_A_6_user_V_U;
    regslice_both<1>* regslice_both_in_data_A_7_user_V_U;
    regslice_both<1>* regslice_both_in_data_A_8_user_V_U;
    regslice_both<1>* regslice_both_in_data_A_9_user_V_U;
    regslice_both<1>* regslice_both_in_data_A_10_user_V_U;
    regslice_both<1>* regslice_both_in_data_A_11_user_V_U;
    regslice_both<1>* regslice_both_in_data_A_12_user_V_U;
    regslice_both<1>* regslice_both_in_data_A_13_user_V_U;
    regslice_both<1>* regslice_both_in_data_A_14_user_V_U;
    regslice_both<1>* regslice_both_in_data_A_15_user_V_U;
    regslice_both<1>* regslice_both_in_data_A_0_last_V_U;
    regslice_both<1>* regslice_both_in_data_A_1_last_V_U;
    regslice_both<1>* regslice_both_in_data_A_2_last_V_U;
    regslice_both<1>* regslice_both_in_data_A_3_last_V_U;
    regslice_both<1>* regslice_both_in_data_A_4_last_V_U;
    regslice_both<1>* regslice_both_in_data_A_5_last_V_U;
    regslice_both<1>* regslice_both_in_data_A_6_last_V_U;
    regslice_both<1>* regslice_both_in_data_A_7_last_V_U;
    regslice_both<1>* regslice_both_in_data_A_8_last_V_U;
    regslice_both<1>* regslice_both_in_data_A_9_last_V_U;
    regslice_both<1>* regslice_both_in_data_A_10_last_V_U;
    regslice_both<1>* regslice_both_in_data_A_11_last_V_U;
    regslice_both<1>* regslice_both_in_data_A_12_last_V_U;
    regslice_both<1>* regslice_both_in_data_A_13_last_V_U;
    regslice_both<1>* regslice_both_in_data_A_14_last_V_U;
    regslice_both<1>* regslice_both_in_data_A_15_last_V_U;
    regslice_both<1>* regslice_both_in_data_A_0_id_V_U;
    regslice_both<1>* regslice_both_in_data_A_1_id_V_U;
    regslice_both<1>* regslice_both_in_data_A_2_id_V_U;
    regslice_both<1>* regslice_both_in_data_A_3_id_V_U;
    regslice_both<1>* regslice_both_in_data_A_4_id_V_U;
    regslice_both<1>* regslice_both_in_data_A_5_id_V_U;
    regslice_both<1>* regslice_both_in_data_A_6_id_V_U;
    regslice_both<1>* regslice_both_in_data_A_7_id_V_U;
    regslice_both<1>* regslice_both_in_data_A_8_id_V_U;
    regslice_both<1>* regslice_both_in_data_A_9_id_V_U;
    regslice_both<1>* regslice_both_in_data_A_10_id_V_U;
    regslice_both<1>* regslice_both_in_data_A_11_id_V_U;
    regslice_both<1>* regslice_both_in_data_A_12_id_V_U;
    regslice_both<1>* regslice_both_in_data_A_13_id_V_U;
    regslice_both<1>* regslice_both_in_data_A_14_id_V_U;
    regslice_both<1>* regslice_both_in_data_A_15_id_V_U;
    regslice_both<1>* regslice_both_in_data_A_0_dest_V_U;
    regslice_both<1>* regslice_both_in_data_A_1_dest_V_U;
    regslice_both<1>* regslice_both_in_data_A_2_dest_V_U;
    regslice_both<1>* regslice_both_in_data_A_3_dest_V_U;
    regslice_both<1>* regslice_both_in_data_A_4_dest_V_U;
    regslice_both<1>* regslice_both_in_data_A_5_dest_V_U;
    regslice_both<1>* regslice_both_in_data_A_6_dest_V_U;
    regslice_both<1>* regslice_both_in_data_A_7_dest_V_U;
    regslice_both<1>* regslice_both_in_data_A_8_dest_V_U;
    regslice_both<1>* regslice_both_in_data_A_9_dest_V_U;
    regslice_both<1>* regslice_both_in_data_A_10_dest_V_U;
    regslice_both<1>* regslice_both_in_data_A_11_dest_V_U;
    regslice_both<1>* regslice_both_in_data_A_12_dest_V_U;
    regslice_both<1>* regslice_both_in_data_A_13_dest_V_U;
    regslice_both<1>* regslice_both_in_data_A_14_dest_V_U;
    regslice_both<1>* regslice_both_in_data_A_15_dest_V_U;
    regslice_both<32>* regslice_both_in_data_B_0_data_V_U;
    regslice_both<32>* regslice_both_in_data_B_1_data_V_U;
    regslice_both<32>* regslice_both_in_data_B_2_data_V_U;
    regslice_both<32>* regslice_both_in_data_B_3_data_V_U;
    regslice_both<32>* regslice_both_in_data_B_4_data_V_U;
    regslice_both<32>* regslice_both_in_data_B_5_data_V_U;
    regslice_both<32>* regslice_both_in_data_B_6_data_V_U;
    regslice_both<32>* regslice_both_in_data_B_7_data_V_U;
    regslice_both<32>* regslice_both_in_data_B_8_data_V_U;
    regslice_both<32>* regslice_both_in_data_B_9_data_V_U;
    regslice_both<32>* regslice_both_in_data_B_10_data_V_U;
    regslice_both<32>* regslice_both_in_data_B_11_data_V_U;
    regslice_both<32>* regslice_both_in_data_B_12_data_V_U;
    regslice_both<32>* regslice_both_in_data_B_13_data_V_U;
    regslice_both<32>* regslice_both_in_data_B_14_data_V_U;
    regslice_both<32>* regslice_both_in_data_B_15_data_V_U;
    regslice_both<4>* regslice_both_in_data_B_0_keep_V_U;
    regslice_both<4>* regslice_both_in_data_B_1_keep_V_U;
    regslice_both<4>* regslice_both_in_data_B_2_keep_V_U;
    regslice_both<4>* regslice_both_in_data_B_3_keep_V_U;
    regslice_both<4>* regslice_both_in_data_B_4_keep_V_U;
    regslice_both<4>* regslice_both_in_data_B_5_keep_V_U;
    regslice_both<4>* regslice_both_in_data_B_6_keep_V_U;
    regslice_both<4>* regslice_both_in_data_B_7_keep_V_U;
    regslice_both<4>* regslice_both_in_data_B_8_keep_V_U;
    regslice_both<4>* regslice_both_in_data_B_9_keep_V_U;
    regslice_both<4>* regslice_both_in_data_B_10_keep_V_U;
    regslice_both<4>* regslice_both_in_data_B_11_keep_V_U;
    regslice_both<4>* regslice_both_in_data_B_12_keep_V_U;
    regslice_both<4>* regslice_both_in_data_B_13_keep_V_U;
    regslice_both<4>* regslice_both_in_data_B_14_keep_V_U;
    regslice_both<4>* regslice_both_in_data_B_15_keep_V_U;
    regslice_both<4>* regslice_both_in_data_B_0_strb_V_U;
    regslice_both<4>* regslice_both_in_data_B_1_strb_V_U;
    regslice_both<4>* regslice_both_in_data_B_2_strb_V_U;
    regslice_both<4>* regslice_both_in_data_B_3_strb_V_U;
    regslice_both<4>* regslice_both_in_data_B_4_strb_V_U;
    regslice_both<4>* regslice_both_in_data_B_5_strb_V_U;
    regslice_both<4>* regslice_both_in_data_B_6_strb_V_U;
    regslice_both<4>* regslice_both_in_data_B_7_strb_V_U;
    regslice_both<4>* regslice_both_in_data_B_8_strb_V_U;
    regslice_both<4>* regslice_both_in_data_B_9_strb_V_U;
    regslice_both<4>* regslice_both_in_data_B_10_strb_V_U;
    regslice_both<4>* regslice_both_in_data_B_11_strb_V_U;
    regslice_both<4>* regslice_both_in_data_B_12_strb_V_U;
    regslice_both<4>* regslice_both_in_data_B_13_strb_V_U;
    regslice_both<4>* regslice_both_in_data_B_14_strb_V_U;
    regslice_both<4>* regslice_both_in_data_B_15_strb_V_U;
    regslice_both<1>* regslice_both_in_data_B_0_user_V_U;
    regslice_both<1>* regslice_both_in_data_B_1_user_V_U;
    regslice_both<1>* regslice_both_in_data_B_2_user_V_U;
    regslice_both<1>* regslice_both_in_data_B_3_user_V_U;
    regslice_both<1>* regslice_both_in_data_B_4_user_V_U;
    regslice_both<1>* regslice_both_in_data_B_5_user_V_U;
    regslice_both<1>* regslice_both_in_data_B_6_user_V_U;
    regslice_both<1>* regslice_both_in_data_B_7_user_V_U;
    regslice_both<1>* regslice_both_in_data_B_8_user_V_U;
    regslice_both<1>* regslice_both_in_data_B_9_user_V_U;
    regslice_both<1>* regslice_both_in_data_B_10_user_V_U;
    regslice_both<1>* regslice_both_in_data_B_11_user_V_U;
    regslice_both<1>* regslice_both_in_data_B_12_user_V_U;
    regslice_both<1>* regslice_both_in_data_B_13_user_V_U;
    regslice_both<1>* regslice_both_in_data_B_14_user_V_U;
    regslice_both<1>* regslice_both_in_data_B_15_user_V_U;
    regslice_both<1>* regslice_both_in_data_B_0_last_V_U;
    regslice_both<1>* regslice_both_in_data_B_1_last_V_U;
    regslice_both<1>* regslice_both_in_data_B_2_last_V_U;
    regslice_both<1>* regslice_both_in_data_B_3_last_V_U;
    regslice_both<1>* regslice_both_in_data_B_4_last_V_U;
    regslice_both<1>* regslice_both_in_data_B_5_last_V_U;
    regslice_both<1>* regslice_both_in_data_B_6_last_V_U;
    regslice_both<1>* regslice_both_in_data_B_7_last_V_U;
    regslice_both<1>* regslice_both_in_data_B_8_last_V_U;
    regslice_both<1>* regslice_both_in_data_B_9_last_V_U;
    regslice_both<1>* regslice_both_in_data_B_10_last_V_U;
    regslice_both<1>* regslice_both_in_data_B_11_last_V_U;
    regslice_both<1>* regslice_both_in_data_B_12_last_V_U;
    regslice_both<1>* regslice_both_in_data_B_13_last_V_U;
    regslice_both<1>* regslice_both_in_data_B_14_last_V_U;
    regslice_both<1>* regslice_both_in_data_B_15_last_V_U;
    regslice_both<1>* regslice_both_in_data_B_0_id_V_U;
    regslice_both<1>* regslice_both_in_data_B_1_id_V_U;
    regslice_both<1>* regslice_both_in_data_B_2_id_V_U;
    regslice_both<1>* regslice_both_in_data_B_3_id_V_U;
    regslice_both<1>* regslice_both_in_data_B_4_id_V_U;
    regslice_both<1>* regslice_both_in_data_B_5_id_V_U;
    regslice_both<1>* regslice_both_in_data_B_6_id_V_U;
    regslice_both<1>* regslice_both_in_data_B_7_id_V_U;
    regslice_both<1>* regslice_both_in_data_B_8_id_V_U;
    regslice_both<1>* regslice_both_in_data_B_9_id_V_U;
    regslice_both<1>* regslice_both_in_data_B_10_id_V_U;
    regslice_both<1>* regslice_both_in_data_B_11_id_V_U;
    regslice_both<1>* regslice_both_in_data_B_12_id_V_U;
    regslice_both<1>* regslice_both_in_data_B_13_id_V_U;
    regslice_both<1>* regslice_both_in_data_B_14_id_V_U;
    regslice_both<1>* regslice_both_in_data_B_15_id_V_U;
    regslice_both<1>* regslice_both_in_data_B_0_dest_V_U;
    regslice_both<1>* regslice_both_in_data_B_1_dest_V_U;
    regslice_both<1>* regslice_both_in_data_B_2_dest_V_U;
    regslice_both<1>* regslice_both_in_data_B_3_dest_V_U;
    regslice_both<1>* regslice_both_in_data_B_4_dest_V_U;
    regslice_both<1>* regslice_both_in_data_B_5_dest_V_U;
    regslice_both<1>* regslice_both_in_data_B_6_dest_V_U;
    regslice_both<1>* regslice_both_in_data_B_7_dest_V_U;
    regslice_both<1>* regslice_both_in_data_B_8_dest_V_U;
    regslice_both<1>* regslice_both_in_data_B_9_dest_V_U;
    regslice_both<1>* regslice_both_in_data_B_10_dest_V_U;
    regslice_both<1>* regslice_both_in_data_B_11_dest_V_U;
    regslice_both<1>* regslice_both_in_data_B_12_dest_V_U;
    regslice_both<1>* regslice_both_in_data_B_13_dest_V_U;
    regslice_both<1>* regslice_both_in_data_B_14_dest_V_U;
    regslice_both<1>* regslice_both_in_data_B_15_dest_V_U;
    regslice_both<32>* regslice_both_out_data_0_data_V_U;
    regslice_both<32>* regslice_both_out_data_1_data_V_U;
    regslice_both<32>* regslice_both_out_data_2_data_V_U;
    regslice_both<32>* regslice_both_out_data_3_data_V_U;
    regslice_both<32>* regslice_both_out_data_4_data_V_U;
    regslice_both<32>* regslice_both_out_data_5_data_V_U;
    regslice_both<32>* regslice_both_out_data_6_data_V_U;
    regslice_both<32>* regslice_both_out_data_7_data_V_U;
    regslice_both<32>* regslice_both_out_data_8_data_V_U;
    regslice_both<32>* regslice_both_out_data_9_data_V_U;
    regslice_both<32>* regslice_both_out_data_10_data_V_U;
    regslice_both<32>* regslice_both_out_data_11_data_V_U;
    regslice_both<32>* regslice_both_out_data_12_data_V_U;
    regslice_both<32>* regslice_both_out_data_13_data_V_U;
    regslice_both<32>* regslice_both_out_data_14_data_V_U;
    regslice_both<32>* regslice_both_out_data_15_data_V_U;
    regslice_both<4>* regslice_both_out_data_0_keep_V_U;
    regslice_both<4>* regslice_both_out_data_1_keep_V_U;
    regslice_both<4>* regslice_both_out_data_2_keep_V_U;
    regslice_both<4>* regslice_both_out_data_3_keep_V_U;
    regslice_both<4>* regslice_both_out_data_4_keep_V_U;
    regslice_both<4>* regslice_both_out_data_5_keep_V_U;
    regslice_both<4>* regslice_both_out_data_6_keep_V_U;
    regslice_both<4>* regslice_both_out_data_7_keep_V_U;
    regslice_both<4>* regslice_both_out_data_8_keep_V_U;
    regslice_both<4>* regslice_both_out_data_9_keep_V_U;
    regslice_both<4>* regslice_both_out_data_10_keep_V_U;
    regslice_both<4>* regslice_both_out_data_11_keep_V_U;
    regslice_both<4>* regslice_both_out_data_12_keep_V_U;
    regslice_both<4>* regslice_both_out_data_13_keep_V_U;
    regslice_both<4>* regslice_both_out_data_14_keep_V_U;
    regslice_both<4>* regslice_both_out_data_15_keep_V_U;
    regslice_both<4>* regslice_both_out_data_0_strb_V_U;
    regslice_both<4>* regslice_both_out_data_1_strb_V_U;
    regslice_both<4>* regslice_both_out_data_2_strb_V_U;
    regslice_both<4>* regslice_both_out_data_3_strb_V_U;
    regslice_both<4>* regslice_both_out_data_4_strb_V_U;
    regslice_both<4>* regslice_both_out_data_5_strb_V_U;
    regslice_both<4>* regslice_both_out_data_6_strb_V_U;
    regslice_both<4>* regslice_both_out_data_7_strb_V_U;
    regslice_both<4>* regslice_both_out_data_8_strb_V_U;
    regslice_both<4>* regslice_both_out_data_9_strb_V_U;
    regslice_both<4>* regslice_both_out_data_10_strb_V_U;
    regslice_both<4>* regslice_both_out_data_11_strb_V_U;
    regslice_both<4>* regslice_both_out_data_12_strb_V_U;
    regslice_both<4>* regslice_both_out_data_13_strb_V_U;
    regslice_both<4>* regslice_both_out_data_14_strb_V_U;
    regslice_both<4>* regslice_both_out_data_15_strb_V_U;
    regslice_both<1>* regslice_both_out_data_0_user_V_U;
    regslice_both<1>* regslice_both_out_data_1_user_V_U;
    regslice_both<1>* regslice_both_out_data_2_user_V_U;
    regslice_both<1>* regslice_both_out_data_3_user_V_U;
    regslice_both<1>* regslice_both_out_data_4_user_V_U;
    regslice_both<1>* regslice_both_out_data_5_user_V_U;
    regslice_both<1>* regslice_both_out_data_6_user_V_U;
    regslice_both<1>* regslice_both_out_data_7_user_V_U;
    regslice_both<1>* regslice_both_out_data_8_user_V_U;
    regslice_both<1>* regslice_both_out_data_9_user_V_U;
    regslice_both<1>* regslice_both_out_data_10_user_V_U;
    regslice_both<1>* regslice_both_out_data_11_user_V_U;
    regslice_both<1>* regslice_both_out_data_12_user_V_U;
    regslice_both<1>* regslice_both_out_data_13_user_V_U;
    regslice_both<1>* regslice_both_out_data_14_user_V_U;
    regslice_both<1>* regslice_both_out_data_15_user_V_U;
    regslice_both<1>* regslice_both_out_data_0_last_V_U;
    regslice_both<1>* regslice_both_out_data_1_last_V_U;
    regslice_both<1>* regslice_both_out_data_2_last_V_U;
    regslice_both<1>* regslice_both_out_data_3_last_V_U;
    regslice_both<1>* regslice_both_out_data_4_last_V_U;
    regslice_both<1>* regslice_both_out_data_5_last_V_U;
    regslice_both<1>* regslice_both_out_data_6_last_V_U;
    regslice_both<1>* regslice_both_out_data_7_last_V_U;
    regslice_both<1>* regslice_both_out_data_8_last_V_U;
    regslice_both<1>* regslice_both_out_data_9_last_V_U;
    regslice_both<1>* regslice_both_out_data_10_last_V_U;
    regslice_both<1>* regslice_both_out_data_11_last_V_U;
    regslice_both<1>* regslice_both_out_data_12_last_V_U;
    regslice_both<1>* regslice_both_out_data_13_last_V_U;
    regslice_both<1>* regslice_both_out_data_14_last_V_U;
    regslice_both<1>* regslice_both_out_data_15_last_V_U;
    regslice_both<1>* regslice_both_out_data_0_id_V_U;
    regslice_both<1>* regslice_both_out_data_1_id_V_U;
    regslice_both<1>* regslice_both_out_data_2_id_V_U;
    regslice_both<1>* regslice_both_out_data_3_id_V_U;
    regslice_both<1>* regslice_both_out_data_4_id_V_U;
    regslice_both<1>* regslice_both_out_data_5_id_V_U;
    regslice_both<1>* regslice_both_out_data_6_id_V_U;
    regslice_both<1>* regslice_both_out_data_7_id_V_U;
    regslice_both<1>* regslice_both_out_data_8_id_V_U;
    regslice_both<1>* regslice_both_out_data_9_id_V_U;
    regslice_both<1>* regslice_both_out_data_10_id_V_U;
    regslice_both<1>* regslice_both_out_data_11_id_V_U;
    regslice_both<1>* regslice_both_out_data_12_id_V_U;
    regslice_both<1>* regslice_both_out_data_13_id_V_U;
    regslice_both<1>* regslice_both_out_data_14_id_V_U;
    regslice_both<1>* regslice_both_out_data_15_id_V_U;
    regslice_both<1>* regslice_both_out_data_0_dest_V_U;
    regslice_both<1>* regslice_both_out_data_1_dest_V_U;
    regslice_both<1>* regslice_both_out_data_2_dest_V_U;
    regslice_both<1>* regslice_both_out_data_3_dest_V_U;
    regslice_both<1>* regslice_both_out_data_4_dest_V_U;
    regslice_both<1>* regslice_both_out_data_5_dest_V_U;
    regslice_both<1>* regslice_both_out_data_6_dest_V_U;
    regslice_both<1>* regslice_both_out_data_7_dest_V_U;
    regslice_both<1>* regslice_both_out_data_8_dest_V_U;
    regslice_both<1>* regslice_both_out_data_9_dest_V_U;
    regslice_both<1>* regslice_both_out_data_10_dest_V_U;
    regslice_both<1>* regslice_both_out_data_11_dest_V_U;
    regslice_both<1>* regslice_both_out_data_12_dest_V_U;
    regslice_both<1>* regslice_both_out_data_13_dest_V_U;
    regslice_both<1>* regslice_both_out_data_14_dest_V_U;
    regslice_both<1>* regslice_both_out_data_15_dest_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > constant_V;
    sc_signal< sc_lv<32> > constant_V_0_data_reg;
    sc_signal< sc_logic > constant_V_0_vld_reg;
    sc_signal< sc_logic > constant_V_0_ack_out;
    sc_signal< sc_logic > in_data_A_0_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln17_fu_1715_p2;
    sc_signal< sc_logic > in_data_A_1_TDATA_blk_n;
    sc_signal< sc_logic > in_data_A_2_TDATA_blk_n;
    sc_signal< sc_logic > in_data_A_3_TDATA_blk_n;
    sc_signal< sc_logic > in_data_A_4_TDATA_blk_n;
    sc_signal< sc_logic > in_data_A_5_TDATA_blk_n;
    sc_signal< sc_logic > in_data_A_6_TDATA_blk_n;
    sc_signal< sc_logic > in_data_A_7_TDATA_blk_n;
    sc_signal< sc_logic > in_data_A_8_TDATA_blk_n;
    sc_signal< sc_logic > in_data_A_9_TDATA_blk_n;
    sc_signal< sc_logic > in_data_A_10_TDATA_blk_n;
    sc_signal< sc_logic > in_data_A_11_TDATA_blk_n;
    sc_signal< sc_logic > in_data_A_12_TDATA_blk_n;
    sc_signal< sc_logic > in_data_A_13_TDATA_blk_n;
    sc_signal< sc_logic > in_data_A_14_TDATA_blk_n;
    sc_signal< sc_logic > in_data_A_15_TDATA_blk_n;
    sc_signal< sc_logic > in_data_B_0_TDATA_blk_n;
    sc_signal< sc_logic > in_data_B_1_TDATA_blk_n;
    sc_signal< sc_logic > in_data_B_2_TDATA_blk_n;
    sc_signal< sc_logic > in_data_B_3_TDATA_blk_n;
    sc_signal< sc_logic > in_data_B_4_TDATA_blk_n;
    sc_signal< sc_logic > in_data_B_5_TDATA_blk_n;
    sc_signal< sc_logic > in_data_B_6_TDATA_blk_n;
    sc_signal< sc_logic > in_data_B_7_TDATA_blk_n;
    sc_signal< sc_logic > in_data_B_8_TDATA_blk_n;
    sc_signal< sc_logic > in_data_B_9_TDATA_blk_n;
    sc_signal< sc_logic > in_data_B_10_TDATA_blk_n;
    sc_signal< sc_logic > in_data_B_11_TDATA_blk_n;
    sc_signal< sc_logic > in_data_B_12_TDATA_blk_n;
    sc_signal< sc_logic > in_data_B_13_TDATA_blk_n;
    sc_signal< sc_logic > in_data_B_14_TDATA_blk_n;
    sc_signal< sc_logic > in_data_B_15_TDATA_blk_n;
    sc_signal< sc_logic > out_data_0_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > icmp_ln17_reg_2435;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > icmp_ln17_reg_2435_pp0_iter1_reg;
    sc_signal< sc_logic > out_data_1_TDATA_blk_n;
    sc_signal< sc_logic > out_data_2_TDATA_blk_n;
    sc_signal< sc_logic > out_data_3_TDATA_blk_n;
    sc_signal< sc_logic > out_data_4_TDATA_blk_n;
    sc_signal< sc_logic > out_data_5_TDATA_blk_n;
    sc_signal< sc_logic > out_data_6_TDATA_blk_n;
    sc_signal< sc_logic > out_data_7_TDATA_blk_n;
    sc_signal< sc_logic > out_data_8_TDATA_blk_n;
    sc_signal< sc_logic > out_data_9_TDATA_blk_n;
    sc_signal< sc_logic > out_data_10_TDATA_blk_n;
    sc_signal< sc_logic > out_data_11_TDATA_blk_n;
    sc_signal< sc_logic > out_data_12_TDATA_blk_n;
    sc_signal< sc_logic > out_data_13_TDATA_blk_n;
    sc_signal< sc_logic > out_data_14_TDATA_blk_n;
    sc_signal< sc_logic > out_data_15_TDATA_blk_n;
    sc_signal< sc_lv<10> > i_0_0_reg_1704;
    sc_signal< sc_lv<32> > constant_V_read_reg_2415;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_io;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<4> > in_data_B_0_keep_V_s_reg_2439;
    sc_signal< sc_lv<4> > in_data_B_0_strb_V_s_reg_2444;
    sc_signal< sc_lv<1> > in_data_B_0_user_V_s_reg_2449;
    sc_signal< sc_lv<1> > in_data_B_0_last_V_s_reg_2454;
    sc_signal< sc_lv<1> > in_data_B_0_id_V_tm_reg_2459;
    sc_signal< sc_lv<1> > in_data_B_0_dest_V_s_reg_2464;
    sc_signal< sc_lv<32> > add_ln214_1_fu_1758_p2;
    sc_signal< sc_lv<32> > add_ln214_1_reg_2469;
    sc_signal< sc_lv<4> > in_data_B_1_keep_V_s_reg_2474;
    sc_signal< sc_lv<4> > in_data_B_1_strb_V_s_reg_2479;
    sc_signal< sc_lv<1> > in_data_B_1_user_V_s_reg_2484;
    sc_signal< sc_lv<1> > in_data_B_1_last_V_s_reg_2489;
    sc_signal< sc_lv<1> > in_data_B_1_id_V_tm_reg_2494;
    sc_signal< sc_lv<1> > in_data_B_1_dest_V_s_reg_2499;
    sc_signal< sc_lv<32> > add_ln214_3_fu_1801_p2;
    sc_signal< sc_lv<32> > add_ln214_3_reg_2504;
    sc_signal< sc_lv<4> > in_data_B_2_keep_V_s_reg_2509;
    sc_signal< sc_lv<4> > in_data_B_2_strb_V_s_reg_2514;
    sc_signal< sc_lv<1> > in_data_B_2_user_V_s_reg_2519;
    sc_signal< sc_lv<1> > in_data_B_2_last_V_s_reg_2524;
    sc_signal< sc_lv<1> > in_data_B_2_id_V_tm_reg_2529;
    sc_signal< sc_lv<1> > in_data_B_2_dest_V_s_reg_2534;
    sc_signal< sc_lv<32> > add_ln214_5_fu_1844_p2;
    sc_signal< sc_lv<32> > add_ln214_5_reg_2539;
    sc_signal< sc_lv<4> > in_data_B_3_keep_V_s_reg_2544;
    sc_signal< sc_lv<4> > in_data_B_3_strb_V_s_reg_2549;
    sc_signal< sc_lv<1> > in_data_B_3_user_V_s_reg_2554;
    sc_signal< sc_lv<1> > in_data_B_3_last_V_s_reg_2559;
    sc_signal< sc_lv<1> > in_data_B_3_id_V_tm_reg_2564;
    sc_signal< sc_lv<1> > in_data_B_3_dest_V_s_reg_2569;
    sc_signal< sc_lv<32> > add_ln214_7_fu_1887_p2;
    sc_signal< sc_lv<32> > add_ln214_7_reg_2574;
    sc_signal< sc_lv<4> > in_data_B_4_keep_V_s_reg_2579;
    sc_signal< sc_lv<4> > in_data_B_4_strb_V_s_reg_2584;
    sc_signal< sc_lv<1> > in_data_B_4_user_V_s_reg_2589;
    sc_signal< sc_lv<1> > in_data_B_4_last_V_s_reg_2594;
    sc_signal< sc_lv<1> > in_data_B_4_id_V_tm_reg_2599;
    sc_signal< sc_lv<1> > in_data_B_4_dest_V_s_reg_2604;
    sc_signal< sc_lv<32> > add_ln214_9_fu_1930_p2;
    sc_signal< sc_lv<32> > add_ln214_9_reg_2609;
    sc_signal< sc_lv<4> > in_data_B_5_keep_V_s_reg_2614;
    sc_signal< sc_lv<4> > in_data_B_5_strb_V_s_reg_2619;
    sc_signal< sc_lv<1> > in_data_B_5_user_V_s_reg_2624;
    sc_signal< sc_lv<1> > in_data_B_5_last_V_s_reg_2629;
    sc_signal< sc_lv<1> > in_data_B_5_id_V_tm_reg_2634;
    sc_signal< sc_lv<1> > in_data_B_5_dest_V_s_reg_2639;
    sc_signal< sc_lv<32> > add_ln214_11_fu_1973_p2;
    sc_signal< sc_lv<32> > add_ln214_11_reg_2644;
    sc_signal< sc_lv<4> > in_data_B_6_keep_V_s_reg_2649;
    sc_signal< sc_lv<4> > in_data_B_6_strb_V_s_reg_2654;
    sc_signal< sc_lv<1> > in_data_B_6_user_V_s_reg_2659;
    sc_signal< sc_lv<1> > in_data_B_6_last_V_s_reg_2664;
    sc_signal< sc_lv<1> > in_data_B_6_id_V_tm_reg_2669;
    sc_signal< sc_lv<1> > in_data_B_6_dest_V_s_reg_2674;
    sc_signal< sc_lv<32> > add_ln214_13_fu_2016_p2;
    sc_signal< sc_lv<32> > add_ln214_13_reg_2679;
    sc_signal< sc_lv<4> > in_data_B_7_keep_V_s_reg_2684;
    sc_signal< sc_lv<4> > in_data_B_7_strb_V_s_reg_2689;
    sc_signal< sc_lv<1> > in_data_B_7_user_V_s_reg_2694;
    sc_signal< sc_lv<1> > in_data_B_7_last_V_s_reg_2699;
    sc_signal< sc_lv<1> > in_data_B_7_id_V_tm_reg_2704;
    sc_signal< sc_lv<1> > in_data_B_7_dest_V_s_reg_2709;
    sc_signal< sc_lv<32> > add_ln214_15_fu_2059_p2;
    sc_signal< sc_lv<32> > add_ln214_15_reg_2714;
    sc_signal< sc_lv<4> > in_data_B_8_keep_V_s_reg_2719;
    sc_signal< sc_lv<4> > in_data_B_8_strb_V_s_reg_2724;
    sc_signal< sc_lv<1> > in_data_B_8_user_V_s_reg_2729;
    sc_signal< sc_lv<1> > in_data_B_8_last_V_s_reg_2734;
    sc_signal< sc_lv<1> > in_data_B_8_id_V_tm_reg_2739;
    sc_signal< sc_lv<1> > in_data_B_8_dest_V_s_reg_2744;
    sc_signal< sc_lv<32> > add_ln214_17_fu_2102_p2;
    sc_signal< sc_lv<32> > add_ln214_17_reg_2749;
    sc_signal< sc_lv<4> > in_data_B_9_keep_V_s_reg_2754;
    sc_signal< sc_lv<4> > in_data_B_9_strb_V_s_reg_2759;
    sc_signal< sc_lv<1> > in_data_B_9_user_V_s_reg_2764;
    sc_signal< sc_lv<1> > in_data_B_9_last_V_s_reg_2769;
    sc_signal< sc_lv<1> > in_data_B_9_id_V_tm_reg_2774;
    sc_signal< sc_lv<1> > in_data_B_9_dest_V_s_reg_2779;
    sc_signal< sc_lv<32> > add_ln214_19_fu_2145_p2;
    sc_signal< sc_lv<32> > add_ln214_19_reg_2784;
    sc_signal< sc_lv<4> > in_data_B_10_keep_V_1_reg_2789;
    sc_signal< sc_lv<4> > in_data_B_10_strb_V_1_reg_2794;
    sc_signal< sc_lv<1> > in_data_B_10_user_V_1_reg_2799;
    sc_signal< sc_lv<1> > in_data_B_10_last_V_1_reg_2804;
    sc_signal< sc_lv<1> > in_data_B_10_id_V_t_reg_2809;
    sc_signal< sc_lv<1> > in_data_B_10_dest_V_1_reg_2814;
    sc_signal< sc_lv<32> > add_ln214_21_fu_2188_p2;
    sc_signal< sc_lv<32> > add_ln214_21_reg_2819;
    sc_signal< sc_lv<4> > in_data_B_11_keep_V_1_reg_2824;
    sc_signal< sc_lv<4> > in_data_B_11_strb_V_1_reg_2829;
    sc_signal< sc_lv<1> > in_data_B_11_user_V_1_reg_2834;
    sc_signal< sc_lv<1> > in_data_B_11_last_V_1_reg_2839;
    sc_signal< sc_lv<1> > in_data_B_11_id_V_t_reg_2844;
    sc_signal< sc_lv<1> > in_data_B_11_dest_V_1_reg_2849;
    sc_signal< sc_lv<32> > add_ln214_23_fu_2231_p2;
    sc_signal< sc_lv<32> > add_ln214_23_reg_2854;
    sc_signal< sc_lv<4> > in_data_B_12_keep_V_1_reg_2859;
    sc_signal< sc_lv<4> > in_data_B_12_strb_V_1_reg_2864;
    sc_signal< sc_lv<1> > in_data_B_12_user_V_1_reg_2869;
    sc_signal< sc_lv<1> > in_data_B_12_last_V_1_reg_2874;
    sc_signal< sc_lv<1> > in_data_B_12_id_V_t_reg_2879;
    sc_signal< sc_lv<1> > in_data_B_12_dest_V_1_reg_2884;
    sc_signal< sc_lv<32> > add_ln214_25_fu_2274_p2;
    sc_signal< sc_lv<32> > add_ln214_25_reg_2889;
    sc_signal< sc_lv<4> > in_data_B_13_keep_V_1_reg_2894;
    sc_signal< sc_lv<4> > in_data_B_13_strb_V_1_reg_2899;
    sc_signal< sc_lv<1> > in_data_B_13_user_V_1_reg_2904;
    sc_signal< sc_lv<1> > in_data_B_13_last_V_1_reg_2909;
    sc_signal< sc_lv<1> > in_data_B_13_id_V_t_reg_2914;
    sc_signal< sc_lv<1> > in_data_B_13_dest_V_1_reg_2919;
    sc_signal< sc_lv<32> > add_ln214_27_fu_2317_p2;
    sc_signal< sc_lv<32> > add_ln214_27_reg_2924;
    sc_signal< sc_lv<4> > in_data_B_14_keep_V_1_reg_2929;
    sc_signal< sc_lv<4> > in_data_B_14_strb_V_1_reg_2934;
    sc_signal< sc_lv<1> > in_data_B_14_user_V_1_reg_2939;
    sc_signal< sc_lv<1> > in_data_B_14_last_V_1_reg_2944;
    sc_signal< sc_lv<1> > in_data_B_14_id_V_t_reg_2949;
    sc_signal< sc_lv<1> > in_data_B_14_dest_V_1_reg_2954;
    sc_signal< sc_lv<32> > add_ln214_29_fu_2360_p2;
    sc_signal< sc_lv<32> > add_ln214_29_reg_2959;
    sc_signal< sc_lv<4> > in_data_B_15_keep_V_1_reg_2964;
    sc_signal< sc_lv<4> > in_data_B_15_strb_V_1_reg_2969;
    sc_signal< sc_lv<1> > in_data_B_15_user_V_1_reg_2974;
    sc_signal< sc_lv<1> > in_data_B_15_last_V_1_reg_2979;
    sc_signal< sc_lv<1> > in_data_B_15_id_V_t_reg_2984;
    sc_signal< sc_lv<1> > in_data_B_15_dest_V_1_reg_2989;
    sc_signal< sc_lv<32> > add_ln214_31_fu_2403_p2;
    sc_signal< sc_lv<32> > add_ln214_31_reg_2994;
    sc_signal< sc_lv<10> > add_ln17_fu_2409_p2;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > add_ln214_fu_1753_p2;
    sc_signal< sc_lv<32> > add_ln214_2_fu_1796_p2;
    sc_signal< sc_lv<32> > add_ln214_4_fu_1839_p2;
    sc_signal< sc_lv<32> > add_ln214_6_fu_1882_p2;
    sc_signal< sc_lv<32> > add_ln214_8_fu_1925_p2;
    sc_signal< sc_lv<32> > add_ln214_10_fu_1968_p2;
    sc_signal< sc_lv<32> > add_ln214_12_fu_2011_p2;
    sc_signal< sc_lv<32> > add_ln214_14_fu_2054_p2;
    sc_signal< sc_lv<32> > add_ln214_16_fu_2097_p2;
    sc_signal< sc_lv<32> > add_ln214_18_fu_2140_p2;
    sc_signal< sc_lv<32> > add_ln214_20_fu_2183_p2;
    sc_signal< sc_lv<32> > add_ln214_22_fu_2226_p2;
    sc_signal< sc_lv<32> > add_ln214_24_fu_2269_p2;
    sc_signal< sc_lv<32> > add_ln214_26_fu_2312_p2;
    sc_signal< sc_lv<32> > add_ln214_28_fu_2355_p2;
    sc_signal< sc_lv<32> > add_ln214_30_fu_2398_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > regslice_both_out_data_0_data_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_1_data_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_2_data_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_3_data_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_4_data_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_5_data_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_6_data_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_7_data_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_8_data_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_9_data_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_10_data_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_11_data_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_12_data_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_13_data_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_14_data_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_15_data_V_U_apdone_blk;
    sc_signal< bool > ap_block_state6;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > regslice_both_in_data_A_0_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_A_0_TDATA_int;
    sc_signal< sc_logic > in_data_A_0_TVALID_int;
    sc_signal< sc_logic > in_data_A_0_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_A_0_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_1_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_A_1_TDATA_int;
    sc_signal< sc_logic > in_data_A_1_TVALID_int;
    sc_signal< sc_logic > in_data_A_1_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_A_1_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_2_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_A_2_TDATA_int;
    sc_signal< sc_logic > in_data_A_2_TVALID_int;
    sc_signal< sc_logic > in_data_A_2_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_A_2_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_3_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_A_3_TDATA_int;
    sc_signal< sc_logic > in_data_A_3_TVALID_int;
    sc_signal< sc_logic > in_data_A_3_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_A_3_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_4_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_A_4_TDATA_int;
    sc_signal< sc_logic > in_data_A_4_TVALID_int;
    sc_signal< sc_logic > in_data_A_4_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_A_4_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_5_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_A_5_TDATA_int;
    sc_signal< sc_logic > in_data_A_5_TVALID_int;
    sc_signal< sc_logic > in_data_A_5_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_A_5_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_6_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_A_6_TDATA_int;
    sc_signal< sc_logic > in_data_A_6_TVALID_int;
    sc_signal< sc_logic > in_data_A_6_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_A_6_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_7_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_A_7_TDATA_int;
    sc_signal< sc_logic > in_data_A_7_TVALID_int;
    sc_signal< sc_logic > in_data_A_7_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_A_7_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_8_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_A_8_TDATA_int;
    sc_signal< sc_logic > in_data_A_8_TVALID_int;
    sc_signal< sc_logic > in_data_A_8_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_A_8_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_9_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_A_9_TDATA_int;
    sc_signal< sc_logic > in_data_A_9_TVALID_int;
    sc_signal< sc_logic > in_data_A_9_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_A_9_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_10_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_A_10_TDATA_int;
    sc_signal< sc_logic > in_data_A_10_TVALID_int;
    sc_signal< sc_logic > in_data_A_10_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_A_10_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_11_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_A_11_TDATA_int;
    sc_signal< sc_logic > in_data_A_11_TVALID_int;
    sc_signal< sc_logic > in_data_A_11_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_A_11_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_12_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_A_12_TDATA_int;
    sc_signal< sc_logic > in_data_A_12_TVALID_int;
    sc_signal< sc_logic > in_data_A_12_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_A_12_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_13_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_A_13_TDATA_int;
    sc_signal< sc_logic > in_data_A_13_TVALID_int;
    sc_signal< sc_logic > in_data_A_13_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_A_13_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_14_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_A_14_TDATA_int;
    sc_signal< sc_logic > in_data_A_14_TVALID_int;
    sc_signal< sc_logic > in_data_A_14_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_A_14_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_15_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_A_15_TDATA_int;
    sc_signal< sc_logic > in_data_A_15_TVALID_int;
    sc_signal< sc_logic > in_data_A_15_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_A_15_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_0_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_0_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_A_0_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_0_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_1_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_1_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_A_1_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_1_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_2_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_2_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_A_2_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_2_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_3_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_3_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_A_3_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_3_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_4_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_4_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_A_4_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_4_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_5_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_5_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_A_5_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_5_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_6_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_6_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_A_6_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_6_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_7_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_7_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_A_7_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_7_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_8_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_8_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_A_8_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_8_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_9_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_9_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_A_9_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_9_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_10_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_10_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_A_10_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_10_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_11_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_11_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_A_11_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_11_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_12_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_12_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_A_12_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_12_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_13_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_13_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_A_13_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_13_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_14_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_14_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_A_14_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_14_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_15_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_15_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_A_15_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_15_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_0_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_0_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_A_0_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_0_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_1_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_1_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_A_1_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_1_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_2_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_2_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_A_2_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_2_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_3_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_3_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_A_3_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_3_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_4_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_4_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_A_4_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_4_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_5_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_5_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_A_5_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_5_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_6_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_6_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_A_6_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_6_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_7_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_7_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_A_7_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_7_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_8_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_8_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_A_8_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_8_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_9_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_9_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_A_9_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_9_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_10_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_10_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_A_10_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_10_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_11_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_11_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_A_11_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_11_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_12_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_12_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_A_12_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_12_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_13_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_13_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_A_13_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_13_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_14_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_14_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_A_14_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_14_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_15_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_A_15_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_A_15_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_15_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_0_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_0_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_A_0_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_0_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_1_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_1_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_A_1_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_1_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_2_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_2_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_A_2_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_2_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_3_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_3_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_A_3_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_3_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_4_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_4_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_A_4_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_4_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_5_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_5_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_A_5_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_5_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_6_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_6_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_A_6_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_6_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_7_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_7_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_A_7_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_7_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_8_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_8_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_A_8_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_8_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_9_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_9_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_A_9_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_9_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_10_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_10_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_A_10_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_10_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_11_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_11_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_A_11_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_11_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_12_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_12_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_A_12_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_12_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_13_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_13_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_A_13_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_13_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_14_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_14_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_A_14_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_14_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_15_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_15_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_A_15_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_15_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_0_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_0_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_0_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_0_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_1_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_1_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_1_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_1_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_2_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_2_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_2_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_2_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_3_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_3_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_3_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_3_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_4_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_4_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_4_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_4_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_5_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_5_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_5_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_5_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_6_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_6_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_6_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_6_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_7_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_7_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_7_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_7_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_8_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_8_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_8_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_8_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_9_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_9_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_9_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_9_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_10_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_10_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_10_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_10_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_11_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_11_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_11_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_11_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_12_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_12_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_12_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_12_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_13_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_13_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_13_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_13_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_14_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_14_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_14_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_14_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_15_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_15_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_15_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_15_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_0_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_0_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_A_0_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_0_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_1_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_1_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_A_1_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_1_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_2_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_2_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_A_2_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_2_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_3_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_3_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_A_3_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_3_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_4_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_4_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_A_4_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_4_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_5_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_5_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_A_5_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_5_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_6_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_6_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_A_6_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_6_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_7_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_7_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_A_7_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_7_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_8_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_8_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_A_8_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_8_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_9_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_9_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_A_9_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_9_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_10_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_10_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_A_10_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_10_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_11_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_11_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_A_11_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_11_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_12_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_12_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_A_12_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_12_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_13_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_13_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_A_13_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_13_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_14_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_14_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_A_14_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_14_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_15_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_15_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_A_15_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_15_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_0_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_0_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_0_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_0_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_1_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_1_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_1_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_1_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_2_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_2_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_2_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_2_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_3_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_3_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_3_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_3_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_4_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_4_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_4_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_4_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_5_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_5_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_5_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_5_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_6_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_6_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_6_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_6_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_7_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_7_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_7_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_7_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_8_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_8_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_8_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_8_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_9_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_9_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_9_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_9_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_10_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_10_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_10_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_10_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_11_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_11_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_11_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_11_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_12_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_12_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_12_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_12_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_13_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_13_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_13_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_13_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_14_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_14_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_14_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_14_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_A_15_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_A_15_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_A_15_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_A_15_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_0_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_B_0_TDATA_int;
    sc_signal< sc_logic > in_data_B_0_TVALID_int;
    sc_signal< sc_logic > in_data_B_0_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_B_0_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_1_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_B_1_TDATA_int;
    sc_signal< sc_logic > in_data_B_1_TVALID_int;
    sc_signal< sc_logic > in_data_B_1_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_B_1_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_2_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_B_2_TDATA_int;
    sc_signal< sc_logic > in_data_B_2_TVALID_int;
    sc_signal< sc_logic > in_data_B_2_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_B_2_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_3_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_B_3_TDATA_int;
    sc_signal< sc_logic > in_data_B_3_TVALID_int;
    sc_signal< sc_logic > in_data_B_3_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_B_3_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_4_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_B_4_TDATA_int;
    sc_signal< sc_logic > in_data_B_4_TVALID_int;
    sc_signal< sc_logic > in_data_B_4_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_B_4_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_5_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_B_5_TDATA_int;
    sc_signal< sc_logic > in_data_B_5_TVALID_int;
    sc_signal< sc_logic > in_data_B_5_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_B_5_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_6_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_B_6_TDATA_int;
    sc_signal< sc_logic > in_data_B_6_TVALID_int;
    sc_signal< sc_logic > in_data_B_6_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_B_6_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_7_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_B_7_TDATA_int;
    sc_signal< sc_logic > in_data_B_7_TVALID_int;
    sc_signal< sc_logic > in_data_B_7_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_B_7_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_8_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_B_8_TDATA_int;
    sc_signal< sc_logic > in_data_B_8_TVALID_int;
    sc_signal< sc_logic > in_data_B_8_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_B_8_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_9_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_B_9_TDATA_int;
    sc_signal< sc_logic > in_data_B_9_TVALID_int;
    sc_signal< sc_logic > in_data_B_9_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_B_9_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_10_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_B_10_TDATA_int;
    sc_signal< sc_logic > in_data_B_10_TVALID_int;
    sc_signal< sc_logic > in_data_B_10_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_B_10_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_11_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_B_11_TDATA_int;
    sc_signal< sc_logic > in_data_B_11_TVALID_int;
    sc_signal< sc_logic > in_data_B_11_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_B_11_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_12_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_B_12_TDATA_int;
    sc_signal< sc_logic > in_data_B_12_TVALID_int;
    sc_signal< sc_logic > in_data_B_12_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_B_12_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_13_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_B_13_TDATA_int;
    sc_signal< sc_logic > in_data_B_13_TVALID_int;
    sc_signal< sc_logic > in_data_B_13_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_B_13_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_14_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_B_14_TDATA_int;
    sc_signal< sc_logic > in_data_B_14_TVALID_int;
    sc_signal< sc_logic > in_data_B_14_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_B_14_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_15_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_data_B_15_TDATA_int;
    sc_signal< sc_logic > in_data_B_15_TVALID_int;
    sc_signal< sc_logic > in_data_B_15_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_B_15_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_0_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_0_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_B_0_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_0_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_1_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_1_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_B_1_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_1_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_2_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_2_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_B_2_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_2_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_3_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_3_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_B_3_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_3_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_4_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_4_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_B_4_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_4_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_5_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_5_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_B_5_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_5_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_6_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_6_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_B_6_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_6_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_7_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_7_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_B_7_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_7_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_8_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_8_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_B_8_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_8_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_9_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_9_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_B_9_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_9_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_10_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_10_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_B_10_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_10_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_11_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_11_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_B_11_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_11_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_12_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_12_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_B_12_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_12_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_13_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_13_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_B_13_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_13_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_14_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_14_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_B_14_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_14_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_15_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_15_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_data_B_15_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_15_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_0_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_0_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_B_0_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_0_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_1_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_1_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_B_1_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_1_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_2_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_2_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_B_2_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_2_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_3_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_3_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_B_3_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_3_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_4_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_4_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_B_4_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_4_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_5_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_5_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_B_5_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_5_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_6_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_6_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_B_6_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_6_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_7_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_7_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_B_7_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_7_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_8_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_8_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_B_8_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_8_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_9_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_9_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_B_9_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_9_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_10_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_10_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_B_10_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_10_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_11_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_11_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_B_11_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_11_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_12_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_12_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_B_12_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_12_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_13_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_13_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_B_13_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_13_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_14_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_14_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_B_14_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_14_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_15_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_data_B_15_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_data_B_15_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_15_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_0_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_0_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_B_0_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_0_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_1_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_1_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_B_1_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_1_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_2_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_2_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_B_2_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_2_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_3_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_3_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_B_3_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_3_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_4_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_4_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_B_4_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_4_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_5_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_5_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_B_5_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_5_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_6_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_6_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_B_6_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_6_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_7_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_7_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_B_7_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_7_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_8_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_8_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_B_8_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_8_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_9_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_9_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_B_9_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_9_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_10_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_10_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_B_10_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_10_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_11_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_11_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_B_11_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_11_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_12_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_12_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_B_12_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_12_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_13_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_13_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_B_13_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_13_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_14_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_14_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_B_14_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_14_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_15_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_15_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_data_B_15_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_15_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_0_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_0_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_0_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_0_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_1_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_1_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_1_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_1_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_2_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_2_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_2_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_2_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_3_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_3_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_3_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_3_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_4_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_4_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_4_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_4_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_5_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_5_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_5_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_5_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_6_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_6_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_6_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_6_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_7_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_7_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_7_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_7_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_8_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_8_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_8_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_8_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_9_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_9_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_9_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_9_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_10_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_10_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_10_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_10_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_11_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_11_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_11_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_11_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_12_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_12_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_12_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_12_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_13_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_13_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_13_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_13_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_14_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_14_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_14_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_14_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_15_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_15_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_15_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_15_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_0_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_0_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_B_0_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_0_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_1_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_1_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_B_1_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_1_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_2_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_2_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_B_2_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_2_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_3_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_3_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_B_3_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_3_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_4_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_4_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_B_4_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_4_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_5_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_5_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_B_5_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_5_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_6_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_6_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_B_6_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_6_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_7_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_7_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_B_7_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_7_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_8_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_8_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_B_8_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_8_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_9_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_9_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_B_9_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_9_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_10_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_10_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_B_10_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_10_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_11_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_11_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_B_11_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_11_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_12_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_12_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_B_12_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_12_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_13_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_13_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_B_13_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_13_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_14_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_14_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_B_14_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_14_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_15_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_15_TID_int;
    sc_signal< sc_logic > regslice_both_in_data_B_15_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_15_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_0_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_0_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_0_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_0_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_1_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_1_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_1_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_1_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_2_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_2_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_2_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_2_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_3_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_3_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_3_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_3_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_4_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_4_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_4_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_4_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_5_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_5_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_5_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_5_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_6_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_6_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_6_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_6_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_7_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_7_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_7_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_7_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_8_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_8_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_8_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_8_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_9_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_9_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_9_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_9_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_10_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_10_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_10_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_10_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_11_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_11_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_11_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_11_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_12_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_12_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_12_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_12_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_13_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_13_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_13_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_13_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_14_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_14_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_14_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_14_dest_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_data_B_15_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_data_B_15_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_data_B_15_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_data_B_15_dest_V_U_ack_in;
    sc_signal< sc_logic > out_data_0_TVALID_int;
    sc_signal< sc_logic > out_data_0_TREADY_int;
    sc_signal< sc_logic > regslice_both_out_data_0_data_V_U_vld_out;
    sc_signal< sc_logic > out_data_1_TVALID_int;
    sc_signal< sc_logic > out_data_1_TREADY_int;
    sc_signal< sc_logic > regslice_both_out_data_1_data_V_U_vld_out;
    sc_signal< sc_logic > out_data_2_TVALID_int;
    sc_signal< sc_logic > out_data_2_TREADY_int;
    sc_signal< sc_logic > regslice_both_out_data_2_data_V_U_vld_out;
    sc_signal< sc_logic > out_data_3_TVALID_int;
    sc_signal< sc_logic > out_data_3_TREADY_int;
    sc_signal< sc_logic > regslice_both_out_data_3_data_V_U_vld_out;
    sc_signal< sc_logic > out_data_4_TVALID_int;
    sc_signal< sc_logic > out_data_4_TREADY_int;
    sc_signal< sc_logic > regslice_both_out_data_4_data_V_U_vld_out;
    sc_signal< sc_logic > out_data_5_TVALID_int;
    sc_signal< sc_logic > out_data_5_TREADY_int;
    sc_signal< sc_logic > regslice_both_out_data_5_data_V_U_vld_out;
    sc_signal< sc_logic > out_data_6_TVALID_int;
    sc_signal< sc_logic > out_data_6_TREADY_int;
    sc_signal< sc_logic > regslice_both_out_data_6_data_V_U_vld_out;
    sc_signal< sc_logic > out_data_7_TVALID_int;
    sc_signal< sc_logic > out_data_7_TREADY_int;
    sc_signal< sc_logic > regslice_both_out_data_7_data_V_U_vld_out;
    sc_signal< sc_logic > out_data_8_TVALID_int;
    sc_signal< sc_logic > out_data_8_TREADY_int;
    sc_signal< sc_logic > regslice_both_out_data_8_data_V_U_vld_out;
    sc_signal< sc_logic > out_data_9_TVALID_int;
    sc_signal< sc_logic > out_data_9_TREADY_int;
    sc_signal< sc_logic > regslice_both_out_data_9_data_V_U_vld_out;
    sc_signal< sc_logic > out_data_10_TVALID_int;
    sc_signal< sc_logic > out_data_10_TREADY_int;
    sc_signal< sc_logic > regslice_both_out_data_10_data_V_U_vld_out;
    sc_signal< sc_logic > out_data_11_TVALID_int;
    sc_signal< sc_logic > out_data_11_TREADY_int;
    sc_signal< sc_logic > regslice_both_out_data_11_data_V_U_vld_out;
    sc_signal< sc_logic > out_data_12_TVALID_int;
    sc_signal< sc_logic > out_data_12_TREADY_int;
    sc_signal< sc_logic > regslice_both_out_data_12_data_V_U_vld_out;
    sc_signal< sc_logic > out_data_13_TVALID_int;
    sc_signal< sc_logic > out_data_13_TREADY_int;
    sc_signal< sc_logic > regslice_both_out_data_13_data_V_U_vld_out;
    sc_signal< sc_logic > out_data_14_TVALID_int;
    sc_signal< sc_logic > out_data_14_TREADY_int;
    sc_signal< sc_logic > regslice_both_out_data_14_data_V_U_vld_out;
    sc_signal< sc_logic > out_data_15_TVALID_int;
    sc_signal< sc_logic > out_data_15_TREADY_int;
    sc_signal< sc_logic > regslice_both_out_data_15_data_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_0_keep_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_0_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_0_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_1_keep_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_1_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_1_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_2_keep_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_2_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_2_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_3_keep_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_3_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_3_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_4_keep_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_4_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_4_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_5_keep_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_5_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_5_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_6_keep_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_6_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_6_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_7_keep_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_7_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_7_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_8_keep_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_8_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_8_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_9_keep_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_9_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_9_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_10_keep_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_10_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_10_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_11_keep_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_11_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_11_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_12_keep_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_12_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_12_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_13_keep_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_13_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_13_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_14_keep_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_14_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_14_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_15_keep_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_15_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_15_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_0_strb_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_0_strb_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_0_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_1_strb_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_1_strb_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_1_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_2_strb_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_2_strb_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_2_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_3_strb_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_3_strb_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_3_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_4_strb_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_4_strb_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_4_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_5_strb_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_5_strb_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_5_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_6_strb_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_6_strb_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_6_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_7_strb_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_7_strb_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_7_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_8_strb_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_8_strb_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_8_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_9_strb_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_9_strb_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_9_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_10_strb_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_10_strb_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_10_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_11_strb_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_11_strb_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_11_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_12_strb_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_12_strb_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_12_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_13_strb_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_13_strb_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_13_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_14_strb_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_14_strb_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_14_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_15_strb_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_15_strb_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_15_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_0_user_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_0_user_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_0_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_1_user_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_1_user_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_1_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_2_user_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_2_user_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_2_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_3_user_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_3_user_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_3_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_4_user_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_4_user_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_4_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_5_user_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_5_user_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_5_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_6_user_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_6_user_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_6_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_7_user_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_7_user_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_7_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_8_user_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_8_user_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_8_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_9_user_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_9_user_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_9_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_10_user_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_10_user_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_10_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_11_user_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_11_user_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_11_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_12_user_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_12_user_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_12_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_13_user_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_13_user_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_13_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_14_user_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_14_user_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_14_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_15_user_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_15_user_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_15_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_0_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_0_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_0_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_1_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_1_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_1_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_2_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_2_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_2_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_3_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_3_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_3_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_4_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_4_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_4_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_5_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_5_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_5_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_6_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_6_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_6_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_7_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_7_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_7_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_8_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_8_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_8_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_9_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_9_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_9_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_10_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_10_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_10_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_11_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_11_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_11_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_12_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_12_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_12_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_13_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_13_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_13_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_14_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_14_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_14_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_15_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_15_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_15_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_0_id_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_0_id_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_0_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_1_id_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_1_id_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_1_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_2_id_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_2_id_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_2_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_3_id_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_3_id_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_3_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_4_id_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_4_id_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_4_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_5_id_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_5_id_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_5_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_6_id_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_6_id_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_6_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_7_id_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_7_id_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_7_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_8_id_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_8_id_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_8_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_9_id_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_9_id_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_9_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_10_id_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_10_id_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_10_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_11_id_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_11_id_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_11_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_12_id_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_12_id_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_12_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_13_id_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_13_id_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_13_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_14_id_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_14_id_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_14_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_15_id_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_15_id_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_15_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_0_dest_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_0_dest_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_0_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_1_dest_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_1_dest_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_1_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_2_dest_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_2_dest_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_2_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_3_dest_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_3_dest_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_3_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_4_dest_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_4_dest_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_4_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_5_dest_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_5_dest_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_5_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_6_dest_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_6_dest_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_6_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_7_dest_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_7_dest_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_7_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_8_dest_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_8_dest_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_8_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_9_dest_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_9_dest_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_9_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_10_dest_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_10_dest_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_10_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_11_dest_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_11_dest_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_11_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_12_dest_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_12_dest_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_12_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_13_dest_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_13_dest_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_13_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_14_dest_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_14_dest_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_14_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_data_15_dest_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_data_15_dest_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_data_15_dest_V_U_vld_out;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state6;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<10> ap_const_lv10_10;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln17_fu_2409_p2();
    void thread_add_ln214_10_fu_1968_p2();
    void thread_add_ln214_11_fu_1973_p2();
    void thread_add_ln214_12_fu_2011_p2();
    void thread_add_ln214_13_fu_2016_p2();
    void thread_add_ln214_14_fu_2054_p2();
    void thread_add_ln214_15_fu_2059_p2();
    void thread_add_ln214_16_fu_2097_p2();
    void thread_add_ln214_17_fu_2102_p2();
    void thread_add_ln214_18_fu_2140_p2();
    void thread_add_ln214_19_fu_2145_p2();
    void thread_add_ln214_1_fu_1758_p2();
    void thread_add_ln214_20_fu_2183_p2();
    void thread_add_ln214_21_fu_2188_p2();
    void thread_add_ln214_22_fu_2226_p2();
    void thread_add_ln214_23_fu_2231_p2();
    void thread_add_ln214_24_fu_2269_p2();
    void thread_add_ln214_25_fu_2274_p2();
    void thread_add_ln214_26_fu_2312_p2();
    void thread_add_ln214_27_fu_2317_p2();
    void thread_add_ln214_28_fu_2355_p2();
    void thread_add_ln214_29_fu_2360_p2();
    void thread_add_ln214_2_fu_1796_p2();
    void thread_add_ln214_30_fu_2398_p2();
    void thread_add_ln214_31_fu_2403_p2();
    void thread_add_ln214_3_fu_1801_p2();
    void thread_add_ln214_4_fu_1839_p2();
    void thread_add_ln214_5_fu_1844_p2();
    void thread_add_ln214_6_fu_1882_p2();
    void thread_add_ln214_7_fu_1887_p2();
    void thread_add_ln214_8_fu_1925_p2();
    void thread_add_ln214_9_fu_1930_p2();
    void thread_add_ln214_fu_1753_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_io();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_io();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_constant_V_0_ack_out();
    void thread_icmp_ln17_fu_1715_p2();
    void thread_in_data_A_0_TDATA_blk_n();
    void thread_in_data_A_0_TREADY();
    void thread_in_data_A_0_TREADY_int();
    void thread_in_data_A_10_TDATA_blk_n();
    void thread_in_data_A_10_TREADY();
    void thread_in_data_A_10_TREADY_int();
    void thread_in_data_A_11_TDATA_blk_n();
    void thread_in_data_A_11_TREADY();
    void thread_in_data_A_11_TREADY_int();
    void thread_in_data_A_12_TDATA_blk_n();
    void thread_in_data_A_12_TREADY();
    void thread_in_data_A_12_TREADY_int();
    void thread_in_data_A_13_TDATA_blk_n();
    void thread_in_data_A_13_TREADY();
    void thread_in_data_A_13_TREADY_int();
    void thread_in_data_A_14_TDATA_blk_n();
    void thread_in_data_A_14_TREADY();
    void thread_in_data_A_14_TREADY_int();
    void thread_in_data_A_15_TDATA_blk_n();
    void thread_in_data_A_15_TREADY();
    void thread_in_data_A_15_TREADY_int();
    void thread_in_data_A_1_TDATA_blk_n();
    void thread_in_data_A_1_TREADY();
    void thread_in_data_A_1_TREADY_int();
    void thread_in_data_A_2_TDATA_blk_n();
    void thread_in_data_A_2_TREADY();
    void thread_in_data_A_2_TREADY_int();
    void thread_in_data_A_3_TDATA_blk_n();
    void thread_in_data_A_3_TREADY();
    void thread_in_data_A_3_TREADY_int();
    void thread_in_data_A_4_TDATA_blk_n();
    void thread_in_data_A_4_TREADY();
    void thread_in_data_A_4_TREADY_int();
    void thread_in_data_A_5_TDATA_blk_n();
    void thread_in_data_A_5_TREADY();
    void thread_in_data_A_5_TREADY_int();
    void thread_in_data_A_6_TDATA_blk_n();
    void thread_in_data_A_6_TREADY();
    void thread_in_data_A_6_TREADY_int();
    void thread_in_data_A_7_TDATA_blk_n();
    void thread_in_data_A_7_TREADY();
    void thread_in_data_A_7_TREADY_int();
    void thread_in_data_A_8_TDATA_blk_n();
    void thread_in_data_A_8_TREADY();
    void thread_in_data_A_8_TREADY_int();
    void thread_in_data_A_9_TDATA_blk_n();
    void thread_in_data_A_9_TREADY();
    void thread_in_data_A_9_TREADY_int();
    void thread_in_data_B_0_TDATA_blk_n();
    void thread_in_data_B_0_TREADY();
    void thread_in_data_B_0_TREADY_int();
    void thread_in_data_B_10_TDATA_blk_n();
    void thread_in_data_B_10_TREADY();
    void thread_in_data_B_10_TREADY_int();
    void thread_in_data_B_11_TDATA_blk_n();
    void thread_in_data_B_11_TREADY();
    void thread_in_data_B_11_TREADY_int();
    void thread_in_data_B_12_TDATA_blk_n();
    void thread_in_data_B_12_TREADY();
    void thread_in_data_B_12_TREADY_int();
    void thread_in_data_B_13_TDATA_blk_n();
    void thread_in_data_B_13_TREADY();
    void thread_in_data_B_13_TREADY_int();
    void thread_in_data_B_14_TDATA_blk_n();
    void thread_in_data_B_14_TREADY();
    void thread_in_data_B_14_TREADY_int();
    void thread_in_data_B_15_TDATA_blk_n();
    void thread_in_data_B_15_TREADY();
    void thread_in_data_B_15_TREADY_int();
    void thread_in_data_B_1_TDATA_blk_n();
    void thread_in_data_B_1_TREADY();
    void thread_in_data_B_1_TREADY_int();
    void thread_in_data_B_2_TDATA_blk_n();
    void thread_in_data_B_2_TREADY();
    void thread_in_data_B_2_TREADY_int();
    void thread_in_data_B_3_TDATA_blk_n();
    void thread_in_data_B_3_TREADY();
    void thread_in_data_B_3_TREADY_int();
    void thread_in_data_B_4_TDATA_blk_n();
    void thread_in_data_B_4_TREADY();
    void thread_in_data_B_4_TREADY_int();
    void thread_in_data_B_5_TDATA_blk_n();
    void thread_in_data_B_5_TREADY();
    void thread_in_data_B_5_TREADY_int();
    void thread_in_data_B_6_TDATA_blk_n();
    void thread_in_data_B_6_TREADY();
    void thread_in_data_B_6_TREADY_int();
    void thread_in_data_B_7_TDATA_blk_n();
    void thread_in_data_B_7_TREADY();
    void thread_in_data_B_7_TREADY_int();
    void thread_in_data_B_8_TDATA_blk_n();
    void thread_in_data_B_8_TREADY();
    void thread_in_data_B_8_TREADY_int();
    void thread_in_data_B_9_TDATA_blk_n();
    void thread_in_data_B_9_TREADY();
    void thread_in_data_B_9_TREADY_int();
    void thread_out_data_0_TDATA_blk_n();
    void thread_out_data_0_TVALID();
    void thread_out_data_0_TVALID_int();
    void thread_out_data_10_TDATA_blk_n();
    void thread_out_data_10_TVALID();
    void thread_out_data_10_TVALID_int();
    void thread_out_data_11_TDATA_blk_n();
    void thread_out_data_11_TVALID();
    void thread_out_data_11_TVALID_int();
    void thread_out_data_12_TDATA_blk_n();
    void thread_out_data_12_TVALID();
    void thread_out_data_12_TVALID_int();
    void thread_out_data_13_TDATA_blk_n();
    void thread_out_data_13_TVALID();
    void thread_out_data_13_TVALID_int();
    void thread_out_data_14_TDATA_blk_n();
    void thread_out_data_14_TVALID();
    void thread_out_data_14_TVALID_int();
    void thread_out_data_15_TDATA_blk_n();
    void thread_out_data_15_TVALID();
    void thread_out_data_15_TVALID_int();
    void thread_out_data_1_TDATA_blk_n();
    void thread_out_data_1_TVALID();
    void thread_out_data_1_TVALID_int();
    void thread_out_data_2_TDATA_blk_n();
    void thread_out_data_2_TVALID();
    void thread_out_data_2_TVALID_int();
    void thread_out_data_3_TDATA_blk_n();
    void thread_out_data_3_TVALID();
    void thread_out_data_3_TVALID_int();
    void thread_out_data_4_TDATA_blk_n();
    void thread_out_data_4_TVALID();
    void thread_out_data_4_TVALID_int();
    void thread_out_data_5_TDATA_blk_n();
    void thread_out_data_5_TVALID();
    void thread_out_data_5_TVALID_int();
    void thread_out_data_6_TDATA_blk_n();
    void thread_out_data_6_TVALID();
    void thread_out_data_6_TVALID_int();
    void thread_out_data_7_TDATA_blk_n();
    void thread_out_data_7_TVALID();
    void thread_out_data_7_TVALID_int();
    void thread_out_data_8_TDATA_blk_n();
    void thread_out_data_8_TVALID();
    void thread_out_data_8_TVALID_int();
    void thread_out_data_9_TDATA_blk_n();
    void thread_out_data_9_TVALID();
    void thread_out_data_9_TVALID_int();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
