
BLDC_MOTOR_CONTROL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001074  08000130  08000130  00001130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080011a4  080011a4  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080011a4  080011a4  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080011a4  080011a4  0000300c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080011a4  080011a4  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080011a4  080011a4  000021a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080011a8  080011a8  000021a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080011ac  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000034  2000000c  080011b8  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000040  080011b8  00003040  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000013a6  00000000  00000000  00003035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000617  00000000  00000000  000043db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000130  00000000  00000000  000049f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000000cc  00000000  00000000  00004b28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000102f9  00000000  00000000  00004bf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001cdb  00000000  00000000  00014eed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00054baa  00000000  00000000  00016bc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0006b772  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000438  00000000  00000000  0006b7b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  0006bbf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	@ (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	@ (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	@ (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	2000000c 	.word	0x2000000c
 800014c:	00000000 	.word	0x00000000
 8000150:	0800118c 	.word	0x0800118c

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	@ (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	@ (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	@ (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000010 	.word	0x20000010
 800016c:	0800118c 	.word	0x0800118c

08000170 <__aeabi_frsub>:
 8000170:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000174:	e002      	b.n	800017c <__addsf3>
 8000176:	bf00      	nop

08000178 <__aeabi_fsub>:
 8000178:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800017c <__addsf3>:
 800017c:	0042      	lsls	r2, r0, #1
 800017e:	bf1f      	itttt	ne
 8000180:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000184:	ea92 0f03 	teqne	r2, r3
 8000188:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800018c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000190:	d06a      	beq.n	8000268 <__addsf3+0xec>
 8000192:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000196:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800019a:	bfc1      	itttt	gt
 800019c:	18d2      	addgt	r2, r2, r3
 800019e:	4041      	eorgt	r1, r0
 80001a0:	4048      	eorgt	r0, r1
 80001a2:	4041      	eorgt	r1, r0
 80001a4:	bfb8      	it	lt
 80001a6:	425b      	neglt	r3, r3
 80001a8:	2b19      	cmp	r3, #25
 80001aa:	bf88      	it	hi
 80001ac:	4770      	bxhi	lr
 80001ae:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80001b2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001b6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80001ba:	bf18      	it	ne
 80001bc:	4240      	negne	r0, r0
 80001be:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001c6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001ca:	bf18      	it	ne
 80001cc:	4249      	negne	r1, r1
 80001ce:	ea92 0f03 	teq	r2, r3
 80001d2:	d03f      	beq.n	8000254 <__addsf3+0xd8>
 80001d4:	f1a2 0201 	sub.w	r2, r2, #1
 80001d8:	fa41 fc03 	asr.w	ip, r1, r3
 80001dc:	eb10 000c 	adds.w	r0, r0, ip
 80001e0:	f1c3 0320 	rsb	r3, r3, #32
 80001e4:	fa01 f103 	lsl.w	r1, r1, r3
 80001e8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001ec:	d502      	bpl.n	80001f4 <__addsf3+0x78>
 80001ee:	4249      	negs	r1, r1
 80001f0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001f4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001f8:	d313      	bcc.n	8000222 <__addsf3+0xa6>
 80001fa:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001fe:	d306      	bcc.n	800020e <__addsf3+0x92>
 8000200:	0840      	lsrs	r0, r0, #1
 8000202:	ea4f 0131 	mov.w	r1, r1, rrx
 8000206:	f102 0201 	add.w	r2, r2, #1
 800020a:	2afe      	cmp	r2, #254	@ 0xfe
 800020c:	d251      	bcs.n	80002b2 <__addsf3+0x136>
 800020e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000212:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000216:	bf08      	it	eq
 8000218:	f020 0001 	biceq.w	r0, r0, #1
 800021c:	ea40 0003 	orr.w	r0, r0, r3
 8000220:	4770      	bx	lr
 8000222:	0049      	lsls	r1, r1, #1
 8000224:	eb40 0000 	adc.w	r0, r0, r0
 8000228:	3a01      	subs	r2, #1
 800022a:	bf28      	it	cs
 800022c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000230:	d2ed      	bcs.n	800020e <__addsf3+0x92>
 8000232:	fab0 fc80 	clz	ip, r0
 8000236:	f1ac 0c08 	sub.w	ip, ip, #8
 800023a:	ebb2 020c 	subs.w	r2, r2, ip
 800023e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000242:	bfaa      	itet	ge
 8000244:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000248:	4252      	neglt	r2, r2
 800024a:	4318      	orrge	r0, r3
 800024c:	bfbc      	itt	lt
 800024e:	40d0      	lsrlt	r0, r2
 8000250:	4318      	orrlt	r0, r3
 8000252:	4770      	bx	lr
 8000254:	f092 0f00 	teq	r2, #0
 8000258:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800025c:	bf06      	itte	eq
 800025e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000262:	3201      	addeq	r2, #1
 8000264:	3b01      	subne	r3, #1
 8000266:	e7b5      	b.n	80001d4 <__addsf3+0x58>
 8000268:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800026c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000270:	bf18      	it	ne
 8000272:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000276:	d021      	beq.n	80002bc <__addsf3+0x140>
 8000278:	ea92 0f03 	teq	r2, r3
 800027c:	d004      	beq.n	8000288 <__addsf3+0x10c>
 800027e:	f092 0f00 	teq	r2, #0
 8000282:	bf08      	it	eq
 8000284:	4608      	moveq	r0, r1
 8000286:	4770      	bx	lr
 8000288:	ea90 0f01 	teq	r0, r1
 800028c:	bf1c      	itt	ne
 800028e:	2000      	movne	r0, #0
 8000290:	4770      	bxne	lr
 8000292:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000296:	d104      	bne.n	80002a2 <__addsf3+0x126>
 8000298:	0040      	lsls	r0, r0, #1
 800029a:	bf28      	it	cs
 800029c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80002a0:	4770      	bx	lr
 80002a2:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80002a6:	bf3c      	itt	cc
 80002a8:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80002ac:	4770      	bxcc	lr
 80002ae:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80002b2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80002b6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002ba:	4770      	bx	lr
 80002bc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002c0:	bf16      	itet	ne
 80002c2:	4608      	movne	r0, r1
 80002c4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002c8:	4601      	movne	r1, r0
 80002ca:	0242      	lsls	r2, r0, #9
 80002cc:	bf06      	itte	eq
 80002ce:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002d2:	ea90 0f01 	teqeq	r0, r1
 80002d6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002da:	4770      	bx	lr

080002dc <__aeabi_ui2f>:
 80002dc:	f04f 0300 	mov.w	r3, #0
 80002e0:	e004      	b.n	80002ec <__aeabi_i2f+0x8>
 80002e2:	bf00      	nop

080002e4 <__aeabi_i2f>:
 80002e4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002e8:	bf48      	it	mi
 80002ea:	4240      	negmi	r0, r0
 80002ec:	ea5f 0c00 	movs.w	ip, r0
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002f8:	4601      	mov	r1, r0
 80002fa:	f04f 0000 	mov.w	r0, #0
 80002fe:	e01c      	b.n	800033a <__aeabi_l2f+0x2a>

08000300 <__aeabi_ul2f>:
 8000300:	ea50 0201 	orrs.w	r2, r0, r1
 8000304:	bf08      	it	eq
 8000306:	4770      	bxeq	lr
 8000308:	f04f 0300 	mov.w	r3, #0
 800030c:	e00a      	b.n	8000324 <__aeabi_l2f+0x14>
 800030e:	bf00      	nop

08000310 <__aeabi_l2f>:
 8000310:	ea50 0201 	orrs.w	r2, r0, r1
 8000314:	bf08      	it	eq
 8000316:	4770      	bxeq	lr
 8000318:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 800031c:	d502      	bpl.n	8000324 <__aeabi_l2f+0x14>
 800031e:	4240      	negs	r0, r0
 8000320:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000324:	ea5f 0c01 	movs.w	ip, r1
 8000328:	bf02      	ittt	eq
 800032a:	4684      	moveq	ip, r0
 800032c:	4601      	moveq	r1, r0
 800032e:	2000      	moveq	r0, #0
 8000330:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000334:	bf08      	it	eq
 8000336:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800033a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800033e:	fabc f28c 	clz	r2, ip
 8000342:	3a08      	subs	r2, #8
 8000344:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000348:	db10      	blt.n	800036c <__aeabi_l2f+0x5c>
 800034a:	fa01 fc02 	lsl.w	ip, r1, r2
 800034e:	4463      	add	r3, ip
 8000350:	fa00 fc02 	lsl.w	ip, r0, r2
 8000354:	f1c2 0220 	rsb	r2, r2, #32
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800035c:	fa20 f202 	lsr.w	r2, r0, r2
 8000360:	eb43 0002 	adc.w	r0, r3, r2
 8000364:	bf08      	it	eq
 8000366:	f020 0001 	biceq.w	r0, r0, #1
 800036a:	4770      	bx	lr
 800036c:	f102 0220 	add.w	r2, r2, #32
 8000370:	fa01 fc02 	lsl.w	ip, r1, r2
 8000374:	f1c2 0220 	rsb	r2, r2, #32
 8000378:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800037c:	fa21 f202 	lsr.w	r2, r1, r2
 8000380:	eb43 0002 	adc.w	r0, r3, r2
 8000384:	bf08      	it	eq
 8000386:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800038a:	4770      	bx	lr

0800038c <__aeabi_fmul>:
 800038c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000390:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000394:	bf1e      	ittt	ne
 8000396:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800039a:	ea92 0f0c 	teqne	r2, ip
 800039e:	ea93 0f0c 	teqne	r3, ip
 80003a2:	d06f      	beq.n	8000484 <__aeabi_fmul+0xf8>
 80003a4:	441a      	add	r2, r3
 80003a6:	ea80 0c01 	eor.w	ip, r0, r1
 80003aa:	0240      	lsls	r0, r0, #9
 80003ac:	bf18      	it	ne
 80003ae:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80003b2:	d01e      	beq.n	80003f2 <__aeabi_fmul+0x66>
 80003b4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80003b8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003bc:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003c0:	fba0 3101 	umull	r3, r1, r0, r1
 80003c4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003c8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003cc:	bf3e      	ittt	cc
 80003ce:	0049      	lslcc	r1, r1, #1
 80003d0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003d4:	005b      	lslcc	r3, r3, #1
 80003d6:	ea40 0001 	orr.w	r0, r0, r1
 80003da:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003de:	2afd      	cmp	r2, #253	@ 0xfd
 80003e0:	d81d      	bhi.n	800041e <__aeabi_fmul+0x92>
 80003e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003e6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003ea:	bf08      	it	eq
 80003ec:	f020 0001 	biceq.w	r0, r0, #1
 80003f0:	4770      	bx	lr
 80003f2:	f090 0f00 	teq	r0, #0
 80003f6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003fa:	bf08      	it	eq
 80003fc:	0249      	lsleq	r1, r1, #9
 80003fe:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000402:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000406:	3a7f      	subs	r2, #127	@ 0x7f
 8000408:	bfc2      	ittt	gt
 800040a:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800040e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000412:	4770      	bxgt	lr
 8000414:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000418:	f04f 0300 	mov.w	r3, #0
 800041c:	3a01      	subs	r2, #1
 800041e:	dc5d      	bgt.n	80004dc <__aeabi_fmul+0x150>
 8000420:	f112 0f19 	cmn.w	r2, #25
 8000424:	bfdc      	itt	le
 8000426:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800042a:	4770      	bxle	lr
 800042c:	f1c2 0200 	rsb	r2, r2, #0
 8000430:	0041      	lsls	r1, r0, #1
 8000432:	fa21 f102 	lsr.w	r1, r1, r2
 8000436:	f1c2 0220 	rsb	r2, r2, #32
 800043a:	fa00 fc02 	lsl.w	ip, r0, r2
 800043e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000442:	f140 0000 	adc.w	r0, r0, #0
 8000446:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800044a:	bf08      	it	eq
 800044c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000450:	4770      	bx	lr
 8000452:	f092 0f00 	teq	r2, #0
 8000456:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800045a:	bf02      	ittt	eq
 800045c:	0040      	lsleq	r0, r0, #1
 800045e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000462:	3a01      	subeq	r2, #1
 8000464:	d0f9      	beq.n	800045a <__aeabi_fmul+0xce>
 8000466:	ea40 000c 	orr.w	r0, r0, ip
 800046a:	f093 0f00 	teq	r3, #0
 800046e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000472:	bf02      	ittt	eq
 8000474:	0049      	lsleq	r1, r1, #1
 8000476:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800047a:	3b01      	subeq	r3, #1
 800047c:	d0f9      	beq.n	8000472 <__aeabi_fmul+0xe6>
 800047e:	ea41 010c 	orr.w	r1, r1, ip
 8000482:	e78f      	b.n	80003a4 <__aeabi_fmul+0x18>
 8000484:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000488:	ea92 0f0c 	teq	r2, ip
 800048c:	bf18      	it	ne
 800048e:	ea93 0f0c 	teqne	r3, ip
 8000492:	d00a      	beq.n	80004aa <__aeabi_fmul+0x11e>
 8000494:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000498:	bf18      	it	ne
 800049a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800049e:	d1d8      	bne.n	8000452 <__aeabi_fmul+0xc6>
 80004a0:	ea80 0001 	eor.w	r0, r0, r1
 80004a4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004a8:	4770      	bx	lr
 80004aa:	f090 0f00 	teq	r0, #0
 80004ae:	bf17      	itett	ne
 80004b0:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80004b4:	4608      	moveq	r0, r1
 80004b6:	f091 0f00 	teqne	r1, #0
 80004ba:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80004be:	d014      	beq.n	80004ea <__aeabi_fmul+0x15e>
 80004c0:	ea92 0f0c 	teq	r2, ip
 80004c4:	d101      	bne.n	80004ca <__aeabi_fmul+0x13e>
 80004c6:	0242      	lsls	r2, r0, #9
 80004c8:	d10f      	bne.n	80004ea <__aeabi_fmul+0x15e>
 80004ca:	ea93 0f0c 	teq	r3, ip
 80004ce:	d103      	bne.n	80004d8 <__aeabi_fmul+0x14c>
 80004d0:	024b      	lsls	r3, r1, #9
 80004d2:	bf18      	it	ne
 80004d4:	4608      	movne	r0, r1
 80004d6:	d108      	bne.n	80004ea <__aeabi_fmul+0x15e>
 80004d8:	ea80 0001 	eor.w	r0, r0, r1
 80004dc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004e0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004e4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004e8:	4770      	bx	lr
 80004ea:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ee:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004f2:	4770      	bx	lr

080004f4 <__aeabi_fdiv>:
 80004f4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004f8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004fc:	bf1e      	ittt	ne
 80004fe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000502:	ea92 0f0c 	teqne	r2, ip
 8000506:	ea93 0f0c 	teqne	r3, ip
 800050a:	d069      	beq.n	80005e0 <__aeabi_fdiv+0xec>
 800050c:	eba2 0203 	sub.w	r2, r2, r3
 8000510:	ea80 0c01 	eor.w	ip, r0, r1
 8000514:	0249      	lsls	r1, r1, #9
 8000516:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800051a:	d037      	beq.n	800058c <__aeabi_fdiv+0x98>
 800051c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000520:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000524:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000528:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800052c:	428b      	cmp	r3, r1
 800052e:	bf38      	it	cc
 8000530:	005b      	lslcc	r3, r3, #1
 8000532:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000536:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800053a:	428b      	cmp	r3, r1
 800053c:	bf24      	itt	cs
 800053e:	1a5b      	subcs	r3, r3, r1
 8000540:	ea40 000c 	orrcs.w	r0, r0, ip
 8000544:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000548:	bf24      	itt	cs
 800054a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800054e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000552:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000556:	bf24      	itt	cs
 8000558:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800055c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000560:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000564:	bf24      	itt	cs
 8000566:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800056a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800056e:	011b      	lsls	r3, r3, #4
 8000570:	bf18      	it	ne
 8000572:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000576:	d1e0      	bne.n	800053a <__aeabi_fdiv+0x46>
 8000578:	2afd      	cmp	r2, #253	@ 0xfd
 800057a:	f63f af50 	bhi.w	800041e <__aeabi_fmul+0x92>
 800057e:	428b      	cmp	r3, r1
 8000580:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000584:	bf08      	it	eq
 8000586:	f020 0001 	biceq.w	r0, r0, #1
 800058a:	4770      	bx	lr
 800058c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000590:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000594:	327f      	adds	r2, #127	@ 0x7f
 8000596:	bfc2      	ittt	gt
 8000598:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800059c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80005a0:	4770      	bxgt	lr
 80005a2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80005a6:	f04f 0300 	mov.w	r3, #0
 80005aa:	3a01      	subs	r2, #1
 80005ac:	e737      	b.n	800041e <__aeabi_fmul+0x92>
 80005ae:	f092 0f00 	teq	r2, #0
 80005b2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80005b6:	bf02      	ittt	eq
 80005b8:	0040      	lsleq	r0, r0, #1
 80005ba:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80005be:	3a01      	subeq	r2, #1
 80005c0:	d0f9      	beq.n	80005b6 <__aeabi_fdiv+0xc2>
 80005c2:	ea40 000c 	orr.w	r0, r0, ip
 80005c6:	f093 0f00 	teq	r3, #0
 80005ca:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005ce:	bf02      	ittt	eq
 80005d0:	0049      	lsleq	r1, r1, #1
 80005d2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005d6:	3b01      	subeq	r3, #1
 80005d8:	d0f9      	beq.n	80005ce <__aeabi_fdiv+0xda>
 80005da:	ea41 010c 	orr.w	r1, r1, ip
 80005de:	e795      	b.n	800050c <__aeabi_fdiv+0x18>
 80005e0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005e4:	ea92 0f0c 	teq	r2, ip
 80005e8:	d108      	bne.n	80005fc <__aeabi_fdiv+0x108>
 80005ea:	0242      	lsls	r2, r0, #9
 80005ec:	f47f af7d 	bne.w	80004ea <__aeabi_fmul+0x15e>
 80005f0:	ea93 0f0c 	teq	r3, ip
 80005f4:	f47f af70 	bne.w	80004d8 <__aeabi_fmul+0x14c>
 80005f8:	4608      	mov	r0, r1
 80005fa:	e776      	b.n	80004ea <__aeabi_fmul+0x15e>
 80005fc:	ea93 0f0c 	teq	r3, ip
 8000600:	d104      	bne.n	800060c <__aeabi_fdiv+0x118>
 8000602:	024b      	lsls	r3, r1, #9
 8000604:	f43f af4c 	beq.w	80004a0 <__aeabi_fmul+0x114>
 8000608:	4608      	mov	r0, r1
 800060a:	e76e      	b.n	80004ea <__aeabi_fmul+0x15e>
 800060c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000610:	bf18      	it	ne
 8000612:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000616:	d1ca      	bne.n	80005ae <__aeabi_fdiv+0xba>
 8000618:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800061c:	f47f af5c 	bne.w	80004d8 <__aeabi_fmul+0x14c>
 8000620:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000624:	f47f af3c 	bne.w	80004a0 <__aeabi_fmul+0x114>
 8000628:	e75f      	b.n	80004ea <__aeabi_fmul+0x15e>
 800062a:	bf00      	nop

0800062c <__gesf2>:
 800062c:	f04f 3cff 	mov.w	ip, #4294967295
 8000630:	e006      	b.n	8000640 <__cmpsf2+0x4>
 8000632:	bf00      	nop

08000634 <__lesf2>:
 8000634:	f04f 0c01 	mov.w	ip, #1
 8000638:	e002      	b.n	8000640 <__cmpsf2+0x4>
 800063a:	bf00      	nop

0800063c <__cmpsf2>:
 800063c:	f04f 0c01 	mov.w	ip, #1
 8000640:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000644:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000648:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800064c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000650:	bf18      	it	ne
 8000652:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000656:	d011      	beq.n	800067c <__cmpsf2+0x40>
 8000658:	b001      	add	sp, #4
 800065a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800065e:	bf18      	it	ne
 8000660:	ea90 0f01 	teqne	r0, r1
 8000664:	bf58      	it	pl
 8000666:	ebb2 0003 	subspl.w	r0, r2, r3
 800066a:	bf88      	it	hi
 800066c:	17c8      	asrhi	r0, r1, #31
 800066e:	bf38      	it	cc
 8000670:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000674:	bf18      	it	ne
 8000676:	f040 0001 	orrne.w	r0, r0, #1
 800067a:	4770      	bx	lr
 800067c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000680:	d102      	bne.n	8000688 <__cmpsf2+0x4c>
 8000682:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000686:	d105      	bne.n	8000694 <__cmpsf2+0x58>
 8000688:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800068c:	d1e4      	bne.n	8000658 <__cmpsf2+0x1c>
 800068e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000692:	d0e1      	beq.n	8000658 <__cmpsf2+0x1c>
 8000694:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop

0800069c <__aeabi_cfrcmple>:
 800069c:	4684      	mov	ip, r0
 800069e:	4608      	mov	r0, r1
 80006a0:	4661      	mov	r1, ip
 80006a2:	e7ff      	b.n	80006a4 <__aeabi_cfcmpeq>

080006a4 <__aeabi_cfcmpeq>:
 80006a4:	b50f      	push	{r0, r1, r2, r3, lr}
 80006a6:	f7ff ffc9 	bl	800063c <__cmpsf2>
 80006aa:	2800      	cmp	r0, #0
 80006ac:	bf48      	it	mi
 80006ae:	f110 0f00 	cmnmi.w	r0, #0
 80006b2:	bd0f      	pop	{r0, r1, r2, r3, pc}

080006b4 <__aeabi_fcmpeq>:
 80006b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006b8:	f7ff fff4 	bl	80006a4 <__aeabi_cfcmpeq>
 80006bc:	bf0c      	ite	eq
 80006be:	2001      	moveq	r0, #1
 80006c0:	2000      	movne	r0, #0
 80006c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006c6:	bf00      	nop

080006c8 <__aeabi_fcmplt>:
 80006c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006cc:	f7ff ffea 	bl	80006a4 <__aeabi_cfcmpeq>
 80006d0:	bf34      	ite	cc
 80006d2:	2001      	movcc	r0, #1
 80006d4:	2000      	movcs	r0, #0
 80006d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006da:	bf00      	nop

080006dc <__aeabi_fcmple>:
 80006dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e0:	f7ff ffe0 	bl	80006a4 <__aeabi_cfcmpeq>
 80006e4:	bf94      	ite	ls
 80006e6:	2001      	movls	r0, #1
 80006e8:	2000      	movhi	r0, #0
 80006ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ee:	bf00      	nop

080006f0 <__aeabi_fcmpge>:
 80006f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006f4:	f7ff ffd2 	bl	800069c <__aeabi_cfrcmple>
 80006f8:	bf94      	ite	ls
 80006fa:	2001      	movls	r0, #1
 80006fc:	2000      	movhi	r0, #0
 80006fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000702:	bf00      	nop

08000704 <__aeabi_fcmpgt>:
 8000704:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000708:	f7ff ffc8 	bl	800069c <__aeabi_cfrcmple>
 800070c:	bf34      	ite	cc
 800070e:	2001      	movcc	r0, #1
 8000710:	2000      	movcs	r0, #0
 8000712:	f85d fb08 	ldr.w	pc, [sp], #8
 8000716:	bf00      	nop

08000718 <__aeabi_f2iz>:
 8000718:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800071c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000720:	d30f      	bcc.n	8000742 <__aeabi_f2iz+0x2a>
 8000722:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000726:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800072a:	d90d      	bls.n	8000748 <__aeabi_f2iz+0x30>
 800072c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000730:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000734:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000738:	fa23 f002 	lsr.w	r0, r3, r2
 800073c:	bf18      	it	ne
 800073e:	4240      	negne	r0, r0
 8000740:	4770      	bx	lr
 8000742:	f04f 0000 	mov.w	r0, #0
 8000746:	4770      	bx	lr
 8000748:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800074c:	d101      	bne.n	8000752 <__aeabi_f2iz+0x3a>
 800074e:	0242      	lsls	r2, r0, #9
 8000750:	d105      	bne.n	800075e <__aeabi_f2iz+0x46>
 8000752:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000756:	bf08      	it	eq
 8000758:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800075c:	4770      	bx	lr
 800075e:	f04f 0000 	mov.w	r0, #0
 8000762:	4770      	bx	lr

08000764 <low_sides_off>:

void commutation(uint8_t hall);

/* Turn OFF all low-side MOSFETs */
static inline void low_sides_off(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0
    GPIOB->BRR = LS_OFF_A | LS_OFF_B | LS_OFF_C;
 8000768:	4b03      	ldr	r3, [pc, #12]	@ (8000778 <low_sides_off+0x14>)
 800076a:	2238      	movs	r2, #56	@ 0x38
 800076c:	615a      	str	r2, [r3, #20]
}
 800076e:	bf00      	nop
 8000770:	46bd      	mov	sp, r7
 8000772:	bc80      	pop	{r7}
 8000774:	4770      	bx	lr
 8000776:	bf00      	nop
 8000778:	40010c00 	.word	0x40010c00

0800077c <high_sides_off>:


/* Disable all high-side PWM outputs */
static inline void high_sides_off(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
    TIM1->CCER &= ~(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E);
 8000780:	4b05      	ldr	r3, [pc, #20]	@ (8000798 <high_sides_off+0x1c>)
 8000782:	6a1b      	ldr	r3, [r3, #32]
 8000784:	4a04      	ldr	r2, [pc, #16]	@ (8000798 <high_sides_off+0x1c>)
 8000786:	f423 7388 	bic.w	r3, r3, #272	@ 0x110
 800078a:	f023 0301 	bic.w	r3, r3, #1
 800078e:	6213      	str	r3, [r2, #32]
}
 8000790:	bf00      	nop
 8000792:	46bd      	mov	sp, r7
 8000794:	bc80      	pop	{r7}
 8000796:	4770      	bx	lr
 8000798:	40012c00 	.word	0x40012c00

0800079c <commutation>:
 */
#include "main.h"
extern volatile uint16_t duty_global;
//commutation acroding to the sectors
void commutation(uint8_t hall)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b084      	sub	sp, #16
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	4603      	mov	r3, r0
 80007a4:	71fb      	strb	r3, [r7, #7]
	uint16_t duty=duty_global;
 80007a6:	4b46      	ldr	r3, [pc, #280]	@ (80008c0 <commutation+0x124>)
 80007a8:	881b      	ldrh	r3, [r3, #0]
 80007aa:	81fb      	strh	r3, [r7, #14]

	// Turn everything off first
	TIM1->CCER &= ~(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E);
 80007ac:	4b45      	ldr	r3, [pc, #276]	@ (80008c4 <commutation+0x128>)
 80007ae:	6a1b      	ldr	r3, [r3, #32]
 80007b0:	4a44      	ldr	r2, [pc, #272]	@ (80008c4 <commutation+0x128>)
 80007b2:	f423 7388 	bic.w	r3, r3, #272	@ 0x110
 80007b6:	f023 0301 	bic.w	r3, r3, #1
 80007ba:	6213      	str	r3, [r2, #32]
	high_sides_off();
 80007bc:	f7ff ffde 	bl	800077c <high_sides_off>
	low_sides_off();
 80007c0:	f7ff ffd0 	bl	8000764 <low_sides_off>

	// Clear CCR registers to avoid glitches
	TIM1->CCR1 = 0;
 80007c4:	4b3f      	ldr	r3, [pc, #252]	@ (80008c4 <commutation+0x128>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM1->CCR2 = 0;
 80007ca:	4b3e      	ldr	r3, [pc, #248]	@ (80008c4 <commutation+0x128>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM1->CCR3 = 0;
 80007d0:	4b3c      	ldr	r3, [pc, #240]	@ (80008c4 <commutation+0x128>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	63da      	str	r2, [r3, #60]	@ 0x3c

	//ignore if very low duty
	if(duty<50)
 80007d6:	89fb      	ldrh	r3, [r7, #14]
 80007d8:	2b31      	cmp	r3, #49	@ 0x31
 80007da:	d96c      	bls.n	80008b6 <commutation+0x11a>
		return ;
	}


	//commutation according state of hall sensors
	switch (hall)
 80007dc:	79fb      	ldrb	r3, [r7, #7]
 80007de:	3b01      	subs	r3, #1
 80007e0:	2b05      	cmp	r3, #5
 80007e2:	d85d      	bhi.n	80008a0 <commutation+0x104>
 80007e4:	a201      	add	r2, pc, #4	@ (adr r2, 80007ec <commutation+0x50>)
 80007e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007ea:	bf00      	nop
 80007ec:	08000853 	.word	0x08000853
 80007f0:	08000887 	.word	0x08000887
 80007f4:	0800086d 	.word	0x0800086d
 80007f8:	0800081f 	.word	0x0800081f
 80007fc:	08000839 	.word	0x08000839
 8000800:	08000805 	.word	0x08000805
	{

	case SECTOR1:   // Sector 1 → A+, B-

		TIM1->CCR1=duty;
 8000804:	4a2f      	ldr	r2, [pc, #188]	@ (80008c4 <commutation+0x128>)
 8000806:	89fb      	ldrh	r3, [r7, #14]
 8000808:	6353      	str	r3, [r2, #52]	@ 0x34
		TIM1->CCER |= TIM_CCER_CC1E;
 800080a:	4b2e      	ldr	r3, [pc, #184]	@ (80008c4 <commutation+0x128>)
 800080c:	6a1b      	ldr	r3, [r3, #32]
 800080e:	4a2d      	ldr	r2, [pc, #180]	@ (80008c4 <commutation+0x128>)
 8000810:	f043 0301 	orr.w	r3, r3, #1
 8000814:	6213      	str	r3, [r2, #32]
		GPIOB->BSRR = LS_B;
 8000816:	4b2c      	ldr	r3, [pc, #176]	@ (80008c8 <commutation+0x12c>)
 8000818:	2210      	movs	r2, #16
 800081a:	611a      	str	r2, [r3, #16]
		break;
 800081c:	e04c      	b.n	80008b8 <commutation+0x11c>

	case SECTOR2:   // Sector 2 → A+, C-

		 TIM1->CCR1 = duty;
 800081e:	4a29      	ldr	r2, [pc, #164]	@ (80008c4 <commutation+0x128>)
 8000820:	89fb      	ldrh	r3, [r7, #14]
 8000822:	6353      	str	r3, [r2, #52]	@ 0x34
		 TIM1->CCER |= TIM_CCER_CC1E;
 8000824:	4b27      	ldr	r3, [pc, #156]	@ (80008c4 <commutation+0x128>)
 8000826:	6a1b      	ldr	r3, [r3, #32]
 8000828:	4a26      	ldr	r2, [pc, #152]	@ (80008c4 <commutation+0x128>)
 800082a:	f043 0301 	orr.w	r3, r3, #1
 800082e:	6213      	str	r3, [r2, #32]
		 GPIOB->BSRR = LS_C;
 8000830:	4b25      	ldr	r3, [pc, #148]	@ (80008c8 <commutation+0x12c>)
 8000832:	2220      	movs	r2, #32
 8000834:	611a      	str	r2, [r3, #16]
		 break;
 8000836:	e03f      	b.n	80008b8 <commutation+0x11c>

	case SECTOR3:  // Sector 3 → B+, C-

		 TIM1->CCR2 = duty;
 8000838:	4a22      	ldr	r2, [pc, #136]	@ (80008c4 <commutation+0x128>)
 800083a:	89fb      	ldrh	r3, [r7, #14]
 800083c:	6393      	str	r3, [r2, #56]	@ 0x38
		 TIM1->CCER |= TIM_CCER_CC2E;
 800083e:	4b21      	ldr	r3, [pc, #132]	@ (80008c4 <commutation+0x128>)
 8000840:	6a1b      	ldr	r3, [r3, #32]
 8000842:	4a20      	ldr	r2, [pc, #128]	@ (80008c4 <commutation+0x128>)
 8000844:	f043 0310 	orr.w	r3, r3, #16
 8000848:	6213      	str	r3, [r2, #32]
		 GPIOB->BSRR = LS_C;
 800084a:	4b1f      	ldr	r3, [pc, #124]	@ (80008c8 <commutation+0x12c>)
 800084c:	2220      	movs	r2, #32
 800084e:	611a      	str	r2, [r3, #16]
		 break;
 8000850:	e032      	b.n	80008b8 <commutation+0x11c>

	case SECTOR4:  // Sector 4 → B+, A-

		 TIM1->CCR2 = duty;
 8000852:	4a1c      	ldr	r2, [pc, #112]	@ (80008c4 <commutation+0x128>)
 8000854:	89fb      	ldrh	r3, [r7, #14]
 8000856:	6393      	str	r3, [r2, #56]	@ 0x38
		 TIM1->CCER |= TIM_CCER_CC2E;
 8000858:	4b1a      	ldr	r3, [pc, #104]	@ (80008c4 <commutation+0x128>)
 800085a:	6a1b      	ldr	r3, [r3, #32]
 800085c:	4a19      	ldr	r2, [pc, #100]	@ (80008c4 <commutation+0x128>)
 800085e:	f043 0310 	orr.w	r3, r3, #16
 8000862:	6213      	str	r3, [r2, #32]
		 GPIOB->BSRR = LS_A;
 8000864:	4b18      	ldr	r3, [pc, #96]	@ (80008c8 <commutation+0x12c>)
 8000866:	2208      	movs	r2, #8
 8000868:	611a      	str	r2, [r3, #16]
		 break;
 800086a:	e025      	b.n	80008b8 <commutation+0x11c>

	case SECTOR5:   // Sector 5 → C+, A

		 TIM1->CCR3 = duty;
 800086c:	4a15      	ldr	r2, [pc, #84]	@ (80008c4 <commutation+0x128>)
 800086e:	89fb      	ldrh	r3, [r7, #14]
 8000870:	63d3      	str	r3, [r2, #60]	@ 0x3c
		 TIM1->CCER |= TIM_CCER_CC3E;
 8000872:	4b14      	ldr	r3, [pc, #80]	@ (80008c4 <commutation+0x128>)
 8000874:	6a1b      	ldr	r3, [r3, #32]
 8000876:	4a13      	ldr	r2, [pc, #76]	@ (80008c4 <commutation+0x128>)
 8000878:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800087c:	6213      	str	r3, [r2, #32]
		 GPIOB->BSRR = LS_A;
 800087e:	4b12      	ldr	r3, [pc, #72]	@ (80008c8 <commutation+0x12c>)
 8000880:	2208      	movs	r2, #8
 8000882:	611a      	str	r2, [r3, #16]
		 break;
 8000884:	e018      	b.n	80008b8 <commutation+0x11c>

	case SECTOR6:  // Sector 6 → C+, B-

		 TIM1->CCR3 = duty;
 8000886:	4a0f      	ldr	r2, [pc, #60]	@ (80008c4 <commutation+0x128>)
 8000888:	89fb      	ldrh	r3, [r7, #14]
 800088a:	63d3      	str	r3, [r2, #60]	@ 0x3c
		 TIM1->CCER |= TIM_CCER_CC3E;
 800088c:	4b0d      	ldr	r3, [pc, #52]	@ (80008c4 <commutation+0x128>)
 800088e:	6a1b      	ldr	r3, [r3, #32]
 8000890:	4a0c      	ldr	r2, [pc, #48]	@ (80008c4 <commutation+0x128>)
 8000892:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000896:	6213      	str	r3, [r2, #32]
		 GPIOB->BSRR = LS_B;
 8000898:	4b0b      	ldr	r3, [pc, #44]	@ (80008c8 <commutation+0x12c>)
 800089a:	2210      	movs	r2, #16
 800089c:	611a      	str	r2, [r3, #16]
		 break;
 800089e:	e00b      	b.n	80008b8 <commutation+0x11c>

	default:       // Invalid hall state (000 / 111)
		TIM1->CCER &= ~(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E);
 80008a0:	4b08      	ldr	r3, [pc, #32]	@ (80008c4 <commutation+0x128>)
 80008a2:	6a1b      	ldr	r3, [r3, #32]
 80008a4:	4a07      	ldr	r2, [pc, #28]	@ (80008c4 <commutation+0x128>)
 80008a6:	f423 7388 	bic.w	r3, r3, #272	@ 0x110
 80008aa:	f023 0301 	bic.w	r3, r3, #1
 80008ae:	6213      	str	r3, [r2, #32]
		low_sides_off();
 80008b0:	f7ff ff58 	bl	8000764 <low_sides_off>
		break;
 80008b4:	e000      	b.n	80008b8 <commutation+0x11c>
		return ;
 80008b6:	bf00      	nop


	}
}
 80008b8:	3710      	adds	r7, #16
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	2000002a 	.word	0x2000002a
 80008c4:	40012c00 	.word	0x40012c00
 80008c8:	40010c00 	.word	0x40010c00

080008cc <adc_read>:
 *      Author: Admin
 */
#include "main.h"

uint16_t adc_read(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
	//Start adc conversion
	ADC1->CR2|=ADC_CR2_ADON;
 80008d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000904 <adc_read+0x38>)
 80008d2:	689b      	ldr	r3, [r3, #8]
 80008d4:	4a0b      	ldr	r2, [pc, #44]	@ (8000904 <adc_read+0x38>)
 80008d6:	f043 0301 	orr.w	r3, r3, #1
 80008da:	6093      	str	r3, [r2, #8]
	ADC1->CR2|=ADC_CR2_SWSTART;
 80008dc:	4b09      	ldr	r3, [pc, #36]	@ (8000904 <adc_read+0x38>)
 80008de:	689b      	ldr	r3, [r3, #8]
 80008e0:	4a08      	ldr	r2, [pc, #32]	@ (8000904 <adc_read+0x38>)
 80008e2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80008e6:	6093      	str	r3, [r2, #8]

	//wait till end of conversion
	while(!(ADC1->SR & ADC_SR_EOC));
 80008e8:	bf00      	nop
 80008ea:	4b06      	ldr	r3, [pc, #24]	@ (8000904 <adc_read+0x38>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	f003 0302 	and.w	r3, r3, #2
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d0f9      	beq.n	80008ea <adc_read+0x1e>
	return (uint16_t) ADC1->DR;        //readind Data register of adc it also clears eoc
 80008f6:	4b03      	ldr	r3, [pc, #12]	@ (8000904 <adc_read+0x38>)
 80008f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008fa:	b29b      	uxth	r3, r3
}
 80008fc:	4618      	mov	r0, r3
 80008fe:	46bd      	mov	sp, r7
 8000900:	bc80      	pop	{r7}
 8000902:	4770      	bx	lr
 8000904:	40012400 	.word	0x40012400

08000908 <read_hall>:


// Read hall states: PA0=HA, PA1=HB, PA2=HC
uint8_t read_hall(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
    return (uint8_t)(GPIOA->IDR & 0x07);
 800090c:	4b04      	ldr	r3, [pc, #16]	@ (8000920 <read_hall+0x18>)
 800090e:	689b      	ldr	r3, [r3, #8]
 8000910:	b2db      	uxtb	r3, r3
 8000912:	f003 0307 	and.w	r3, r3, #7
 8000916:	b2db      	uxtb	r3, r3
}
 8000918:	4618      	mov	r0, r3
 800091a:	46bd      	mov	sp, r7
 800091c:	bc80      	pop	{r7}
 800091e:	4770      	bx	lr
 8000920:	40010800 	.word	0x40010800

08000924 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000924:	b480      	push	{r7}
 8000926:	b083      	sub	sp, #12
 8000928:	af00      	add	r7, sp, #0
 800092a:	4603      	mov	r3, r0
 800092c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800092e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000932:	2b00      	cmp	r3, #0
 8000934:	db0b      	blt.n	800094e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000936:	79fb      	ldrb	r3, [r7, #7]
 8000938:	f003 021f 	and.w	r2, r3, #31
 800093c:	4906      	ldr	r1, [pc, #24]	@ (8000958 <__NVIC_EnableIRQ+0x34>)
 800093e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000942:	095b      	lsrs	r3, r3, #5
 8000944:	2001      	movs	r0, #1
 8000946:	fa00 f202 	lsl.w	r2, r0, r2
 800094a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800094e:	bf00      	nop
 8000950:	370c      	adds	r7, #12
 8000952:	46bd      	mov	sp, r7
 8000954:	bc80      	pop	{r7}
 8000956:	4770      	bx	lr
 8000958:	e000e100 	.word	0xe000e100

0800095c <clk_init>:
 *      Author: Admin
 */
#include "main.h"
//clock initalization
void clk_init(void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0
    //step 1 selecting clock source
	RCC->CR|=RCC_CR_HSEON;              //clock source
 8000960:	4b30      	ldr	r3, [pc, #192]	@ (8000a24 <clk_init+0xc8>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	4a2f      	ldr	r2, [pc, #188]	@ (8000a24 <clk_init+0xc8>)
 8000966:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800096a:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_HSERDY));     //wait till clock source is ready
 800096c:	bf00      	nop
 800096e:	4b2d      	ldr	r3, [pc, #180]	@ (8000a24 <clk_init+0xc8>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000976:	2b00      	cmp	r3, #0
 8000978:	d0f9      	beq.n	800096e <clk_init+0x12>

	// step 2 cofigure flash prefetch and latency
	FLASH->ACR|=FLASH_ACR_PRFTBE;        //enabling prefetch buffer
 800097a:	4b2b      	ldr	r3, [pc, #172]	@ (8000a28 <clk_init+0xcc>)
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	4a2a      	ldr	r2, [pc, #168]	@ (8000a28 <clk_init+0xcc>)
 8000980:	f043 0310 	orr.w	r3, r3, #16
 8000984:	6013      	str	r3, [r2, #0]
	FLASH->ACR &= ~FLASH_ACR_LATENCY;
 8000986:	4b28      	ldr	r3, [pc, #160]	@ (8000a28 <clk_init+0xcc>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	4a27      	ldr	r2, [pc, #156]	@ (8000a28 <clk_init+0xcc>)
 800098c:	f023 0307 	bic.w	r3, r3, #7
 8000990:	6013      	str	r3, [r2, #0]
	FLASH->ACR|=FLASH_ACR_LATENCY_2;       //system clk 72mhz
 8000992:	4b25      	ldr	r3, [pc, #148]	@ (8000a28 <clk_init+0xcc>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	4a24      	ldr	r2, [pc, #144]	@ (8000a28 <clk_init+0xcc>)
 8000998:	f043 0304 	orr.w	r3, r3, #4
 800099c:	6013      	str	r3, [r2, #0]

	//step 3 configuring PLL
	RCC->CFGR|=RCC_CFGR_PLLSRC;            //HSE as source for PLL
 800099e:	4b21      	ldr	r3, [pc, #132]	@ (8000a24 <clk_init+0xc8>)
 80009a0:	685b      	ldr	r3, [r3, #4]
 80009a2:	4a20      	ldr	r2, [pc, #128]	@ (8000a24 <clk_init+0xc8>)
 80009a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80009a8:	6053      	str	r3, [r2, #4]
	RCC->CFGR&=~RCC_CFGR_PLLXTPRE;          // HSE not divided
 80009aa:	4b1e      	ldr	r3, [pc, #120]	@ (8000a24 <clk_init+0xc8>)
 80009ac:	685b      	ldr	r3, [r3, #4]
 80009ae:	4a1d      	ldr	r2, [pc, #116]	@ (8000a24 <clk_init+0xc8>)
 80009b0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80009b4:	6053      	str	r3, [r2, #4]
	RCC->CFGR &= ~RCC_CFGR_PLLMULL;         //clearing the bits
 80009b6:	4b1b      	ldr	r3, [pc, #108]	@ (8000a24 <clk_init+0xc8>)
 80009b8:	685b      	ldr	r3, [r3, #4]
 80009ba:	4a1a      	ldr	r2, [pc, #104]	@ (8000a24 <clk_init+0xc8>)
 80009bc:	f423 1370 	bic.w	r3, r3, #3932160	@ 0x3c0000
 80009c0:	6053      	str	r3, [r2, #4]
	RCC->CFGR|=RCC_CFGR_PLLMULL9;            //8*9=72 mhz
 80009c2:	4b18      	ldr	r3, [pc, #96]	@ (8000a24 <clk_init+0xc8>)
 80009c4:	685b      	ldr	r3, [r3, #4]
 80009c6:	4a17      	ldr	r2, [pc, #92]	@ (8000a24 <clk_init+0xc8>)
 80009c8:	f443 13e0 	orr.w	r3, r3, #1835008	@ 0x1c0000
 80009cc:	6053      	str	r3, [r2, #4]

	RCC->CFGR|=RCC_CFGR_HPRE_DIV1;          //APB2 not divided =>72mhz
 80009ce:	4b15      	ldr	r3, [pc, #84]	@ (8000a24 <clk_init+0xc8>)
 80009d0:	4a14      	ldr	r2, [pc, #80]	@ (8000a24 <clk_init+0xc8>)
 80009d2:	685b      	ldr	r3, [r3, #4]
 80009d4:	6053      	str	r3, [r2, #4]
	RCC->CFGR|=RCC_CFGR_PPRE1_DIV2;        //APB1 divided by 2 =>36mhz
 80009d6:	4b13      	ldr	r3, [pc, #76]	@ (8000a24 <clk_init+0xc8>)
 80009d8:	685b      	ldr	r3, [r3, #4]
 80009da:	4a12      	ldr	r2, [pc, #72]	@ (8000a24 <clk_init+0xc8>)
 80009dc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80009e0:	6053      	str	r3, [r2, #4]
	RCC->CFGR|=RCC_CFGR_PPRE2_DIV1;        //AHB not divided =>72mhz
 80009e2:	4b10      	ldr	r3, [pc, #64]	@ (8000a24 <clk_init+0xc8>)
 80009e4:	4a0f      	ldr	r2, [pc, #60]	@ (8000a24 <clk_init+0xc8>)
 80009e6:	685b      	ldr	r3, [r3, #4]
 80009e8:	6053      	str	r3, [r2, #4]


	//step 4 enable  PLL and wait to get ready
	RCC->CR|=RCC_CR_PLLON;                  //PLL on
 80009ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000a24 <clk_init+0xc8>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	4a0d      	ldr	r2, [pc, #52]	@ (8000a24 <clk_init+0xc8>)
 80009f0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80009f4:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR& RCC_CR_PLLRDY));       //wait till PLL is ready
 80009f6:	bf00      	nop
 80009f8:	4b0a      	ldr	r3, [pc, #40]	@ (8000a24 <clk_init+0xc8>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d0f9      	beq.n	80009f8 <clk_init+0x9c>

	//step 5 enable clock source
	RCC->CFGR &= ~RCC_CFGR_SW;               // clear SW[1:0]
 8000a04:	4b07      	ldr	r3, [pc, #28]	@ (8000a24 <clk_init+0xc8>)
 8000a06:	685b      	ldr	r3, [r3, #4]
 8000a08:	4a06      	ldr	r2, [pc, #24]	@ (8000a24 <clk_init+0xc8>)
 8000a0a:	f023 0303 	bic.w	r3, r3, #3
 8000a0e:	6053      	str	r3, [r2, #4]
	RCC->CFGR|=RCC_CFGR_SW_PLL;              //PLL as sytem clock
 8000a10:	4b04      	ldr	r3, [pc, #16]	@ (8000a24 <clk_init+0xc8>)
 8000a12:	685b      	ldr	r3, [r3, #4]
 8000a14:	4a03      	ldr	r2, [pc, #12]	@ (8000a24 <clk_init+0xc8>)
 8000a16:	f043 0302 	orr.w	r3, r3, #2
 8000a1a:	6053      	str	r3, [r2, #4]
}
 8000a1c:	bf00      	nop
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bc80      	pop	{r7}
 8000a22:	4770      	bx	lr
 8000a24:	40021000 	.word	0x40021000
 8000a28:	40022000 	.word	0x40022000

08000a2c <hall_sensor_init>:

void hall_sensor_init(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0
	//step 1 enable clock for GPIO
	RCC->APB2ENR|=RCC_APB2ENR_IOPAEN;    //GPIOA clock
 8000a30:	4b4e      	ldr	r3, [pc, #312]	@ (8000b6c <hall_sensor_init+0x140>)
 8000a32:	699b      	ldr	r3, [r3, #24]
 8000a34:	4a4d      	ldr	r2, [pc, #308]	@ (8000b6c <hall_sensor_init+0x140>)
 8000a36:	f043 0304 	orr.w	r3, r3, #4
 8000a3a:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR|=RCC_APB2ENR_AFIOEN;   //alternate function clock
 8000a3c:	4b4b      	ldr	r3, [pc, #300]	@ (8000b6c <hall_sensor_init+0x140>)
 8000a3e:	699b      	ldr	r3, [r3, #24]
 8000a40:	4a4a      	ldr	r2, [pc, #296]	@ (8000b6c <hall_sensor_init+0x140>)
 8000a42:	f043 0301 	orr.w	r3, r3, #1
 8000a46:	6193      	str	r3, [r2, #24]

	//step 2 configuring PA0 PA1 PA2 in input mode wit pull up

	//PA0 setup
	GPIOA->CRL &= ~(GPIO_CRL_MODE0 | GPIO_CRL_CNF0);  // input mode, clear CNF
 8000a48:	4b49      	ldr	r3, [pc, #292]	@ (8000b70 <hall_sensor_init+0x144>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a48      	ldr	r2, [pc, #288]	@ (8000b70 <hall_sensor_init+0x144>)
 8000a4e:	f023 030f 	bic.w	r3, r3, #15
 8000a52:	6013      	str	r3, [r2, #0]
	GPIOA->CRL|=GPIO_CRL_CNF0_1;                      // input with pull up/ down
 8000a54:	4b46      	ldr	r3, [pc, #280]	@ (8000b70 <hall_sensor_init+0x144>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a45      	ldr	r2, [pc, #276]	@ (8000b70 <hall_sensor_init+0x144>)
 8000a5a:	f043 0308 	orr.w	r3, r3, #8
 8000a5e:	6013      	str	r3, [r2, #0]
	GPIOA->ODR |=  GPIO_ODR_ODR0;                     // enable pull-up
 8000a60:	4b43      	ldr	r3, [pc, #268]	@ (8000b70 <hall_sensor_init+0x144>)
 8000a62:	68db      	ldr	r3, [r3, #12]
 8000a64:	4a42      	ldr	r2, [pc, #264]	@ (8000b70 <hall_sensor_init+0x144>)
 8000a66:	f043 0301 	orr.w	r3, r3, #1
 8000a6a:	60d3      	str	r3, [r2, #12]

	//PA1 setup
	GPIOA->CRL &= ~(GPIO_CRL_MODE1 | GPIO_CRL_CNF1);  // input mode, clear CNF
 8000a6c:	4b40      	ldr	r3, [pc, #256]	@ (8000b70 <hall_sensor_init+0x144>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	4a3f      	ldr	r2, [pc, #252]	@ (8000b70 <hall_sensor_init+0x144>)
 8000a72:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000a76:	6013      	str	r3, [r2, #0]
	GPIOA->CRL|=GPIO_CRL_CNF1_1;                      // input with pull up/ down
 8000a78:	4b3d      	ldr	r3, [pc, #244]	@ (8000b70 <hall_sensor_init+0x144>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a3c      	ldr	r2, [pc, #240]	@ (8000b70 <hall_sensor_init+0x144>)
 8000a7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a82:	6013      	str	r3, [r2, #0]
	GPIOA->ODR |=  GPIO_ODR_ODR1;                     // enable pull-up
 8000a84:	4b3a      	ldr	r3, [pc, #232]	@ (8000b70 <hall_sensor_init+0x144>)
 8000a86:	68db      	ldr	r3, [r3, #12]
 8000a88:	4a39      	ldr	r2, [pc, #228]	@ (8000b70 <hall_sensor_init+0x144>)
 8000a8a:	f043 0302 	orr.w	r3, r3, #2
 8000a8e:	60d3      	str	r3, [r2, #12]

	//PA2 setup
	GPIOA->CRL &= ~(GPIO_CRL_MODE2 | GPIO_CRL_CNF2);  // input mode, clear CNF
 8000a90:	4b37      	ldr	r3, [pc, #220]	@ (8000b70 <hall_sensor_init+0x144>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a36      	ldr	r2, [pc, #216]	@ (8000b70 <hall_sensor_init+0x144>)
 8000a96:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000a9a:	6013      	str	r3, [r2, #0]
	GPIOA->CRL|=GPIO_CRL_CNF2_1;                      // input with pull up/ down
 8000a9c:	4b34      	ldr	r3, [pc, #208]	@ (8000b70 <hall_sensor_init+0x144>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a33      	ldr	r2, [pc, #204]	@ (8000b70 <hall_sensor_init+0x144>)
 8000aa2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000aa6:	6013      	str	r3, [r2, #0]
	GPIOA->ODR |=  GPIO_ODR_ODR2;                     // enable pull-up
 8000aa8:	4b31      	ldr	r3, [pc, #196]	@ (8000b70 <hall_sensor_init+0x144>)
 8000aaa:	68db      	ldr	r3, [r3, #12]
 8000aac:	4a30      	ldr	r2, [pc, #192]	@ (8000b70 <hall_sensor_init+0x144>)
 8000aae:	f043 0304 	orr.w	r3, r3, #4
 8000ab2:	60d3      	str	r3, [r2, #12]

	//step 3 mapping PA0 PA1 PA2 to EXTI0,EXTI1,EXTI2

	// Clear bits for EXTI0, EXTI1, EXTI2
	AFIO->EXTICR[0] &= ~((0xF << 0) | (0xF << 4) | (0xF << 8));
 8000ab4:	4b2f      	ldr	r3, [pc, #188]	@ (8000b74 <hall_sensor_init+0x148>)
 8000ab6:	689b      	ldr	r3, [r3, #8]
 8000ab8:	4a2e      	ldr	r2, [pc, #184]	@ (8000b74 <hall_sensor_init+0x148>)
 8000aba:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8000abe:	f023 030f 	bic.w	r3, r3, #15
 8000ac2:	6093      	str	r3, [r2, #8]

	//step 4 Mapping
	AFIO->EXTICR[0]|=AFIO_EXTICR1_EXTI0_PA;   //EXTI0 → PA0
 8000ac4:	4b2b      	ldr	r3, [pc, #172]	@ (8000b74 <hall_sensor_init+0x148>)
 8000ac6:	4a2b      	ldr	r2, [pc, #172]	@ (8000b74 <hall_sensor_init+0x148>)
 8000ac8:	689b      	ldr	r3, [r3, #8]
 8000aca:	6093      	str	r3, [r2, #8]
	AFIO->EXTICR[0]|=AFIO_EXTICR1_EXTI1_PA;   //EXTI1 → PA1
 8000acc:	4b29      	ldr	r3, [pc, #164]	@ (8000b74 <hall_sensor_init+0x148>)
 8000ace:	4a29      	ldr	r2, [pc, #164]	@ (8000b74 <hall_sensor_init+0x148>)
 8000ad0:	689b      	ldr	r3, [r3, #8]
 8000ad2:	6093      	str	r3, [r2, #8]
	AFIO->EXTICR[0]|=AFIO_EXTICR1_EXTI2_PA;   //EXTI2 → PA2
 8000ad4:	4b27      	ldr	r3, [pc, #156]	@ (8000b74 <hall_sensor_init+0x148>)
 8000ad6:	4a27      	ldr	r2, [pc, #156]	@ (8000b74 <hall_sensor_init+0x148>)
 8000ad8:	689b      	ldr	r3, [r3, #8]
 8000ada:	6093      	str	r3, [r2, #8]

	//step 5 enabling interrupt on EXTI lines
	EXTI->IMR|=EXTI_IMR_MR0;    //PA0
 8000adc:	4b26      	ldr	r3, [pc, #152]	@ (8000b78 <hall_sensor_init+0x14c>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a25      	ldr	r2, [pc, #148]	@ (8000b78 <hall_sensor_init+0x14c>)
 8000ae2:	f043 0301 	orr.w	r3, r3, #1
 8000ae6:	6013      	str	r3, [r2, #0]
	EXTI->IMR|=EXTI_IMR_MR1;    //PA1
 8000ae8:	4b23      	ldr	r3, [pc, #140]	@ (8000b78 <hall_sensor_init+0x14c>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a22      	ldr	r2, [pc, #136]	@ (8000b78 <hall_sensor_init+0x14c>)
 8000aee:	f043 0302 	orr.w	r3, r3, #2
 8000af2:	6013      	str	r3, [r2, #0]
	EXTI->IMR|=EXTI_IMR_MR2;    //PA2
 8000af4:	4b20      	ldr	r3, [pc, #128]	@ (8000b78 <hall_sensor_init+0x14c>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4a1f      	ldr	r2, [pc, #124]	@ (8000b78 <hall_sensor_init+0x14c>)
 8000afa:	f043 0304 	orr.w	r3, r3, #4
 8000afe:	6013      	str	r3, [r2, #0]

	//step 6 enabling interrupt to trigger on falling edge and rising edge

	//rising edge
	EXTI->RTSR|=EXTI_RTSR_TR0;
 8000b00:	4b1d      	ldr	r3, [pc, #116]	@ (8000b78 <hall_sensor_init+0x14c>)
 8000b02:	689b      	ldr	r3, [r3, #8]
 8000b04:	4a1c      	ldr	r2, [pc, #112]	@ (8000b78 <hall_sensor_init+0x14c>)
 8000b06:	f043 0301 	orr.w	r3, r3, #1
 8000b0a:	6093      	str	r3, [r2, #8]
	EXTI->RTSR|=EXTI_RTSR_TR1;
 8000b0c:	4b1a      	ldr	r3, [pc, #104]	@ (8000b78 <hall_sensor_init+0x14c>)
 8000b0e:	689b      	ldr	r3, [r3, #8]
 8000b10:	4a19      	ldr	r2, [pc, #100]	@ (8000b78 <hall_sensor_init+0x14c>)
 8000b12:	f043 0302 	orr.w	r3, r3, #2
 8000b16:	6093      	str	r3, [r2, #8]
	EXTI->RTSR|=EXTI_RTSR_TR2;
 8000b18:	4b17      	ldr	r3, [pc, #92]	@ (8000b78 <hall_sensor_init+0x14c>)
 8000b1a:	689b      	ldr	r3, [r3, #8]
 8000b1c:	4a16      	ldr	r2, [pc, #88]	@ (8000b78 <hall_sensor_init+0x14c>)
 8000b1e:	f043 0304 	orr.w	r3, r3, #4
 8000b22:	6093      	str	r3, [r2, #8]

	//falling edge
	EXTI->FTSR|=EXTI_FTSR_TR0;
 8000b24:	4b14      	ldr	r3, [pc, #80]	@ (8000b78 <hall_sensor_init+0x14c>)
 8000b26:	68db      	ldr	r3, [r3, #12]
 8000b28:	4a13      	ldr	r2, [pc, #76]	@ (8000b78 <hall_sensor_init+0x14c>)
 8000b2a:	f043 0301 	orr.w	r3, r3, #1
 8000b2e:	60d3      	str	r3, [r2, #12]
	EXTI->FTSR|=EXTI_FTSR_TR1;
 8000b30:	4b11      	ldr	r3, [pc, #68]	@ (8000b78 <hall_sensor_init+0x14c>)
 8000b32:	68db      	ldr	r3, [r3, #12]
 8000b34:	4a10      	ldr	r2, [pc, #64]	@ (8000b78 <hall_sensor_init+0x14c>)
 8000b36:	f043 0302 	orr.w	r3, r3, #2
 8000b3a:	60d3      	str	r3, [r2, #12]
	EXTI->FTSR|=EXTI_FTSR_TR2;
 8000b3c:	4b0e      	ldr	r3, [pc, #56]	@ (8000b78 <hall_sensor_init+0x14c>)
 8000b3e:	68db      	ldr	r3, [r3, #12]
 8000b40:	4a0d      	ldr	r2, [pc, #52]	@ (8000b78 <hall_sensor_init+0x14c>)
 8000b42:	f043 0304 	orr.w	r3, r3, #4
 8000b46:	60d3      	str	r3, [r2, #12]

	 // step 7. Enable NVIC for EXTI0, EXTI1, EXTI2
	 NVIC_EnableIRQ(EXTI0_IRQn);
 8000b48:	2006      	movs	r0, #6
 8000b4a:	f7ff feeb 	bl	8000924 <__NVIC_EnableIRQ>
	 NVIC_EnableIRQ(EXTI1_IRQn);
 8000b4e:	2007      	movs	r0, #7
 8000b50:	f7ff fee8 	bl	8000924 <__NVIC_EnableIRQ>
	 NVIC_EnableIRQ(EXTI2_IRQn);
 8000b54:	2008      	movs	r0, #8
 8000b56:	f7ff fee5 	bl	8000924 <__NVIC_EnableIRQ>


	 EXTI->PR |= (1 << 0) | (1 << 1) | (1 << 2); // clear pending bits
 8000b5a:	4b07      	ldr	r3, [pc, #28]	@ (8000b78 <hall_sensor_init+0x14c>)
 8000b5c:	695b      	ldr	r3, [r3, #20]
 8000b5e:	4a06      	ldr	r2, [pc, #24]	@ (8000b78 <hall_sensor_init+0x14c>)
 8000b60:	f043 0307 	orr.w	r3, r3, #7
 8000b64:	6153      	str	r3, [r2, #20]

}
 8000b66:	bf00      	nop
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	40021000 	.word	0x40021000
 8000b70:	40010800 	.word	0x40010800
 8000b74:	40010000 	.word	0x40010000
 8000b78:	40010400 	.word	0x40010400

08000b7c <low_side>:

//setting PB3 PB4 PB5 as gpio output to drive the low side of the bridge
void low_side(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
	//step 1 enable clock for GPIO
	RCC->APB2ENR|=RCC_APB2ENR_IOPBEN;    //GPIOA clock
 8000b80:	4b19      	ldr	r3, [pc, #100]	@ (8000be8 <low_side+0x6c>)
 8000b82:	699b      	ldr	r3, [r3, #24]
 8000b84:	4a18      	ldr	r2, [pc, #96]	@ (8000be8 <low_side+0x6c>)
 8000b86:	f043 0308 	orr.w	r3, r3, #8
 8000b8a:	6193      	str	r3, [r2, #24]

	//step 2 GPIO output mode configuration 50 mhz
	GPIOB->CRL|=(GPIO_CRL_MODE3_0|GPIO_CRL_MODE3_1);
 8000b8c:	4b17      	ldr	r3, [pc, #92]	@ (8000bec <low_side+0x70>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	4a16      	ldr	r2, [pc, #88]	@ (8000bec <low_side+0x70>)
 8000b92:	f443 5340 	orr.w	r3, r3, #12288	@ 0x3000
 8000b96:	6013      	str	r3, [r2, #0]
	GPIOB->CRL|=(GPIO_CRL_MODE4_0|GPIO_CRL_MODE4_1);
 8000b98:	4b14      	ldr	r3, [pc, #80]	@ (8000bec <low_side+0x70>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	4a13      	ldr	r2, [pc, #76]	@ (8000bec <low_side+0x70>)
 8000b9e:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 8000ba2:	6013      	str	r3, [r2, #0]
	GPIOB->CRL|=(GPIO_CRL_MODE5_0|GPIO_CRL_MODE5_1);
 8000ba4:	4b11      	ldr	r3, [pc, #68]	@ (8000bec <low_side+0x70>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a10      	ldr	r2, [pc, #64]	@ (8000bec <low_side+0x70>)
 8000baa:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8000bae:	6013      	str	r3, [r2, #0]

	//step 3 configuring in push pull configuration
	GPIOB->CRL&=~(GPIO_CRL_CNF3_0 |GPIO_CRL_CNF3_1);
 8000bb0:	4b0e      	ldr	r3, [pc, #56]	@ (8000bec <low_side+0x70>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a0d      	ldr	r2, [pc, #52]	@ (8000bec <low_side+0x70>)
 8000bb6:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000bba:	6013      	str	r3, [r2, #0]
	GPIOB->CRL&=~(GPIO_CRL_CNF4_0 |GPIO_CRL_CNF4_1);
 8000bbc:	4b0b      	ldr	r3, [pc, #44]	@ (8000bec <low_side+0x70>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4a0a      	ldr	r2, [pc, #40]	@ (8000bec <low_side+0x70>)
 8000bc2:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8000bc6:	6013      	str	r3, [r2, #0]
	GPIOB->CRL&=~(GPIO_CRL_CNF5_0 |GPIO_CRL_CNF5_1);
 8000bc8:	4b08      	ldr	r3, [pc, #32]	@ (8000bec <low_side+0x70>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	4a07      	ldr	r2, [pc, #28]	@ (8000bec <low_side+0x70>)
 8000bce:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000bd2:	6013      	str	r3, [r2, #0]

	//to initially keep all pins low
	GPIOB->BRR|=(GPIO_BRR_BR3|GPIO_BRR_BR4|GPIO_BRR_BR5);  // initially PB3,PB4,PB5 low
 8000bd4:	4b05      	ldr	r3, [pc, #20]	@ (8000bec <low_side+0x70>)
 8000bd6:	695b      	ldr	r3, [r3, #20]
 8000bd8:	4a04      	ldr	r2, [pc, #16]	@ (8000bec <low_side+0x70>)
 8000bda:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8000bde:	6153      	str	r3, [r2, #20]


}
 8000be0:	bf00      	nop
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bc80      	pop	{r7}
 8000be6:	4770      	bx	lr
 8000be8:	40021000 	.word	0x40021000
 8000bec:	40010c00 	.word	0x40010c00

08000bf0 <pwm_init>:

void pwm_init(void)   //TIM1 CH1 PA8 CH2 PA9 CH3 PA10
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
	//step 1 enable the clock
	RCC->APB2ENR|=RCC_APB2ENR_IOPAEN;   //GPIOA Clock
 8000bf4:	4b51      	ldr	r3, [pc, #324]	@ (8000d3c <pwm_init+0x14c>)
 8000bf6:	699b      	ldr	r3, [r3, #24]
 8000bf8:	4a50      	ldr	r2, [pc, #320]	@ (8000d3c <pwm_init+0x14c>)
 8000bfa:	f043 0304 	orr.w	r3, r3, #4
 8000bfe:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR|=RCC_APB2ENR_AFIOEN;    // AFIO clock
 8000c00:	4b4e      	ldr	r3, [pc, #312]	@ (8000d3c <pwm_init+0x14c>)
 8000c02:	699b      	ldr	r3, [r3, #24]
 8000c04:	4a4d      	ldr	r2, [pc, #308]	@ (8000d3c <pwm_init+0x14c>)
 8000c06:	f043 0301 	orr.w	r3, r3, #1
 8000c0a:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR|=RCC_APB2ENR_TIM1EN;    //TIM1 clock
 8000c0c:	4b4b      	ldr	r3, [pc, #300]	@ (8000d3c <pwm_init+0x14c>)
 8000c0e:	699b      	ldr	r3, [r3, #24]
 8000c10:	4a4a      	ldr	r2, [pc, #296]	@ (8000d3c <pwm_init+0x14c>)
 8000c12:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000c16:	6193      	str	r3, [r2, #24]

	//step 2  Configure PA8, PA9, PA10 as AF push-pull, 50 MHz

	  //PA8 TIM1->CH1
	  GPIOA->CRH &= ~(GPIO_CRH_MODE8 | GPIO_CRH_CNF8);
 8000c18:	4b49      	ldr	r3, [pc, #292]	@ (8000d40 <pwm_init+0x150>)
 8000c1a:	685b      	ldr	r3, [r3, #4]
 8000c1c:	4a48      	ldr	r2, [pc, #288]	@ (8000d40 <pwm_init+0x150>)
 8000c1e:	f023 030f 	bic.w	r3, r3, #15
 8000c22:	6053      	str	r3, [r2, #4]
	  GPIOA->CRH |=  (GPIO_CRH_MODE8_1 | GPIO_CRH_MODE8_0);    // Output 50 MHz
 8000c24:	4b46      	ldr	r3, [pc, #280]	@ (8000d40 <pwm_init+0x150>)
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	4a45      	ldr	r2, [pc, #276]	@ (8000d40 <pwm_init+0x150>)
 8000c2a:	f043 0303 	orr.w	r3, r3, #3
 8000c2e:	6053      	str	r3, [r2, #4]
	  GPIOA->CRH |=  (GPIO_CRH_CNF8_1);
 8000c30:	4b43      	ldr	r3, [pc, #268]	@ (8000d40 <pwm_init+0x150>)
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	4a42      	ldr	r2, [pc, #264]	@ (8000d40 <pwm_init+0x150>)
 8000c36:	f043 0308 	orr.w	r3, r3, #8
 8000c3a:	6053      	str	r3, [r2, #4]

	  //PA9 TIM1->CH2
	  GPIOA->CRH &= ~(GPIO_CRH_MODE9 | GPIO_CRH_CNF9);
 8000c3c:	4b40      	ldr	r3, [pc, #256]	@ (8000d40 <pwm_init+0x150>)
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	4a3f      	ldr	r2, [pc, #252]	@ (8000d40 <pwm_init+0x150>)
 8000c42:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000c46:	6053      	str	r3, [r2, #4]
	  GPIOA->CRH |=  (GPIO_CRH_MODE9_1 | GPIO_CRH_MODE9_0);    // Output 50 MHz
 8000c48:	4b3d      	ldr	r3, [pc, #244]	@ (8000d40 <pwm_init+0x150>)
 8000c4a:	685b      	ldr	r3, [r3, #4]
 8000c4c:	4a3c      	ldr	r2, [pc, #240]	@ (8000d40 <pwm_init+0x150>)
 8000c4e:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8000c52:	6053      	str	r3, [r2, #4]
	  GPIOA->CRH |=  (GPIO_CRH_CNF9_1);
 8000c54:	4b3a      	ldr	r3, [pc, #232]	@ (8000d40 <pwm_init+0x150>)
 8000c56:	685b      	ldr	r3, [r3, #4]
 8000c58:	4a39      	ldr	r2, [pc, #228]	@ (8000d40 <pwm_init+0x150>)
 8000c5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c5e:	6053      	str	r3, [r2, #4]

	 //PA10 TIM1->CH3
	  GPIOA->CRH &= ~(GPIO_CRH_MODE10 | GPIO_CRH_CNF10);
 8000c60:	4b37      	ldr	r3, [pc, #220]	@ (8000d40 <pwm_init+0x150>)
 8000c62:	685b      	ldr	r3, [r3, #4]
 8000c64:	4a36      	ldr	r2, [pc, #216]	@ (8000d40 <pwm_init+0x150>)
 8000c66:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000c6a:	6053      	str	r3, [r2, #4]
	  GPIOA->CRH |=  (GPIO_CRH_MODE10_1 | GPIO_CRH_MODE10_0);  // Output 50 MHz
 8000c6c:	4b34      	ldr	r3, [pc, #208]	@ (8000d40 <pwm_init+0x150>)
 8000c6e:	685b      	ldr	r3, [r3, #4]
 8000c70:	4a33      	ldr	r2, [pc, #204]	@ (8000d40 <pwm_init+0x150>)
 8000c72:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8000c76:	6053      	str	r3, [r2, #4]
	  GPIOA->CRH |=  (GPIO_CRH_CNF10_1);
 8000c78:	4b31      	ldr	r3, [pc, #196]	@ (8000d40 <pwm_init+0x150>)
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	4a30      	ldr	r2, [pc, #192]	@ (8000d40 <pwm_init+0x150>)
 8000c7e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000c82:	6053      	str	r3, [r2, #4]


	  // step 3 configrung the timer base for 20khz PWM
	  // F_pwm=F_clk/(arr+1)*(psc+1)

	  TIM1->PSC=0; 	        // Prescaler = 0
 8000c84:	4b2f      	ldr	r3, [pc, #188]	@ (8000d44 <pwm_init+0x154>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	629a      	str	r2, [r3, #40]	@ 0x28
	  TIM1->ARR=3599;       // Auto-reload = 3599 → 20 kHz
 8000c8a:	4b2e      	ldr	r3, [pc, #184]	@ (8000d44 <pwm_init+0x154>)
 8000c8c:	f640 620f 	movw	r2, #3599	@ 0xe0f
 8000c90:	62da      	str	r2, [r3, #44]	@ 0x2c


	  //step 4 PWM mode for ch1 , ch2 ch3
	  TIM1->CCMR1 &= ~(TIM_CCMR1_OC1M_Msk | TIM_CCMR1_OC2M_Msk | TIM_CCMR2_OC3M_Msk);
 8000c92:	4b2c      	ldr	r3, [pc, #176]	@ (8000d44 <pwm_init+0x154>)
 8000c94:	699b      	ldr	r3, [r3, #24]
 8000c96:	4a2b      	ldr	r2, [pc, #172]	@ (8000d44 <pwm_init+0x154>)
 8000c98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8000c9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8000ca0:	6193      	str	r3, [r2, #24]
	  TIM1->CCMR1|=(TIM_CCMR1_OC1M_1 |TIM_CCMR1_OC1M_2);    //PWM mode1 ch1
 8000ca2:	4b28      	ldr	r3, [pc, #160]	@ (8000d44 <pwm_init+0x154>)
 8000ca4:	699b      	ldr	r3, [r3, #24]
 8000ca6:	4a27      	ldr	r2, [pc, #156]	@ (8000d44 <pwm_init+0x154>)
 8000ca8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000cac:	6193      	str	r3, [r2, #24]
	  TIM1->CCMR1|=(TIM_CCMR1_OC2M_1 |TIM_CCMR1_OC2M_2);    //PWM mode1 ch2
 8000cae:	4b25      	ldr	r3, [pc, #148]	@ (8000d44 <pwm_init+0x154>)
 8000cb0:	699b      	ldr	r3, [r3, #24]
 8000cb2:	4a24      	ldr	r2, [pc, #144]	@ (8000d44 <pwm_init+0x154>)
 8000cb4:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8000cb8:	6193      	str	r3, [r2, #24]
	  TIM1->CCMR2|=(TIM_CCMR2_OC3M_1 |TIM_CCMR2_OC3M_2);    //PWM mode1 ch3
 8000cba:	4b22      	ldr	r3, [pc, #136]	@ (8000d44 <pwm_init+0x154>)
 8000cbc:	69db      	ldr	r3, [r3, #28]
 8000cbe:	4a21      	ldr	r2, [pc, #132]	@ (8000d44 <pwm_init+0x154>)
 8000cc0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000cc4:	61d3      	str	r3, [r2, #28]

	  //step 5 enble preload for each channel and ARR
	  TIM1->CCMR1|=TIM_CCMR1_OC1PE;
 8000cc6:	4b1f      	ldr	r3, [pc, #124]	@ (8000d44 <pwm_init+0x154>)
 8000cc8:	699b      	ldr	r3, [r3, #24]
 8000cca:	4a1e      	ldr	r2, [pc, #120]	@ (8000d44 <pwm_init+0x154>)
 8000ccc:	f043 0308 	orr.w	r3, r3, #8
 8000cd0:	6193      	str	r3, [r2, #24]
	  TIM1->CCMR1|=TIM_CCMR1_OC2PE;
 8000cd2:	4b1c      	ldr	r3, [pc, #112]	@ (8000d44 <pwm_init+0x154>)
 8000cd4:	699b      	ldr	r3, [r3, #24]
 8000cd6:	4a1b      	ldr	r2, [pc, #108]	@ (8000d44 <pwm_init+0x154>)
 8000cd8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000cdc:	6193      	str	r3, [r2, #24]
	  TIM1->CCMR2|=TIM_CCMR2_OC3PE;
 8000cde:	4b19      	ldr	r3, [pc, #100]	@ (8000d44 <pwm_init+0x154>)
 8000ce0:	69db      	ldr	r3, [r3, #28]
 8000ce2:	4a18      	ldr	r2, [pc, #96]	@ (8000d44 <pwm_init+0x154>)
 8000ce4:	f043 0308 	orr.w	r3, r3, #8
 8000ce8:	61d3      	str	r3, [r2, #28]
	  TIM1->CR1|=TIM_CR1_ARPE;     // autoreload preload enable
 8000cea:	4b16      	ldr	r3, [pc, #88]	@ (8000d44 <pwm_init+0x154>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	4a15      	ldr	r2, [pc, #84]	@ (8000d44 <pwm_init+0x154>)
 8000cf0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000cf4:	6013      	str	r3, [r2, #0]

	  //step 6 enabling the channel's
	  TIM1->CCER|=TIM_CCER_CC1E;      //ch1
 8000cf6:	4b13      	ldr	r3, [pc, #76]	@ (8000d44 <pwm_init+0x154>)
 8000cf8:	6a1b      	ldr	r3, [r3, #32]
 8000cfa:	4a12      	ldr	r2, [pc, #72]	@ (8000d44 <pwm_init+0x154>)
 8000cfc:	f043 0301 	orr.w	r3, r3, #1
 8000d00:	6213      	str	r3, [r2, #32]
	  TIM1->CCER|=TIM_CCER_CC2E;	  //ch2
 8000d02:	4b10      	ldr	r3, [pc, #64]	@ (8000d44 <pwm_init+0x154>)
 8000d04:	6a1b      	ldr	r3, [r3, #32]
 8000d06:	4a0f      	ldr	r2, [pc, #60]	@ (8000d44 <pwm_init+0x154>)
 8000d08:	f043 0310 	orr.w	r3, r3, #16
 8000d0c:	6213      	str	r3, [r2, #32]
	  TIM1->CCER|=TIM_CCER_CC3E;	  //ch3
 8000d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8000d44 <pwm_init+0x154>)
 8000d10:	6a1b      	ldr	r3, [r3, #32]
 8000d12:	4a0c      	ldr	r2, [pc, #48]	@ (8000d44 <pwm_init+0x154>)
 8000d14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d18:	6213      	str	r3, [r2, #32]

	  //step 7 enabling the timer
	  TIM1->BDTR|=TIM_BDTR_MOE;        //it should be done for advance timers
 8000d1a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d44 <pwm_init+0x154>)
 8000d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d1e:	4a09      	ldr	r2, [pc, #36]	@ (8000d44 <pwm_init+0x154>)
 8000d20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d24:	6453      	str	r3, [r2, #68]	@ 0x44
	  TIM1->CR1|=TIM_CR1_CEN;          //timer enabled
 8000d26:	4b07      	ldr	r3, [pc, #28]	@ (8000d44 <pwm_init+0x154>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	4a06      	ldr	r2, [pc, #24]	@ (8000d44 <pwm_init+0x154>)
 8000d2c:	f043 0301 	orr.w	r3, r3, #1
 8000d30:	6013      	str	r3, [r2, #0]

}
 8000d32:	bf00      	nop
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bc80      	pop	{r7}
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	40021000 	.word	0x40021000
 8000d40:	40010800 	.word	0x40010800
 8000d44:	40012c00 	.word	0x40012c00

08000d48 <adc_init>:

//channel 3 PA3
void adc_init(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
	// step1 Enable clock
	 RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;   // GPIOA
 8000d4e:	4b2a      	ldr	r3, [pc, #168]	@ (8000df8 <adc_init+0xb0>)
 8000d50:	699b      	ldr	r3, [r3, #24]
 8000d52:	4a29      	ldr	r2, [pc, #164]	@ (8000df8 <adc_init+0xb0>)
 8000d54:	f043 0304 	orr.w	r3, r3, #4
 8000d58:	6193      	str	r3, [r2, #24]
	 RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;   // ADC1
 8000d5a:	4b27      	ldr	r3, [pc, #156]	@ (8000df8 <adc_init+0xb0>)
 8000d5c:	699b      	ldr	r3, [r3, #24]
 8000d5e:	4a26      	ldr	r2, [pc, #152]	@ (8000df8 <adc_init+0xb0>)
 8000d60:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d64:	6193      	str	r3, [r2, #24]

	 //step 2 configure PA3 as analog
	 GPIOA->CRL &= ~(GPIO_CRL_MODE3 | GPIO_CRL_CNF3);
 8000d66:	4b25      	ldr	r3, [pc, #148]	@ (8000dfc <adc_init+0xb4>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	4a24      	ldr	r2, [pc, #144]	@ (8000dfc <adc_init+0xb4>)
 8000d6c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8000d70:	6013      	str	r3, [r2, #0]


	 //step 3 ADC prescaler  ADC max 14mhz , here 12Mhz
	 RCC->CFGR &= ~RCC_CFGR_ADCPRE;
 8000d72:	4b21      	ldr	r3, [pc, #132]	@ (8000df8 <adc_init+0xb0>)
 8000d74:	685b      	ldr	r3, [r3, #4]
 8000d76:	4a20      	ldr	r2, [pc, #128]	@ (8000df8 <adc_init+0xb0>)
 8000d78:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000d7c:	6053      	str	r3, [r2, #4]
	 RCC->CFGR |= RCC_CFGR_ADCPRE_DIV6;
 8000d7e:	4b1e      	ldr	r3, [pc, #120]	@ (8000df8 <adc_init+0xb0>)
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	4a1d      	ldr	r2, [pc, #116]	@ (8000df8 <adc_init+0xb0>)
 8000d84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d88:	6053      	str	r3, [r2, #4]

	 //step 4 set sampling time ch3-> 55.5 cycles (note total sample time =12.5 cycles +sampling cycles)
	 ADC1->SMPR2 &= ~ADC_SMPR2_SMP3;
 8000d8a:	4b1d      	ldr	r3, [pc, #116]	@ (8000e00 <adc_init+0xb8>)
 8000d8c:	691b      	ldr	r3, [r3, #16]
 8000d8e:	4a1c      	ldr	r2, [pc, #112]	@ (8000e00 <adc_init+0xb8>)
 8000d90:	f423 6360 	bic.w	r3, r3, #3584	@ 0xe00
 8000d94:	6113      	str	r3, [r2, #16]
	 ADC1->SMPR2 |= (ADC_SMPR2_SMP3_1 | ADC_SMPR2_SMP3_0);
 8000d96:	4b1a      	ldr	r3, [pc, #104]	@ (8000e00 <adc_init+0xb8>)
 8000d98:	691b      	ldr	r3, [r3, #16]
 8000d9a:	4a19      	ldr	r2, [pc, #100]	@ (8000e00 <adc_init+0xb8>)
 8000d9c:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8000da0:	6113      	str	r3, [r2, #16]

	 //step 5 configure number of conversion , and channel
	 ADC1->SQR1 = 0;        // L=0 → 1 conversion, SQR1 describes number of conversion
 8000da2:	4b17      	ldr	r3, [pc, #92]	@ (8000e00 <adc_init+0xb8>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	62da      	str	r2, [r3, #44]	@ 0x2c
	 ADC1->SQR3 = 3;        // First conversion ch3 SQ1[4:0]=3
 8000da8:	4b15      	ldr	r3, [pc, #84]	@ (8000e00 <adc_init+0xb8>)
 8000daa:	2203      	movs	r2, #3
 8000dac:	635a      	str	r2, [r3, #52]	@ 0x34

	 //step 6 power on  and calibrate
	 ADC1->CR2 = ADC_CR2_ADON;
 8000dae:	4b14      	ldr	r3, [pc, #80]	@ (8000e00 <adc_init+0xb8>)
 8000db0:	2201      	movs	r2, #1
 8000db2:	609a      	str	r2, [r3, #8]
	 for (volatile short i = 0; i < 1000; i++);
 8000db4:	2300      	movs	r3, #0
 8000db6:	80fb      	strh	r3, [r7, #6]
 8000db8:	e006      	b.n	8000dc8 <adc_init+0x80>
 8000dba:	88fb      	ldrh	r3, [r7, #6]
 8000dbc:	b21b      	sxth	r3, r3
 8000dbe:	b29b      	uxth	r3, r3
 8000dc0:	3301      	adds	r3, #1
 8000dc2:	b29b      	uxth	r3, r3
 8000dc4:	b21b      	sxth	r3, r3
 8000dc6:	80fb      	strh	r3, [r7, #6]
 8000dc8:	88fb      	ldrh	r3, [r7, #6]
 8000dca:	b21b      	sxth	r3, r3
 8000dcc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000dd0:	dbf3      	blt.n	8000dba <adc_init+0x72>

	 //calibration
	 ADC1->CR2 |= ADC_CR2_CAL;
 8000dd2:	4b0b      	ldr	r3, [pc, #44]	@ (8000e00 <adc_init+0xb8>)
 8000dd4:	689b      	ldr	r3, [r3, #8]
 8000dd6:	4a0a      	ldr	r2, [pc, #40]	@ (8000e00 <adc_init+0xb8>)
 8000dd8:	f043 0304 	orr.w	r3, r3, #4
 8000ddc:	6093      	str	r3, [r2, #8]
	 while (ADC1->CR2 & ADC_CR2_CAL);
 8000dde:	bf00      	nop
 8000de0:	4b07      	ldr	r3, [pc, #28]	@ (8000e00 <adc_init+0xb8>)
 8000de2:	689b      	ldr	r3, [r3, #8]
 8000de4:	f003 0304 	and.w	r3, r3, #4
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d1f9      	bne.n	8000de0 <adc_init+0x98>
}
 8000dec:	bf00      	nop
 8000dee:	bf00      	nop
 8000df0:	370c      	adds	r7, #12
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bc80      	pop	{r7}
 8000df6:	4770      	bx	lr
 8000df8:	40021000 	.word	0x40021000
 8000dfc:	40010800 	.word	0x40010800
 8000e00:	40012400 	.word	0x40012400

08000e04 <tim3_init>:

void tim3_init(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
	//step 1 enbaling clock for timer3
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8000e08:	4b0f      	ldr	r3, [pc, #60]	@ (8000e48 <tim3_init+0x44>)
 8000e0a:	69db      	ldr	r3, [r3, #28]
 8000e0c:	4a0e      	ldr	r2, [pc, #56]	@ (8000e48 <tim3_init+0x44>)
 8000e0e:	f043 0302 	orr.w	r3, r3, #2
 8000e12:	61d3      	str	r3, [r2, #28]

	//step 2 set prescaler and autoreload value
	TIM3->PSC = 7199;  // 72 MHz / (7199+1) = 10 kHz
 8000e14:	4b0d      	ldr	r3, [pc, #52]	@ (8000e4c <tim3_init+0x48>)
 8000e16:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8000e1a:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM3->ARR = 499;   // 10 kHz / 500 = 20 Hz → 50 ms
 8000e1c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e4c <tim3_init+0x48>)
 8000e1e:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000e22:	62da      	str	r2, [r3, #44]	@ 0x2c

	//step 3 enable interrupt
	TIM3->DIER |= TIM_DIER_UIE;
 8000e24:	4b09      	ldr	r3, [pc, #36]	@ (8000e4c <tim3_init+0x48>)
 8000e26:	68db      	ldr	r3, [r3, #12]
 8000e28:	4a08      	ldr	r2, [pc, #32]	@ (8000e4c <tim3_init+0x48>)
 8000e2a:	f043 0301 	orr.w	r3, r3, #1
 8000e2e:	60d3      	str	r3, [r2, #12]
	NVIC_EnableIRQ(TIM3_IRQn);
 8000e30:	201d      	movs	r0, #29
 8000e32:	f7ff fd77 	bl	8000924 <__NVIC_EnableIRQ>

	//step 4 start timer
	TIM3->CR1 |= TIM_CR1_CEN;
 8000e36:	4b05      	ldr	r3, [pc, #20]	@ (8000e4c <tim3_init+0x48>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4a04      	ldr	r2, [pc, #16]	@ (8000e4c <tim3_init+0x48>)
 8000e3c:	f043 0301 	orr.w	r3, r3, #1
 8000e40:	6013      	str	r3, [r2, #0]

}
 8000e42:	bf00      	nop
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	40021000 	.word	0x40021000
 8000e4c:	40000400 	.word	0x40000400

08000e50 <hall_exti_handler>:
extern volatile uint32_t hall_pulse_count;
extern volatile uint32_t motor_rpm ;

/* Common handler to avoid code duplication */
static inline void hall_exti_handler(uint32_t pr_bit)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
    if (EXTI->PR & pr_bit)
 8000e58:	4b0c      	ldr	r3, [pc, #48]	@ (8000e8c <hall_exti_handler+0x3c>)
 8000e5a:	695a      	ldr	r2, [r3, #20]
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	4013      	ands	r3, r2
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d00e      	beq.n	8000e82 <hall_exti_handler+0x32>
    {
        EXTI->PR = pr_bit;              // clear pending bit
 8000e64:	4a09      	ldr	r2, [pc, #36]	@ (8000e8c <hall_exti_handler+0x3c>)
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	6153      	str	r3, [r2, #20]
        hall_state = read_hall();       // read all 3 hall pins
 8000e6a:	f7ff fd4d 	bl	8000908 <read_hall>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	461a      	mov	r2, r3
 8000e72:	4b07      	ldr	r3, [pc, #28]	@ (8000e90 <hall_exti_handler+0x40>)
 8000e74:	701a      	strb	r2, [r3, #0]
        commutation(hall_state);        // do commutation
 8000e76:	4b06      	ldr	r3, [pc, #24]	@ (8000e90 <hall_exti_handler+0x40>)
 8000e78:	781b      	ldrb	r3, [r3, #0]
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f7ff fc8d 	bl	800079c <commutation>
    }
}
 8000e82:	bf00      	nop
 8000e84:	3708      	adds	r7, #8
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	40010400 	.word	0x40010400
 8000e90:	20000028 	.word	0x20000028

08000e94 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
    if(EXTI->PR & EXTI_PR_PR0)
 8000e98:	4b10      	ldr	r3, [pc, #64]	@ (8000edc <EXTI0_IRQHandler+0x48>)
 8000e9a:	695b      	ldr	r3, [r3, #20]
 8000e9c:	f003 0301 	and.w	r3, r3, #1
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d019      	beq.n	8000ed8 <EXTI0_IRQHandler+0x44>
    {
    	EXTI->PR = EXTI_PR_PR0; //Clear pending
 8000ea4:	4b0d      	ldr	r3, [pc, #52]	@ (8000edc <EXTI0_IRQHandler+0x48>)
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	615a      	str	r2, [r3, #20]

    	// Rising edge → count pulse for speed
    	if (GPIOA->IDR & (1 << 0)) {
 8000eaa:	4b0d      	ldr	r3, [pc, #52]	@ (8000ee0 <EXTI0_IRQHandler+0x4c>)
 8000eac:	689b      	ldr	r3, [r3, #8]
 8000eae:	f003 0301 	and.w	r3, r3, #1
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d004      	beq.n	8000ec0 <EXTI0_IRQHandler+0x2c>
    		hall_pulse_count++;
 8000eb6:	4b0b      	ldr	r3, [pc, #44]	@ (8000ee4 <EXTI0_IRQHandler+0x50>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	3301      	adds	r3, #1
 8000ebc:	4a09      	ldr	r2, [pc, #36]	@ (8000ee4 <EXTI0_IRQHandler+0x50>)
 8000ebe:	6013      	str	r3, [r2, #0]
    	 }
    	hall_state = read_hall();
 8000ec0:	f7ff fd22 	bl	8000908 <read_hall>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	461a      	mov	r2, r3
 8000ec8:	4b07      	ldr	r3, [pc, #28]	@ (8000ee8 <EXTI0_IRQHandler+0x54>)
 8000eca:	701a      	strb	r2, [r3, #0]
    	commutation(hall_state);
 8000ecc:	4b06      	ldr	r3, [pc, #24]	@ (8000ee8 <EXTI0_IRQHandler+0x54>)
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	b2db      	uxtb	r3, r3
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f7ff fc62 	bl	800079c <commutation>

    }

}
 8000ed8:	bf00      	nop
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	40010400 	.word	0x40010400
 8000ee0:	40010800 	.word	0x40010800
 8000ee4:	20000030 	.word	0x20000030
 8000ee8:	20000028 	.word	0x20000028

08000eec <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
    hall_exti_handler(EXTI_PR_PR1);
 8000ef0:	2002      	movs	r0, #2
 8000ef2:	f7ff ffad 	bl	8000e50 <hall_exti_handler>
}
 8000ef6:	bf00      	nop
 8000ef8:	bd80      	pop	{r7, pc}

08000efa <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8000efa:	b580      	push	{r7, lr}
 8000efc:	af00      	add	r7, sp, #0
    hall_exti_handler(EXTI_PR_PR2);
 8000efe:	2004      	movs	r0, #4
 8000f00:	f7ff ffa6 	bl	8000e50 <hall_exti_handler>
}
 8000f04:	bf00      	nop
 8000f06:	bd80      	pop	{r7, pc}

08000f08 <TIM3_IRQHandler>:



//timer 3 interrupt for speed caluction
void TIM3_IRQHandler(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b083      	sub	sp, #12
 8000f0c:	af00      	add	r7, sp, #0
    if (TIM3->SR & TIM_SR_UIF)        // check interrupt
 8000f0e:	4b11      	ldr	r3, [pc, #68]	@ (8000f54 <TIM3_IRQHandler+0x4c>)
 8000f10:	691b      	ldr	r3, [r3, #16]
 8000f12:	f003 0301 	and.w	r3, r3, #1
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d016      	beq.n	8000f48 <TIM3_IRQHandler+0x40>
    {
        TIM3->SR &= ~TIM_SR_UIF;    // clear interrupt flag
 8000f1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f54 <TIM3_IRQHandler+0x4c>)
 8000f1c:	691b      	ldr	r3, [r3, #16]
 8000f1e:	4a0d      	ldr	r2, [pc, #52]	@ (8000f54 <TIM3_IRQHandler+0x4c>)
 8000f20:	f023 0301 	bic.w	r3, r3, #1
 8000f24:	6113      	str	r3, [r2, #16]

        uint32_t pulses = hall_pulse_count;   // update pulse count
 8000f26:	4b0c      	ldr	r3, [pc, #48]	@ (8000f58 <TIM3_IRQHandler+0x50>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	607b      	str	r3, [r7, #4]
        hall_pulse_count = 0;
 8000f2c:	4b0a      	ldr	r3, [pc, #40]	@ (8000f58 <TIM3_IRQHandler+0x50>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	601a      	str	r2, [r3, #0]

        // calculate speed
        /* MOTOR RPM=(Pulses counted in window×60×1000​)/ (time window (ms) *pole pairs)*/
        motor_rpm = (60 * pulses * 1000) / (SPEED_WINDOW_MS * POLE_PAIRS);
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8000f38:	fb02 f303 	mul.w	r3, r2, r3
 8000f3c:	4a07      	ldr	r2, [pc, #28]	@ (8000f5c <TIM3_IRQHandler+0x54>)
 8000f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8000f42:	099b      	lsrs	r3, r3, #6
 8000f44:	4a06      	ldr	r2, [pc, #24]	@ (8000f60 <TIM3_IRQHandler+0x58>)
 8000f46:	6013      	str	r3, [r2, #0]
    }
}
 8000f48:	bf00      	nop
 8000f4a:	370c      	adds	r7, #12
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bc80      	pop	{r7}
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	40000400 	.word	0x40000400
 8000f58:	20000030 	.word	0x20000030
 8000f5c:	51eb851f 	.word	0x51eb851f
 8000f60:	2000002c 	.word	0x2000002c

08000f64 <main>:
float target_rpm = 0, prev_error = 0, integral = 0;



int main(void)
{
 8000f64:	b590      	push	{r4, r7, lr}
 8000f66:	b085      	sub	sp, #20
 8000f68:	af00      	add	r7, sp, #0
    //initialize system clock
	clk_init();
 8000f6a:	f7ff fcf7 	bl	800095c <clk_init>
	//initialize of peripherals
	low_side();						// Low-side GPIO
 8000f6e:	f7ff fe05 	bl	8000b7c <low_side>
	hall_sensor_init();				// EXTI for hall sensors
 8000f72:	f7ff fd5b 	bl	8000a2c <hall_sensor_init>
	pwm_init();						// Timer 1 PWM initialize
 8000f76:	f7ff fe3b 	bl	8000bf0 <pwm_init>
	adc_init();						// ADC for speed control
 8000f7a:	f7ff fee5 	bl	8000d48 <adc_init>
	tim3_init();                    // Timer for speed calc
 8000f7e:	f7ff ff41 	bl	8000e04 <tim3_init>

	while(1)
	{
		//set speed from pot
		uint16_t adc_val = adc_read();
 8000f82:	f7ff fca3 	bl	80008cc <adc_read>
 8000f86:	4603      	mov	r3, r0
 8000f88:	817b      	strh	r3, [r7, #10]
		target_rpm = (adc_val * MAX_RPM) / 4095.0f;
 8000f8a:	897b      	ldrh	r3, [r7, #10]
 8000f8c:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000f90:	fb02 f303 	mul.w	r3, r2, r3
 8000f94:	4618      	mov	r0, r3
 8000f96:	f7ff f9a5 	bl	80002e4 <__aeabi_i2f>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	4948      	ldr	r1, [pc, #288]	@ (80010c0 <main+0x15c>)
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f7ff faa8 	bl	80004f4 <__aeabi_fdiv>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	461a      	mov	r2, r3
 8000fa8:	4b46      	ldr	r3, [pc, #280]	@ (80010c4 <main+0x160>)
 8000faa:	601a      	str	r2, [r3, #0]


		//PID calcution
		float error =target_rpm -motor_rpm;
 8000fac:	4b45      	ldr	r3, [pc, #276]	@ (80010c4 <main+0x160>)
 8000fae:	681c      	ldr	r4, [r3, #0]
 8000fb0:	4b45      	ldr	r3, [pc, #276]	@ (80010c8 <main+0x164>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f7ff f991 	bl	80002dc <__aeabi_ui2f>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	4620      	mov	r0, r4
 8000fc0:	f7ff f8da 	bl	8000178 <__aeabi_fsub>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	607b      	str	r3, [r7, #4]

		 if (duty_global < TIM1->ARR && duty_global > 0)
 8000fc8:	4b40      	ldr	r3, [pc, #256]	@ (80010cc <main+0x168>)
 8000fca:	881b      	ldrh	r3, [r3, #0]
 8000fcc:	b29b      	uxth	r3, r3
 8000fce:	461a      	mov	r2, r3
 8000fd0:	4b3f      	ldr	r3, [pc, #252]	@ (80010d0 <main+0x16c>)
 8000fd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fd4:	429a      	cmp	r2, r3
 8000fd6:	d226      	bcs.n	8001026 <main+0xc2>
 8000fd8:	4b3c      	ldr	r3, [pc, #240]	@ (80010cc <main+0x168>)
 8000fda:	881b      	ldrh	r3, [r3, #0]
 8000fdc:	b29b      	uxth	r3, r3
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d021      	beq.n	8001026 <main+0xc2>
		 {
			 integral += error;
 8000fe2:	4b3c      	ldr	r3, [pc, #240]	@ (80010d4 <main+0x170>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	6879      	ldr	r1, [r7, #4]
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f7ff f8c7 	bl	800017c <__addsf3>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	4b38      	ldr	r3, [pc, #224]	@ (80010d4 <main+0x170>)
 8000ff4:	601a      	str	r2, [r3, #0]
			 if (integral > INTEGRAL_MAX) integral = INTEGRAL_MAX;
 8000ff6:	4b37      	ldr	r3, [pc, #220]	@ (80010d4 <main+0x170>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4937      	ldr	r1, [pc, #220]	@ (80010d8 <main+0x174>)
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff fb81 	bl	8000704 <__aeabi_fcmpgt>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d002      	beq.n	800100e <main+0xaa>
 8001008:	4b32      	ldr	r3, [pc, #200]	@ (80010d4 <main+0x170>)
 800100a:	4a33      	ldr	r2, [pc, #204]	@ (80010d8 <main+0x174>)
 800100c:	601a      	str	r2, [r3, #0]
			 if (integral < INTEGRAL_MIN) integral = INTEGRAL_MIN;
 800100e:	4b31      	ldr	r3, [pc, #196]	@ (80010d4 <main+0x170>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4932      	ldr	r1, [pc, #200]	@ (80010dc <main+0x178>)
 8001014:	4618      	mov	r0, r3
 8001016:	f7ff fb57 	bl	80006c8 <__aeabi_fcmplt>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d002      	beq.n	8001026 <main+0xc2>
 8001020:	4b2c      	ldr	r3, [pc, #176]	@ (80010d4 <main+0x170>)
 8001022:	4a2e      	ldr	r2, [pc, #184]	@ (80010dc <main+0x178>)
 8001024:	601a      	str	r2, [r3, #0]
		  }

		int32_t derivate=error-prev_error;
 8001026:	4b2e      	ldr	r3, [pc, #184]	@ (80010e0 <main+0x17c>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4619      	mov	r1, r3
 800102c:	6878      	ldr	r0, [r7, #4]
 800102e:	f7ff f8a3 	bl	8000178 <__aeabi_fsub>
 8001032:	4603      	mov	r3, r0
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff fb6f 	bl	8000718 <__aeabi_f2iz>
 800103a:	4603      	mov	r3, r0
 800103c:	603b      	str	r3, [r7, #0]
		int32_t pid_output=Kp*error + Ki*integral + Kd*derivate;
 800103e:	4b29      	ldr	r3, [pc, #164]	@ (80010e4 <main+0x180>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	6879      	ldr	r1, [r7, #4]
 8001044:	4618      	mov	r0, r3
 8001046:	f7ff f9a1 	bl	800038c <__aeabi_fmul>
 800104a:	4603      	mov	r3, r0
 800104c:	461c      	mov	r4, r3
 800104e:	4b26      	ldr	r3, [pc, #152]	@ (80010e8 <main+0x184>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4a20      	ldr	r2, [pc, #128]	@ (80010d4 <main+0x170>)
 8001054:	6812      	ldr	r2, [r2, #0]
 8001056:	4611      	mov	r1, r2
 8001058:	4618      	mov	r0, r3
 800105a:	f7ff f997 	bl	800038c <__aeabi_fmul>
 800105e:	4603      	mov	r3, r0
 8001060:	4619      	mov	r1, r3
 8001062:	4620      	mov	r0, r4
 8001064:	f7ff f88a 	bl	800017c <__addsf3>
 8001068:	4603      	mov	r3, r0
 800106a:	461c      	mov	r4, r3
 800106c:	6838      	ldr	r0, [r7, #0]
 800106e:	f7ff f939 	bl	80002e4 <__aeabi_i2f>
 8001072:	4602      	mov	r2, r0
 8001074:	4b1d      	ldr	r3, [pc, #116]	@ (80010ec <main+0x188>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4619      	mov	r1, r3
 800107a:	4610      	mov	r0, r2
 800107c:	f7ff f986 	bl	800038c <__aeabi_fmul>
 8001080:	4603      	mov	r3, r0
 8001082:	4619      	mov	r1, r3
 8001084:	4620      	mov	r0, r4
 8001086:	f7ff f879 	bl	800017c <__addsf3>
 800108a:	4603      	mov	r3, r0
 800108c:	4618      	mov	r0, r3
 800108e:	f7ff fb43 	bl	8000718 <__aeabi_f2iz>
 8001092:	4603      	mov	r3, r0
 8001094:	60fb      	str	r3, [r7, #12]


		if(pid_output<0) pid_output = 0;
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	2b00      	cmp	r3, #0
 800109a:	da01      	bge.n	80010a0 <main+0x13c>
 800109c:	2300      	movs	r3, #0
 800109e:	60fb      	str	r3, [r7, #12]
		if(pid_output>TIM1->ARR) pid_output=TIM1->ARR;
 80010a0:	4b0b      	ldr	r3, [pc, #44]	@ (80010d0 <main+0x16c>)
 80010a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	429a      	cmp	r2, r3
 80010a8:	d202      	bcs.n	80010b0 <main+0x14c>
 80010aa:	4b09      	ldr	r3, [pc, #36]	@ (80010d0 <main+0x16c>)
 80010ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010ae:	60fb      	str	r3, [r7, #12]


		duty_global=(uint16_t)pid_output;
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	b29a      	uxth	r2, r3
 80010b4:	4b05      	ldr	r3, [pc, #20]	@ (80010cc <main+0x168>)
 80010b6:	801a      	strh	r2, [r3, #0]
		prev_error=error;
 80010b8:	4a09      	ldr	r2, [pc, #36]	@ (80010e0 <main+0x17c>)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6013      	str	r3, [r2, #0]
	{
 80010be:	e760      	b.n	8000f82 <main+0x1e>
 80010c0:	457ff000 	.word	0x457ff000
 80010c4:	20000034 	.word	0x20000034
 80010c8:	2000002c 	.word	0x2000002c
 80010cc:	2000002a 	.word	0x2000002a
 80010d0:	40012c00 	.word	0x40012c00
 80010d4:	2000003c 	.word	0x2000003c
 80010d8:	468c9600 	.word	0x468c9600
 80010dc:	c68c9600 	.word	0xc68c9600
 80010e0:	20000038 	.word	0x20000038
 80010e4:	20000000 	.word	0x20000000
 80010e8:	20000004 	.word	0x20000004
 80010ec:	20000008 	.word	0x20000008

080010f0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80010f0:	480d      	ldr	r0, [pc, #52]	@ (8001128 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80010f2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80010f4:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010f8:	480c      	ldr	r0, [pc, #48]	@ (800112c <LoopForever+0x6>)
  ldr r1, =_edata
 80010fa:	490d      	ldr	r1, [pc, #52]	@ (8001130 <LoopForever+0xa>)
  ldr r2, =_sidata
 80010fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001134 <LoopForever+0xe>)
  movs r3, #0
 80010fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001100:	e002      	b.n	8001108 <LoopCopyDataInit>

08001102 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001102:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001104:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001106:	3304      	adds	r3, #4

08001108 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001108:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800110a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800110c:	d3f9      	bcc.n	8001102 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800110e:	4a0a      	ldr	r2, [pc, #40]	@ (8001138 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001110:	4c0a      	ldr	r4, [pc, #40]	@ (800113c <LoopForever+0x16>)
  movs r3, #0
 8001112:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001114:	e001      	b.n	800111a <LoopFillZerobss>

08001116 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001116:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001118:	3204      	adds	r2, #4

0800111a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800111a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800111c:	d3fb      	bcc.n	8001116 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800111e:	f000 f811 	bl	8001144 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8001122:	f7ff ff1f 	bl	8000f64 <main>

08001126 <LoopForever>:

LoopForever:
  b LoopForever
 8001126:	e7fe      	b.n	8001126 <LoopForever>
  ldr   r0, =_estack
 8001128:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 800112c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001130:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001134:	080011ac 	.word	0x080011ac
  ldr r2, =_sbss
 8001138:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800113c:	20000040 	.word	0x20000040

08001140 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001140:	e7fe      	b.n	8001140 <ADC1_2_IRQHandler>
	...

08001144 <__libc_init_array>:
 8001144:	b570      	push	{r4, r5, r6, lr}
 8001146:	2600      	movs	r6, #0
 8001148:	4d0c      	ldr	r5, [pc, #48]	@ (800117c <__libc_init_array+0x38>)
 800114a:	4c0d      	ldr	r4, [pc, #52]	@ (8001180 <__libc_init_array+0x3c>)
 800114c:	1b64      	subs	r4, r4, r5
 800114e:	10a4      	asrs	r4, r4, #2
 8001150:	42a6      	cmp	r6, r4
 8001152:	d109      	bne.n	8001168 <__libc_init_array+0x24>
 8001154:	f000 f81a 	bl	800118c <_init>
 8001158:	2600      	movs	r6, #0
 800115a:	4d0a      	ldr	r5, [pc, #40]	@ (8001184 <__libc_init_array+0x40>)
 800115c:	4c0a      	ldr	r4, [pc, #40]	@ (8001188 <__libc_init_array+0x44>)
 800115e:	1b64      	subs	r4, r4, r5
 8001160:	10a4      	asrs	r4, r4, #2
 8001162:	42a6      	cmp	r6, r4
 8001164:	d105      	bne.n	8001172 <__libc_init_array+0x2e>
 8001166:	bd70      	pop	{r4, r5, r6, pc}
 8001168:	f855 3b04 	ldr.w	r3, [r5], #4
 800116c:	4798      	blx	r3
 800116e:	3601      	adds	r6, #1
 8001170:	e7ee      	b.n	8001150 <__libc_init_array+0xc>
 8001172:	f855 3b04 	ldr.w	r3, [r5], #4
 8001176:	4798      	blx	r3
 8001178:	3601      	adds	r6, #1
 800117a:	e7f2      	b.n	8001162 <__libc_init_array+0x1e>
 800117c:	080011a4 	.word	0x080011a4
 8001180:	080011a4 	.word	0x080011a4
 8001184:	080011a4 	.word	0x080011a4
 8001188:	080011a8 	.word	0x080011a8

0800118c <_init>:
 800118c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800118e:	bf00      	nop
 8001190:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001192:	bc08      	pop	{r3}
 8001194:	469e      	mov	lr, r3
 8001196:	4770      	bx	lr

08001198 <_fini>:
 8001198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800119a:	bf00      	nop
 800119c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800119e:	bc08      	pop	{r3}
 80011a0:	469e      	mov	lr, r3
 80011a2:	4770      	bx	lr
