# DDR5-6400C (para.128.py)
is_asymmetric = true
is_shared_llc = true
# simulations
max_total_instrs               = 100000000
stack_sz                       = 2^23
addr_offset_lsb                = 48
pts.skip_all_instrs            = false
pts.simulate_only_data_caches  = false
pts.show_l2_stat_per_interval  = false
pts.ignore_skip_instrs         = false
pts.repeat_playing             = true
pts.print_interval             = 10^5
pts.is_race_free_application   = true
pts.use_o3core                 = true
pts.use_rbol                   = false
# core and caches
l1i$.t1.num_core             = 1
l1i$.t1.core.0               = o3.t1
l2$.t1.num_l1$               = 1
l2$.t1.l1$.0                 = t1
pts.num_hthreads             = 16
pts.num_l3s                  = 16
pts.num_hthreads_per_l1$     = 1
pts.num_l1$_per_l2$          = 1
pts.num_mcs                  = 2
# interconnects
noc.num_node   = 18
noc.node.0     = l2$.t1
noc.node.9     = l2$.t1
noc.node.1     = l2$.t1
noc.node.10    = l2$.t1
noc.node.2     = l2$.t1
noc.node.11    = l2$.t1
noc.node.3     = l2$.t1
noc.node.12    = l2$.t1
noc.node.4     = l2$.t1
noc.node.13    = l2$.t1
noc.node.5     = l2$.t1
noc.node.14    = l2$.t1
noc.node.6     = l2$.t1
noc.node.15    = l2$.t1
noc.node.7     = l2$.t1
noc.node.16    = l2$.t1
noc.node.8     = mc
noc.node.17    = mc
# core specifications
o3.t1.to_l1i_t            = 2
o3.t1.to_l1d_t            = 2
o3.t1.sse_t               = 20
o3.t1.branch_miss_penalty = 50 # unit: tick
o3.t1.process_interval    = 10 # unit: tick
o3.t1.bypass_tlb          = false
o3.t1.consecutive_nack_threshold = 200000 # unit: instruction
o3.t1.num_bp_entries      = 512
o3.t1.gp_size             = 60
o3.t1.spinning_slowdown   = 10
o3.t1.o3queue_max_size    = 64
o3.t1.o3rob_max_size      = 64
o3.t1.max_issue_width     = 4
o3.t1.max_commit_width    = 4
# l1 cache specifications
l1i$.t1.num_sets           = 64
l1i$.t1.num_ways           = 4
l1i$.t1.set_lsb            = 6
l1i$.t1.process_interval   = 10
l1i$.t1.to_lsu_t           = 18 # unit: tick
l1i$.t1.to_l2_t            = 18
l1i$.t1.num_sets_per_subarray = 8
l1i$.t1.always_hit         = false
l1d$.t1.num_banks          = 4
l1d$.t1.num_sets           = 64
l1d$.t1.num_ways           = 4
l1d$.t1.set_lsb            = 6
l1d$.t1.process_interval   = 10
l1d$.t1.to_lsu_t           = 12
l1d$.t1.to_l2_t            = 12
l1d$.t1.num_sets_per_subarray = 8
l1d$.t1.always_hit         = false
l1d$.t1.use_prefetch       = true
l1d$.t1.num_pre_entries    = 32
# l2 cache specifications
l2$.t1.num_sets            = 2048 # 1MB per core
l2$.t1.num_ways            = 8
l2$.t1.set_lsb             = 6
l2$.t1.process_interval    = 10
l2$.t1.to_l1_t             = 27
l2$.t1.to_dir_t            = 27
l2$.t1.to_xbar_t           = 27
l2$.t1.num_banks           = 4
l2$.t1.num_flits_per_packet  = 1
l2$.t1.num_sets_per_subarray = 16
l2$.t1.always_hit            = false
# directory specifications
pts.dir.set_lsb              = 6
pts.dir.process_interval     = 10
pts.dir.to_mc_t              = 10
pts.dir.to_l2_t              = 30
pts.dir.to_xbar_t            = 30
pts.dir.cache_sz             = 8192
pts.dir.num_flits_per_packet = 1
pts.dir.num_sets             = 1024
pts.dir.num_ways             = 16
pts.dir.has_directory_cache  = false
# l3 cache specifications
l3$.t1.num_sets              = 16384 # 16MB shared cache
l3$.t1.num_ways              = 16
l3$.t1.set_lsb               = 6
l3$.t1.num_banks             = 4
l3$.t1.to_xbar_t             = 46
# NoC interconnects specifications
pts.noc_type                 = ring
pts.ring.process_interval    = 10
pts.ring.sw_to_sw_t          = 10
pts.ring.l2_pos0             = 0
pts.ring.l2_pos8             = 9
pts.ring.l2_pos1             = 1
pts.ring.l2_pos9             = 10
pts.ring.l2_pos2             = 2
pts.ring.l2_pos10            = 11
pts.ring.l2_pos3             = 3
pts.ring.l2_pos11            = 12
pts.ring.l2_pos4             = 4
pts.ring.l2_pos12            = 13
pts.ring.l2_pos5             = 5
pts.ring.l2_pos13            = 14
pts.ring.l2_pos6             = 6
pts.ring.l2_pos14            = 15
pts.ring.l2_pos7             = 7
pts.ring.l2_pos15            = 16
pts.ring.mc_pos0             = 8
pts.ring.mc_pos1             = 17
# tlb specifications
pts.l1dtlb.num_entries  = 64
pts.l1dtlb.process_interval   = 10
pts.l1dtlb.to_lsu_t     = 2
pts.l1dtlb.page_sz_log2 = 21
pts.l1dtlb.miss_penalty = 80
pts.l1dtlb.speedup      = 4
pts.l1itlb.num_entries  = 128
pts.l1itlb.process_interval   = 10
pts.l1itlb.to_lsu_t     = 2
pts.l1itlb.page_sz_log2 = 12
pts.l1itlb.miss_penalty = 80
pts.l1itlb.speedup      = 4
# print statistics
print_md = true
# memory controller configurations
pts.mc.process_interval              = 10
pts.mc.to_dir_t                      = 530
pts.mc.tM_OPEN_TO                    = 117
pts.mc.a_open_fixed_to               = false
pts.mc.tA_OPEN_TO_INIT               = 500
pts.mc.tA_OPEN_TO_DELTA              = 50
pts.mc.a_open_win_sz                 = 64
pts.mc.a_open_opc_th                 = 6
pts.mc.a_open_ppc_th                 = 6
pts.mc.num_ecc                       = 0
pts.mc.mini_rank                     = false
pts.mc.req_window_sz                 = 64
pts.mc.scheduling_policy             = m_open
pts.mc.par_bs                        = false
pts.mc.bliss                         = true
pts.mc.atlas                         = false
pts.mc.full_duplex                   = false
pts.mc.is_fixed_latency              = false
pts.mc.is_fixed_bw_n_latency         = false
pts.mc.display_os_page_usage         = false
pts.mc.display_page_acc_pattern      = false
pts.mc.num_history_patterns          = 128
pts.mc.tournament_interval           = 0
pts.mc.num_banks_with_agile_row      = 0
pts.mc.cont_restore_after_activate   = true
pts.mc.cont_precharge_after_activate = false
pts.mc.cont_restore_after_write      = true
pts.mc.cont_precharge_after_write    = false
pts.mc.not_sharing_banks             = false
# memory system configurations
pts.mc.num_ranks_per_mc      = 2
pts.mc.num_banks_per_rank    = 32
pts.mc.num_pages_per_bank    = 131072
pts.mc.use_bank_group        = true
pts.mc.num_bank_groups       = 8
# memory address mapping configurations
pts.mc.interleave_xor_base_bit = 24
pts.mc.interleave_base_bit     = 13
pts.mc.rank_interleave_bit     = 14
pts.mc.bank_interleave_bit     = 15
pts.mc.page_sz_base_bit        = 13
# dram timing configurations
pts.mc.tRCD              = 56
pts.mc.tRR               = 8
pts.mc.tRP               = 56
pts.mc.tRTP              = 24
pts.mc.tWTP              = 96
pts.mc.tCL               = 56
pts.mc.tBL               = 8
pts.mc.tBBL              = 8
pts.mc.tBBLW             = 8
pts.mc.tRAS              = 103
pts.mc.tWRBUB            = 4
pts.mc.tRWBUB            = 4
pts.mc.tRRBUB            = 4
pts.mc.tRDBUB_same_group = 4
pts.mc.tWRBUB_same_group = 4
pts.mc.tWTR              = 72
pts.mc.tRTW              = 4
pts.mc.tRTRS             = 1
pts.mc.refresh_interval  = 124800
pts.mc.tRFC_t            = 13120
# rowhammer configurations
pts.mc.rh_prevention_scheme = para
pts.mc.blast_radius         = 2
pts.mc.p_para               = 7090
