#:C9     
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   NT M2.1 P.20131013
#Current Working Directory:
#:D   F:\RESEARCH\vlsid_2015\APUF_Cliassic\MacroDesign\isePrj
#Date/Time:
#:T   Thu Dec 25 01:34:20 2014
#------------------------------
	#Reading apufClassic.ncd...
	#Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
	#   "apufClassic" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3
	#Design creation date: 2014.12.24.19.48.32
	#Building chip graphics...
	#Loading speed info...
	#1
setattr main edit-mode no-logic-changes
	#2
select -k comp 'ARBITER/dout'
	#3
unselect comp 'ARBITER/dout'
	#4
select -k comp 'tigReg'
	#5
unselect comp 'tigReg'
	#6
select -k comp 'tigSignal'
	#7
unselect comp 'tigSignal'
	#8
select -k comp 'respReady'
	#9
unselect comp 'respReady'
	#10
select -k comp 'respBit'
