//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Descriptors
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

namespace llvm {

static const TargetRegisterClass* Barriers1[] = { &SystemZ::CCRRegClass, NULL };
static const unsigned ImplicitList1[] = { SystemZ::PSW, 0 };
static const unsigned ImplicitList2[] = { SystemZ::R0D, SystemZ::R1D, SystemZ::R2D, SystemZ::R3D, SystemZ::R4D, SystemZ::R5D, SystemZ::R14D, SystemZ::F0L, SystemZ::F1L, SystemZ::F2L, SystemZ::F3L, SystemZ::F4L, SystemZ::F5L, SystemZ::F6L, SystemZ::F7L, 0 };

static const TargetOperandInfo OperandInfo2[] = { { SystemZ::GR32RegClassID, 0, 0 }, { SystemZ::GR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo3[] = { { SystemZ::GR32RegClassID, 0, 0 }, { SystemZ::GR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { SystemZ::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo4[] = { { SystemZ::GR64RegClassID, 0, 0 }, { SystemZ::GR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo5[] = { { SystemZ::GR64RegClassID, 0, 0 }, { SystemZ::GR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { SystemZ::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo6[] = { { SystemZ::GR32RegClassID, 0, 0 }, { SystemZ::GR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { SystemZ::ADDR64RegClassID, 0, 0 }, { 0, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo7[] = { { SystemZ::GR64RegClassID, 0, 0 }, { SystemZ::GR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { SystemZ::ADDR64RegClassID, 0, 0 }, { 0, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo8[] = { { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo9[] = { { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo10[] = { { SystemZ::ADDR64RegClassID, 0, 0 }, { 0, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, { SystemZ::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo11[] = { { SystemZ::GR32RegClassID, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, { 0, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo12[] = { { SystemZ::GR32RegClassID, 0, 0 }, { SystemZ::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo13[] = { { SystemZ::ADDR64RegClassID, 0, 0 }, { 0, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, { SystemZ::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo14[] = { { SystemZ::GR64RegClassID, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, { 0, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo15[] = { { SystemZ::GR64RegClassID, 0, 0 }, { SystemZ::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo16[] = { { SystemZ::ADDR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo17[] = { { SystemZ::GR32RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo18[] = { { SystemZ::GR64RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo19[] = { { SystemZ::GR64RegClassID, 0, 0 }, { SystemZ::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo20[] = { { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo21[] = { { SystemZ::FP32RegClassID, 0, 0 }, { SystemZ::FP32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo22[] = { { SystemZ::FP64RegClassID, 0, 0 }, { SystemZ::FP64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo23[] = { { SystemZ::FP32RegClassID, 0, 0 }, { SystemZ::FP32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { SystemZ::ADDR64RegClassID, 0, 0 }, { 0, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo24[] = { { SystemZ::FP32RegClassID, 0, 0 }, { SystemZ::FP32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { SystemZ::FP32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo25[] = { { SystemZ::FP64RegClassID, 0, 0 }, { SystemZ::FP64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { SystemZ::ADDR64RegClassID, 0, 0 }, { 0, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo26[] = { { SystemZ::FP64RegClassID, 0, 0 }, { SystemZ::FP64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { SystemZ::FP64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo27[] = { { SystemZ::FP64RegClassID, 0, 0 }, { SystemZ::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo28[] = { { SystemZ::GR64RegClassID, 0, 0 }, { SystemZ::FP64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo29[] = { { SystemZ::FP32RegClassID, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, { 0, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo30[] = { { SystemZ::FP64RegClassID, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, { 0, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo31[] = { { SystemZ::FP32RegClassID, 0, 0 }, { SystemZ::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo32[] = { { SystemZ::FP32RegClassID, 0, 0 }, { SystemZ::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo33[] = { { SystemZ::FP64RegClassID, 0, 0 }, { SystemZ::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo34[] = { { SystemZ::GR32RegClassID, 0, 0 }, { SystemZ::FP32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo35[] = { { SystemZ::GR32RegClassID, 0, 0 }, { SystemZ::FP64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo36[] = { { SystemZ::GR64RegClassID, 0, 0 }, { SystemZ::FP32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo37[] = { { SystemZ::FP32RegClassID, 0, 0 }, { SystemZ::FP32RegClassID, 0, 0 }, { SystemZ::FP32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo38[] = { { SystemZ::FP64RegClassID, 0, 0 }, { SystemZ::FP64RegClassID, 0, 0 }, { SystemZ::FP64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo39[] = { { SystemZ::FP64RegClassID, 0, 0 }, { SystemZ::FP32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo40[] = { { SystemZ::GR128RegClassID, 0, 0 }, { SystemZ::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo41[] = { { SystemZ::FP32RegClassID, 0, 0 }, { SystemZ::FP32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { SystemZ::ADDR64RegClassID, 0, 0 }, { 0, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, { SystemZ::FP32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo42[] = { { SystemZ::FP32RegClassID, 0, 0 }, { SystemZ::FP32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { SystemZ::FP32RegClassID, 0, 0 }, { SystemZ::FP32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo43[] = { { SystemZ::FP64RegClassID, 0, 0 }, { SystemZ::FP64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { SystemZ::ADDR64RegClassID, 0, 0 }, { 0, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, { SystemZ::FP64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo44[] = { { SystemZ::FP64RegClassID, 0, 0 }, { SystemZ::FP64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { SystemZ::FP64RegClassID, 0, 0 }, { SystemZ::FP64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo45[] = { { SystemZ::ADDR64RegClassID, 0, 0 }, { 0, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, { SystemZ::FP32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo46[] = { { SystemZ::ADDR64RegClassID, 0, 0 }, { 0, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, { SystemZ::FP64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo47[] = { { SystemZ::FP32RegClassID, 0, 0 }, { SystemZ::FP64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo48[] = { { 0, 0, 0 }, { 0, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo49[] = { { SystemZ::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo50[] = { { SystemZ::FP32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo51[] = { { SystemZ::FP64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo52[] = { { SystemZ::ADDR64RegClassID, 0, 0 }, { 0, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, { SystemZ::GR128RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo53[] = { { SystemZ::GR128RegClassID, 0, 0 }, { SystemZ::GR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo54[] = { { SystemZ::GR128RegClassID, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, { 0, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo55[] = { { SystemZ::GR128RegClassID, 0, 0 }, { SystemZ::GR128RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo56[] = { { SystemZ::ADDR64RegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo57[] = { { SystemZ::ADDR64RegClassID, 0, 0 }, { 0, 0, 0 }, { SystemZ::GR32RegClassID, 0, 0 }, { SystemZ::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo58[] = { { SystemZ::GR32RegClassID, 0, 0 }, { SystemZ::GR32RegClassID, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo59[] = { { SystemZ::ADDR64RegClassID, 0, 0 }, { 0, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, { SystemZ::GR64PRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo60[] = { { SystemZ::GR64PRegClassID, 0, 0 }, { SystemZ::GR64PRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo61[] = { { SystemZ::GR64PRegClassID, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, { 0, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo62[] = { { SystemZ::ADDR64RegClassID, 0, 0 }, { 0, 0, 0 }, { SystemZ::GR64RegClassID, 0, 0 }, { SystemZ::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo63[] = { { SystemZ::GR64RegClassID, 0, 0 }, { SystemZ::GR64RegClassID, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo64[] = { { SystemZ::GR64PRegClassID, 0, 0 }, { SystemZ::GR64PRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo65[] = { { SystemZ::GR64PRegClassID, 0, 0 }, { SystemZ::GR64PRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { SystemZ::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo66[] = { { SystemZ::GR64RegClassID, 0, 0 }, { SystemZ::GR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { SystemZ::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo67[] = { { SystemZ::GR128RegClassID, 0, 0 }, { SystemZ::GR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { SystemZ::ADDR64RegClassID, 0, 0 }, { 0, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo68[] = { { SystemZ::GR128RegClassID, 0, 0 }, { SystemZ::GR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { SystemZ::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo69[] = { { SystemZ::GR128RegClassID, 0, 0 }, { SystemZ::GR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { SystemZ::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo70[] = { { SystemZ::GR32RegClassID, 0, 0 }, { SystemZ::GR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { SystemZ::ADDR64RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo71[] = { { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo72[] = { { SystemZ::GR32RegClassID, 0, 0 }, { SystemZ::GR32RegClassID, 0, 0 }, { SystemZ::GR32RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo73[] = { { SystemZ::GR64RegClassID, 0, 0 }, { SystemZ::GR64RegClassID, 0, 0 }, { SystemZ::GR64RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo74[] = { { SystemZ::FP32RegClassID, 0, 0 }, { SystemZ::FP32RegClassID, 0, 0 }, { SystemZ::FP32RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo75[] = { { SystemZ::FP64RegClassID, 0, 0 }, { SystemZ::FP64RegClassID, 0, 0 }, { SystemZ::FP64RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo76[] = { { SystemZ::GR64PRegClassID, 0, 0 }, { SystemZ::GR64PRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { SystemZ::ADDR64RegClassID, 0, 0 }, { 0, 0, 0 }, { SystemZ::ADDR64RegClassID, 0, 0 }, };

static const TargetInstrDesc SystemZInsts[] = {
  { 0,	0,	0,	0,	"PHI", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #0 = PHI
  { 1,	0,	0,	0,	"INLINEASM", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #1 = INLINEASM
  { 2,	1,	0,	0,	"DBG_LABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #2 = DBG_LABEL
  { 3,	1,	0,	0,	"EH_LABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	0,	"GC_LABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	0,	"DECLARE", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #5 = DECLARE
  { 6,	3,	1,	0,	"EXTRACT_SUBREG", 0, 0, NULL, NULL, NULL, OperandInfo20 },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	0,	"INSERT_SUBREG", 0, 0, NULL, NULL, NULL, OperandInfo48 },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	0,	"IMPLICIT_DEF", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	0,	"SUBREG_TO_REG", 0, 0, NULL, NULL, NULL, OperandInfo71 },  // Inst #9 = SUBREG_TO_REG
  { 10,	3,	1,	0,	"COPY_TO_REGCLASS", 0|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo20 },  // Inst #10 = COPY_TO_REGCLASS
  { 11,	3,	1,	0,	"ADC32ri", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #11 = ADC32ri
  { 12,	3,	1,	0,	"ADC32rr", 0|(1<<TID::Commutable), 0, NULL, ImplicitList1, Barriers1, OperandInfo3 },  // Inst #12 = ADC32rr
  { 13,	3,	1,	0,	"ADC64ri32", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo4 },  // Inst #13 = ADC64ri32
  { 14,	3,	1,	0,	"ADC64rr", 0|(1<<TID::Commutable), 0, NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #14 = ADC64rr
  { 15,	3,	1,	0,	"ADD32ri", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #15 = ADD32ri
  { 16,	3,	1,	0,	"ADD32ri16", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #16 = ADD32ri16
  { 17,	5,	1,	0,	"ADD32rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo6 },  // Inst #17 = ADD32rm
  { 18,	5,	1,	0,	"ADD32rmy", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo6 },  // Inst #18 = ADD32rmy
  { 19,	3,	1,	0,	"ADD32rr", 0|(1<<TID::Commutable), 0, NULL, ImplicitList1, Barriers1, OperandInfo3 },  // Inst #19 = ADD32rr
  { 20,	3,	1,	0,	"ADD64ri16", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo4 },  // Inst #20 = ADD64ri16
  { 21,	3,	1,	0,	"ADD64ri32", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo4 },  // Inst #21 = ADD64ri32
  { 22,	5,	1,	0,	"ADD64rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #22 = ADD64rm
  { 23,	3,	1,	0,	"ADD64rr", 0|(1<<TID::Commutable), 0, NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #23 = ADD64rr
  { 24,	3,	1,	0,	"ADDE32rr", 0, 0, ImplicitList1, ImplicitList1, Barriers1, OperandInfo3 },  // Inst #24 = ADDE32rr
  { 25,	3,	1,	0,	"ADDE64rr", 0, 0, ImplicitList1, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #25 = ADDE64rr
  { 26,	1,	0,	0,	"ADJCALLSTACKDOWN", 0, 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #26 = ADJCALLSTACKDOWN
  { 27,	2,	0,	0,	"ADJCALLSTACKUP", 0, 0, NULL, NULL, NULL, OperandInfo9 },  // Inst #27 = ADJCALLSTACKUP
  { 28,	3,	1,	0,	"AND32ri", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #28 = AND32ri
  { 29,	3,	1,	0,	"AND32rilh16", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #29 = AND32rilh16
  { 30,	3,	1,	0,	"AND32rill16", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #30 = AND32rill16
  { 31,	5,	1,	0,	"AND32rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo6 },  // Inst #31 = AND32rm
  { 32,	5,	1,	0,	"AND32rmy", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo6 },  // Inst #32 = AND32rmy
  { 33,	3,	1,	0,	"AND32rr", 0|(1<<TID::Commutable), 0, NULL, ImplicitList1, Barriers1, OperandInfo3 },  // Inst #33 = AND32rr
  { 34,	3,	1,	0,	"AND64rihh16", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo4 },  // Inst #34 = AND64rihh16
  { 35,	3,	1,	0,	"AND64rihi32", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo4 },  // Inst #35 = AND64rihi32
  { 36,	3,	1,	0,	"AND64rihl16", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo4 },  // Inst #36 = AND64rihl16
  { 37,	3,	1,	0,	"AND64rilh16", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo4 },  // Inst #37 = AND64rilh16
  { 38,	3,	1,	0,	"AND64rill16", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo4 },  // Inst #38 = AND64rill16
  { 39,	3,	1,	0,	"AND64rilo32", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo4 },  // Inst #39 = AND64rilo32
  { 40,	5,	1,	0,	"AND64rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #40 = AND64rm
  { 41,	3,	1,	0,	"AND64rr", 0|(1<<TID::Commutable), 0, NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #41 = AND64rr
  { 42,	4,	0,	0,	"BSWAP32mr", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo10 },  // Inst #42 = BSWAP32mr
  { 43,	4,	1,	0,	"BSWAP32rm", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo11 },  // Inst #43 = BSWAP32rm
  { 44,	2,	1,	0,	"BSWAP32rr", 0, 0, NULL, NULL, NULL, OperandInfo12 },  // Inst #44 = BSWAP32rr
  { 45,	4,	0,	0,	"BSWAP64mr", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo13 },  // Inst #45 = BSWAP64mr
  { 46,	4,	1,	0,	"BSWAP64rm", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo14 },  // Inst #46 = BSWAP64rm
  { 47,	2,	1,	0,	"BSWAP64rr", 0, 0, NULL, NULL, NULL, OperandInfo15 },  // Inst #47 = BSWAP64rr
  { 48,	1,	0,	0,	"CALLi", 0|(1<<TID::Call)|(1<<TID::Variadic), 0, NULL, ImplicitList2, NULL, OperandInfo8 },  // Inst #48 = CALLi
  { 49,	1,	0,	0,	"CALLr", 0|(1<<TID::Call)|(1<<TID::Variadic), 0, NULL, ImplicitList2, NULL, OperandInfo16 },  // Inst #49 = CALLr
  { 50,	2,	0,	0,	"CMP32ri", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo17 },  // Inst #50 = CMP32ri
  { 51,	4,	0,	0,	"CMP32rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #51 = CMP32rm
  { 52,	4,	0,	0,	"CMP32rmy", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #52 = CMP32rmy
  { 53,	2,	0,	0,	"CMP32rr", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #53 = CMP32rr
  { 54,	2,	0,	0,	"CMP64ri32", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #54 = CMP64ri32
  { 55,	4,	0,	0,	"CMP64rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #55 = CMP64rm
  { 56,	2,	0,	0,	"CMP64rr", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #56 = CMP64rr
  { 57,	4,	0,	0,	"CMPSX64rm32", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #57 = CMPSX64rm32
  { 58,	2,	0,	0,	"CMPSX64rr32", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #58 = CMPSX64rr32
  { 59,	2,	1,	0,	"FABS32rr", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #59 = FABS32rr
  { 60,	2,	1,	0,	"FABS64rr", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #60 = FABS64rr
  { 61,	5,	1,	0,	"FADD32rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo23 },  // Inst #61 = FADD32rm
  { 62,	3,	1,	0,	"FADD32rr", 0|(1<<TID::Commutable), 0, NULL, ImplicitList1, Barriers1, OperandInfo24 },  // Inst #62 = FADD32rr
  { 63,	5,	1,	0,	"FADD64rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo25 },  // Inst #63 = FADD64rm
  { 64,	3,	1,	0,	"FADD64rr", 0|(1<<TID::Commutable), 0, NULL, ImplicitList1, Barriers1, OperandInfo26 },  // Inst #64 = FADD64rr
  { 65,	2,	1,	0,	"FBCONVF64", 0, 0, NULL, NULL, NULL, OperandInfo27 },  // Inst #65 = FBCONVF64
  { 66,	2,	1,	0,	"FBCONVG64", 0, 0, NULL, NULL, NULL, OperandInfo28 },  // Inst #66 = FBCONVG64
  { 67,	4,	0,	0,	"FCMP32rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #67 = FCMP32rm
  { 68,	2,	0,	0,	"FCMP32rr", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #68 = FCMP32rr
  { 69,	4,	0,	0,	"FCMP64rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo30 },  // Inst #69 = FCMP64rm
  { 70,	2,	0,	0,	"FCMP64rr", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #70 = FCMP64rr
  { 71,	2,	1,	0,	"FCONVFP32", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo31 },  // Inst #71 = FCONVFP32
  { 72,	2,	1,	0,	"FCONVFP32r64", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo32 },  // Inst #72 = FCONVFP32r64
  { 73,	2,	1,	0,	"FCONVFP64", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo27 },  // Inst #73 = FCONVFP64
  { 74,	2,	1,	0,	"FCONVFP64r32", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo33 },  // Inst #74 = FCONVFP64r32
  { 75,	2,	1,	0,	"FCONVGR32", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #75 = FCONVGR32
  { 76,	2,	1,	0,	"FCONVGR32r64", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo35 },  // Inst #76 = FCONVGR32r64
  { 77,	2,	1,	0,	"FCONVGR64", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo28 },  // Inst #77 = FCONVGR64
  { 78,	2,	1,	0,	"FCONVGR64r32", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo36 },  // Inst #78 = FCONVGR64r32
  { 79,	3,	1,	0,	"FCOPYSIGN32", 0, 0, NULL, NULL, NULL, OperandInfo37 },  // Inst #79 = FCOPYSIGN32
  { 80,	3,	1,	0,	"FCOPYSIGN64", 0, 0, NULL, NULL, NULL, OperandInfo38 },  // Inst #80 = FCOPYSIGN64
  { 81,	5,	1,	0,	"FDIV32rm", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo23 },  // Inst #81 = FDIV32rm
  { 82,	3,	1,	0,	"FDIV32rr", 0, 0, NULL, NULL, NULL, OperandInfo24 },  // Inst #82 = FDIV32rr
  { 83,	5,	1,	0,	"FDIV64rm", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo25 },  // Inst #83 = FDIV64rm
  { 84,	3,	1,	0,	"FDIV64rr", 0, 0, NULL, NULL, NULL, OperandInfo26 },  // Inst #84 = FDIV64rr
  { 85,	4,	1,	0,	"FEXT32m64", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo30 },  // Inst #85 = FEXT32m64
  { 86,	2,	1,	0,	"FEXT32r64", 0, 0, NULL, NULL, NULL, OperandInfo39 },  // Inst #86 = FEXT32r64
  { 87,	2,	1,	0,	"FLOGR64", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, ImplicitList1, Barriers1, OperandInfo40 },  // Inst #87 = FLOGR64
  { 88,	6,	1,	0,	"FMADD32rm", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo41 },  // Inst #88 = FMADD32rm
  { 89,	4,	1,	0,	"FMADD32rr", 0, 0, NULL, NULL, NULL, OperandInfo42 },  // Inst #89 = FMADD32rr
  { 90,	6,	1,	0,	"FMADD64rm", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo43 },  // Inst #90 = FMADD64rm
  { 91,	4,	1,	0,	"FMADD64rr", 0, 0, NULL, NULL, NULL, OperandInfo44 },  // Inst #91 = FMADD64rr
  { 92,	4,	0,	0,	"FMOV32mr", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo45 },  // Inst #92 = FMOV32mr
  { 93,	4,	0,	0,	"FMOV32mry", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo45 },  // Inst #93 = FMOV32mry
  { 94,	4,	1,	0,	"FMOV32rm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0, NULL, NULL, NULL, OperandInfo29 },  // Inst #94 = FMOV32rm
  { 95,	4,	1,	0,	"FMOV32rmy", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0, NULL, NULL, NULL, OperandInfo29 },  // Inst #95 = FMOV32rmy
  { 96,	2,	1,	0,	"FMOV32rr", 0, 0, NULL, NULL, NULL, OperandInfo21 },  // Inst #96 = FMOV32rr
  { 97,	4,	0,	0,	"FMOV64mr", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo46 },  // Inst #97 = FMOV64mr
  { 98,	4,	0,	0,	"FMOV64mry", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo46 },  // Inst #98 = FMOV64mry
  { 99,	4,	1,	0,	"FMOV64rm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0, NULL, NULL, NULL, OperandInfo30 },  // Inst #99 = FMOV64rm
  { 100,	4,	1,	0,	"FMOV64rmy", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0, NULL, NULL, NULL, OperandInfo30 },  // Inst #100 = FMOV64rmy
  { 101,	2,	1,	0,	"FMOV64rr", 0, 0, NULL, NULL, NULL, OperandInfo22 },  // Inst #101 = FMOV64rr
  { 102,	6,	1,	0,	"FMSUB32rm", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo41 },  // Inst #102 = FMSUB32rm
  { 103,	4,	1,	0,	"FMSUB32rr", 0, 0, NULL, NULL, NULL, OperandInfo42 },  // Inst #103 = FMSUB32rr
  { 104,	6,	1,	0,	"FMSUB64rm", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo43 },  // Inst #104 = FMSUB64rm
  { 105,	4,	1,	0,	"FMSUB64rr", 0, 0, NULL, NULL, NULL, OperandInfo44 },  // Inst #105 = FMSUB64rr
  { 106,	5,	1,	0,	"FMUL32rm", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo23 },  // Inst #106 = FMUL32rm
  { 107,	3,	1,	0,	"FMUL32rr", 0|(1<<TID::Commutable), 0, NULL, NULL, NULL, OperandInfo24 },  // Inst #107 = FMUL32rr
  { 108,	5,	1,	0,	"FMUL64rm", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo25 },  // Inst #108 = FMUL64rm
  { 109,	3,	1,	0,	"FMUL64rr", 0|(1<<TID::Commutable), 0, NULL, NULL, NULL, OperandInfo26 },  // Inst #109 = FMUL64rr
  { 110,	2,	1,	0,	"FNABS32rr", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #110 = FNABS32rr
  { 111,	2,	1,	0,	"FNABS64rr", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #111 = FNABS64rr
  { 112,	2,	1,	0,	"FNEG32rr", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #112 = FNEG32rr
  { 113,	2,	1,	0,	"FNEG64rr", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #113 = FNEG64rr
  { 114,	2,	1,	0,	"FROUND64r32", 0, 0, NULL, NULL, NULL, OperandInfo47 },  // Inst #114 = FROUND64r32
  { 115,	4,	1,	0,	"FSQRT32rm", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo29 },  // Inst #115 = FSQRT32rm
  { 116,	2,	1,	0,	"FSQRT32rr", 0, 0, NULL, NULL, NULL, OperandInfo21 },  // Inst #116 = FSQRT32rr
  { 117,	4,	1,	0,	"FSQRT64rm", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo30 },  // Inst #117 = FSQRT64rm
  { 118,	2,	1,	0,	"FSQRT64rr", 0, 0, NULL, NULL, NULL, OperandInfo22 },  // Inst #118 = FSQRT64rr
  { 119,	5,	1,	0,	"FSUB32rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo23 },  // Inst #119 = FSUB32rm
  { 120,	3,	1,	0,	"FSUB32rr", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo24 },  // Inst #120 = FSUB32rr
  { 121,	5,	1,	0,	"FSUB64rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo25 },  // Inst #121 = FSUB64rm
  { 122,	3,	1,	0,	"FSUB64rr", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo26 },  // Inst #122 = FSUB64rr
  { 123,	1,	0,	0,	"JE", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0, ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #123 = JE
  { 124,	1,	0,	0,	"JH", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0, ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #124 = JH
  { 125,	1,	0,	0,	"JHE", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0, ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #125 = JHE
  { 126,	1,	0,	0,	"JL", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0, ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #126 = JL
  { 127,	1,	0,	0,	"JLE", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0, ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #127 = JLE
  { 128,	1,	0,	0,	"JLH", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0, ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #128 = JLH
  { 129,	1,	0,	0,	"JMP", 0|(1<<TID::Branch)|(1<<TID::Barrier)|(1<<TID::Terminator), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #129 = JMP
  { 130,	1,	0,	0,	"JMPr", 0|(1<<TID::Branch)|(1<<TID::IndirectBranch)|(1<<TID::Barrier)|(1<<TID::Terminator), 0, NULL, NULL, NULL, OperandInfo49 },  // Inst #130 = JMPr
  { 131,	1,	0,	0,	"JNE", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0, ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #131 = JNE
  { 132,	1,	0,	0,	"JNH", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0, ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #132 = JNH
  { 133,	1,	0,	0,	"JNHE", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0, ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #133 = JNHE
  { 134,	1,	0,	0,	"JNL", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0, ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #134 = JNL
  { 135,	1,	0,	0,	"JNLE", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0, ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #135 = JNLE
  { 136,	1,	0,	0,	"JNLH", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0, ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #136 = JNLH
  { 137,	1,	0,	0,	"JNO", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0, ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #137 = JNO
  { 138,	1,	0,	0,	"JO", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0, ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #138 = JO
  { 139,	4,	1,	0,	"LA64r", 0|(1<<TID::Rematerializable), 0, NULL, NULL, NULL, OperandInfo14 },  // Inst #139 = LA64r
  { 140,	2,	1,	0,	"LA64rm", 0, 0, NULL, NULL, NULL, OperandInfo18 },  // Inst #140 = LA64rm
  { 141,	1,	1,	0,	"LD_Fp032", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo50 },  // Inst #141 = LD_Fp032
  { 142,	1,	1,	0,	"LD_Fp064", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo51 },  // Inst #142 = LD_Fp064
  { 143,	4,	0,	0,	"MOV128mr", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo52 },  // Inst #143 = MOV128mr
  { 144,	2,	1,	0,	"MOV128r0_even", 0|(1<<TID::Rematerializable)|(1<<TID::UnmodeledSideEffects)|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo53 },  // Inst #144 = MOV128r0_even
  { 145,	4,	1,	0,	"MOV128rm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0, NULL, NULL, NULL, OperandInfo54 },  // Inst #145 = MOV128rm
  { 146,	2,	1,	0,	"MOV128rr", 0, 0, NULL, NULL, NULL, OperandInfo55 },  // Inst #146 = MOV128rr
  { 147,	3,	0,	0,	"MOV16mi", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo56 },  // Inst #147 = MOV16mi
  { 148,	4,	0,	0,	"MOV32m16r", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo10 },  // Inst #148 = MOV32m16r
  { 149,	4,	0,	0,	"MOV32m16ry", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo10 },  // Inst #149 = MOV32m16ry
  { 150,	4,	0,	0,	"MOV32m8r", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo10 },  // Inst #150 = MOV32m8r
  { 151,	4,	0,	0,	"MOV32m8ry", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo10 },  // Inst #151 = MOV32m8ry
  { 152,	3,	0,	0,	"MOV32mi16", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo56 },  // Inst #152 = MOV32mi16
  { 153,	4,	0,	0,	"MOV32mr", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo10 },  // Inst #153 = MOV32mr
  { 154,	4,	0,	0,	"MOV32mrm", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo57 },  // Inst #154 = MOV32mrm
  { 155,	4,	0,	0,	"MOV32mry", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo10 },  // Inst #155 = MOV32mry
  { 156,	2,	1,	0,	"MOV32ri16", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo17 },  // Inst #156 = MOV32ri16
  { 157,	4,	1,	0,	"MOV32rm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0, NULL, NULL, NULL, OperandInfo11 },  // Inst #157 = MOV32rm
  { 158,	4,	2,	0,	"MOV32rmm", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo58 },  // Inst #158 = MOV32rmm
  { 159,	4,	1,	0,	"MOV32rmy", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0, NULL, NULL, NULL, OperandInfo11 },  // Inst #159 = MOV32rmy
  { 160,	2,	1,	0,	"MOV32rr", 0, 0, NULL, NULL, NULL, OperandInfo12 },  // Inst #160 = MOV32rr
  { 161,	4,	0,	0,	"MOV64Pmr", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo59 },  // Inst #161 = MOV64Pmr
  { 162,	4,	0,	0,	"MOV64Pmry", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo59 },  // Inst #162 = MOV64Pmry
  { 163,	2,	1,	0,	"MOV64Pr0_even", 0|(1<<TID::Rematerializable)|(1<<TID::UnmodeledSideEffects)|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo60 },  // Inst #163 = MOV64Pr0_even
  { 164,	4,	1,	0,	"MOV64Prm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0, NULL, NULL, NULL, OperandInfo61 },  // Inst #164 = MOV64Prm
  { 165,	4,	1,	0,	"MOV64Prmy", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0, NULL, NULL, NULL, OperandInfo61 },  // Inst #165 = MOV64Prmy
  { 166,	4,	0,	0,	"MOV64m16r", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo13 },  // Inst #166 = MOV64m16r
  { 167,	4,	0,	0,	"MOV64m16ry", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo13 },  // Inst #167 = MOV64m16ry
  { 168,	4,	0,	0,	"MOV64m32r", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo13 },  // Inst #168 = MOV64m32r
  { 169,	4,	0,	0,	"MOV64m32ry", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo13 },  // Inst #169 = MOV64m32ry
  { 170,	4,	0,	0,	"MOV64m8r", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo13 },  // Inst #170 = MOV64m8r
  { 171,	4,	0,	0,	"MOV64m8ry", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo13 },  // Inst #171 = MOV64m8ry
  { 172,	3,	0,	0,	"MOV64mi16", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo56 },  // Inst #172 = MOV64mi16
  { 173,	4,	0,	0,	"MOV64mr", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo13 },  // Inst #173 = MOV64mr
  { 174,	4,	0,	0,	"MOV64mrm", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo62 },  // Inst #174 = MOV64mrm
  { 175,	2,	1,	0,	"MOV64ri16", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo18 },  // Inst #175 = MOV64ri16
  { 176,	2,	1,	0,	"MOV64ri32", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo18 },  // Inst #176 = MOV64ri32
  { 177,	2,	1,	0,	"MOV64rihh16", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo18 },  // Inst #177 = MOV64rihh16
  { 178,	2,	1,	0,	"MOV64rihi32", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo18 },  // Inst #178 = MOV64rihi32
  { 179,	2,	1,	0,	"MOV64rihl16", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo18 },  // Inst #179 = MOV64rihl16
  { 180,	2,	1,	0,	"MOV64rilh16", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo18 },  // Inst #180 = MOV64rilh16
  { 181,	2,	1,	0,	"MOV64rill16", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo18 },  // Inst #181 = MOV64rill16
  { 182,	2,	1,	0,	"MOV64rilo32", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo18 },  // Inst #182 = MOV64rilo32
  { 183,	4,	1,	0,	"MOV64rm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0, NULL, NULL, NULL, OperandInfo14 },  // Inst #183 = MOV64rm
  { 184,	4,	2,	0,	"MOV64rmm", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo63 },  // Inst #184 = MOV64rmm
  { 185,	2,	1,	0,	"MOV64rr", 0, 0, NULL, NULL, NULL, OperandInfo15 },  // Inst #185 = MOV64rr
  { 186,	2,	1,	0,	"MOV64rrP", 0, 0, NULL, NULL, NULL, OperandInfo64 },  // Inst #186 = MOV64rrP
  { 187,	3,	0,	0,	"MOV8mi", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo56 },  // Inst #187 = MOV8mi
  { 188,	3,	0,	0,	"MOV8miy", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo56 },  // Inst #188 = MOV8miy
  { 189,	4,	1,	0,	"MOVSX32rm16", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo11 },  // Inst #189 = MOVSX32rm16
  { 190,	4,	1,	0,	"MOVSX32rm16y", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo11 },  // Inst #190 = MOVSX32rm16y
  { 191,	4,	1,	0,	"MOVSX32rm8", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo11 },  // Inst #191 = MOVSX32rm8
  { 192,	2,	1,	0,	"MOVSX32rr16", 0, 0, NULL, NULL, NULL, OperandInfo12 },  // Inst #192 = MOVSX32rr16
  { 193,	2,	1,	0,	"MOVSX32rr8", 0, 0, NULL, NULL, NULL, OperandInfo12 },  // Inst #193 = MOVSX32rr8
  { 194,	4,	1,	0,	"MOVSX64rm16", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo14 },  // Inst #194 = MOVSX64rm16
  { 195,	4,	1,	0,	"MOVSX64rm32", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo14 },  // Inst #195 = MOVSX64rm32
  { 196,	4,	1,	0,	"MOVSX64rm8", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo14 },  // Inst #196 = MOVSX64rm8
  { 197,	2,	1,	0,	"MOVSX64rr16", 0, 0, NULL, NULL, NULL, OperandInfo15 },  // Inst #197 = MOVSX64rr16
  { 198,	2,	1,	0,	"MOVSX64rr32", 0, 0, NULL, NULL, NULL, OperandInfo19 },  // Inst #198 = MOVSX64rr32
  { 199,	2,	1,	0,	"MOVSX64rr8", 0, 0, NULL, NULL, NULL, OperandInfo15 },  // Inst #199 = MOVSX64rr8
  { 200,	4,	1,	0,	"MOVZX32rm16", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo11 },  // Inst #200 = MOVZX32rm16
  { 201,	4,	1,	0,	"MOVZX32rm8", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo11 },  // Inst #201 = MOVZX32rm8
  { 202,	4,	1,	0,	"MOVZX64rm16", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo14 },  // Inst #202 = MOVZX64rm16
  { 203,	4,	1,	0,	"MOVZX64rm32", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo14 },  // Inst #203 = MOVZX64rm32
  { 204,	4,	1,	0,	"MOVZX64rm8", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo14 },  // Inst #204 = MOVZX64rm8
  { 205,	2,	1,	0,	"MOVZX64rr32", 0, 0, NULL, NULL, NULL, OperandInfo19 },  // Inst #205 = MOVZX64rr32
  { 206,	3,	1,	0,	"MUL32ri", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #206 = MUL32ri
  { 207,	3,	1,	0,	"MUL32ri16", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #207 = MUL32ri16
  { 208,	5,	1,	0,	"MUL32rm", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo6 },  // Inst #208 = MUL32rm
  { 209,	5,	1,	0,	"MUL32rmy", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo6 },  // Inst #209 = MUL32rmy
  { 210,	3,	1,	0,	"MUL32rr", 0|(1<<TID::Commutable), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #210 = MUL32rr
  { 211,	3,	1,	0,	"MUL64ri16", 0, 0, NULL, NULL, NULL, OperandInfo4 },  // Inst #211 = MUL64ri16
  { 212,	3,	1,	0,	"MUL64ri32", 0, 0, NULL, NULL, NULL, OperandInfo4 },  // Inst #212 = MUL64ri32
  { 213,	5,	1,	0,	"MUL64rm", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #213 = MUL64rm
  { 214,	3,	1,	0,	"MUL64rr", 0|(1<<TID::Commutable), 0, NULL, NULL, NULL, OperandInfo5 },  // Inst #214 = MUL64rr
  { 215,	3,	1,	0,	"MUL64rrP", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo65 },  // Inst #215 = MUL64rrP
  { 216,	3,	1,	0,	"MULSX64rr32", 0, 0, NULL, NULL, NULL, OperandInfo66 },  // Inst #216 = MULSX64rr32
  { 217,	2,	1,	0,	"NEG32rr", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #217 = NEG32rr
  { 218,	2,	1,	0,	"NEG64rr", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #218 = NEG64rr
  { 219,	2,	1,	0,	"NEG64rr32", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #219 = NEG64rr32
  { 220,	0,	0,	0,	"NOP", 0, 0, NULL, NULL, NULL, 0 },  // Inst #220 = NOP
  { 221,	3,	1,	0,	"OR32ri", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #221 = OR32ri
  { 222,	3,	1,	0,	"OR32ri16", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #222 = OR32ri16
  { 223,	3,	1,	0,	"OR32ri16h", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #223 = OR32ri16h
  { 224,	5,	1,	0,	"OR32rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo6 },  // Inst #224 = OR32rm
  { 225,	5,	1,	0,	"OR32rmy", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo6 },  // Inst #225 = OR32rmy
  { 226,	3,	1,	0,	"OR32rr", 0|(1<<TID::Commutable), 0, NULL, ImplicitList1, Barriers1, OperandInfo3 },  // Inst #226 = OR32rr
  { 227,	3,	1,	0,	"OR64rihh16", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo4 },  // Inst #227 = OR64rihh16
  { 228,	3,	1,	0,	"OR64rihi32", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo4 },  // Inst #228 = OR64rihi32
  { 229,	3,	1,	0,	"OR64rihl16", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo4 },  // Inst #229 = OR64rihl16
  { 230,	3,	1,	0,	"OR64rilh16", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo4 },  // Inst #230 = OR64rilh16
  { 231,	3,	1,	0,	"OR64rill16", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo4 },  // Inst #231 = OR64rill16
  { 232,	3,	1,	0,	"OR64rilo32", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo4 },  // Inst #232 = OR64rilo32
  { 233,	5,	1,	0,	"OR64rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #233 = OR64rm
  { 234,	3,	1,	0,	"OR64rr", 0|(1<<TID::Commutable), 0, NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #234 = OR64rr
  { 235,	0,	0,	0,	"RET", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Terminator), 0, NULL, NULL, NULL, 0 },  // Inst #235 = RET
  { 236,	4,	1,	0,	"ROTL32rri", 0, 0, NULL, NULL, NULL, OperandInfo58 },  // Inst #236 = ROTL32rri
  { 237,	4,	1,	0,	"ROTL64rri", 0, 0, NULL, NULL, NULL, OperandInfo63 },  // Inst #237 = ROTL64rri
  { 238,	3,	1,	0,	"SBC32ri", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #238 = SBC32ri
  { 239,	3,	1,	0,	"SBC32rr", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo3 },  // Inst #239 = SBC32rr
  { 240,	3,	1,	0,	"SBC64ri32", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo4 },  // Inst #240 = SBC64ri32
  { 241,	3,	1,	0,	"SBC64rr", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #241 = SBC64rr
  { 242,	5,	1,	0,	"SDIVREM32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo67 },  // Inst #242 = SDIVREM32m
  { 243,	3,	1,	0,	"SDIVREM32r", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo68 },  // Inst #243 = SDIVREM32r
  { 244,	5,	1,	0,	"SDIVREM64m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo67 },  // Inst #244 = SDIVREM64m
  { 245,	3,	1,	0,	"SDIVREM64r", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo69 },  // Inst #245 = SDIVREM64r
  { 246,	4,	1,	0,	"SHL32rri", 0, 0, NULL, NULL, NULL, OperandInfo70 },  // Inst #246 = SHL32rri
  { 247,	4,	1,	0,	"SHL64rri", 0, 0, NULL, NULL, NULL, OperandInfo63 },  // Inst #247 = SHL64rri
  { 248,	4,	1,	0,	"SRA32rri", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo70 },  // Inst #248 = SRA32rri
  { 249,	4,	1,	0,	"SRA64rri", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo63 },  // Inst #249 = SRA64rri
  { 250,	4,	1,	0,	"SRL32rri", 0, 0, NULL, NULL, NULL, OperandInfo70 },  // Inst #250 = SRL32rri
  { 251,	4,	1,	0,	"SRL64rri", 0, 0, NULL, NULL, NULL, OperandInfo63 },  // Inst #251 = SRL64rri
  { 252,	5,	1,	0,	"SUB32rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo6 },  // Inst #252 = SUB32rm
  { 253,	5,	1,	0,	"SUB32rmy", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo6 },  // Inst #253 = SUB32rmy
  { 254,	3,	1,	0,	"SUB32rr", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo3 },  // Inst #254 = SUB32rr
  { 255,	5,	1,	0,	"SUB64rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #255 = SUB64rm
  { 256,	3,	1,	0,	"SUB64rr", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #256 = SUB64rr
  { 257,	3,	1,	0,	"SUBE32rr", 0, 0, ImplicitList1, ImplicitList1, Barriers1, OperandInfo3 },  // Inst #257 = SUBE32rr
  { 258,	3,	1,	0,	"SUBE64rr", 0, 0, ImplicitList1, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #258 = SUBE64rr
  { 259,	4,	1,	0,	"Select32", 0|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo72 },  // Inst #259 = Select32
  { 260,	4,	1,	0,	"Select64", 0|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo73 },  // Inst #260 = Select64
  { 261,	4,	1,	0,	"SelectF32", 0|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo74 },  // Inst #261 = SelectF32
  { 262,	4,	1,	0,	"SelectF64", 0|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo75 },  // Inst #262 = SelectF64
  { 263,	2,	0,	0,	"UCMP32ri", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo17 },  // Inst #263 = UCMP32ri
  { 264,	4,	0,	0,	"UCMP32rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #264 = UCMP32rm
  { 265,	4,	0,	0,	"UCMP32rmy", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #265 = UCMP32rmy
  { 266,	2,	0,	0,	"UCMP32rr", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #266 = UCMP32rr
  { 267,	2,	0,	0,	"UCMP64ri32", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #267 = UCMP64ri32
  { 268,	4,	0,	0,	"UCMP64rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #268 = UCMP64rm
  { 269,	2,	0,	0,	"UCMP64rr", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #269 = UCMP64rr
  { 270,	4,	0,	0,	"UCMPZX64rm32", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #270 = UCMPZX64rm32
  { 271,	2,	0,	0,	"UCMPZX64rr32", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #271 = UCMPZX64rr32
  { 272,	5,	1,	0,	"UDIVREM32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo76 },  // Inst #272 = UDIVREM32m
  { 273,	3,	1,	0,	"UDIVREM32r", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo65 },  // Inst #273 = UDIVREM32r
  { 274,	5,	1,	0,	"UDIVREM64m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo67 },  // Inst #274 = UDIVREM64m
  { 275,	3,	1,	0,	"UDIVREM64r", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo69 },  // Inst #275 = UDIVREM64r
  { 276,	3,	1,	0,	"UMUL128rrP", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo69 },  // Inst #276 = UMUL128rrP
  { 277,	3,	1,	0,	"UMUL64rrP", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo65 },  // Inst #277 = UMUL64rrP
  { 278,	3,	1,	0,	"XOR32ri", 0, 0, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #278 = XOR32ri
  { 279,	5,	1,	0,	"XOR32rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo6 },  // Inst #279 = XOR32rm
  { 280,	5,	1,	0,	"XOR32rmy", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo6 },  // Inst #280 = XOR32rmy
  { 281,	3,	1,	0,	"XOR32rr", 0|(1<<TID::Commutable), 0, NULL, ImplicitList1, Barriers1, OperandInfo3 },  // Inst #281 = XOR32rr
  { 282,	5,	1,	0,	"XOR64rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #282 = XOR64rm
  { 283,	3,	1,	0,	"XOR64rr", 0|(1<<TID::Commutable), 0, NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #283 = XOR64rr
};
} // End llvm namespace 
