{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619522521512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619522521513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 27 13:22:01 2021 " "Processing started: Tue Apr 27 13:22:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619522521513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1619522521513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Camera -c Camera " "Command: quartus_sta Camera -c Camera" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1619522521513 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1619522521596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1619522524149 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1619522524149 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619522524186 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619522524186 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1619522525729 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_7lp1 " "Entity dcfifo_7lp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619522526368 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619522526368 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1619522526368 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_kkp1 " "Entity dcfifo_kkp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe22\|dffe23a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe22\|dffe23a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619522526368 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619522526368 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1619522526368 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619522526368 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619522526368 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619522526368 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1619522526368 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1619522526368 ""}
{ "Info" "ISTA_SDC_FOUND" "Camera.SDC " "Reading SDC File: 'Camera.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1619522526515 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1619522526515 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1619522526530 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1619522526530 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL2\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase 270.00 -duty_cycle 50.00 -name \{PLL2\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL2\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{PLL2\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase 270.00 -duty_cycle 50.00 -name \{PLL2\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL2\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1619522526530 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 16 -duty_cycle 50.00 -name \{pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 16 -duty_cycle 50.00 -name \{pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1619522526530 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1619522526530 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1619522526530 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619522526530 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Camera.sdc 40 VGA_CLK port " "Ignored filter at Camera.sdc(40): VGA_CLK could not be matched with a port" {  } { { "C:/Users/Baptiste/Desktop/Camera/Camera.sdc" "" { Text "C:/Users/Baptiste/Desktop/Camera/Camera.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1619522526530 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Camera.sdc 40 Argument <targets> is an empty collection " "Ignored create_clock at Camera.sdc(40): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name VGA_CLK  \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name VGA_CLK  \[get_ports VGA_CLK\]" {  } { { "C:/Users/Baptiste/Desktop/Camera/Camera.sdc" "" { Text "C:/Users/Baptiste/Desktop/Camera/Camera.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619522526530 ""}  } { { "C:/Users/Baptiste/Desktop/Camera/Camera.sdc" "" { Text "C:/Users/Baptiste/Desktop/Camera/Camera.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619522526530 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1619522526530 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1619522526530 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:cd\|tmp " "Node: Clock_Divider:cd\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XY_Viewer_All:xyva\|XY_Selector:sel\|selected\[0\] Clock_Divider:cd\|tmp " "Register XY_Viewer_All:xyva\|XY_Selector:sel\|selected\[0\] is being clocked by Clock_Divider:cd\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522526646 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522526646 "|Camera|Clock_Divider:cd|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE~DUPLICATE MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE~DUPLICATE is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522526646 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522526646 "|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|MIPI_CAMERA_RELAESE MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|MIPI_CAMERA_RELAESE is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522526646 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522526646 "|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|I2C_LO0P " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|I2C_LO0P was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_STEP:stp\|OK MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|I2C_LO0P " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_STEP:stp\|OK is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|I2C_LO0P" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522526646 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522526646 "|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_LO0P"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|I2C_LO0P MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|I2C_LO0P is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522526646 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522526646 "|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|oVGA_H_SYNC " "Node: VGA_Controller:u1\|oVGA_H_SYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAW2RGB_J:u4\|Line_Buffer_J:u0\|WR\[0\] VGA_Controller:u1\|oVGA_H_SYNC " "Register RAW2RGB_J:u4\|Line_Buffer_J:u0\|WR\[0\] is being clocked by VGA_Controller:u1\|oVGA_H_SYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522526646 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522526646 "|Camera|VGA_Controller:u1|oVGA_H_SYNC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|oVGA_V_SYNC " "Node: VGA_Controller:u1\|oVGA_V_SYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY VGA_Controller:u1\|oVGA_V_SYNC " "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY is being clocked by VGA_Controller:u1\|oVGA_V_SYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522526646 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522526646 "|Camera|VGA_Controller:u1|oVGA_V_SYNC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] is being clocked by FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522526646 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522526646 "|Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Node: FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|GO_F FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|GO_F is being clocked by FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522526646 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522526646 "|Camera|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Node: FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~17 FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~17 is being clocked by FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522526646 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522526646 "|Camera|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522526687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522526687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522526687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522526687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522526687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522526687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522526687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522526687 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1619522526687 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619522534120 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1619522534131 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1619522534150 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1619522535802 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1619522535802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -142.720 " "Worst-case setup slack is -142.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522535806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522535806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -142.720           -2385.073 CLOCK_50  " " -142.720           -2385.073 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522535806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -122.378           -1430.476 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " " -122.378           -1430.476 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522535806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.746               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.746               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522535806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.328               0.000 altera_reserved_tck  " "   10.328               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522535806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.860               0.000 CLOCK3_50  " "   15.860               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522535806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.326               0.000 MIPI_PIXEL_CLK  " "   36.326               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522535806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619522535806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.228 " "Worst-case hold slack is 0.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522535962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522535962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.228               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522535962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.308               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522535962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 MIPI_PIXEL_CLK  " "    0.310               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522535962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 CLOCK_50  " "    0.363               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522535962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 CLOCK3_50  " "    0.369               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522535962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526               0.000 altera_reserved_tck  " "    0.526               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522535962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619522535962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.980 " "Worst-case recovery slack is 13.980" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522536004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522536004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.980               0.000 CLOCK_50  " "   13.980               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522536004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.543               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   26.543               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522536004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.978               0.000 altera_reserved_tck  " "   34.978               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522536004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619522536004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.893 " "Worst-case removal slack is 0.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522536048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522536048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.893               0.000 altera_reserved_tck  " "    0.893               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522536048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.583               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.583               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522536048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.935               0.000 CLOCK_50  " "    3.935               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522536048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619522536048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.250 " "Worst-case minimum pulse width slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522536060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522536060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522536060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522536060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.755               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.755               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522536060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.837               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.837               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522536060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.489               0.000 CLOCK_50  " "    8.489               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522536060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.378               0.000 CLOCK3_50  " "    9.378               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522536060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 CLOCK2_50  " "    9.670               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522536060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.759               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.759               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522536060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.349               0.000 altera_reserved_tck  " "   18.349               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522536060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.852               0.000 MIPI_PIXEL_CLK  " "   18.852               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522536060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.820               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   24.820               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522536060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619522536060 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 91 synchronizer chains. " "Report Metastability: Found 91 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522536201 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522536201 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 91 " "Number of Synchronizer Chains Found: 91" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522536201 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522536201 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.495 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.495" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522536201 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.843 ns " "Worst Case Available Settling Time: 7.843 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522536201 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522536201 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522536201 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522536201 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522536201 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522536201 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619522536201 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1619522536206 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1619522536293 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1619522543756 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:cd\|tmp " "Node: Clock_Divider:cd\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XY_Viewer_All:xyva\|XY_Selector:sel\|selected\[0\] Clock_Divider:cd\|tmp " "Register XY_Viewer_All:xyva\|XY_Selector:sel\|selected\[0\] is being clocked by Clock_Divider:cd\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522545263 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522545263 "|Camera|Clock_Divider:cd|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE~DUPLICATE MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE~DUPLICATE is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522545263 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522545263 "|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|MIPI_CAMERA_RELAESE MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|MIPI_CAMERA_RELAESE is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522545263 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522545263 "|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|I2C_LO0P " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|I2C_LO0P was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_STEP:stp\|OK MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|I2C_LO0P " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_STEP:stp\|OK is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|I2C_LO0P" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522545263 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522545263 "|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_LO0P"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|I2C_LO0P MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|I2C_LO0P is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522545263 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522545263 "|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|oVGA_H_SYNC " "Node: VGA_Controller:u1\|oVGA_H_SYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAW2RGB_J:u4\|Line_Buffer_J:u0\|WR\[0\] VGA_Controller:u1\|oVGA_H_SYNC " "Register RAW2RGB_J:u4\|Line_Buffer_J:u0\|WR\[0\] is being clocked by VGA_Controller:u1\|oVGA_H_SYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522545263 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522545263 "|Camera|VGA_Controller:u1|oVGA_H_SYNC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|oVGA_V_SYNC " "Node: VGA_Controller:u1\|oVGA_V_SYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY VGA_Controller:u1\|oVGA_V_SYNC " "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY is being clocked by VGA_Controller:u1\|oVGA_V_SYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522545264 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522545264 "|Camera|VGA_Controller:u1|oVGA_V_SYNC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] is being clocked by FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522545264 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522545264 "|Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Node: FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|GO_F FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|GO_F is being clocked by FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522545264 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522545264 "|Camera|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Node: FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~17 FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~17 is being clocked by FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522545264 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522545264 "|Camera|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522545304 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522545304 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522545304 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522545304 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522545304 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522545304 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522545304 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522545304 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1619522545304 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619522552579 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1619522553026 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1619522553026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -146.800 " "Worst-case setup slack is -146.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -146.800           -2451.560 CLOCK_50  " " -146.800           -2451.560 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -126.598           -1449.748 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " " -126.598           -1449.748 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.842               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.842               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.558               0.000 altera_reserved_tck  " "   10.558               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.928               0.000 CLOCK3_50  " "   15.928               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.353               0.000 MIPI_PIXEL_CLK  " "   36.353               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619522553029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.218 " "Worst-case hold slack is 0.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.218               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.288               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 MIPI_PIXEL_CLK  " "    0.290               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 CLOCK_50  " "    0.364               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 CLOCK3_50  " "    0.370               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 altera_reserved_tck  " "    0.514               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619522553184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.262 " "Worst-case recovery slack is 14.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.262               0.000 CLOCK_50  " "   14.262               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.744               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   26.744               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.198               0.000 altera_reserved_tck  " "   35.198               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619522553221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.830 " "Worst-case removal slack is 0.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.830               0.000 altera_reserved_tck  " "    0.830               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.453               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.453               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.606               0.000 CLOCK_50  " "    3.606               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553258 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619522553258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.250 " "Worst-case minimum pulse width slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.728               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.728               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.801               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.801               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.480               0.000 CLOCK_50  " "    8.480               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.291               0.000 CLOCK3_50  " "    9.291               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 CLOCK2_50  " "    9.673               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.735               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.735               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.292               0.000 altera_reserved_tck  " "   18.292               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.799               0.000 MIPI_PIXEL_CLK  " "   18.799               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.798               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   24.798               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522553270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619522553270 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 91 synchronizer chains. " "Report Metastability: Found 91 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522553398 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522553398 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 91 " "Number of Synchronizer Chains Found: 91" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522553398 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522553398 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.495 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.495" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522553398 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.891 ns " "Worst Case Available Settling Time: 7.891 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522553398 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522553398 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522553398 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522553398 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522553398 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522553398 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619522553398 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1619522553405 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1619522553635 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1619522561330 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:cd\|tmp " "Node: Clock_Divider:cd\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XY_Viewer_All:xyva\|XY_Selector:sel\|selected\[0\] Clock_Divider:cd\|tmp " "Register XY_Viewer_All:xyva\|XY_Selector:sel\|selected\[0\] is being clocked by Clock_Divider:cd\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522562836 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522562836 "|Camera|Clock_Divider:cd|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE~DUPLICATE MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE~DUPLICATE is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522562836 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522562836 "|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|MIPI_CAMERA_RELAESE MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|MIPI_CAMERA_RELAESE is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522562836 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522562836 "|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|I2C_LO0P " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|I2C_LO0P was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_STEP:stp\|OK MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|I2C_LO0P " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_STEP:stp\|OK is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|I2C_LO0P" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522562836 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522562836 "|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_LO0P"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|I2C_LO0P MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|I2C_LO0P is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522562836 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522562836 "|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|oVGA_H_SYNC " "Node: VGA_Controller:u1\|oVGA_H_SYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAW2RGB_J:u4\|Line_Buffer_J:u0\|WR\[0\] VGA_Controller:u1\|oVGA_H_SYNC " "Register RAW2RGB_J:u4\|Line_Buffer_J:u0\|WR\[0\] is being clocked by VGA_Controller:u1\|oVGA_H_SYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522562836 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522562836 "|Camera|VGA_Controller:u1|oVGA_H_SYNC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|oVGA_V_SYNC " "Node: VGA_Controller:u1\|oVGA_V_SYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY VGA_Controller:u1\|oVGA_V_SYNC " "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY is being clocked by VGA_Controller:u1\|oVGA_V_SYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522562836 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522562836 "|Camera|VGA_Controller:u1|oVGA_V_SYNC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] is being clocked by FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522562837 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522562837 "|Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Node: FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|GO_F FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|GO_F is being clocked by FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522562837 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522562837 "|Camera|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Node: FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~17 FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~17 is being clocked by FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522562837 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522562837 "|Camera|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522562876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522562876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522562876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522562876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522562876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522562876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522562876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522562876 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1619522562876 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619522570134 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1619522570292 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1619522570292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -74.882 " "Worst-case setup slack is -74.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -74.882           -1248.241 CLOCK_50  " "  -74.882           -1248.241 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -54.605            -478.515 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -54.605            -478.515 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.078               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.078               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.463               0.000 altera_reserved_tck  " "   12.463               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.699               0.000 CLOCK3_50  " "   17.699               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.622               0.000 MIPI_PIXEL_CLK  " "   37.622               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619522570297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.134 " "Worst-case hold slack is 0.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.134               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.178               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 MIPI_PIXEL_CLK  " "    0.180               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 CLOCK3_50  " "    0.182               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 CLOCK_50  " "    0.197               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 altera_reserved_tck  " "    0.220               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619522570452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.054 " "Worst-case recovery slack is 16.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.054               0.000 CLOCK_50  " "   16.054               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.775               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   27.775               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.444               0.000 altera_reserved_tck  " "   36.444               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619522570488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.442 " "Worst-case removal slack is 0.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 altera_reserved_tck  " "    0.442               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.989               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.989               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.530               0.000 CLOCK_50  " "    2.530               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619522570527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.250 " "Worst-case minimum pulse width slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.880               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.880               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.906               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.906               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.494               0.000 CLOCK_50  " "    8.494               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK2_50  " "    9.336               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.421               0.000 CLOCK3_50  " "    9.421               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.879               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.879               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.095               0.000 altera_reserved_tck  " "   18.095               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.799               0.000 MIPI_PIXEL_CLK  " "   18.799               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.903               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   24.903               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522570540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619522570540 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 91 synchronizer chains. " "Report Metastability: Found 91 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522570669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522570669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 91 " "Number of Synchronizer Chains Found: 91" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522570669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522570669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.495 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.495" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522570669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.572 ns " "Worst Case Available Settling Time: 8.572 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522570669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522570669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522570669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522570669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522570669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522570669 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619522570669 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1619522570674 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:cd\|tmp " "Node: Clock_Divider:cd\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XY_Viewer_All:xyva\|XY_Selector:sel\|selected\[0\] Clock_Divider:cd\|tmp " "Register XY_Viewer_All:xyva\|XY_Selector:sel\|selected\[0\] is being clocked by Clock_Divider:cd\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522571757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522571757 "|Camera|Clock_Divider:cd|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE~DUPLICATE MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE~DUPLICATE is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522571757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522571757 "|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|MIPI_CAMERA_RELAESE MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|MIPI_CAMERA_RELAESE is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522571757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522571757 "|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|I2C_LO0P " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|I2C_LO0P was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_STEP:stp\|OK MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|I2C_LO0P " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_STEP:stp\|OK is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|I2C_LO0P" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522571757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522571757 "|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_LO0P"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|I2C_LO0P MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|I2C_LO0P is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|VCM_TEST:vmt\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522571757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522571757 "|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|oVGA_H_SYNC " "Node: VGA_Controller:u1\|oVGA_H_SYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAW2RGB_J:u4\|Line_Buffer_J:u0\|WR\[0\] VGA_Controller:u1\|oVGA_H_SYNC " "Register RAW2RGB_J:u4\|Line_Buffer_J:u0\|WR\[0\] is being clocked by VGA_Controller:u1\|oVGA_H_SYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522571757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522571757 "|Camera|VGA_Controller:u1|oVGA_H_SYNC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|oVGA_V_SYNC " "Node: VGA_Controller:u1\|oVGA_V_SYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY VGA_Controller:u1\|oVGA_V_SYNC " "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY is being clocked by VGA_Controller:u1\|oVGA_V_SYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522571757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522571757 "|Camera|VGA_Controller:u1|oVGA_V_SYNC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] is being clocked by FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522571757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522571757 "|Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Node: FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|GO_F FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|GO_F is being clocked by FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522571757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522571757 "|Camera|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Node: FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~17 FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~17 is being clocked by FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619522571757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1619522571757 "|Camera|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522571797 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522571797 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522571797 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL2\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522571797 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522571797 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522571797 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522571797 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619522571797 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1619522571797 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619522579120 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1619522579279 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1619522579279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -70.735 " "Worst-case setup slack is -70.735" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -70.735           -1177.326 CLOCK_50  " "  -70.735           -1177.326 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -50.347            -385.299 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -50.347            -385.299 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.546               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.546               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.759               0.000 altera_reserved_tck  " "   12.759               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.894               0.000 CLOCK3_50  " "   17.894               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.851               0.000 MIPI_PIXEL_CLK  " "   37.851               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619522579283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.123 " "Worst-case hold slack is 0.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.123               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.163               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 MIPI_PIXEL_CLK  " "    0.164               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 CLOCK3_50  " "    0.176               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 CLOCK_50  " "    0.185               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 altera_reserved_tck  " "    0.191               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619522579437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.497 " "Worst-case recovery slack is 16.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.497               0.000 CLOCK_50  " "   16.497               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.054               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   28.054               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.850               0.000 altera_reserved_tck  " "   36.850               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619522579473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.382 " "Worst-case removal slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 altera_reserved_tck  " "    0.382               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.858               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.858               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.161               0.000 CLOCK_50  " "    2.161               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619522579510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.250 " "Worst-case minimum pulse width slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.883               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.883               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.903               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.903               0.000 PLL2\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.454               0.000 CLOCK_50  " "    8.454               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK2_50  " "    9.286               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.420               0.000 CLOCK3_50  " "    9.420               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.881               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.881               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.112               0.000 altera_reserved_tck  " "   18.112               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.789               0.000 MIPI_PIXEL_CLK  " "   18.789               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.891               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   24.891               0.000 pll_ref\|mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619522579522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619522579522 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 91 synchronizer chains. " "Report Metastability: Found 91 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522579651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522579651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 91 " "Number of Synchronizer Chains Found: 91" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522579651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522579651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.495 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.495" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522579651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.718 ns " "Worst Case Available Settling Time: 8.718 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522579651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522579651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522579651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522579651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522579651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619522579651 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619522579651 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1619522582196 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1619522582205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 50 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5698 " "Peak virtual memory: 5698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619522582536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 27 13:23:02 2021 " "Processing ended: Tue Apr 27 13:23:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619522582536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619522582536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:23 " "Total CPU time (on all processors): 00:02:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619522582536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1619522582536 ""}
