{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 08:58:15 2017 " "Info: Processing started: Fri Dec 01 08:58:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off piano -c piano " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off piano -c piano" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.v(145) " "Warning (10268): Verilog HDL information at piano.v(145): always construct contains both blocking and non-blocking assignments" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 145 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "newcont newCont piano.v(52) " "Info (10281): Verilog HDL Declaration information at piano.v(52): object \"newcont\" differs only in case from object \"newCont\" in the same scope" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file piano.v" { { "Info" "ISGN_ENTITY_NAME" "1 piano " "Info: Found entity 1: piano" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_codec_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file i2c_codec_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_codec_control " "Info: Found entity 1: i2c_codec_control" {  } { { "i2c_codec_control.v" "" { Text "E:/ProjetoCL2/TesteGIT/i2c_codec_control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "piano " "Info: Elaborating entity \"piano\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 piano.v(68) " "Warning (10230): Verilog HDL assignment warning at piano.v(68): truncated value with size 32 to match size of target (20)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 piano.v(83) " "Warning (10230): Verilog HDL assignment warning at piano.v(83): truncated value with size 32 to match size of target (7)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 piano.v(108) " "Warning (10230): Verilog HDL assignment warning at piano.v(108): truncated value with size 32 to match size of target (4)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 piano.v(123) " "Warning (10230): Verilog HDL assignment warning at piano.v(123): truncated value with size 32 to match size of target (9)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(153) " "Warning (10230): Verilog HDL assignment warning at piano.v(153): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(158) " "Warning (10230): Verilog HDL assignment warning at piano.v(158): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(165) " "Warning (10230): Verilog HDL assignment warning at piano.v(165): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(170) " "Warning (10230): Verilog HDL assignment warning at piano.v(170): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(175) " "Warning (10230): Verilog HDL assignment warning at piano.v(175): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(180) " "Warning (10230): Verilog HDL assignment warning at piano.v(180): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(186) " "Warning (10230): Verilog HDL assignment warning at piano.v(186): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(191) " "Warning (10230): Verilog HDL assignment warning at piano.v(191): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(199) " "Warning (10230): Verilog HDL assignment warning at piano.v(199): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(204) " "Warning (10230): Verilog HDL assignment warning at piano.v(204): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(211) " "Warning (10230): Verilog HDL assignment warning at piano.v(211): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(216) " "Warning (10230): Verilog HDL assignment warning at piano.v(216): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(221) " "Warning (10230): Verilog HDL assignment warning at piano.v(221): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(226) " "Warning (10230): Verilog HDL assignment warning at piano.v(226): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(231) " "Warning (10230): Verilog HDL assignment warning at piano.v(231): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(236) " "Warning (10230): Verilog HDL assignment warning at piano.v(236): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(243) " "Warning (10230): Verilog HDL assignment warning at piano.v(243): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(248) " "Warning (10230): Verilog HDL assignment warning at piano.v(248): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(255) " "Warning (10230): Verilog HDL assignment warning at piano.v(255): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(260) " "Warning (10230): Verilog HDL assignment warning at piano.v(260): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(265) " "Warning (10230): Verilog HDL assignment warning at piano.v(265): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(271) " "Warning (10230): Verilog HDL assignment warning at piano.v(271): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(276) " "Warning (10230): Verilog HDL assignment warning at piano.v(276): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(284) " "Warning (10230): Verilog HDL assignment warning at piano.v(284): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(289) " "Warning (10230): Verilog HDL assignment warning at piano.v(289): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(297) " "Warning (10230): Verilog HDL assignment warning at piano.v(297): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(302) " "Warning (10230): Verilog HDL assignment warning at piano.v(302): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(309) " "Warning (10230): Verilog HDL assignment warning at piano.v(309): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(314) " "Warning (10230): Verilog HDL assignment warning at piano.v(314): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(319) " "Warning (10230): Verilog HDL assignment warning at piano.v(319): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(325) " "Warning (10230): Verilog HDL assignment warning at piano.v(325): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(330) " "Warning (10230): Verilog HDL assignment warning at piano.v(330): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(335) " "Warning (10230): Verilog HDL assignment warning at piano.v(335): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(346) " "Warning (10230): Verilog HDL assignment warning at piano.v(346): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(353) " "Warning (10230): Verilog HDL assignment warning at piano.v(353): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(364) " "Warning (10230): Verilog HDL assignment warning at piano.v(364): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(373) " "Warning (10230): Verilog HDL assignment warning at piano.v(373): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(379) " "Warning (10230): Verilog HDL assignment warning at piano.v(379): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(384) " "Warning (10230): Verilog HDL assignment warning at piano.v(384): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(391) " "Warning (10230): Verilog HDL assignment warning at piano.v(391): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(400) " "Warning (10230): Verilog HDL assignment warning at piano.v(400): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(405) " "Warning (10230): Verilog HDL assignment warning at piano.v(405): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(410) " "Warning (10230): Verilog HDL assignment warning at piano.v(410): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(415) " "Warning (10230): Verilog HDL assignment warning at piano.v(415): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(420) " "Warning (10230): Verilog HDL assignment warning at piano.v(420): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(426) " "Warning (10230): Verilog HDL assignment warning at piano.v(426): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(431) " "Warning (10230): Verilog HDL assignment warning at piano.v(431): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(436) " "Warning (10230): Verilog HDL assignment warning at piano.v(436): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(445) " "Warning (10230): Verilog HDL assignment warning at piano.v(445): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(451) " "Warning (10230): Verilog HDL assignment warning at piano.v(451): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(456) " "Warning (10230): Verilog HDL assignment warning at piano.v(456): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(465) " "Warning (10230): Verilog HDL assignment warning at piano.v(465): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(469) " "Warning (10230): Verilog HDL assignment warning at piano.v(469): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(474) " "Warning (10230): Verilog HDL assignment warning at piano.v(474): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(479) " "Warning (10230): Verilog HDL assignment warning at piano.v(479): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(484) " "Warning (10230): Verilog HDL assignment warning at piano.v(484): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(489) " "Warning (10230): Verilog HDL assignment warning at piano.v(489): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(495) " "Warning (10230): Verilog HDL assignment warning at piano.v(495): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(500) " "Warning (10230): Verilog HDL assignment warning at piano.v(500): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(507) " "Warning (10230): Verilog HDL assignment warning at piano.v(507): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(512) " "Warning (10230): Verilog HDL assignment warning at piano.v(512): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(517) " "Warning (10230): Verilog HDL assignment warning at piano.v(517): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(523) " "Warning (10230): Verilog HDL assignment warning at piano.v(523): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(528) " "Warning (10230): Verilog HDL assignment warning at piano.v(528): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(535) " "Warning (10230): Verilog HDL assignment warning at piano.v(535): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(540) " "Warning (10230): Verilog HDL assignment warning at piano.v(540): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(545) " "Warning (10230): Verilog HDL assignment warning at piano.v(545): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(550) " "Warning (10230): Verilog HDL assignment warning at piano.v(550): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "piano.v(258) " "Warning (10272): Verilog HDL Case Statement warning at piano.v(258): case item expression covers a value already covered by a previous case item" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 258 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "piano.v(263) " "Warning (10272): Verilog HDL Case Statement warning at piano.v(263): case item expression covers a value already covered by a previous case item" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 263 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "piano.v(424) " "Warning (10272): Verilog HDL Case Statement warning at piano.v(424): case item expression covers a value already covered by a previous case item" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 424 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(564) " "Warning (10230): Verilog HDL assignment warning at piano.v(564): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(570) " "Warning (10230): Verilog HDL assignment warning at piano.v(570): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(575) " "Warning (10230): Verilog HDL assignment warning at piano.v(575): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(580) " "Warning (10230): Verilog HDL assignment warning at piano.v(580): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(585) " "Warning (10230): Verilog HDL assignment warning at piano.v(585): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(590) " "Warning (10230): Verilog HDL assignment warning at piano.v(590): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(595) " "Warning (10230): Verilog HDL assignment warning at piano.v(595): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(600) " "Warning (10230): Verilog HDL assignment warning at piano.v(600): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(605) " "Warning (10230): Verilog HDL assignment warning at piano.v(605): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(610) " "Warning (10230): Verilog HDL assignment warning at piano.v(610): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(615) " "Warning (10230): Verilog HDL assignment warning at piano.v(615): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(620) " "Warning (10230): Verilog HDL assignment warning at piano.v(620): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(625) " "Warning (10230): Verilog HDL assignment warning at piano.v(625): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(631) " "Warning (10230): Verilog HDL assignment warning at piano.v(631): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(644) " "Warning (10230): Verilog HDL assignment warning at piano.v(644): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(659) " "Warning (10230): Verilog HDL assignment warning at piano.v(659): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(665) " "Warning (10230): Verilog HDL assignment warning at piano.v(665): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(671) " "Warning (10230): Verilog HDL assignment warning at piano.v(671): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(677) " "Warning (10230): Verilog HDL assignment warning at piano.v(677): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(683) " "Warning (10230): Verilog HDL assignment warning at piano.v(683): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(689) " "Warning (10230): Verilog HDL assignment warning at piano.v(689): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(695) " "Warning (10230): Verilog HDL assignment warning at piano.v(695): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(701) " "Warning (10230): Verilog HDL assignment warning at piano.v(701): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 piano.v(717) " "Warning (10230): Verilog HDL assignment warning at piano.v(717): truncated value with size 32 to match size of target (16)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 piano.v(718) " "Warning (10230): Verilog HDL assignment warning at piano.v(718): truncated value with size 32 to match size of target (16)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 piano.v(719) " "Warning (10230): Verilog HDL assignment warning at piano.v(719): truncated value with size 32 to match size of target (16)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 piano.v(729) " "Warning (10230): Verilog HDL assignment warning at piano.v(729): truncated value with size 32 to match size of target (2)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 piano.v(736) " "Warning (10230): Verilog HDL assignment warning at piano.v(736): truncated value with size 32 to match size of target (4)" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_codec_control i2c_codec_control:u1 " "Info: Elaborating entity \"i2c_codec_control\" for hierarchy \"i2c_codec_control:u1\"" {  } { { "piano.v" "u1" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SDO i2c_codec_control.v(16) " "Warning (10036): Verilog HDL or VHDL warning at i2c_codec_control.v(16): object \"SDO\" assigned a value but never read" {  } { { "i2c_codec_control.v" "" { Text "E:/ProjetoCL2/TesteGIT/i2c_codec_control.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_codec_control.v(19) " "Warning (10230): Verilog HDL assignment warning at i2c_codec_control.v(19): truncated value with size 32 to match size of target (1)" {  } { { "i2c_codec_control.v" "" { Text "E:/ProjetoCL2/TesteGIT/i2c_codec_control.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_codec_control.v(33) " "Warning (10230): Verilog HDL assignment warning at i2c_codec_control.v(33): truncated value with size 32 to match size of target (16)" {  } { { "i2c_codec_control.v" "" { Text "E:/ProjetoCL2/TesteGIT/i2c_codec_control.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_codec_control.v(48) " "Warning (10230): Verilog HDL assignment warning at i2c_codec_control.v(48): truncated value with size 32 to match size of target (6)" {  } { { "i2c_codec_control.v" "" { Text "E:/ProjetoCL2/TesteGIT/i2c_codec_control.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_codec_control.v(145) " "Warning (10230): Verilog HDL assignment warning at i2c_codec_control.v(145): truncated value with size 32 to match size of target (4)" {  } { { "i2c_codec_control.v" "" { Text "E:/ProjetoCL2/TesteGIT/i2c_codec_control.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Warning: Bidir \"I2C_SDAT\" has no driver" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 11 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "i2c_codec_control.v" "" { Text "E:/ProjetoCL2/TesteGIT/i2c_codec_control.v" 9 -1 0 } } { "i2c_codec_control.v" "" { Text "E:/ProjetoCL2/TesteGIT/i2c_codec_control.v" 10 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Warning (13410): Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Warning (13410): Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Warning (13410): Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Warning (13410): Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Warning (13410): Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Warning (13410): Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Warning (13410): Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Warning (13410): Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Warning (13410): Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Warning (13410): Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Warning (13410): Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Warning (13410): Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Warning (13410): Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Warning (13410): Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c_codec_control:u1\|mSetup_ST~9 " "Info: Register \"i2c_codec_control:u1\|mSetup_ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ProjetoCL2/TesteGIT/piano.map.smsg " "Info: Generated suppressed messages file E:/ProjetoCL2/TesteGIT/piano.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Warning: Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "Warning (15610): No output dependent on input pin \"CLOCK_50\"" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "Warning (15610): No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "824 " "Info: Implemented 824 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Info: Implemented 25 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Info: Implemented 43 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "755 " "Info: Implemented 755 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 137 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "218 " "Info: Peak virtual memory: 218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 08:58:24 2017 " "Info: Processing ended: Fri Dec 01 08:58:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
