<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>main</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.001</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>24773</Best-caseLatency>
            <Average-caseLatency>28613</Average-caseLatency>
            <Worst-caseLatency>32709</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.124 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.143 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
            <Interval-min>24774</Interval-min>
            <Interval-max>32710</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_45_3>
                <Slack>3.65</Slack>
                <TripCount>32</TripCount>
                <Latency>
                    <range>
                        <min>11360</min>
                        <max>15328</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>56811</min>
                        <max>76655</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>355</min>
                        <max>479</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_45_3>
            <VITIS_LOOP_11_1>
                <Slack>3.65</Slack>
                <TripCount>32</TripCount>
                <Latency>
                    <range>
                        <min>11360</min>
                        <max>15328</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>56811</min>
                        <max>76655</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>355</min>
                        <max>479</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_11_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>benchmarks/jianyicheng/syr2k/src/syr2k.cpp:44</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_45_3>
                    <Name>VITIS_LOOP_45_3</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45</SourceLocation>
                </VITIS_LOOP_45_3>
                <VITIS_LOOP_11_1>
                    <Name>VITIS_LOOP_11_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11~benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59</SourceLocation>
                </VITIS_LOOP_11_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>124</BRAM_18K>
            <DSP>131</DSP>
            <FF>45894</FF>
            <LUT>35642</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>main</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2_fu_126</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>126</ID>
                    <BindInstances>add_ln31_fu_170_p2 add_ln31_1_fu_196_p2 add_ln33_fu_227_p2 add_ln32_fu_233_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_47_4_fu_142</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_47_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>142</ID>
                    <BindInstances>add_ln47_fu_1538_p2 add_ln48_fu_1561_p2 add_ln53_fu_1747_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_13_2_fu_153</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_13_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>153</ID>
                    <BindInstances>add_ln13_fu_1538_p2 add_ln14_fu_1561_p2 add_ln20_fu_1747_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>C_U A_U B_U A_s_U B_s_U C_s_U add_ln55_fu_196_p2 add_ln45_fu_202_p2 fmul_32ns_32ns_32_8_max_dsp_1_U154 add_ln22_fu_250_p2 fmul_32ns_32ns_32_8_max_dsp_1_U138</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2</Name>
            <Loops>
                <VITIS_LOOP_31_1_VITIS_LOOP_32_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.815</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2050</Best-caseLatency>
                    <Average-caseLatency>2050</Average-caseLatency>
                    <Worst-caseLatency>2050</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2050</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_31_1_VITIS_LOOP_32_2>
                        <Name>VITIS_LOOP_31_1_VITIS_LOOP_32_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>2048</Latency>
                        <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_31_1_VITIS_LOOP_32_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/syr2k/src/syr2k.cpp:32</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_31_1_VITIS_LOOP_32_2>
                            <Name>VITIS_LOOP_31_1_VITIS_LOOP_32_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/syr2k/src/syr2k.cpp:31</SourceLocation>
                        </VITIS_LOOP_31_1_VITIS_LOOP_32_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>58</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_170_p2" SOURCE="benchmarks/jianyicheng/syr2k/src/syr2k.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_196_p2" SOURCE="benchmarks/jianyicheng/syr2k/src/syr2k.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_227_p2" SOURCE="benchmarks/jianyicheng/syr2k/src/syr2k.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_233_p2" SOURCE="benchmarks/jianyicheng/syr2k/src/syr2k.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_47_4</Name>
            <Loops>
                <VITIS_LOOP_47_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>5.001</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>351</Best-caseLatency>
                    <Average-caseLatency>411</Average-caseLatency>
                    <Worst-caseLatency>475</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.755 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.055 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.375 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>351 ~ 475</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_47_4>
                        <Name>VITIS_LOOP_47_4</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>32</max>
                            </range>
                        </TripCount>
                        <Latency>349 ~ 473</Latency>
                        <AbsoluteTimeLatency>1.745 us ~ 2.365 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>350</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_47_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/syr2k/src/syr2k.cpp:46</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_47_4>
                            <Name>VITIS_LOOP_47_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/syr2k/src/syr2k.cpp:47</SourceLocation>
                        </VITIS_LOOP_47_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>16611</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>15</UTIL_FF>
                    <LUT>7459</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_1538_p2" SOURCE="benchmarks/jianyicheng/syr2k/src/syr2k.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_1561_p2" SOURCE="benchmarks/jianyicheng/syr2k/src/syr2k.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_1747_p2" SOURCE="benchmarks/jianyicheng/syr2k/src/syr2k.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_13_2</Name>
            <Loops>
                <VITIS_LOOP_13_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>5.001</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>351</Best-caseLatency>
                    <Average-caseLatency>411</Average-caseLatency>
                    <Worst-caseLatency>475</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.755 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.055 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.375 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>351 ~ 475</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_2>
                        <Name>VITIS_LOOP_13_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>32</max>
                            </range>
                        </TripCount>
                        <Latency>349 ~ 473</Latency>
                        <AbsoluteTimeLatency>1.745 us ~ 2.365 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>350</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_13_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/syr2k/src/syr2k.cpp:13~benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_13_2>
                            <Name>VITIS_LOOP_13_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/syr2k/src/syr2k.cpp:13~benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59</SourceLocation>
                        </VITIS_LOOP_13_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>16611</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>15</UTIL_FF>
                    <LUT>7459</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_1538_p2" SOURCE="benchmarks/jianyicheng/syr2k/src/syr2k.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_1561_p2" SOURCE="benchmarks/jianyicheng/syr2k/src/syr2k.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_1747_p2" SOURCE="benchmarks/jianyicheng/syr2k/src/syr2k.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main</Name>
            <Loops>
                <VITIS_LOOP_45_3/>
                <VITIS_LOOP_11_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>5.001</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>24773</Best-caseLatency>
                    <Average-caseLatency>28613</Average-caseLatency>
                    <Worst-caseLatency>32709</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.124 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.143 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>24774 ~ 32710</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_3>
                        <Name>VITIS_LOOP_45_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32</TripCount>
                        <Latency>11360 ~ 15328</Latency>
                        <AbsoluteTimeLatency>56.811 us ~ 76.655 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>355</min>
                                <max>479</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>355 ~ 479</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_main_Pipeline_VITIS_LOOP_47_4_fu_142</Instance>
                        </InstanceList>
                    </VITIS_LOOP_45_3>
                    <VITIS_LOOP_11_1>
                        <Name>VITIS_LOOP_11_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32</TripCount>
                        <Latency>11360 ~ 15328</Latency>
                        <AbsoluteTimeLatency>56.811 us ~ 76.655 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>355</min>
                                <max>479</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>355 ~ 479</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_main_Pipeline_VITIS_LOOP_13_2_fu_153</Instance>
                        </InstanceList>
                    </VITIS_LOOP_11_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/syr2k/src/syr2k.cpp:44</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_45_3>
                            <Name>VITIS_LOOP_45_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45</SourceLocation>
                        </VITIS_LOOP_45_3>
                        <VITIS_LOOP_11_1>
                            <Name>VITIS_LOOP_11_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11~benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59</SourceLocation>
                        </VITIS_LOOP_11_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>124</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>44</UTIL_BRAM>
                    <DSP>131</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>59</UTIL_DSP>
                    <FF>45894</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>43</UTIL_FF>
                    <LUT>35642</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>66</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="C_U" SOURCE="benchmarks/jianyicheng/syr2k/src/syr2k.cpp:27" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="C"/>
                <BindNode BINDTYPE="storage" BRAM="30" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="A_U" SOURCE="benchmarks/jianyicheng/syr2k/src/syr2k.cpp:28" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="A"/>
                <BindNode BINDTYPE="storage" BRAM="30" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="B_U" SOURCE="benchmarks/jianyicheng/syr2k/src/syr2k.cpp:28" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="B"/>
                <BindNode BINDTYPE="storage" BRAM="30" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="A_s_U" SOURCE="benchmarks/jianyicheng/syr2k/src/syr2k.cpp:29" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="A_s"/>
                <BindNode BINDTYPE="storage" BRAM="30" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="B_s_U" SOURCE="benchmarks/jianyicheng/syr2k/src/syr2k.cpp:29" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="B_s"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="C_s_U" SOURCE="benchmarks/jianyicheng/syr2k/src/syr2k.cpp:29" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="C_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_196_p2" SOURCE="benchmarks/jianyicheng/syr2k/src/syr2k.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_202_p2" SOURCE="benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ram_1wnr" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_11_1" OPTYPE="ram_1wnr" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U154" SOURCE="benchmarks/jianyicheng/syr2k/src/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="A_load_1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_250_p2" SOURCE="benchmarks/jianyicheng/syr2k/src/syr2k.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U138" SOURCE="benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln11"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="ap_return">out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="return">ap_return, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

