<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3561" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3561{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3561{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3561{left:662px;bottom:1141px;letter-spacing:-0.14px;word-spacing:-0.17px;}
#t4_3561{left:70px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t5_3561{left:70px;bottom:1071px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t6_3561{left:70px;bottom:1048px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#t7_3561{left:70px;bottom:989px;letter-spacing:0.13px;}
#t8_3561{left:152px;bottom:989px;letter-spacing:0.16px;word-spacing:-0.04px;}
#t9_3561{left:70px;bottom:967px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#ta_3561{left:70px;bottom:950px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tb_3561{left:70px;bottom:933px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tc_3561{left:70px;bottom:910px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_3561{left:70px;bottom:894px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_3561{left:70px;bottom:844px;letter-spacing:-0.09px;}
#tf_3561{left:156px;bottom:844px;letter-spacing:-0.09px;word-spacing:0.02px;}
#tg_3561{left:70px;bottom:821px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#th_3561{left:70px;bottom:804px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ti_3561{left:70px;bottom:787px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_3561{left:70px;bottom:771px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tk_3561{left:70px;bottom:744px;}
#tl_3561{left:96px;bottom:748px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tm_3561{left:96px;bottom:731px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tn_3561{left:96px;bottom:714px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_3561{left:96px;bottom:697px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_3561{left:96px;bottom:680px;letter-spacing:-0.16px;}
#tq_3561{left:70px;bottom:654px;}
#tr_3561{left:96px;bottom:658px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ts_3561{left:96px;bottom:641px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tt_3561{left:96px;bottom:624px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tu_3561{left:96px;bottom:607px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_3561{left:96px;bottom:583px;letter-spacing:-0.14px;}
#tw_3561{left:122px;bottom:583px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_3561{left:96px;bottom:558px;letter-spacing:-0.26px;}
#ty_3561{left:122px;bottom:558px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tz_3561{left:122px;bottom:542px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t10_3561{left:122px;bottom:515px;}
#t11_3561{left:148px;bottom:517px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#t12_3561{left:737px;bottom:517px;}
#t13_3561{left:745px;bottom:517px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#t14_3561{left:147px;bottom:500px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_3561{left:147px;bottom:483px;letter-spacing:-0.13px;}
#t16_3561{left:122px;bottom:457px;}
#t17_3561{left:148px;bottom:459px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_3561{left:96px;bottom:435px;letter-spacing:-0.12px;}
#t19_3561{left:122px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1a_3561{left:122px;bottom:418px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1b_3561{left:122px;bottom:391px;}
#t1c_3561{left:148px;bottom:393px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#t1d_3561{left:768px;bottom:393px;}
#t1e_3561{left:775px;bottom:393px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#t1f_3561{left:147px;bottom:377px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1g_3561{left:147px;bottom:360px;letter-spacing:-0.15px;}
#t1h_3561{left:122px;bottom:333px;}
#t1i_3561{left:148px;bottom:335px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1j_3561{left:147px;bottom:318px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1k_3561{left:147px;bottom:302px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#t1l_3561{left:147px;bottom:285px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1m_3561{left:70px;bottom:259px;}
#t1n_3561{left:96px;bottom:262px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#t1o_3561{left:96px;bottom:245px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1p_3561{left:96px;bottom:221px;}
#t1q_3561{left:122px;bottom:221px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1r_3561{left:122px;bottom:204px;letter-spacing:-0.15px;}
#t1s_3561{left:96px;bottom:179px;}
#t1t_3561{left:122px;bottom:179px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1u_3561{left:96px;bottom:155px;}
#t1v_3561{left:122px;bottom:155px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1w_3561{left:122px;bottom:138px;letter-spacing:-0.13px;word-spacing:-0.49px;}

.s1_3561{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3561{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3561{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3561{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3561{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3561{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3561{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_3561{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3561" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3561Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3561" style="-webkit-user-select: none;"><object width="935" height="1210" data="3561/3561.svg" type="image/svg+xml" id="pdf3561" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3561" class="t s1_3561">Vol. 3B </span><span id="t2_3561" class="t s1_3561">16-15 </span>
<span id="t3_3561" class="t s2_3561">MACHINE-CHECK ARCHITECTURE </span>
<span id="t4_3561" class="t s3_3561">that microarchitectural sub-system. Similarly, package level errors may cause CMCI to be delivered to all logical </span>
<span id="t5_3561" class="t s3_3561">processors within the package. However, system level errors will not be handled by CMCI. </span>
<span id="t6_3561" class="t s3_3561">See Section 11.5.1, “Local Vector Table,” for details regarding the LVT CMCI register. </span>
<span id="t7_3561" class="t s4_3561">16.5.2 </span><span id="t8_3561" class="t s4_3561">System Software Recommendation for Managing CMCI and Machine Check Resources </span>
<span id="t9_3561" class="t s3_3561">System software must enable and manage CMCI, set up interrupt handlers to service CMCI interrupts delivered to </span>
<span id="ta_3561" class="t s3_3561">affected logical processors, program CMCI LVT entry, and query machine check banks that are shared by more </span>
<span id="tb_3561" class="t s3_3561">than one logical processors. </span>
<span id="tc_3561" class="t s3_3561">This section describes techniques system software can implement to manage CMCI initialization, service CMCI </span>
<span id="td_3561" class="t s3_3561">interrupts in a efficient manner to minimize contentions to access shared MSR resources. </span>
<span id="te_3561" class="t s5_3561">16.5.2.1 </span><span id="tf_3561" class="t s5_3561">CMCI Initialization </span>
<span id="tg_3561" class="t s3_3561">Although a CMCI interrupt may be delivered to more than one logical processors depending on the nature of the </span>
<span id="th_3561" class="t s3_3561">corrected MC error, only one instance of the interrupt service routine needs to perform the necessary service and </span>
<span id="ti_3561" class="t s3_3561">make queries to the machine-check banks. The following steps describes a technique that limits the amount of </span>
<span id="tj_3561" class="t s3_3561">work the system has to do in response to a CMCI. </span>
<span id="tk_3561" class="t s6_3561">• </span><span id="tl_3561" class="t s3_3561">To provide maximum flexibility, system software should define per-thread data structure for each logical </span>
<span id="tm_3561" class="t s3_3561">processor to allow equal-opportunity and efficient response to interrupt delivery. Specifically, the per-thread </span>
<span id="tn_3561" class="t s3_3561">data structure should include a set of per-bank fields to track which machine check bank it needs to access in </span>
<span id="to_3561" class="t s3_3561">response to a delivered CMCI interrupt. The number of banks that needs to be tracked is determined by </span>
<span id="tp_3561" class="t s3_3561">IA32_MCG_CAP[7:0]. </span>
<span id="tq_3561" class="t s6_3561">• </span><span id="tr_3561" class="t s3_3561">Initialization of per-thread data structure. The initialization of per-thread data structure must be done serially </span>
<span id="ts_3561" class="t s3_3561">on each logical processor in the system. The sequencing order to start the per-thread initialization between </span>
<span id="tt_3561" class="t s3_3561">different logical processor is arbitrary. But it must observe the following specific detail to satisfy the shared </span>
<span id="tu_3561" class="t s3_3561">nature of specific MSR resources: </span>
<span id="tv_3561" class="t s3_3561">a. </span><span id="tw_3561" class="t s3_3561">Each thread initializes its data structure to indicate that it does not own any MC bank registers. </span>
<span id="tx_3561" class="t s3_3561">b. </span><span id="ty_3561" class="t s3_3561">Each thread examines IA32_MCi_CTL2[30] indicator for each bank to determine if another thread has </span>
<span id="tz_3561" class="t s3_3561">already claimed ownership of that bank. </span>
<span id="t10_3561" class="t s7_3561">• </span><span id="t11_3561" class="t s3_3561">If IA32_MCi_CTL2[30] had been set by another thread. This thread can not own bank </span><span id="t12_3561" class="t s8_3561">i </span><span id="t13_3561" class="t s3_3561">and should </span>
<span id="t14_3561" class="t s3_3561">proceed to step b. and examine the next machine check bank until all of the machine check banks are </span>
<span id="t15_3561" class="t s3_3561">exhausted. </span>
<span id="t16_3561" class="t s7_3561">• </span><span id="t17_3561" class="t s3_3561">If IA32_MCi_CTL2[30] = 0, proceed to step c. </span>
<span id="t18_3561" class="t s3_3561">c. </span><span id="t19_3561" class="t s3_3561">Check whether writing a 1 into IA32_MCi_CTL2[30] can return with 1 on a subsequent read to determine </span>
<span id="t1a_3561" class="t s3_3561">this bank can support CMCI. </span>
<span id="t1b_3561" class="t s7_3561">• </span><span id="t1c_3561" class="t s3_3561">If IA32_MCi_CTL2[30] = 0, this bank does not support CMCI. This thread can not own bank </span><span id="t1d_3561" class="t s8_3561">i </span><span id="t1e_3561" class="t s3_3561">and should </span>
<span id="t1f_3561" class="t s3_3561">proceed to step b. and examine the next machine check bank until all of the machine check banks are </span>
<span id="t1g_3561" class="t s3_3561">exhausted. </span>
<span id="t1h_3561" class="t s7_3561">• </span><span id="t1i_3561" class="t s3_3561">If IA32_MCi_CTL2[30] = 1, modify the per-thread data structure to indicate this thread claims </span>
<span id="t1j_3561" class="t s3_3561">ownership to the MC bank; proceed to initialize the error threshold count (bits 15:0) of that bank as </span>
<span id="t1k_3561" class="t s3_3561">described in Chapter 16, “CMCI Threshold Management”. Then proceed to step b. and examine the next </span>
<span id="t1l_3561" class="t s3_3561">machine check bank until all of the machine check banks are exhausted. </span>
<span id="t1m_3561" class="t s6_3561">• </span><span id="t1n_3561" class="t s3_3561">After the thread has examined all of the machine check banks, it sees if it owns any MC banks to service CMCI. </span>
<span id="t1o_3561" class="t s3_3561">If any bank has been claimed by this thread: </span>
<span id="t1p_3561" class="t s3_3561">— </span><span id="t1q_3561" class="t s3_3561">Ensure that the CMCI interrupt handler has been set up as described in Chapter 16, “CMCI Interrupt </span>
<span id="t1r_3561" class="t s3_3561">Handler”. </span>
<span id="t1s_3561" class="t s3_3561">— </span><span id="t1t_3561" class="t s3_3561">Initialize the CMCI LVT entry, as described in Section 16.5.1, “CMCI Local APIC Interface.” </span>
<span id="t1u_3561" class="t s3_3561">— </span><span id="t1v_3561" class="t s3_3561">Log and clear all of IA32_MCi_Status registers for the banks that this thread owns. This will allow new </span>
<span id="t1w_3561" class="t s3_3561">errors to be logged. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
