[
	{
		"original_line": "parameter real PPOXEDGE = 0.0;", 
		"bug_line": "parameter real PPOXEDGE 0.0;",
		"error_description": "Missing assignment operator '=' between parameter declaration and value"
	},
	{
		"original_line": "parameter real WBGIDL	= 0.0;", 
		"bug_line": "parameter real WBGIDL	= 0.0",
		"error_description": "Missing semicolon at end of parameter declaration"
	},
	{
		"original_line": "	.LK2(LK2), .WK2(WK2), .PK2(PK2), .ADOS(ADOS), .BDOS(BDOS),", 
		"bug_line": "	.LK2(LK2, .WK2(WK2), .PK2(PK2), .ADOS(ADOS), .BDOS(BDOS),",
		"error_description": "Missing closing parenthesis for LK2 parameter assignment, causing subsequent tokens to be parsed as arguments to LK2."
	},
	{
		"original_line": "parameter real WDELTA		= 0.0;", 
		"bug_line": "paramter real WDELTA		= 0.0;",
		"error_description": "Misspelled keyword 'paramter' instead of 'parameter'"
	},
	{
		"original_line": "parameter real NDEPCVLEXP2 = 2.0	from (0:inf);		// Length dependence exponent coefficient of NDEPCV", 
		"bug_line": "parameter real NDEPCVLEXP2 = 2.0	from (0:inf];		// Length dependence exponent coefficient of NDEPCV",
		"error_description": "Mismatched interval delimiters: opening parenthesis '(' requires closing parenthesis ')', but found closing bracket ']' instead."
	},
	{
		"original_line": "parameter real RDWL 	= RSWL;					// Geometrical scaling of RDW (RDSMOD=1)", 
		"bug_line": "parameter real RDWL 	= RSWL					// Geometrical scaling of RDW (RDSMOD=1)",
		"error_description": "Missing semicolon at the end of the parameter declaration statement"
	},
	{
		"original_line": ") rbtBSIM6Inst (d,g,s,b, x,T);", 
		"bug_line": ") rbtBSIM6Inst (d,g,s,b x,T);",
		"error_description": "Missing comma between port connections 'b' and 'x' in the module instance port list. VerilogA requires commas to separate port connections in instantiation lists."
	},
	{
		"original_line": "parameter real PBSWGD 	= PBSWGS;				// Built-in potential for Drain-side gate sidewall junction capacitance", 
		"bug_line": "parameter real PBSWGD 	= PBSWGS				// Built-in potential for Drain-side gate sidewall junction capacitance",
		"error_description": "Missing semicolon at the end of the parameter assignment statement, which is required in VerilogA syntax to terminate declarations."
	},
	{
		"original_line": "parameter real IIT	= 0.0;					// Temperature coefficient for BETA0", 
		"bug_line": "parameter real IIT	= 0.0					// Temperature coefficient for BETA0",
		"error_description": "Missing semicolon at end of parameter declaration, causing syntax error when parsing subsequent parameters"
	},
	{
		"original_line": "parameter real NOIB		= 3.125e+25;", 
		"bug_line": "parameter real NOIB		= 3.125e+25",
		"error_description": "Missing semicolon at end of parameter declaration"
	},
	{
		"original_line": "parameter real DMCI 	= DMCG;					// Distance of Mid-Contact to Isolation [m]", 
		"bug_line": "parameter real DMCI 	= DMCG					// Distance of Mid-Contact to Isolation [m]",
		"error_description": "Missing semicolon at end of parameter declaration"
	},
	{
		"original_line": ".JSWS(JSWS), .JSWD(JSWD), .JSWGS(JSWGS), .JSWGD(JSWGD), .NJS(NJS),", 
		"bug_line": ".JSWS(JSWS), .JSWD(JSWD), .JSWGS(JSWGS); .JSWGD(JSWGD), .NJS(NJS),",
		"error_description": "Invalid semicolon in parameter assignment list; expected comma separator between parameters"
	},
	{
		"original_line": "	.LPSCBE1(LPSCBE1), .WPSCBE1(WPSCBE1), .PPSCBE1(PPSCBE1), .PSCBE2(PSCBE2), .LPSCBE2(LPSCBE2),", 
		"bug_line": "	.LPSCBE1(LPSCBE1), .WPSCBE1(WPSCBE1), .PPSCBE1(PPSCBE1) .PSCBE2(PSCBE2), .LPSCBE2(LPSCBE2),",
		"error_description": "Missing comma between parameter assignments after .PPSCBE1(PPSCBE1), causing syntax error in parameter connection list"
	},
	{
		"original_line": "parameter real UCWLEXP		= 1.0	from (0:inf);			// Width-Length dependence exponent coefficient of UC", 
		"bug_line": "parameter real UCWLEXP		= 1.0	from (0:inf)			// Width-Length dependence exponent coefficient of UC",
		"error_description": "Missing semicolon at end of parameter declaration"
	},
	{
		"original_line": "parameter real XTIS 	= 3.0;					// Source junction current temperature exponent", 
		"bug_line": "parameter real XTIS 	= 3.0					// Source junction current temperature exponent",
		"error_description": "Missing semicolon at the end of parameter declaration"
	},
	{
		"original_line": "        parameter real WPCLMCV		= WPCLM;", 
		"bug_line": "        paramter real WPCLMCV		= WPCLM;",
		"error_description": "Misspelled keyword 'parameter' as 'paramter'"
	},
	{
		"original_line": ".IGBMOD(IGBMOD), .TNOIMOD(TNOIMOD), .SHMOD(SHMOD), .L(L), .LLONG(LLONG),", 
		"bug_line": ".IGBMOD(IGBMOD), .TNOIMOD(TNOIMOD), .SHMOD(SHMOD, .L(L), .LLONG(LLONG),",
		"error_description": "Missing closing parenthesis for SHMOD parameter and missing comma separator between parameters, creating unbalanced parentheses and invalid parameter list syntax"
	},
	{
		"original_line": "parameter real U0L		= 0.0;				// Length dependence coefficient of U0L", 
		"bug_line": "parameter real U0L		: 0.0;				// Length dependence coefficient of U0L",
		"error_description": "Used colon ':' instead of equals '=' for parameter assignment, which is invalid syntax in VerilogA."
	},
	{
		"original_line": ")  rbtCapTransInst (p,n,x,T);", 
		"bug_line": ")  rbtCapTransInst (p,n,x,T)",
		"error_description": "Missing semicolon at end of module instantiation statement"
	},
	{
		"original_line": "parameter real WRDWMIN 	= WRSWMIN;", 
		"bug_line": "parameter real WRDWMIN 	=> WRSWMIN;",
		"error_description": "Used '=>' assignment operator instead of '=' for parameter initialization"
	}
]