{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698714393295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698714393295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 20:06:33 2023 " "Processing started: Mon Oct 30 20:06:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698714393295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698714393295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contador_0_9 -c contador_0_9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off contador_0_9 -c contador_0_9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698714393295 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1698714393641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_0_9_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_0_9_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_0_9_tb-Behavioral " "Found design unit 1: contador_0_9_tb-Behavioral" {  } { { "contador_0_9_tb.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/contadores/contador_0_9/contador_0_9_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698714394064 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_0_9_tb " "Found entity 1: contador_0_9_tb" {  } { { "contador_0_9_tb.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/contadores/contador_0_9/contador_0_9_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698714394064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698714394064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_0_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_0_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_0_9-Behavioral " "Found design unit 1: contador_0_9-Behavioral" {  } { { "contador_0_9.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/contadores/contador_0_9/contador_0_9.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698714394064 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_0_9 " "Found entity 1: contador_0_9" {  } { { "contador_0_9.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/contadores/contador_0_9/contador_0_9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698714394064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698714394064 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contador_0_9 " "Elaborating entity \"contador_0_9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698714394096 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/caminore/documents/quartus files/library/t_flipflop.vhd 2 1 " "Using design file /users/caminore/documents/quartus files/library/t_flipflop.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_flipflop-Behavioral " "Found design unit 1: t_flipflop-Behavioral" {  } { { "t_flipflop.vhd" "" { Text "c:/users/caminore/documents/quartus files/library/t_flipflop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698714394191 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_flipflop " "Found entity 1: t_flipflop" {  } { { "t_flipflop.vhd" "" { Text "c:/users/caminore/documents/quartus files/library/t_flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698714394191 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1698714394191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flipflop t_flipflop:ff0 " "Elaborating entity \"t_flipflop\" for hierarchy \"t_flipflop:ff0\"" {  } { { "contador_0_9.vhd" "ff0" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/contadores/contador_0_9/contador_0_9.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698714394191 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "t_flipflop:ff0\|tmp t_flipflop:ff0\|tmp~_emulated t_flipflop:ff0\|tmp~1 " "Register \"t_flipflop:ff0\|tmp\" is converted into an equivalent circuit using register \"t_flipflop:ff0\|tmp~_emulated\" and latch \"t_flipflop:ff0\|tmp~1\"" {  } { { "t_flipflop.vhd" "" { Text "c:/users/caminore/documents/quartus files/library/t_flipflop.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698714394661 "|contador_0_9|t_flipflop:ff0|tmp"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "t_flipflop:ff1\|tmp t_flipflop:ff1\|tmp~_emulated t_flipflop:ff1\|tmp~1 " "Register \"t_flipflop:ff1\|tmp\" is converted into an equivalent circuit using register \"t_flipflop:ff1\|tmp~_emulated\" and latch \"t_flipflop:ff1\|tmp~1\"" {  } { { "t_flipflop.vhd" "" { Text "c:/users/caminore/documents/quartus files/library/t_flipflop.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698714394661 "|contador_0_9|t_flipflop:ff1|tmp"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "t_flipflop:ff2\|tmp t_flipflop:ff2\|tmp~_emulated t_flipflop:ff2\|tmp~1 " "Register \"t_flipflop:ff2\|tmp\" is converted into an equivalent circuit using register \"t_flipflop:ff2\|tmp~_emulated\" and latch \"t_flipflop:ff2\|tmp~1\"" {  } { { "t_flipflop.vhd" "" { Text "c:/users/caminore/documents/quartus files/library/t_flipflop.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698714394661 "|contador_0_9|t_flipflop:ff2|tmp"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "t_flipflop:ff3\|tmp t_flipflop:ff3\|tmp~_emulated t_flipflop:ff3\|tmp~1 " "Register \"t_flipflop:ff3\|tmp\" is converted into an equivalent circuit using register \"t_flipflop:ff3\|tmp~_emulated\" and latch \"t_flipflop:ff3\|tmp~1\"" {  } { { "t_flipflop.vhd" "" { Text "c:/users/caminore/documents/quartus files/library/t_flipflop.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698714394661 "|contador_0_9|t_flipflop:ff3|tmp"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1698714394661 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698714394960 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698714394960 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698714395069 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698714395069 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698714395069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698714395069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698714395085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 20:06:35 2023 " "Processing ended: Mon Oct 30 20:06:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698714395085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698714395085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698714395085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698714395085 ""}
