# Reading pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi Pro vmap 2020.3 Lib Mapping Utility 2020.07 Jul 13 2020
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vmap 2020.3 Lib Mapping Utility 2020.07 Jul 13 2020
# vmap SmartFusion2 J:/LiberoSoC/Designer/lib/modelsimpro/precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# INFO: Simulation library COREAPB3_LIB already exists
# Model Technology ModelSim Microsemi Pro vmap 2020.3 Lib Mapping Utility 2020.07 Jul 13 2020
# vmap COREAPB3_LIB COREAPB3_LIB 
# Modifying modelsim.ini
# INFO: Simulation library COREUART_LIB already exists
# Model Technology ModelSim Microsemi Pro vmap 2020.3 Lib Mapping Utility 2020.07 Jul 13 2020
# vmap COREUART_LIB COREUART_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vcom 2020.3 Compiler 2020.07 Jul 13 2020
# Start time: 22:39:53 on Mar 11,2021
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/jl/source/repos/hermess/hermess-MicroController/hdl/spi_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity spi_master
# -- Compiling architecture logic of spi_master
# End time: 22:39:54 on Mar 11,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2020.3 Compiler 2020.07 Jul 13 2020
# Start time: 22:39:54 on Mar 11,2021
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/jl/source/repos/hermess/hermess-MicroController/hdl/STAMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity STAMP
# -- Compiling architecture architecture_STAMP of STAMP
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity spi_master
# End time: 22:39:54 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2020.3 Compiler 2020.07 Jul 13 2020
# Start time: 22:39:54 on Mar 11,2021
# vcom -reportprogress 300 -2008 -explicit -work COREAPB3_LIB C:/Users/jl/source/repos/hermess/hermess-MicroController/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package components
# End time: 22:39:54 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2020.3 Compiler 2020.07 Jul 13 2020
# Start time: 22:39:54 on Mar 11,2021
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/jl/source/repos/hermess/hermess-MicroController/stimulus/tes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tes
# -- Compiling architecture behavioral of tes
# End time: 22:39:54 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L presynth -L COREAPB3_LIB -L COREUART_LIB -t 1fs presynth.tes 
# Start time: 22:39:54 on Mar 11,2021
# //  ModelSim Microsemi Pro 2020.3 Jul 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi Pro and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.tes(behavioral)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading presynth.stamp(architecture_stamp)
# Loading presynth.spi_master(logic)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 fs  Iteration: 0  Instance: /tes/STAMP_0
add wave -position insertpoint  \
sim:/tes/STAMP_0/debug \
sim:/tes/STAMP_0/PADDR \
sim:/tes/STAMP_0/PREADY \
sim:/tes/STAMP_0/spi_clock \
sim:/tes/STAMP_0/spi_miso \
sim:/tes/STAMP_0/spi_mosi \
sim:/tes/STAMP_0/spi_dms1_cs \
sim:/tes/STAMP_0/spi_dms2_cs \
sim:/tes/STAMP_0/component_state \
sim:/tes/STAMP_0/apb_spi_finished
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# End time: 01:51:19 on Mar 12,2021, Elapsed time: 3:11:25
# Errors: 0, Warnings: 0
