Analysis & Synthesis report for Tetris
Fri Jun  8 20:10:48 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |game_board|state
 11. State Machine - |game_board|kbdex_ctrl:kbd_ctrl|cmdstate
 12. State Machine - |game_board|kbdex_ctrl:kbd_ctrl|state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_egl1:auto_generated
 19. Parameter Settings for User Entity Instance: vgacon:vga_component
 20. Parameter Settings for User Entity Instance: vgacon:vga_component|vga_pll:divider|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i
 21. Parameter Settings for User Entity Instance: vgacon:vga_component|dual_clock_ram:vgamem
 22. Parameter Settings for User Entity Instance: kbdex_ctrl:kbd_ctrl
 23. Parameter Settings for User Entity Instance: kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl
 24. Parameter Settings for Inferred Entity Instance: vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0
 25. Parameter Settings for Inferred Entity Instance: vgacon:vga_component|lpm_divide:Div1
 26. Parameter Settings for Inferred Entity Instance: vgacon:vga_component|lpm_divide:Div0
 27. altsyncram Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "kbdex_ctrl:kbd_ctrl"
 29. Port Connectivity Checks: "clock_div:clock_component"
 30. Port Connectivity Checks: "vgacon:vga_component"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jun  8 20:10:48 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; Tetris                                      ;
; Top-level Entity Name           ; game_board                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 51                                          ;
; Total pins                      ; 34                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 3,300                                       ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; game_board         ; Tetris             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+-----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                              ; Library ;
+-----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; clock/clock_div.vhd               ; yes             ; User VHDL File               ; /home/ec2014/ra155449/Projeto_MC613/rtl/clock/clock_div.vhd               ;         ;
; keyboard/kbdex_ctrl.vhd           ; yes             ; User VHDL File               ; /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd           ;         ;
; keyboard/ps2_iobase.vhd           ; yes             ; User VHDL File               ; /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/ps2_iobase.vhd           ;         ;
; game_board/game_board.vhd         ; yes             ; User VHDL File               ; /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd         ;         ;
; game_board/vga_pll.vhd            ; yes             ; User Wizard-Generated File   ; /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/vga_pll.vhd            ; vga_pll ;
; game_board/vga_pll/vga_pll_0002.v ; yes             ; User Verilog HDL File        ; /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/vga_pll/vga_pll_0002.v ; vga_pll ;
; game_board/vgacon.vhd             ; yes             ; User VHDL File               ; /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/vgacon.vhd             ; vga_pll ;
; altera_pll.v                      ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/altera_pll.v             ;         ;
; altsyncram.tdf                    ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf           ;         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc    ;         ;
; lpm_mux.inc                       ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/lpm_mux.inc              ;         ;
; lpm_decode.inc                    ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/lpm_decode.inc           ;         ;
; aglobal171.inc                    ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/aglobal171.inc           ;         ;
; a_rdenreg.inc                     ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/a_rdenreg.inc            ;         ;
; altrom.inc                        ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/altrom.inc               ;         ;
; altram.inc                        ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/altram.inc               ;         ;
; altdpram.inc                      ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/altdpram.inc             ;         ;
; db/altsyncram_egl1.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/ec2014/ra155449/Projeto_MC613/rtl/db/altsyncram_egl1.tdf            ;         ;
; lpm_divide.tdf                    ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/lpm_divide.tdf           ;         ;
; abs_divider.inc                   ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/abs_divider.inc          ;         ;
; sign_div_unsign.inc               ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc      ;         ;
; db/lpm_divide_fbm.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/ec2014/ra155449/Projeto_MC613/rtl/db/lpm_divide_fbm.tdf             ;         ;
; db/sign_div_unsign_llh.tdf        ; yes             ; Auto-Generated Megafunction  ; /home/ec2014/ra155449/Projeto_MC613/rtl/db/sign_div_unsign_llh.tdf        ;         ;
; db/alt_u_div_gve.tdf              ; yes             ; Auto-Generated Megafunction  ; /home/ec2014/ra155449/Projeto_MC613/rtl/db/alt_u_div_gve.tdf              ;         ;
; db/lpm_divide_ebm.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/ec2014/ra155449/Projeto_MC613/rtl/db/lpm_divide_ebm.tdf             ;         ;
; db/sign_div_unsign_klh.tdf        ; yes             ; Auto-Generated Megafunction  ; /home/ec2014/ra155449/Projeto_MC613/rtl/db/sign_div_unsign_klh.tdf        ;         ;
; db/alt_u_div_eve.tdf              ; yes             ; Auto-Generated Megafunction  ; /home/ec2014/ra155449/Projeto_MC613/rtl/db/alt_u_div_eve.tdf              ;         ;
+-----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 120                                                                                                   ;
;                                             ;                                                                                                       ;
; Combinational ALUT usage for logic          ; 213                                                                                                   ;
;     -- 7 input functions                    ; 1                                                                                                     ;
;     -- 6 input functions                    ; 22                                                                                                    ;
;     -- 5 input functions                    ; 22                                                                                                    ;
;     -- 4 input functions                    ; 29                                                                                                    ;
;     -- <=3 input functions                  ; 139                                                                                                   ;
;                                             ;                                                                                                       ;
; Dedicated logic registers                   ; 51                                                                                                    ;
;                                             ;                                                                                                       ;
; I/O pins                                    ; 34                                                                                                    ;
; Total MLAB memory bits                      ; 0                                                                                                     ;
; Total block memory bits                     ; 3300                                                                                                  ;
;                                             ;                                                                                                       ;
; Total DSP Blocks                            ; 3                                                                                                     ;
;                                             ;                                                                                                       ;
; Total PLLs                                  ; 1                                                                                                     ;
;     -- PLLs                                 ; 1                                                                                                     ;
;                                             ;                                                                                                       ;
; Maximum fan-out node                        ; vgacon:vga_component|vga_pll:divider|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 45                                                                                                    ;
; Total fan-out                               ; 891                                                                                                   ;
; Average fan-out                             ; 2.61                                                                                                  ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                           ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                              ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |game_board                                  ; 213 (38)            ; 51 (11)                   ; 3300              ; 3          ; 34   ; 0            ; |game_board                                                                                                                      ; game_board          ; work         ;
;    |vgacon:vga_component|                    ; 175 (35)            ; 40 (40)                   ; 3300              ; 1          ; 0    ; 0            ; |game_board|vgacon:vga_component                                                                                                 ; vgacon              ; vga_pll      ;
;       |dual_clock_ram:vgamem|                ; 0 (0)               ; 0 (0)                     ; 3300              ; 0          ; 0    ; 0            ; |game_board|vgacon:vga_component|dual_clock_ram:vgamem                                                                           ; dual_clock_ram      ; vga_pll      ;
;          |altsyncram:ram_block_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 3300              ; 0          ; 0    ; 0            ; |game_board|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0                                                ; altsyncram          ; work         ;
;             |altsyncram_egl1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3300              ; 0          ; 0    ; 0            ; |game_board|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_egl1:auto_generated                 ; altsyncram_egl1     ; work         ;
;       |lpm_divide:Div0|                      ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_board|vgacon:vga_component|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_ebm:auto_generated|     ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_board|vgacon:vga_component|lpm_divide:Div0|lpm_divide_ebm:auto_generated                                                   ; lpm_divide_ebm      ; work         ;
;             |sign_div_unsign_klh:divider|    ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_board|vgacon:vga_component|lpm_divide:Div0|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh ; work         ;
;                |alt_u_div_eve:divider|       ; 71 (71)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_board|vgacon:vga_component|lpm_divide:Div0|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider ; alt_u_div_eve       ; work         ;
;       |lpm_divide:Div1|                      ; 69 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_board|vgacon:vga_component|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_fbm:auto_generated|     ; 69 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_board|vgacon:vga_component|lpm_divide:Div1|lpm_divide_fbm:auto_generated                                                   ; lpm_divide_fbm      ; work         ;
;             |sign_div_unsign_llh:divider|    ; 69 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_board|vgacon:vga_component|lpm_divide:Div1|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider                       ; sign_div_unsign_llh ; work         ;
;                |alt_u_div_gve:divider|       ; 69 (69)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_board|vgacon:vga_component|lpm_divide:Div1|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider ; alt_u_div_gve       ; work         ;
;       |vga_pll:divider|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_board|vgacon:vga_component|vga_pll:divider                                                                                 ; vga_pll             ; vga_pll      ;
;          |vga_pll_0002:vga_pll_inst|         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_board|vgacon:vga_component|vga_pll:divider|vga_pll_0002:vga_pll_inst                                                       ; vga_pll_0002        ; vga_pll      ;
;             |altera_pll:altera_pll_i|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_board|vgacon:vga_component|vga_pll:divider|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i                               ; altera_pll          ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_egl1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1100         ; 3            ; 1100         ; 3            ; 3300 ; None ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |game_board|state                                                                          ;
+-----------------+------------+-----------------+----------------+------------+------------+----------------+
; Name            ; state.DRAW ; state.NEW_PIECE ; state.COLISION ; state.MOVE ; state.MENU ; state.NEW_GAME ;
+-----------------+------------+-----------------+----------------+------------+------------+----------------+
; state.NEW_GAME  ; 0          ; 0               ; 0              ; 0          ; 0          ; 0              ;
; state.MENU      ; 0          ; 0               ; 0              ; 0          ; 1          ; 1              ;
; state.MOVE      ; 0          ; 0               ; 0              ; 1          ; 0          ; 1              ;
; state.COLISION  ; 0          ; 0               ; 1              ; 0          ; 0          ; 1              ;
; state.NEW_PIECE ; 0          ; 1               ; 0              ; 0          ; 0          ; 1              ;
; state.DRAW      ; 1          ; 0               ; 0              ; 0          ; 0          ; 1              ;
+-----------------+------------+-----------------+----------------+------------+------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |game_board|kbdex_ctrl:kbd_ctrl|cmdstate                                                                                             ;
+--------------------+----------------+-------------------+------------------+--------------------+------------------+---------------+-----------------+
; Name               ; cmdstate.CLEAR ; cmdstate.WAITACK1 ; cmdstate.SENDVAL ; cmdstate.SETLIGHTS ; cmdstate.WAITACK ; cmdstate.SEND ; cmdstate.SETCMD ;
+--------------------+----------------+-------------------+------------------+--------------------+------------------+---------------+-----------------+
; cmdstate.SETCMD    ; 0              ; 0                 ; 0                ; 0                  ; 0                ; 0             ; 0               ;
; cmdstate.SEND      ; 0              ; 0                 ; 0                ; 0                  ; 0                ; 1             ; 1               ;
; cmdstate.WAITACK   ; 0              ; 0                 ; 0                ; 0                  ; 1                ; 0             ; 1               ;
; cmdstate.SETLIGHTS ; 0              ; 0                 ; 0                ; 1                  ; 0                ; 0             ; 1               ;
; cmdstate.SENDVAL   ; 0              ; 0                 ; 1                ; 0                  ; 0                ; 0             ; 1               ;
; cmdstate.WAITACK1  ; 0              ; 1                 ; 0                ; 0                  ; 0                ; 0             ; 1               ;
; cmdstate.CLEAR     ; 1              ; 0                 ; 0                ; 0                  ; 0                ; 0             ; 1               ;
+--------------------+----------------+-------------------+------------------+--------------------+------------------+---------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |game_board|kbdex_ctrl:kbd_ctrl|state                                                                        ;
+---------------+-------------+------------+------------+---------------+------------+--------------+-------------+------------+
; Name          ; state.CLRDP ; state.EXT1 ; state.EXT0 ; state.RELEASE ; state.CODE ; state.DECODE ; state.FETCH ; state.IDLE ;
+---------------+-------------+------------+------------+---------------+------------+--------------+-------------+------------+
; state.IDLE    ; 0           ; 0          ; 0          ; 0             ; 0          ; 0            ; 0           ; 0          ;
; state.FETCH   ; 0           ; 0          ; 0          ; 0             ; 0          ; 0            ; 1           ; 1          ;
; state.DECODE  ; 0           ; 0          ; 0          ; 0             ; 0          ; 1            ; 0           ; 1          ;
; state.CODE    ; 0           ; 0          ; 0          ; 0             ; 1          ; 0            ; 0           ; 1          ;
; state.RELEASE ; 0           ; 0          ; 0          ; 1             ; 0          ; 0            ; 0           ; 1          ;
; state.EXT0    ; 0           ; 0          ; 1          ; 0             ; 0          ; 0            ; 0           ; 1          ;
; state.EXT1    ; 0           ; 1          ; 0          ; 0             ; 0          ; 0            ; 0           ; 1          ;
; state.CLRDP   ; 1           ; 0          ; 0          ; 0             ; 0          ; 0            ; 0           ; 1          ;
+---------------+-------------+------------+------------+---------------+------------+--------------+-------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                         ;
+--------------------------------------------------------------+---------------------------------------------+
; Register name                                                ; Reason for Removal                          ;
+--------------------------------------------------------------+---------------------------------------------+
; kbdex_ctrl:kbd_ctrl|sigsending                               ; Lost fanout                                 ;
; kbdex_ctrl:kbd_ctrl|hdata[4]                                 ; Stuck at GND due to stuck port data_in      ;
; kbdex_ctrl:kbd_ctrl|newdata                                  ; Stuck at GND due to stuck port clear        ;
; kbdex_ctrl:kbd_ctrl|siguplights                              ; Stuck at GND due to stuck port clear        ;
; kbdex_ctrl:kbd_ctrl|sigsend                                  ; Stuck at GND due to stuck port clear        ;
; kbdex_ctrl:kbd_ctrl|fetchdata[0..7]                          ; Stuck at GND due to stuck port clear        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|fcount[0..8]         ; Stuck at GND due to stuck port clear        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|rcount[1..8]         ; Stuck at GND due to stuck port clear        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigtrigger           ; Stuck at GND due to stuck port clear        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[1..3] ; Stuck at GND due to stuck port clear        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|parchecked           ; Stuck at GND due to stuck port clear        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending           ; Stuck at GND due to stuck port clear        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[0..19]      ; Stuck at GND due to stuck port clear        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|send_rdy             ; Stuck at VCC due to stuck port preset       ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|hdata[0..7]          ; Stuck at GND due to stuck port clear        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[1..12]         ; Stuck at GND due to stuck port clear        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigclkreleased       ; Lost fanout                                 ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsendend           ; Stuck at GND due to stuck port clock        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigclkheld           ; Stuck at GND due to stuck port clear        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[0..3]   ; Stuck at GND due to stuck port clock        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_data~reg0        ; Stuck at GND due to stuck port clock        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_data~en          ; Stuck at GND due to stuck port clear        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_clk~reg0         ; Stuck at GND due to stuck port clock_enable ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_clk~en           ; Stuck at GND due to stuck port clear        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[0]             ; Stuck at GND due to stuck port clear        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[0..7]          ; Stuck at GND due to stuck port clear        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[0]    ; Stuck at GND due to stuck port clear        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|rcount[0]            ; Stuck at GND due to stuck port clear        ;
; kbdex_ctrl:kbd_ctrl|laststate[1,2]                           ; Lost fanout                                 ;
; kbdex_ctrl:kbd_ctrl|hdata[5..7]                              ; Lost fanout                                 ;
; kbdex_ctrl:kbd_ctrl|laststate[0]                             ; Lost fanout                                 ;
; kbdex_ctrl:kbd_ctrl|hdata[0..3]                              ; Lost fanout                                 ;
; state.NEW_GAME                                               ; Lost fanout                                 ;
; state.MENU                                                   ; Lost fanout                                 ;
; state.MOVE                                                   ; Lost fanout                                 ;
; state.COLISION                                               ; Lost fanout                                 ;
; state.NEW_PIECE                                              ; Lost fanout                                 ;
; state.DRAW                                                   ; Lost fanout                                 ;
; kbdex_ctrl:kbd_ctrl|state.IDLE                               ; Lost fanout                                 ;
; kbdex_ctrl:kbd_ctrl|state.RELEASE                            ; Lost fanout                                 ;
; kbdex_ctrl:kbd_ctrl|state.EXT0                               ; Lost fanout                                 ;
; kbdex_ctrl:kbd_ctrl|state.EXT1                               ; Lost fanout                                 ;
; kbdex_ctrl:kbd_ctrl|state.CLRDP                              ; Lost fanout                                 ;
; kbdex_ctrl:kbd_ctrl|state.CODE                               ; Lost fanout                                 ;
; kbdex_ctrl:kbd_ctrl|state.DECODE                             ; Lost fanout                                 ;
; kbdex_ctrl:kbd_ctrl|state.FETCH                              ; Lost fanout                                 ;
; kbdex_ctrl:kbd_ctrl|cmdstate.SETLIGHTS                       ; Lost fanout                                 ;
; kbdex_ctrl:kbd_ctrl|cmdstate.SETCMD                          ; Stuck at GND due to stuck port clear        ;
; kbdex_ctrl:kbd_ctrl|cmdstate.SEND                            ; Stuck at GND due to stuck port clear        ;
; kbdex_ctrl:kbd_ctrl|cmdstate.WAITACK                         ; Stuck at GND due to stuck port clear        ;
; kbdex_ctrl:kbd_ctrl|cmdstate.SENDVAL                         ; Stuck at GND due to stuck port clear        ;
; kbdex_ctrl:kbd_ctrl|cmdstate.WAITACK1                        ; Stuck at GND due to stuck port clear        ;
; kbdex_ctrl:kbd_ctrl|cmdstate.CLEAR                           ; Stuck at GND due to stuck port clear        ;
; clock_div:clock_component|temp2                              ; Lost fanout                                 ;
; clock_div:clock_component|count2[0..31]                      ; Lost fanout                                 ;
; Total Number of Removed Registers = 163                      ;                                             ;
+--------------------------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                       ;
+----------------------------------------------------+---------------------------+----------------------------------------------------------------------------------+
; Register name                                      ; Reason for Removal        ; Registers Removed due to This Register                                           ;
+----------------------------------------------------+---------------------------+----------------------------------------------------------------------------------+
; kbdex_ctrl:kbd_ctrl|siguplights                    ; Stuck at GND              ; kbdex_ctrl:kbd_ctrl|sigsend, kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending, ;
;                                                    ; due to stuck port clear   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[19],                            ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[18],                            ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[17],                            ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[16],                            ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[15],                            ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[14],                            ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[13],                            ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[12],                            ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[11],                            ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[10],                            ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[9],                             ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[8],                             ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[7],                             ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[6],                             ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[5],                             ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[4],                             ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[3],                             ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[2],                             ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[1],                             ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[0],                             ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|send_rdy,                                ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|hdata[7],                                ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|hdata[6],                                ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|hdata[5],                                ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|hdata[3],                                ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|hdata[2],                                ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|hdata[1],                                ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|hdata[0],                                ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[12],                               ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[11],                               ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10],                               ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[9],                                ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[8],                                ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[7],                                ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[6],                                ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[5],                                ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[4],                                ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[3],                                ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[2],                                ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[1],                                ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigclkreleased,                          ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_clk~reg0,                            ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_clk~en,                              ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[0],                                ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|rcount[0],                               ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|laststate[2], kbdex_ctrl:kbd_ctrl|laststate[1],              ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|hdata[7], kbdex_ctrl:kbd_ctrl|hdata[6],                      ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|hdata[5], kbdex_ctrl:kbd_ctrl|laststate[0],                  ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|hdata[3], kbdex_ctrl:kbd_ctrl|hdata[2],                      ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|hdata[1], kbdex_ctrl:kbd_ctrl|hdata[0]                       ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigtrigger ; Stuck at GND              ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[3],                       ;
;                                                    ; due to stuck port clear   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[2],                       ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[1],                       ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|parchecked,                              ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsendend,                              ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[3],                         ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[2],                         ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[1],                         ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[0],                         ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_data~reg0,                           ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_data~en,                             ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[0],                                ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[1],                                ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[2],                                ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[3],                                ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[4],                                ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[5],                                ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[6],                                ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[7],                                ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[0]                        ;
; state.NEW_GAME                                     ; Lost Fanouts              ; clock_div:clock_component|temp2, clock_div:clock_component|count2[0],            ;
;                                                    ;                           ; clock_div:clock_component|count2[5], clock_div:clock_component|count2[10],       ;
;                                                    ;                           ; clock_div:clock_component|count2[11], clock_div:clock_component|count2[12],      ;
;                                                    ;                           ; clock_div:clock_component|count2[13], clock_div:clock_component|count2[15],      ;
;                                                    ;                           ; clock_div:clock_component|count2[17], clock_div:clock_component|count2[18],      ;
;                                                    ;                           ; clock_div:clock_component|count2[4], clock_div:clock_component|count2[1],        ;
;                                                    ;                           ; clock_div:clock_component|count2[2], clock_div:clock_component|count2[3],        ;
;                                                    ;                           ; clock_div:clock_component|count2[26], clock_div:clock_component|count2[28],      ;
;                                                    ;                           ; clock_div:clock_component|count2[29]                                             ;
; clock_div:clock_component|count2[31]               ; Lost Fanouts              ; clock_div:clock_component|count2[9], clock_div:clock_component|count2[8],        ;
;                                                    ;                           ; clock_div:clock_component|count2[7], clock_div:clock_component|count2[6],        ;
;                                                    ;                           ; clock_div:clock_component|count2[30], clock_div:clock_component|count2[14],      ;
;                                                    ;                           ; clock_div:clock_component|count2[16], clock_div:clock_component|count2[22],      ;
;                                                    ;                           ; clock_div:clock_component|count2[24], clock_div:clock_component|count2[25],      ;
;                                                    ;                           ; clock_div:clock_component|count2[27]                                             ;
; kbdex_ctrl:kbd_ctrl|newdata                        ; Stuck at GND              ; kbdex_ctrl:kbd_ctrl|fetchdata[0], kbdex_ctrl:kbd_ctrl|fetchdata[1],              ;
;                                                    ; due to stuck port clear   ; kbdex_ctrl:kbd_ctrl|fetchdata[2], kbdex_ctrl:kbd_ctrl|fetchdata[3],              ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|fetchdata[4], kbdex_ctrl:kbd_ctrl|fetchdata[5],              ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|fetchdata[6], kbdex_ctrl:kbd_ctrl|fetchdata[7]               ;
; kbdex_ctrl:kbd_ctrl|state.IDLE                     ; Lost Fanouts              ; kbdex_ctrl:kbd_ctrl|state.CODE, kbdex_ctrl:kbd_ctrl|state.DECODE,                ;
;                                                    ;                           ; kbdex_ctrl:kbd_ctrl|state.FETCH                                                  ;
; kbdex_ctrl:kbd_ctrl|cmdstate.SETCMD                ; Stuck at GND              ; kbdex_ctrl:kbd_ctrl|cmdstate.SEND, kbdex_ctrl:kbd_ctrl|cmdstate.WAITACK          ;
;                                                    ; due to stuck port clear   ;                                                                                  ;
; kbdex_ctrl:kbd_ctrl|hdata[4]                       ; Stuck at GND              ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|hdata[4]                                 ;
;                                                    ; due to stuck port data_in ;                                                                                  ;
; kbdex_ctrl:kbd_ctrl|cmdstate.SENDVAL               ; Stuck at GND              ; kbdex_ctrl:kbd_ctrl|cmdstate.WAITACK1                                            ;
;                                                    ; due to stuck port clear   ;                                                                                  ;
+----------------------------------------------------+---------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 51    ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 40    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 14    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                  ;
+-----------------------------------------------------------+------------------------------------------------------------+------+
; Register Name                                             ; Megafunction                                               ; Type ;
+-----------------------------------------------------------+------------------------------------------------------------+------+
; vgacon:vga_component|dual_clock_ram:vgamem|data_out[0..2] ; vgacon:vga_component|dual_clock_ram:vgamem|ram_block_rtl_0 ; RAM  ;
+-----------------------------------------------------------+------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |game_board|kbdex_ctrl:kbd_ctrl|Selector9 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_egl1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgacon:vga_component ;
+-----------------+-------+-----------------------------------------+
; Parameter Name  ; Value ; Type                                    ;
+-----------------+-------+-----------------------------------------+
; num_horz_pixels ; 50    ; Signed Integer                          ;
; num_vert_pixels ; 22    ; Signed Integer                          ;
+-----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgacon:vga_component|vga_pll:divider|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                ;
+--------------------------------------+------------------------+---------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                              ;
; fractional_vco_multiplier            ; false                  ; String                                                              ;
; pll_type                             ; General                ; String                                                              ;
; pll_subtype                          ; General                ; String                                                              ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                      ;
; operation_mode                       ; direct                 ; String                                                              ;
; deserialization_factor               ; 4                      ; Signed Integer                                                      ;
; data_rate                            ; 0                      ; Signed Integer                                                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                      ;
; output_clock_frequency0              ; 25.175644 MHz          ; String                                                              ;
; phase_shift0                         ; 0 ps                   ; String                                                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                              ;
; phase_shift1                         ; 0 ps                   ; String                                                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                              ;
; phase_shift2                         ; 0 ps                   ; String                                                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                              ;
; phase_shift3                         ; 0 ps                   ; String                                                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                              ;
; phase_shift4                         ; 0 ps                   ; String                                                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                              ;
; phase_shift5                         ; 0 ps                   ; String                                                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                              ;
; phase_shift6                         ; 0 ps                   ; String                                                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                              ;
; phase_shift7                         ; 0 ps                   ; String                                                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                              ;
; phase_shift8                         ; 0 ps                   ; String                                                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                              ;
; phase_shift9                         ; 0 ps                   ; String                                                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                              ;
; phase_shift10                        ; 0 ps                   ; String                                                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                              ;
; phase_shift11                        ; 0 ps                   ; String                                                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                              ;
; phase_shift12                        ; 0 ps                   ; String                                                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                              ;
; phase_shift13                        ; 0 ps                   ; String                                                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                              ;
; phase_shift14                        ; 0 ps                   ; String                                                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                              ;
; phase_shift15                        ; 0 ps                   ; String                                                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                              ;
; phase_shift16                        ; 0 ps                   ; String                                                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                              ;
; phase_shift17                        ; 0 ps                   ; String                                                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                      ;
; clock_name_0                         ;                        ; String                                                              ;
; clock_name_1                         ;                        ; String                                                              ;
; clock_name_2                         ;                        ; String                                                              ;
; clock_name_3                         ;                        ; String                                                              ;
; clock_name_4                         ;                        ; String                                                              ;
; clock_name_5                         ;                        ; String                                                              ;
; clock_name_6                         ;                        ; String                                                              ;
; clock_name_7                         ;                        ; String                                                              ;
; clock_name_8                         ;                        ; String                                                              ;
; clock_name_global_0                  ; false                  ; String                                                              ;
; clock_name_global_1                  ; false                  ; String                                                              ;
; clock_name_global_2                  ; false                  ; String                                                              ;
; clock_name_global_3                  ; false                  ; String                                                              ;
; clock_name_global_4                  ; false                  ; String                                                              ;
; clock_name_global_5                  ; false                  ; String                                                              ;
; clock_name_global_6                  ; false                  ; String                                                              ;
; clock_name_global_7                  ; false                  ; String                                                              ;
; clock_name_global_8                  ; false                  ; String                                                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                      ;
; m_cnt_bypass_en                      ; false                  ; String                                                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                      ;
; n_cnt_bypass_en                      ; false                  ; String                                                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en0                     ; false                  ; String                                                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en1                     ; false                  ; String                                                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en2                     ; false                  ; String                                                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en3                     ; false                  ; String                                                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en4                     ; false                  ; String                                                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en5                     ; false                  ; String                                                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en6                     ; false                  ; String                                                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en7                     ; false                  ; String                                                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en8                     ; false                  ; String                                                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en9                     ; false                  ; String                                                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en10                    ; false                  ; String                                                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en11                    ; false                  ; String                                                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en12                    ; false                  ; String                                                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en13                    ; false                  ; String                                                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en14                    ; false                  ; String                                                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en15                    ; false                  ; String                                                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en16                    ; false                  ; String                                                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en17                    ; false                  ; String                                                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                      ;
; pll_slf_rst                          ; false                  ; String                                                              ;
; pll_bw_sel                           ; low                    ; String                                                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                              ;
; mimic_fbclk_type                     ; gclk                   ; String                                                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                              ;
+--------------------------------------+------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgacon:vga_component|dual_clock_ram:vgamem ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; memsize        ; 1100  ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: kbdex_ctrl:kbd_ctrl ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; clkfreq        ; 50000 ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; clkfreq        ; 50000 ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 3                    ; Untyped                                                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                    ;
; NUMWORDS_A                         ; 1100                 ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 3                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                    ;
; NUMWORDS_B                         ; 1100                 ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; vga_mem.mif          ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_egl1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vgacon:vga_component|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                     ;
; LPM_WIDTHD             ; 5              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_fbm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vgacon:vga_component|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_ebm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                     ;
; Entity Instance                           ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 3                                                                     ;
;     -- NUMWORDS_A                         ; 1100                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 3                                                                     ;
;     -- NUMWORDS_B                         ; 1100                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "kbdex_ctrl:kbd_ctrl"                                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; en       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; resetn   ; Input  ; Info     ; Stuck at GND                                                                        ;
; key_on   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; key_code ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div:clock_component"                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; clock_hz ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "vgacon:vga_component" ;
+--------------+-------+----------+----------------+
; Port         ; Type  ; Severity ; Details        ;
+--------------+-------+----------+----------------+
; write_enable ; Input ; Info     ; Stuck at VCC   ;
+--------------+-------+----------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 51                          ;
;     CLR               ; 20                          ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 4                           ;
;     ENA CLR SCLR      ; 10                          ;
;     plain             ; 7                           ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 215                         ;
;     arith             ; 103                         ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 44                          ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 24                          ;
;         4 data inputs ; 13                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 106                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 29                          ;
;         3 data inputs ; 13                          ;
;         4 data inputs ; 16                          ;
;         5 data inputs ; 22                          ;
;         6 data inputs ; 22                          ;
;     shared            ; 5                           ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 34                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 3                           ;
;                       ;                             ;
; Max LUT depth         ; 13.40                       ;
; Average LUT depth     ; 6.67                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Jun  8 20:10:36 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Tetris -c Tetris
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file clock/clock_div.vhd
    Info (12022): Found design unit 1: clock_div-behavioral File: /home/ec2014/ra155449/Projeto_MC613/rtl/clock/clock_div.vhd Line: 13
    Info (12023): Found entity 1: clock_div File: /home/ec2014/ra155449/Projeto_MC613/rtl/clock/clock_div.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file create_piece/create_piece.vhd
    Info (12022): Found design unit 1: create_piece-rtl File: /home/ec2014/ra155449/Projeto_MC613/rtl/create_piece/create_piece.vhd Line: 14
    Info (12023): Found entity 1: create_piece File: /home/ec2014/ra155449/Projeto_MC613/rtl/create_piece/create_piece.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file menu/menu.vhd
    Info (12022): Found design unit 1: menu-rtl File: /home/ec2014/ra155449/Projeto_MC613/rtl/menu/menu.vhd Line: 15
    Info (12023): Found entity 1: menu File: /home/ec2014/ra155449/Projeto_MC613/rtl/menu/menu.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file keyboard/kbdex_ctrl.vhd
    Info (12022): Found design unit 1: kbdex_ctrl-rtl File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 63
    Info (12023): Found entity 1: kbdex_ctrl File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file keyboard/ps2_iobase.vhd
    Info (12022): Found design unit 1: ps2_iobase-rtl File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/ps2_iobase.vhd Line: 41
    Info (12023): Found entity 1: ps2_iobase File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/ps2_iobase.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file mov_piece/mov_piece.vhd
    Info (12022): Found design unit 1: mov_piece-rtl File: /home/ec2014/ra155449/Projeto_MC613/rtl/mov_piece/mov_piece.vhd Line: 16
    Info (12023): Found entity 1: mov_piece File: /home/ec2014/ra155449/Projeto_MC613/rtl/mov_piece/mov_piece.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file game_board/game_board.vhd
    Info (12022): Found design unit 1: game_board-behavior File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 19
    Info (12023): Found entity 1: game_board File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file game_board/vga_pll.vhd
    Info (12022): Found design unit 1: vga_pll-rtl File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/vga_pll.vhd Line: 19
    Info (12023): Found entity 1: vga_pll File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/vga_pll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file game_board/vga_pll/vga_pll_0002.v
    Info (12023): Found entity 1: vga_pll_0002 File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/vga_pll/vga_pll_0002.v Line: 2
Info (12021): Found 4 design units, including 2 entities, in source file game_board/vgacon.vhd
    Info (12022): Found design unit 1: vgacon-behav File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/vgacon.vhd Line: 96
    Info (12022): Found design unit 2: dual_clock_ram-behav File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/vgacon.vhd Line: 269
    Info (12023): Found entity 1: vgacon File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/vgacon.vhd Line: 75
    Info (12023): Found entity 2: dual_clock_ram File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/vgacon.vhd Line: 256
Info (12127): Elaborating entity "game_board" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at game_board.vhd(120): used implicit default value for signal "START_GAME" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 120
Warning (10541): VHDL Signal Declaration warning at game_board.vhd(121): used implicit default value for signal "CLASH" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 121
Warning (10541): VHDL Signal Declaration warning at game_board.vhd(123): used implicit default value for signal "lights" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 123
Warning (10036): Verilog HDL or VHDL warning at game_board.vhd(123): object "key_on" assigned a value but never read File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 123
Warning (10036): Verilog HDL or VHDL warning at game_board.vhd(124): object "key_code" assigned a value but never read File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 124
Warning (10036): Verilog HDL or VHDL warning at game_board.vhd(127): object "state" assigned a value but never read File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 127
Warning (10492): VHDL Process Statement warning at game_board.vhd(237): signal "NEXT_STATE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 237
Warning (10873): Using initial value X (don't care) for net "pos_color[0..18]" at game_board.vhd(87) File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 87
Warning (10873): Using initial value X (don't care) for net "pos_color[31..68]" at game_board.vhd(87) File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 87
Warning (10873): Using initial value X (don't care) for net "pos_color[81..118]" at game_board.vhd(87) File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 87
Warning (10873): Using initial value X (don't care) for net "pos_color[131..168]" at game_board.vhd(87) File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 87
Warning (10873): Using initial value X (don't care) for net "pos_color[181..218]" at game_board.vhd(87) File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 87
Warning (10873): Using initial value X (don't care) for net "pos_color[231..268]" at game_board.vhd(87) File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 87
Warning (10873): Using initial value X (don't care) for net "pos_color[281..318]" at game_board.vhd(87) File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 87
Warning (10873): Using initial value X (don't care) for net "pos_color[331..368]" at game_board.vhd(87) File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 87
Warning (10873): Using initial value X (don't care) for net "pos_color[381..418]" at game_board.vhd(87) File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 87
Warning (10873): Using initial value X (don't care) for net "pos_color[431..468]" at game_board.vhd(87) File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 87
Warning (10873): Using initial value X (don't care) for net "pos_color[481..518]" at game_board.vhd(87) File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 87
Warning (10873): Using initial value X (don't care) for net "pos_color[531..568]" at game_board.vhd(87) File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 87
Warning (10873): Using initial value X (don't care) for net "pos_color[581..618]" at game_board.vhd(87) File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 87
Warning (10873): Using initial value X (don't care) for net "pos_color[631..668]" at game_board.vhd(87) File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 87
Warning (10873): Using initial value X (don't care) for net "pos_color[681..718]" at game_board.vhd(87) File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 87
Warning (10873): Using initial value X (don't care) for net "pos_color[731..768]" at game_board.vhd(87) File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 87
Warning (10873): Using initial value X (don't care) for net "pos_color[781..818]" at game_board.vhd(87) File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 87
Warning (10873): Using initial value X (don't care) for net "pos_color[831..868]" at game_board.vhd(87) File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 87
Warning (10873): Using initial value X (don't care) for net "pos_color[881..918]" at game_board.vhd(87) File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 87
Warning (10873): Using initial value X (don't care) for net "pos_color[931..968]" at game_board.vhd(87) File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 87
Warning (10873): Using initial value X (don't care) for net "pos_color[981..1018]" at game_board.vhd(87) File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 87
Warning (10873): Using initial value X (don't care) for net "pos_color[1031..1068]" at game_board.vhd(87) File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 87
Warning (10873): Using initial value X (don't care) for net "pos_color[1081..1099]" at game_board.vhd(87) File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 87
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "piece" into its bus
Info (12128): Elaborating entity "vgacon" for hierarchy "vgacon:vga_component" File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 135
Info (12128): Elaborating entity "vga_pll" for hierarchy "vgacon:vga_component|vga_pll:divider" File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/vgacon.vhd Line: 118
Info (12128): Elaborating entity "vga_pll_0002" for hierarchy "vgacon:vga_component|vga_pll:divider|vga_pll_0002:vga_pll_inst" File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/vga_pll.vhd Line: 31
Info (12128): Elaborating entity "altera_pll" for hierarchy "vgacon:vga_component|vga_pll:divider|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/vga_pll/vga_pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "vgacon:vga_component|vga_pll:divider|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/vga_pll/vga_pll_0002.v Line: 85
Info (12133): Instantiated megafunction "vgacon:vga_component|vga_pll:divider|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/vga_pll/vga_pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.175644 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "dual_clock_ram" for hierarchy "vgacon:vga_component|dual_clock_ram:vgamem" File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/vgacon.vhd Line: 124
Info (12128): Elaborating entity "clock_div" for hierarchy "clock_div:clock_component" File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 157
Info (12128): Elaborating entity "kbdex_ctrl" for hierarchy "kbdex_ctrl:kbd_ctrl" File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 162
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(125): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 125
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(148): signal "fetchdata" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 148
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(150): signal "fetchdata" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 150
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(152): signal "fetchdata" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 152
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(203): signal "sigfetch" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 203
Warning (10631): VHDL Process Statement warning at kbdex_ctrl.vhd(212): inferring latch(es) for signal or variable "selE0", which holds its previous value in one or more paths through the process File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 212
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(237): signal "key0en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 237
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(247): signal "key1en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 247
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(257): signal "key2en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 257
Warning (10631): VHDL Process Statement warning at kbdex_ctrl.vhd(266): inferring latch(es) for signal or variable "relbt", which holds its previous value in one or more paths through the process File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 266
Warning (10631): VHDL Process Statement warning at kbdex_ctrl.vhd(276): inferring latch(es) for signal or variable "selbt", which holds its previous value in one or more paths through the process File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 276
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 293
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal "key0code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 293
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal "key1code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 293
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(294): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 294
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(294): signal "key2code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 294
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(295): signal "key0code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 295
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(297): signal "key1code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 297
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(299): signal "key2code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 299
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(306): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 306
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(307): signal "key0code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 307
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(309): signal "key1code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 309
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(311): signal "key2code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 311
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(314): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 314
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(315): signal "key0code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 315
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(317): signal "key1code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 317
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(319): signal "key2code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 319
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(324): signal "key0code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 324
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(324): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 324
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(326): signal "key1code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 326
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(326): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 326
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(328): signal "key2code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 328
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(328): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 328
Info (10041): Inferred latch for "selbt" at kbdex_ctrl.vhd(276) File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 276
Info (10041): Inferred latch for "relbt" at kbdex_ctrl.vhd(266) File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 266
Info (10041): Inferred latch for "selE0" at kbdex_ctrl.vhd(212) File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 212
Info (12128): Elaborating entity "ps2_iobase" for hierarchy "kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl" File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd Line: 114
Warning (10492): VHDL Process Statement warning at ps2_iobase.vhd(161): signal "sigsending" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2014/ra155449/Projeto_MC613/rtl/keyboard/ps2_iobase.vhd Line: 161
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vgacon:vga_component|dual_clock_ram:vgamem|ram_block_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 1100
        Info (286033): Parameter WIDTH_B set to 3
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 1100
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to vga_mem.mif
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vgacon:vga_component|Div1" File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/vgacon.vhd Line: 230
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vgacon:vga_component|Div0" File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/vgacon.vhd Line: 229
Info (12130): Elaborated megafunction instantiation "vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0"
Info (12133): Instantiated megafunction "vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "1100"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "1100"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "vga_mem.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_egl1.tdf
    Info (12023): Found entity 1: altsyncram_egl1 File: /home/ec2014/ra155449/Projeto_MC613/rtl/db/altsyncram_egl1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vgacon:vga_component|lpm_divide:Div1" File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/vgacon.vhd Line: 230
Info (12133): Instantiated megafunction "vgacon:vga_component|lpm_divide:Div1" with the following parameter: File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/vgacon.vhd Line: 230
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fbm.tdf
    Info (12023): Found entity 1: lpm_divide_fbm File: /home/ec2014/ra155449/Projeto_MC613/rtl/db/lpm_divide_fbm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh File: /home/ec2014/ra155449/Projeto_MC613/rtl/db/sign_div_unsign_llh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf
    Info (12023): Found entity 1: alt_u_div_gve File: /home/ec2014/ra155449/Projeto_MC613/rtl/db/alt_u_div_gve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "vgacon:vga_component|lpm_divide:Div0" File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/vgacon.vhd Line: 229
Info (12133): Instantiated megafunction "vgacon:vga_component|lpm_divide:Div0" with the following parameter: File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/vgacon.vhd Line: 229
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf
    Info (12023): Found entity 1: lpm_divide_ebm File: /home/ec2014/ra155449/Projeto_MC613/rtl/db/lpm_divide_ebm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: /home/ec2014/ra155449/Projeto_MC613/rtl/db/sign_div_unsign_klh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf
    Info (12023): Found entity 1: alt_u_div_eve File: /home/ec2014/ra155449/Projeto_MC613/rtl/db/alt_u_div_eve.tdf Line: 22
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 12
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 12
Info (286030): Timing-Driven Synthesis is running
Info (17049): 60 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/ec2014/ra155449/Projeto_MC613/rtl/game_board/game_board.vhd Line: 7
Info (21057): Implemented 274 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 29 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 233 logic cells
    Info (21064): Implemented 3 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 1236 megabytes
    Info: Processing ended: Fri Jun  8 20:10:48 2018
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:25


