--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml OExp06_SCPUCtrl.twx OExp06_SCPUCtrl.ncd -o
OExp06_SCPUCtrl.twr OExp06_SCPUCtrl.pcf -ucf SOC-Sword.ucf

Design file:              OExp06_SCPUCtrl.ncd
Physical constraint file: OExp06_SCPUCtrl.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5103 paths analyzed, 501 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.894ns.
--------------------------------------------------------------------------------

Paths for end point U9/CR (SLICE_X18Y47.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_1 (FF)
  Destination:          U9/CR (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.911ns (Levels of Logic = 3)
  Clock Path Skew:      0.052ns (1.217 - 1.165)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_1 to U9/CR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.DQ      Tcko                  0.259   U9/sw_temp<1>
                                                       U9/sw_temp_1
    SLICE_X94Y54.A1      net (fanout=1)        0.535   U9/sw_temp<1>
    SLICE_X94Y54.COUT    Topcya                0.289   U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
                                                       U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>
                                                       U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X94Y55.BMUX    Tcinb                 0.157   U9/sw_temp_7_ML_LUT_DELAY_SIG_ML3
                                                       U9/RSTN_temp_sw_temp[15]_OR_54_o1_cy
    SLICE_X90Y52.A1      net (fanout=42)       0.599   U9/sw_temp[15]_SW[15]_not_equal_100_o
    SLICE_X90Y52.A       Tilo                  0.043   U9/_n0243_inv1_cepot_cepot
                                                       U9/_n0243_inv1_cepot_cepot_INV_0
    SLICE_X18Y47.CE      net (fanout=6)        1.851   U9/_n0243_inv1_cepot_cepot
    SLICE_X18Y47.CLK     Tceck                 0.178   CR_OBUF
                                                       U9/CR
    -------------------------------------------------  ---------------------------
    Total                                      3.911ns (0.926ns logic, 2.985ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_3 (FF)
  Destination:          U9/CR (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.836ns (Levels of Logic = 3)
  Clock Path Skew:      0.051ns (1.217 - 1.166)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_3 to U9/CR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y55.DQ      Tcko                  0.259   U9/sw_temp<3>
                                                       U9/sw_temp_3
    SLICE_X94Y54.B1      net (fanout=1)        0.450   U9/sw_temp<3>
    SLICE_X94Y54.COUT    Topcyb                0.299   U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
                                                       U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<1>
                                                       U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X94Y55.BMUX    Tcinb                 0.157   U9/sw_temp_7_ML_LUT_DELAY_SIG_ML3
                                                       U9/RSTN_temp_sw_temp[15]_OR_54_o1_cy
    SLICE_X90Y52.A1      net (fanout=42)       0.599   U9/sw_temp[15]_SW[15]_not_equal_100_o
    SLICE_X90Y52.A       Tilo                  0.043   U9/_n0243_inv1_cepot_cepot
                                                       U9/_n0243_inv1_cepot_cepot_INV_0
    SLICE_X18Y47.CE      net (fanout=6)        1.851   U9/_n0243_inv1_cepot_cepot
    SLICE_X18Y47.CLK     Tceck                 0.178   CR_OBUF
                                                       U9/CR
    -------------------------------------------------  ---------------------------
    Total                                      3.836ns (0.936ns logic, 2.900ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_2 (FF)
  Destination:          U9/CR (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.821ns (Levels of Logic = 3)
  Clock Path Skew:      0.051ns (1.217 - 1.166)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_2 to U9/CR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y55.BQ      Tcko                  0.259   U9/sw_temp<3>
                                                       U9/sw_temp_2
    SLICE_X94Y54.A2      net (fanout=1)        0.445   U9/sw_temp<2>
    SLICE_X94Y54.COUT    Topcya                0.289   U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
                                                       U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>
                                                       U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X94Y55.BMUX    Tcinb                 0.157   U9/sw_temp_7_ML_LUT_DELAY_SIG_ML3
                                                       U9/RSTN_temp_sw_temp[15]_OR_54_o1_cy
    SLICE_X90Y52.A1      net (fanout=42)       0.599   U9/sw_temp[15]_SW[15]_not_equal_100_o
    SLICE_X90Y52.A       Tilo                  0.043   U9/_n0243_inv1_cepot_cepot
                                                       U9/_n0243_inv1_cepot_cepot_INV_0
    SLICE_X18Y47.CE      net (fanout=6)        1.851   U9/_n0243_inv1_cepot_cepot
    SLICE_X18Y47.CLK     Tceck                 0.178   CR_OBUF
                                                       U9/CR
    -------------------------------------------------  ---------------------------
    Total                                      3.821ns (0.926ns logic, 2.895ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/S_0_1 (SLICE_X40Y74.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/M2/S_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 1)
  Clock Path Skew:      -0.346ns (0.984 - 1.330)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/M2/S_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y33.DQ     Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X42Y74.A1      net (fanout=331)      2.694   rst
    SLICE_X42Y74.A       Tilo                  0.043   U6/M2/S<1>
                                                       U6/M2/rst_inv1_INV_0
    SLICE_X40Y74.CE      net (fanout=3)        0.301   U6/M2/rst_inv
    SLICE_X40Y74.CLK     Tceck                 0.178   U6/M2/S_0_1
                                                       U6/M2/S_0_1
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (0.444ns logic, 2.995ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/EN (SLICE_X41Y74.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/M2/EN (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.363ns (Levels of Logic = 1)
  Clock Path Skew:      -0.346ns (0.984 - 1.330)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/M2/EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y33.DQ     Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X42Y74.A1      net (fanout=331)      2.694   rst
    SLICE_X42Y74.A       Tilo                  0.043   U6/M2/S<1>
                                                       U6/M2/rst_inv1_INV_0
    SLICE_X41Y74.CE      net (fanout=3)        0.202   U6/M2/rst_inv
    SLICE_X41Y74.CLK     Tceck                 0.201   SEGEN_OBUF
                                                       U6/M2/EN
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (0.467ns logic, 2.896ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U9/SW_OK_6 (SLICE_X91Y54.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/SW_OK_6 (FF)
  Destination:          U9/SW_OK_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/SW_OK_6 to U9/SW_OK_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y54.DQ      Tcko                  0.100   SW_OK<6>
                                                       U9/SW_OK_6
    SLICE_X91Y54.D6      net (fanout=91)       0.101   SW_OK<6>
    SLICE_X91Y54.CLK     Tah         (-Th)     0.033   SW_OK<6>
                                                       U9/SW_OK_6_dpot1
                                                       U9/SW_OK_6
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (0.067ns logic, 0.101ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/S_0_1 (SLICE_X40Y74.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.170ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/Go_0 (FF)
  Destination:          U6/M2/S_0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.198ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.313 - 0.285)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/Go_0 to U6/M2/S_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y75.AMUX    Tshcko                0.129   U6/M2/Go<1>
                                                       U6/M2/Go_0
    SLICE_X40Y74.A6      net (fanout=5)        0.128   U6/M2/Go<0>
    SLICE_X40Y74.CLK     Tah         (-Th)     0.059   U6/M2/S_0_1
                                                       U6/M2/state[1]_PWR_1_o_select_17_OUT<0>1
                                                       U6/M2/S_0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.198ns (0.070ns logic, 0.128ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/state_FSM_FFd1 (SLICE_X40Y75.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/Go_0 (FF)
  Destination:          U6/M2/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.198ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/Go_0 to U6/M2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y75.AMUX    Tshcko                0.129   U6/M2/Go<1>
                                                       U6/M2/Go_0
    SLICE_X40Y75.D6      net (fanout=5)        0.128   U6/M2/Go<0>
    SLICE_X40Y75.CLK     Tah         (-Th)     0.059   U6/M2/state_FSM_FFd1
                                                       U6/M2/state_FSM_FFd1-In1
                                                       U6/M2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.198ns (0.070ns logic, 0.128ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y9.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y9.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y9.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    3.894|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5103 paths, 0 nets, and 650 connections

Design statistics:
   Minimum period:   3.894ns{1}   (Maximum frequency: 256.805MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 18 19:53:30 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 490 MB



