{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735373928512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735373928518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 28 16:18:48 2024 " "Processing started: Sat Dec 28 16:18:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735373928518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1735373928518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1735373928518 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_4.qip " "Tcl Script File lpm_4.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_4.qip " "set_global_assignment -name QIP_FILE lpm_4.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1735373928807 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1735373928807 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "LPM_16.qip " "Tcl Script File LPM_16.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE LPM_16.qip " "set_global_assignment -name QIP_FILE LPM_16.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1735373928807 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1735373928807 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm16.qip " "Tcl Script File lpm16.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm16.qip " "set_global_assignment -name QIP_FILE lpm16.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1735373928807 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1735373928807 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm8.qip " "Tcl Script File lpm8.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm8.qip " "set_global_assignment -name QIP_FILE lpm8.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1735373928807 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1735373928807 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm33.qip " "Tcl Script File lpm33.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm33.qip " "set_global_assignment -name QIP_FILE lpm33.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1735373928807 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1735373928807 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "R_decoder.qip " "Tcl Script File R_decoder.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE R_decoder.qip " "set_global_assignment -name QIP_FILE R_decoder.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1735373928807 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1735373928807 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1735373929747 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU.vo D:/FPGA/work/Curriculum_design/simulation/qsim// simulation " "Generated file CPU.vo in folder \"D:/FPGA/work/Curriculum_design/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1735373930194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 7 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735373930725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 28 16:18:50 2024 " "Processing ended: Sat Dec 28 16:18:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735373930725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735373930725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735373930725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1735373930725 ""}
