
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004984                       # Number of seconds simulated
sim_ticks                                  4984073500                       # Number of ticks simulated
final_tick                                 4984073500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  41559                       # Simulator instruction rate (inst/s)
host_op_rate                                    88182                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               55316594                       # Simulator tick rate (ticks/s)
host_mem_usage                                2210120                       # Number of bytes of host memory used
host_seconds                                    90.10                       # Real time elapsed on the host
sim_insts                                     3744478                       # Number of instructions simulated
sim_ops                                       7945257                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             26624                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             60864                       # Number of bytes read from this memory
system.physmem.bytes_read::total                87488                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        26624                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           26624                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks          576                       # Number of bytes written to this memory
system.physmem.bytes_written::total               576                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                416                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                951                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1367                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks               9                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                    9                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              5341815                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             12211698                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                17553513                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         5341815                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5341815                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks            115568                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                 115568                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks            115568                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             5341815                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            12211698                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               17669081                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                            181                       # number of replacements
system.l2.tagsinuse                        938.883921                       # Cycle average of tags in use
system.l2.total_refs                             7305                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1146                       # Sample count of references to valid blocks.
system.l2.avg_refs                           6.374346                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           211.847818                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             291.537620                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             435.498482                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.206883                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.284705                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.425291                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.916879                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 6928                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                  275                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7203                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              338                       # number of Writeback hits
system.l2.Writeback_hits::total                   338                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                  8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  6928                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   283                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7211                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 6928                       # number of overall hits
system.l2.overall_hits::cpu.data                  283                       # number of overall hits
system.l2.overall_hits::total                    7211                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                417                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                501                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   918                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              450                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 450                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 417                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 951                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1368                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                417                       # number of overall misses
system.l2.overall_misses::cpu.data                951                       # number of overall misses
system.l2.overall_misses::total                  1368                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     22091000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     26477500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        48568500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     23725000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23725000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      22091000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      50202500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         72293500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     22091000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     50202500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        72293500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             7345                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              776                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                8121                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          338                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               338                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            458                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               458                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              7345                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1234                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8579                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             7345                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1234                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8579                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.056773                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.645619                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.113040                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.982533                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.982533                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.056773                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.770665                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.159459                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.056773                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.770665                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.159459                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52976.019185                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52849.301397                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52906.862745                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52722.222222                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52722.222222                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52976.019185                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52789.169295                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52846.125731                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52976.019185                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52789.169295                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52846.125731                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                    9                       # number of writebacks
system.l2.writebacks::total                         9                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           417                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           501                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              918                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          450                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            450                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            417                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            951                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1368                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           417                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           951                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1368                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     17002500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     20423000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     37425500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     18158000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     18158000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     17002500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     38581000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     55583500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     17002500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     38581000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     55583500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.056773                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.645619                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.113040                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.982533                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.982533                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.056773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.770665                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.159459                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.056773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.770665                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.159459                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40773.381295                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40764.471058                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40768.518519                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40351.111111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40351.111111                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40773.381295                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40568.874869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40631.213450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40773.381295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40568.874869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40631.213450                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 1038271                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1038271                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            126014                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               615435                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  590857                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.006402                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                 1341                       # Number of system calls
system.cpu.numCycles                          9968148                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             688383                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        4194428                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1038271                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             590857                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2592251                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  253674                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                6478564                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                    536615                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  6823                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            9886846                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.891815                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.605209                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7342856     74.27%     74.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   302677      3.06%     77.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   164950      1.67%     79.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   120792      1.22%     80.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1955571     19.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9886846                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.104159                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.420783                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2055652                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               5200552                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1739393                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                763601                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 127648                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8680039                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 127648                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2600932                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2916375                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           9640                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1450560                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2781691                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8552569                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                2131299                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                   492                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands             9820210                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              21163072                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19182534                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1980538                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               9277947                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   542263                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1347                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1348                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4782002                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               746585                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              762790                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1337                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                3                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8232954                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1360                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   8194027                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               281                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          128734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       122242                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             18                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       9886846                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.828781                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.962906                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4670118     47.24%     47.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3103350     31.39%     78.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1290229     13.05%     91.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              782377      7.91%     99.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               40772      0.41%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9886846                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   20177     19.72%     19.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     19.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     19.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 82158     80.28%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            201164      2.46%      2.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6263418     76.44%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              224173      2.74%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               744959      9.09%     90.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              760313      9.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                8194027                       # Type of FU issued
system.cpu.iq.rate                           0.822021                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      102335                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012489                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           25087098                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7754559                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7527340                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1290418                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             608494                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       601143                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7408949                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  686249                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             7684                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        12507                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         4387                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 127648                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  108344                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                130578                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8234314                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             88340                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                746585                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               762790                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1348                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 124989                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              5                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          33976                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        92041                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               126017                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               8134161                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                740570                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             59866                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1500787                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   956835                       # Number of branches executed
system.cpu.iew.exec_stores                     760217                       # Number of stores executed
system.cpu.iew.exec_rate                     0.816015                       # Inst execution rate
system.cpu.iew.wb_sent                        8128496                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8128483                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3112278                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3765080                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.815446                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.826617                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          289165                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            126014                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      9759198                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.814130                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.023381                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4915611     50.37%     50.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2877362     29.48%     79.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       965717      9.90%     89.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       865571      8.87%     98.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       134937      1.38%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9759198                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3744478                       # Number of instructions committed
system.cpu.commit.committedOps                7945257                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1492481                       # Number of memory references committed
system.cpu.commit.loads                        734078                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     956802                       # Number of branches committed
system.cpu.commit.fp_insts                     598767                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   7732762                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                134937                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     17858683                       # The number of ROB reads
system.cpu.rob.rob_writes                    16596492                       # The number of ROB writes
system.cpu.timesIdled                            3691                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           81302                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3744478                       # Number of Instructions Simulated
system.cpu.committedOps                       7945257                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total               3744478                       # Number of Instructions Simulated
system.cpu.cpi                               2.662093                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.662093                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.375644                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.375644                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 16442711                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9182851                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    769175                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   210801                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 3209160                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                   6985                       # number of replacements
system.cpu.icache.tagsinuse                323.380466                       # Cycle average of tags in use
system.cpu.icache.total_refs                   529158                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   7344                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  72.053105                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     323.380466                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.631602                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.631602                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst       529158                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          529158                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        529158                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           529158                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       529158                       # number of overall hits
system.cpu.icache.overall_hits::total          529158                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         7457                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7457                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         7457                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7457                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         7457                       # number of overall misses
system.cpu.icache.overall_misses::total          7457                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    115645000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    115645000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    115645000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    115645000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    115645000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    115645000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       536615                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       536615                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       536615                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       536615                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       536615                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       536615                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.013896                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013896                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.013896                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013896                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.013896                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013896                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 15508.247284                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15508.247284                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 15508.247284                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15508.247284                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 15508.247284                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15508.247284                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          112                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          112                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          112                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          112                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          112                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          112                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         7345                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7345                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         7345                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7345                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         7345                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7345                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     98716000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     98716000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     98716000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     98716000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     98716000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     98716000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.013688                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013688                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.013688                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013688                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.013688                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013688                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13439.891082                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13439.891082                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13439.891082                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13439.891082                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13439.891082                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13439.891082                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                    722                       # number of replacements
system.cpu.dcache.tagsinuse                509.643721                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  1490805                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   1234                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                1208.107780                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               49540000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     509.643721                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.995398                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.995398                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data       732309                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          732309                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       758496                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         758496                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1490805                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1490805                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1490805                       # number of overall hits
system.cpu.dcache.overall_hits::total         1490805                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1285                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1285                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          458                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          458                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         1743                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1743                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1743                       # number of overall misses
system.cpu.dcache.overall_misses::total          1743                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     54233500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     54233500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     25179000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     25179000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     79412500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     79412500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     79412500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     79412500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       733594                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       733594                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1492548                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1492548                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1492548                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1492548                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001752                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001752                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000603                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000603                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001168                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001168                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001168                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001168                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 42205.058366                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42205.058366                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 54975.982533                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54975.982533                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 45560.814687                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45560.814687                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 45560.814687                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45560.814687                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          109                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.800000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          338                       # number of writebacks
system.cpu.dcache.writebacks::total               338                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          509                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          509                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          509                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          509                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          509                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          509                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          776                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          776                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          458                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          458                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1234                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1234                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1234                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1234                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     30006000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     30006000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     24263000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24263000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     54269000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     54269000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     54269000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     54269000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001058                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001058                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000827                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000827                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000827                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000827                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 38667.525773                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38667.525773                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52975.982533                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52975.982533                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 43978.119935                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43978.119935                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 43978.119935                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43978.119935                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
