#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Oct  8 18:41:01 2025
# Process ID: 7600
# Current directory: C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.runs/synth_1
# Command line: vivado.exe -log uart_alu_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_alu_top.tcl
# Log file: C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.runs/synth_1/uart_alu_top.vds
# Journal file: C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uart_alu_top.tcl -notrace
Command: synth_design -top uart_alu_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18912 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 370.660 ; gain = 97.527
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uart_alu_top' [C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/uart_alu_top.vhd:14]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/uart_rx.vhd:58]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'meta_harden' declared at 'C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/meta_harden.vhd:27' bound to instance 'meta_harden_rxd_i0' of component 'meta_harden' [C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/uart_rx.vhd:108]
INFO: [Synth 8-638] synthesizing module 'meta_harden' [C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/meta_harden.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'meta_harden' (1#1) [C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/meta_harden.vhd:36]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'uart_baud_gen' declared at 'C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/uart_baud_gen.vhd:36' bound to instance 'uart_baud_gen_rx_i0' of component 'uart_baud_gen' [C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/uart_rx.vhd:116]
INFO: [Synth 8-638] synthesizing module 'uart_baud_gen' [C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/uart_baud_gen.vhd:50]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_gen' (2#1) [C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/uart_baud_gen.vhd:50]
INFO: [Synth 8-3491] module 'uart_rx_ctl' declared at 'C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/uart_rx_ctl.vhd:53' bound to instance 'uart_rx_ctl_i0' of component 'uart_rx_ctl' [C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/uart_rx.vhd:127]
INFO: [Synth 8-638] synthesizing module 'uart_rx_ctl' [C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/uart_rx_ctl.vhd:70]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/uart_rx_ctl.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'uart_rx_ctl' (3#1) [C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/uart_rx_ctl.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (4#1) [C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/uart_rx.vhd:58]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/ALU.vhd:15]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/ALU.vhd:23]
WARNING: [Synth 8-614] signal 'A' is read in the process but is not in the sensitivity list [C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/ALU.vhd:21]
WARNING: [Synth 8-614] signal 'B' is read in the process but is not in the sensitivity list [C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/ALU.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ALU' (5#1) [C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/ALU.vhd:15]
WARNING: [Synth 8-6014] Unused sequential element alu_ready_reg was removed.  [C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/uart_alu_top.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'uart_alu_top' (6#1) [C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/uart_alu_top.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 425.516 ; gain = 152.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 425.516 ; gain = 152.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 425.516 ; gain = 152.383
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/constrs_1/imports/Const/Arty-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/constrs_1/imports/Const/Arty-Z7-10-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/constrs_1/imports/Const/Arty-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_alu_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_alu_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 757.270 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 757.270 ; gain = 484.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 757.270 ; gain = 484.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 757.270 ; gain = 484.137
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "baud_x16_en_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx_ctl'
INFO: [Synth 8-5544] ROM "over_sample_cnt_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/ALU.vhd:23]
INFO: [Synth 8-5544] ROM "Zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'byte_count_reg' in module 'uart_alu_top'
INFO: [Synth 8-5544] ROM "A_uart" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "A_buf" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B_buf" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'byte_count_reg' using encoding 'one-hot' in module 'uart_alu_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 757.270 ; gain = 484.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_alu_top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module meta_harden 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module uart_baud_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uart_rx_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element UartRX/uart_rx_ctl_i0/frm_err_reg was removed.  [C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/uart_rx_ctl.vhd:222]
WARNING: [Synth 8-3332] Sequential element (UartRX/uart_rx_ctl_i0/rx_data_reg[7]) is unused and will be removed from module uart_alu_top.
WARNING: [Synth 8-3332] Sequential element (UartRX/uart_rx_ctl_i0/rx_data_reg[6]) is unused and will be removed from module uart_alu_top.
WARNING: [Synth 8-3332] Sequential element (UartRX/uart_rx_ctl_i0/rx_data_reg[5]) is unused and will be removed from module uart_alu_top.
WARNING: [Synth 8-3332] Sequential element (UartRX/uart_rx_ctl_i0/rx_data_reg[4]) is unused and will be removed from module uart_alu_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 757.270 ; gain = 484.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 757.633 ; gain = 484.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 757.707 ; gain = 484.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 777.387 ; gain = 504.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 777.387 ; gain = 504.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 777.387 ; gain = 504.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 777.387 ; gain = 504.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 777.387 ; gain = 504.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 777.387 ; gain = 504.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 777.387 ; gain = 504.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     3|
|3     |LUT3  |     6|
|4     |LUT4  |     7|
|5     |LUT5  |    22|
|6     |LUT6  |    18|
|7     |MUXF7 |     3|
|8     |FDRE  |    47|
|9     |FDSE  |     4|
|10    |IBUF  |     3|
|11    |OBUF  |     4|
+------+------+------+

Report Instance Areas: 
+------+------------------------+--------------+------+
|      |Instance                |Module        |Cells |
+------+------------------------+--------------+------+
|1     |top                     |              |   118|
|2     |  UartRX                |uart_rx       |    66|
|3     |    meta_harden_rxd_i0  |meta_harden   |     2|
|4     |    uart_baud_gen_rx_i0 |uart_baud_gen |    12|
|5     |    uart_rx_ctl_i0      |uart_rx_ctl   |    52|
+------+------------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 777.387 ; gain = 504.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 777.387 ; gain = 172.500
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 777.387 ; gain = 504.254
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 778.926 ; gain = 518.375
INFO: [Common 17-1381] The checkpoint 'C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.runs/synth_1/uart_alu_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_alu_top_utilization_synth.rpt -pb uart_alu_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 778.926 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct  8 18:41:27 2025...
