

================================================================
== Vitis HLS Report for 'FFT0_1_Pipeline_FFT_label1'
================================================================
* Date:           Fri Feb  4 03:54:34 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        fft_32
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.771 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.390 us|  0.390 us|   39|   39|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FFT_label1  |       37|       37|         8|          2|          1|    16|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   4|      -|      -|    -|
|Expression       |        -|   -|      0|    375|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        0|   -|     19|      6|    -|
|Multiplexer      |        -|   -|      -|    160|    -|
|Register         |        -|   -|    348|     64|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   4|    367|    605|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   5|      1|      3|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_16s_9s_24s_24_4_1_U12  |mac_muladd_16s_9s_24s_24_4_1  |  i0 + i1 * i2|
    |mac_mulsub_16s_9s_24s_24_4_1_U11  |mac_mulsub_16s_9s_24s_24_4_1  |  i0 - i1 * i2|
    |mul_mul_16s_10s_24_4_1_U9         |mul_mul_16s_10s_24_4_1        |       i0 * i1|
    |mul_mul_16s_10s_24_4_1_U10        |mul_mul_16s_10s_24_4_1        |       i0 * i1|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    +--------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |                       Module                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |W_M_imag_V_U  |FFT0_1_Pipeline_FFT_label1_W_M_imag_V_ROM_AUTO_1R  |        0|   9|   3|    0|    16|    9|     1|          144|
    |W_M_real_V_U  |FFT0_1_Pipeline_FFT_label1_W_M_real_V_ROM_AUTO_1R  |        0|  10|   3|    0|    16|   10|     1|          160|
    +--------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                                                   |        0|  19|   6|    0|    32|   19|     2|          304|
    +--------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |Llimit_fu_331_p2            |         +|   0|  0|  13|           5|           5|
    |Ulimit_fu_326_p2            |         +|   0|  0|  13|           5|           5|
    |butterfly_pass_1_fu_347_p2  |         +|   0|  0|  39|          32|           1|
    |butterfly_span_3_fu_290_p2  |         +|   0|  0|  39|          32|           1|
    |i_6_fu_262_p2               |         +|   0|  0|  13|           5|           1|
    |p_r_M_imag_V_4_fu_431_p2    |         +|   0|  0|  23|          16|          16|
    |p_r_M_real_V_4_fu_425_p2    |         +|   0|  0|  23|          16|          16|
    |p_r_M_imag_V_3_fu_418_p2    |         -|   0|  0|  23|          16|          16|
    |p_r_M_real_V_3_fu_411_p2    |         -|   0|  0|  23|          16|          16|
    |icmp_ln26_fu_256_p2         |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln33_fu_285_p2         |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln35_fu_342_p2         |      icmp|   0|  0|  18|          32|          32|
    |butterfly_pass_2_fu_353_p3  |    select|   0|  0|  32|           1|          32|
    |butterfly_pass_3_fu_361_p3  |    select|   0|  0|  32|           1|          32|
    |butterfly_span_4_fu_296_p3  |    select|   0|  0|  32|           1|          32|
    |index_fu_275_p2             |       shl|   0|  0|  11|           5|           5|
    |shl_ln28_fu_321_p2          |       shl|   0|  0|  11|           5|           5|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 375|         226|         255|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |butterfly_pass_fu_62              |   9|          2|   32|         64|
    |butterfly_span_fu_58              |   9|          2|   32|         64|
    |data_OUT_M_imag_0_0_0_address0    |  14|          3|    5|         15|
    |data_OUT_M_imag_0_0_0_d0          |  14|          3|   16|         48|
    |data_OUT_M_real_0_0_0_address0    |  14|          3|    5|         15|
    |data_OUT_M_real_0_0_0_d0          |  14|          3|   16|         48|
    |i_fu_66                           |   9|          2|    5|         10|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 160|         35|  119|        281|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |FFT_stage_offset_cast_cast_reg_496    |   4|   0|    5|          1|
    |Ulimit_reg_535                        |   5|   0|    5|          0|
    |Ulimit_reg_535_pp0_iter2_reg          |   5|   0|    5|          0|
    |ap_CS_fsm                             |   2|   0|    2|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg      |   1|   0|    1|          0|
    |butterfly_pass_fu_62                  |  32|   0|   32|          0|
    |butterfly_span_fu_58                  |  32|   0|   32|          0|
    |empty_20_reg_515                      |   5|   0|    5|          0|
    |i_fu_66                               |   5|   0|    5|          0|
    |icmp_ln26_reg_511                     |   1|   0|    1|          0|
    |icmp_ln33_reg_530                     |   1|   0|    1|          0|
    |index_shift_offset_cast_cast_reg_506  |   3|   0|    5|          2|
    |p_r_M_imag_V_4_reg_621                |  16|   0|   16|          0|
    |p_r_M_real_V_4_reg_616                |  16|   0|   16|          0|
    |pass_shift_offset_cast_cast_reg_501   |   3|   0|    5|          2|
    |r_V_reg_546                           |  10|   0|   10|          0|
    |sext_ln1171_2_reg_578                 |  24|   0|   24|          0|
    |sext_ln1171_reg_566                   |  24|   0|   24|          0|
    |sub_cast_cast_reg_491                 |   4|   0|   32|         28|
    |zext_ln26_cast_reg_486                |   4|   0|   32|         28|
    |zext_ln30_1_reg_540                   |   5|   0|   64|         59|
    |zext_ln30_reg_520                     |   5|   0|   64|         59|
    |zext_ln31_reg_600                     |   5|   0|   64|         59|
    |icmp_ln26_reg_511                     |  64|  32|    1|          0|
    |zext_ln30_1_reg_540                   |  64|  32|   64|         59|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 348|  64|  523|        297|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+----------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+--------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  FFT0.1_Pipeline_FFT_label1|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  FFT0.1_Pipeline_FFT_label1|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  FFT0.1_Pipeline_FFT_label1|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  FFT0.1_Pipeline_FFT_label1|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  FFT0.1_Pipeline_FFT_label1|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  FFT0.1_Pipeline_FFT_label1|  return value|
|index_shift_offset_cast         |   in|    3|     ap_none|     index_shift_offset_cast|        scalar|
|pass_shift_offset_cast          |   in|    3|     ap_none|      pass_shift_offset_cast|        scalar|
|FFT_stage_offset_cast           |   in|    4|     ap_none|       FFT_stage_offset_cast|        scalar|
|data_IN_M_real_0_0_0_address0   |  out|    5|   ap_memory|        data_IN_M_real_0_0_0|         array|
|data_IN_M_real_0_0_0_ce0        |  out|    1|   ap_memory|        data_IN_M_real_0_0_0|         array|
|data_IN_M_real_0_0_0_q0         |   in|   16|   ap_memory|        data_IN_M_real_0_0_0|         array|
|data_IN_M_real_0_0_0_address1   |  out|    5|   ap_memory|        data_IN_M_real_0_0_0|         array|
|data_IN_M_real_0_0_0_ce1        |  out|    1|   ap_memory|        data_IN_M_real_0_0_0|         array|
|data_IN_M_real_0_0_0_q1         |   in|   16|   ap_memory|        data_IN_M_real_0_0_0|         array|
|data_IN_M_imag_0_0_0_address0   |  out|    5|   ap_memory|        data_IN_M_imag_0_0_0|         array|
|data_IN_M_imag_0_0_0_ce0        |  out|    1|   ap_memory|        data_IN_M_imag_0_0_0|         array|
|data_IN_M_imag_0_0_0_q0         |   in|   16|   ap_memory|        data_IN_M_imag_0_0_0|         array|
|data_IN_M_imag_0_0_0_address1   |  out|    5|   ap_memory|        data_IN_M_imag_0_0_0|         array|
|data_IN_M_imag_0_0_0_ce1        |  out|    1|   ap_memory|        data_IN_M_imag_0_0_0|         array|
|data_IN_M_imag_0_0_0_q1         |   in|   16|   ap_memory|        data_IN_M_imag_0_0_0|         array|
|data_OUT_M_real_0_0_0_address0  |  out|    5|   ap_memory|       data_OUT_M_real_0_0_0|         array|
|data_OUT_M_real_0_0_0_ce0       |  out|    1|   ap_memory|       data_OUT_M_real_0_0_0|         array|
|data_OUT_M_real_0_0_0_we0       |  out|    1|   ap_memory|       data_OUT_M_real_0_0_0|         array|
|data_OUT_M_real_0_0_0_d0        |  out|   16|   ap_memory|       data_OUT_M_real_0_0_0|         array|
|data_OUT_M_imag_0_0_0_address0  |  out|    5|   ap_memory|       data_OUT_M_imag_0_0_0|         array|
|data_OUT_M_imag_0_0_0_ce0       |  out|    1|   ap_memory|       data_OUT_M_imag_0_0_0|         array|
|data_OUT_M_imag_0_0_0_we0       |  out|    1|   ap_memory|       data_OUT_M_imag_0_0_0|         array|
|data_OUT_M_imag_0_0_0_d0        |  out|   16|   ap_memory|       data_OUT_M_imag_0_0_0|         array|
|sub_cast                        |   in|    4|     ap_none|                    sub_cast|        scalar|
|zext_ln26                       |   in|    4|     ap_none|                   zext_ln26|        scalar|
+--------------------------------+-----+-----+------------+----------------------------+--------------+

