Clock tree timing engine global stage delay update for worstDelay:setup.early...
Clock tree timing engine global stage delay update for worstDelay:setup.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for worstDelay:setup.late...
Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for bestDelay:hold.early...
Clock tree timing engine global stage delay update for bestDelay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for bestDelay:hold.late...
Clock tree timing engine global stage delay update for bestDelay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Skew Group Structure:
=====================

----------------------------------------------------------------------------
Skew Group               Sources    Constrained Sinks    Unconstrained Sinks
----------------------------------------------------------------------------
clk/typConstraintMode       1              716                    0
----------------------------------------------------------------------------

Skew Group Summary:
===================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner             Skew Group               ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
worstDelay:setup.early    clk/typConstraintMode        -        0.236     0.252     0.243        0.005       ignored                  -         0.017              -
worstDelay:setup.late     clk/typConstraintMode    *0.100       0.236     0.253     0.244        0.005       explicit             0.100         0.017    100% {0.236, 0.253}
bestDelay:hold.early      clk/typConstraintMode        -        0.236     0.252     0.243        0.005       ignored                  -         0.017              -
bestDelay:hold.late       clk/typConstraintMode        -        0.236     0.253     0.244        0.005       ignored                  -         0.017              -
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

---------------------------------------------------------------------------------------
Timing Corner             Skew Group               Min ID    PathID    Max ID    PathID
---------------------------------------------------------------------------------------
worstDelay:setup.early    clk/typConstraintMode    0.236       1       0.252       2
-    min buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
-    max buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/CK
worstDelay:setup.late     clk/typConstraintMode    0.236       3       0.253       4
-    min buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
-    max buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/CK
bestDelay:hold.early      clk/typConstraintMode    0.236       5       0.252       6
-    min buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
-    max buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/CK
bestDelay:hold.late       clk/typConstraintMode    0.236       7       0.253       8
-    min buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
-    max buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/CK
---------------------------------------------------------------------------------------

Timing for timing corner worstDelay:setup.early, min clock_path:
================================================================

PathID    : 1
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
Delay     : 0.236

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.077  0.013  (0.000,10.000)     -            1    
CTS_ccl_a_inv_00017/A
-     CLKINVX8TR   rise   0.000   0.000   0.077  -      (7.200,12.000)       9.200   -       
CTS_ccl_a_inv_00017/Y
-     CLKINVX8TR   fall   0.045   0.046   0.046  0.030  (8.000,12.000)       0.800      1    
CTS_ccl_a_inv_00016/A
-     CLKINVX20TR  fall   0.000   0.046   0.046  -      (21.600,12.400)     14.000   -       
CTS_ccl_a_inv_00016/Y
-     CLKINVX20TR  rise   0.054   0.100   0.081  0.136  (22.000,12.800)      0.800      3    
buff_mult_arr0/CTS_ccl_a_inv_00015/A
-     CLKINVX20TR  rise   0.009   0.109   0.082  -      (226.400,138.400)  330.000   -       
buff_mult_arr0/CTS_ccl_a_inv_00015/Y
-     CLKINVX20TR  fall   0.056   0.165   0.063  0.121  (226.000,138.000)    0.800      4    
buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/CTS_ccl_a_inv_00012/A
-     CLKINVX20TR  fall   0.003   0.168   0.063  -      (234.000,145.600)   15.600   -       
buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/CTS_ccl_a_inv_00012/Y
-     CLKINVX20TR  rise   0.068   0.236   0.090  0.160  (233.600,145.200)    0.800     60    
buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
-     DFFQX1TR     rise   0.000   0.236   0.090  -      (229.600,142.400)    6.800   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner worstDelay:setup.early, max clock_path:
================================================================

PathID    : 2
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG324_S1/CK
Delay     : 0.252

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.077  0.013  (0.000,10.000)     -            1    
CTS_ccl_a_inv_00017/A
-     CLKINVX8TR   rise   0.000   0.000   0.077  -      (7.200,12.000)       9.200   -       
CTS_ccl_a_inv_00017/Y
-     CLKINVX8TR   fall   0.045   0.046   0.046  0.030  (8.000,12.000)       0.800      1    
CTS_ccl_a_inv_00016/A
-     CLKINVX20TR  fall   0.000   0.046   0.046  -      (21.600,12.400)     14.000   -       
CTS_ccl_a_inv_00016/Y
-     CLKINVX20TR  rise   0.054   0.100   0.081  0.136  (22.000,12.800)      0.800      3    
CTS_ccl_a_inv_00013/A
-     CLKINVX20TR  rise   0.009   0.109   0.082  -      (133.600,170.800)  269.600   -       
CTS_ccl_a_inv_00013/Y
-     CLKINVX20TR  fall   0.059   0.168   0.070  0.139  (134.000,171.200)    0.800      4    
buff_mult_arr0/CTS_ccl_a_inv_00005/A
-     CLKINVX20TR  fall   0.005   0.173   0.071  -      (131.200,253.600)   85.200   -       
buff_mult_arr0/CTS_ccl_a_inv_00005/Y
-     CLKINVX20TR  rise   0.074   0.246   0.098  0.174  (130.800,253.200)    0.800     66    
buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG324_S1/CK
-     DFFQX1TR     rise   0.006   0.252   0.098  -      (165.200,293.600)   74.800   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner worstDelay:setup.late, min clock_path:
===============================================================

PathID    : 3
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
Delay     : 0.236

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.077  0.013  (0.000,10.000)     -            1    
CTS_ccl_a_inv_00017/A
-     CLKINVX8TR   rise   0.000   0.000   0.077  -      (7.200,12.000)       9.200   -       
CTS_ccl_a_inv_00017/Y
-     CLKINVX8TR   fall   0.045   0.046   0.046  0.030  (8.000,12.000)       0.800      1    
CTS_ccl_a_inv_00016/A
-     CLKINVX20TR  fall   0.001   0.046   0.046  -      (21.600,12.400)     14.000   -       
CTS_ccl_a_inv_00016/Y
-     CLKINVX20TR  rise   0.054   0.100   0.081  0.136  (22.000,12.800)      0.800      3    
buff_mult_arr0/CTS_ccl_a_inv_00015/A
-     CLKINVX20TR  rise   0.009   0.110   0.082  -      (226.400,138.400)  330.000   -       
buff_mult_arr0/CTS_ccl_a_inv_00015/Y
-     CLKINVX20TR  fall   0.056   0.165   0.063  0.121  (226.000,138.000)    0.800      4    
buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/CTS_ccl_a_inv_00012/A
-     CLKINVX20TR  fall   0.003   0.169   0.063  -      (234.000,145.600)   15.600   -       
buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/CTS_ccl_a_inv_00012/Y
-     CLKINVX20TR  rise   0.068   0.236   0.090  0.160  (233.600,145.200)    0.800     60    
buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
-     DFFQX1TR     rise   0.000   0.236   0.090  -      (229.600,142.400)    6.800   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner worstDelay:setup.late, max clock_path:
===============================================================

PathID    : 4
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG324_S1/CK
Delay     : 0.253

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.077  0.013  (0.000,10.000)     -            1    
CTS_ccl_a_inv_00017/A
-     CLKINVX8TR   rise   0.000   0.000   0.077  -      (7.200,12.000)       9.200   -       
CTS_ccl_a_inv_00017/Y
-     CLKINVX8TR   fall   0.045   0.046   0.046  0.030  (8.000,12.000)       0.800      1    
CTS_ccl_a_inv_00016/A
-     CLKINVX20TR  fall   0.001   0.046   0.046  -      (21.600,12.400)     14.000   -       
CTS_ccl_a_inv_00016/Y
-     CLKINVX20TR  rise   0.054   0.100   0.081  0.136  (22.000,12.800)      0.800      3    
CTS_ccl_a_inv_00013/A
-     CLKINVX20TR  rise   0.009   0.110   0.082  -      (133.600,170.800)  269.600   -       
CTS_ccl_a_inv_00013/Y
-     CLKINVX20TR  fall   0.059   0.169   0.070  0.139  (134.000,171.200)    0.800      4    
buff_mult_arr0/CTS_ccl_a_inv_00005/A
-     CLKINVX20TR  fall   0.005   0.173   0.071  -      (131.200,253.600)   85.200   -       
buff_mult_arr0/CTS_ccl_a_inv_00005/Y
-     CLKINVX20TR  rise   0.074   0.247   0.098  0.174  (130.800,253.200)    0.800     66    
buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG324_S1/CK
-     DFFQX1TR     rise   0.006   0.253   0.098  -      (165.200,293.600)   74.800   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner bestDelay:hold.early, min clock_path:
==============================================================

PathID    : 5
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
Delay     : 0.236

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.077  0.013  (0.000,10.000)     -            1    
CTS_ccl_a_inv_00017/A
-     CLKINVX8TR   rise   0.000   0.000   0.077  -      (7.200,12.000)       9.200   -       
CTS_ccl_a_inv_00017/Y
-     CLKINVX8TR   fall   0.045   0.046   0.046  0.030  (8.000,12.000)       0.800      1    
CTS_ccl_a_inv_00016/A
-     CLKINVX20TR  fall   0.000   0.046   0.046  -      (21.600,12.400)     14.000   -       
CTS_ccl_a_inv_00016/Y
-     CLKINVX20TR  rise   0.054   0.100   0.081  0.136  (22.000,12.800)      0.800      3    
buff_mult_arr0/CTS_ccl_a_inv_00015/A
-     CLKINVX20TR  rise   0.009   0.109   0.082  -      (226.400,138.400)  330.000   -       
buff_mult_arr0/CTS_ccl_a_inv_00015/Y
-     CLKINVX20TR  fall   0.056   0.165   0.063  0.121  (226.000,138.000)    0.800      4    
buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/CTS_ccl_a_inv_00012/A
-     CLKINVX20TR  fall   0.003   0.168   0.063  -      (234.000,145.600)   15.600   -       
buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/CTS_ccl_a_inv_00012/Y
-     CLKINVX20TR  rise   0.068   0.236   0.090  0.160  (233.600,145.200)    0.800     60    
buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
-     DFFQX1TR     rise   0.000   0.236   0.090  -      (229.600,142.400)    6.800   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner bestDelay:hold.early, max clock_path:
==============================================================

PathID    : 6
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG324_S1/CK
Delay     : 0.252

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.077  0.013  (0.000,10.000)     -            1    
CTS_ccl_a_inv_00017/A
-     CLKINVX8TR   rise   0.000   0.000   0.077  -      (7.200,12.000)       9.200   -       
CTS_ccl_a_inv_00017/Y
-     CLKINVX8TR   fall   0.045   0.046   0.046  0.030  (8.000,12.000)       0.800      1    
CTS_ccl_a_inv_00016/A
-     CLKINVX20TR  fall   0.000   0.046   0.046  -      (21.600,12.400)     14.000   -       
CTS_ccl_a_inv_00016/Y
-     CLKINVX20TR  rise   0.054   0.100   0.081  0.136  (22.000,12.800)      0.800      3    
CTS_ccl_a_inv_00013/A
-     CLKINVX20TR  rise   0.009   0.109   0.082  -      (133.600,170.800)  269.600   -       
CTS_ccl_a_inv_00013/Y
-     CLKINVX20TR  fall   0.059   0.168   0.070  0.139  (134.000,171.200)    0.800      4    
buff_mult_arr0/CTS_ccl_a_inv_00005/A
-     CLKINVX20TR  fall   0.005   0.173   0.071  -      (131.200,253.600)   85.200   -       
buff_mult_arr0/CTS_ccl_a_inv_00005/Y
-     CLKINVX20TR  rise   0.074   0.246   0.098  0.174  (130.800,253.200)    0.800     66    
buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG324_S1/CK
-     DFFQX1TR     rise   0.006   0.252   0.098  -      (165.200,293.600)   74.800   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner bestDelay:hold.late, min clock_path:
=============================================================

PathID    : 7
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
Delay     : 0.236

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.077  0.013  (0.000,10.000)     -            1    
CTS_ccl_a_inv_00017/A
-     CLKINVX8TR   rise   0.000   0.000   0.077  -      (7.200,12.000)       9.200   -       
CTS_ccl_a_inv_00017/Y
-     CLKINVX8TR   fall   0.045   0.046   0.046  0.030  (8.000,12.000)       0.800      1    
CTS_ccl_a_inv_00016/A
-     CLKINVX20TR  fall   0.001   0.046   0.046  -      (21.600,12.400)     14.000   -       
CTS_ccl_a_inv_00016/Y
-     CLKINVX20TR  rise   0.054   0.100   0.081  0.136  (22.000,12.800)      0.800      3    
buff_mult_arr0/CTS_ccl_a_inv_00015/A
-     CLKINVX20TR  rise   0.009   0.110   0.082  -      (226.400,138.400)  330.000   -       
buff_mult_arr0/CTS_ccl_a_inv_00015/Y
-     CLKINVX20TR  fall   0.056   0.165   0.063  0.121  (226.000,138.000)    0.800      4    
buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/CTS_ccl_a_inv_00012/A
-     CLKINVX20TR  fall   0.003   0.169   0.063  -      (234.000,145.600)   15.600   -       
buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/CTS_ccl_a_inv_00012/Y
-     CLKINVX20TR  rise   0.068   0.236   0.090  0.160  (233.600,145.200)    0.800     60    
buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
-     DFFQX1TR     rise   0.000   0.236   0.090  -      (229.600,142.400)    6.800   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner bestDelay:hold.late, max clock_path:
=============================================================

PathID    : 8
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG324_S1/CK
Delay     : 0.253

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.077  0.013  (0.000,10.000)     -            1    
CTS_ccl_a_inv_00017/A
-     CLKINVX8TR   rise   0.000   0.000   0.077  -      (7.200,12.000)       9.200   -       
CTS_ccl_a_inv_00017/Y
-     CLKINVX8TR   fall   0.045   0.046   0.046  0.030  (8.000,12.000)       0.800      1    
CTS_ccl_a_inv_00016/A
-     CLKINVX20TR  fall   0.001   0.046   0.046  -      (21.600,12.400)     14.000   -       
CTS_ccl_a_inv_00016/Y
-     CLKINVX20TR  rise   0.054   0.100   0.081  0.136  (22.000,12.800)      0.800      3    
CTS_ccl_a_inv_00013/A
-     CLKINVX20TR  rise   0.009   0.110   0.082  -      (133.600,170.800)  269.600   -       
CTS_ccl_a_inv_00013/Y
-     CLKINVX20TR  fall   0.059   0.169   0.070  0.139  (134.000,171.200)    0.800      4    
buff_mult_arr0/CTS_ccl_a_inv_00005/A
-     CLKINVX20TR  fall   0.005   0.173   0.071  -      (131.200,253.600)   85.200   -       
buff_mult_arr0/CTS_ccl_a_inv_00005/Y
-     CLKINVX20TR  rise   0.074   0.247   0.098  0.174  (130.800,253.200)    0.800     66    
buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG324_S1/CK
-     DFFQX1TR     rise   0.006   0.253   0.098  -      (165.200,293.600)   74.800   -       
---------------------------------------------------------------------------------------------------


