var pairs =
{
"noretime":{"hdl":1,"string":1,"attribute":1,"disallows":1,"found":1,"instance_name":1,"and2":1}
,"hdl":{"attribute":1,"adding":1}
,"string":{"noretime":1,"attribute":1}
,"instance":{"noretime":1,"instance_name":1}
,"attribute":{"prevent":1,"noretime":1}
,"prevent":{"re-timing":1}
,"re-timing":{"hierarchy":1,"registers":1}
,"hierarchy":{"global":1}
,"global":{"noretime":1}
,"disallows":{"re-timing":1}
,"registers":{"register":1}
,"register":{"instances":1}
,"instances":{"named":1}
,"named":{"ifs":1}
,"ifs":{"ofs":1}
,"ofs":{"may":1}
,"may":{"touched":1}
,"touched":{"default":1}
,"default":{"depending":1}
,"depending":{"tsu":1}
,"tsu":{"input_setup":1}
,"input_setup":{"tco":1}
,"tco":{"clock_to_out":1}
,"clock_to_out":{"constraints":1}
,"constraints":{"attribute":1}
,"device":{"support":1}
,"vhdl":{"syntax":1,"example":1}
,"instance_name":{"label":1,"synthesis":1}
,"label":{"label_name":1}
,"example":{"code":1}
,"and2":{"label":1,"synthesis":1}
,"verilog":{"syntax":1,"example":1}
,"syntax":{"synplify":1}
,"synthesis":{"noretime":1}
,"code":{"synplify":1}
,"module":{"and2":1}
,"generic":{"examples":1}
,"examples":{"fpga":1}
,"fpga":{"attributes":1}
,"attributes":{"hdl":1}
,"adding":{"fpga":1}
}
;Search.control.loadWordPairs(pairs);
