//
// Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
//
// On Mon Oct 28 14:32:31 IST 2024
//
//
// Ports:
// Name                         I/O  size props
// RDY_load_A                     O     1 const
// RDY_load_B                     O     1 const
// RDY_load_C                     O     1 const
// RDY_load_s1_or_s2              O     1 const
// get_MAC                        O    32 reg
// RDY_get_MAC                    O     1 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// load_A_a                       I    16 reg
// load_B_b                       I    16 reg
// load_C_c                       I    32 reg
// load_s1_or_s2_sel              I     1 reg
// EN_load_A                      I     1
// EN_load_B                      I     1
// EN_load_C                      I     1
// EN_load_s1_or_s2               I     1
// EN_get_MAC                     I     1 unused
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkMacUnitTop(CLK,
		    RST_N,

		    load_A_a,
		    EN_load_A,
		    RDY_load_A,

		    load_B_b,
		    EN_load_B,
		    RDY_load_B,

		    load_C_c,
		    EN_load_C,
		    RDY_load_C,

		    load_s1_or_s2_sel,
		    EN_load_s1_or_s2,
		    RDY_load_s1_or_s2,

		    EN_get_MAC,
		    get_MAC,
		    RDY_get_MAC);
  input  CLK;
  input  RST_N;

  // action method load_A
  input  [15 : 0] load_A_a;
  input  EN_load_A;
  output RDY_load_A;

  // action method load_B
  input  [15 : 0] load_B_b;
  input  EN_load_B;
  output RDY_load_B;

  // action method load_C
  input  [31 : 0] load_C_c;
  input  EN_load_C;
  output RDY_load_C;

  // action method load_s1_or_s2
  input  load_s1_or_s2_sel;
  input  EN_load_s1_or_s2;
  output RDY_load_s1_or_s2;

  // actionvalue method get_MAC
  input  EN_get_MAC;
  output [31 : 0] get_MAC;
  output RDY_get_MAC;

  // signals for module outputs
  wire [31 : 0] get_MAC;
  wire RDY_get_MAC, RDY_load_A, RDY_load_B, RDY_load_C, RDY_load_s1_or_s2;

  // register bf16_Mac_reg_A
  reg [15 : 0] bf16_Mac_reg_A;
  wire [15 : 0] bf16_Mac_reg_A_D_IN;
  wire bf16_Mac_reg_A_EN;

  // register bf16_Mac_reg_B
  reg [15 : 0] bf16_Mac_reg_B;
  wire [15 : 0] bf16_Mac_reg_B_D_IN;
  wire bf16_Mac_reg_B_EN;

  // register bf16_Mac_reg_C
  reg [31 : 0] bf16_Mac_reg_C;
  wire [31 : 0] bf16_Mac_reg_C_D_IN;
  wire bf16_Mac_reg_C_EN;

  // register bf16_Mac_result
  reg [31 : 0] bf16_Mac_result;
  wire [31 : 0] bf16_Mac_result_D_IN;
  wire bf16_Mac_result_EN;

  // register int_Mac_reg_A
  reg [7 : 0] int_Mac_reg_A;
  wire [7 : 0] int_Mac_reg_A_D_IN;
  wire int_Mac_reg_A_EN;

  // register int_Mac_reg_B
  reg [7 : 0] int_Mac_reg_B;
  wire [7 : 0] int_Mac_reg_B_D_IN;
  wire int_Mac_reg_B_EN;

  // register int_Mac_reg_C
  reg [31 : 0] int_Mac_reg_C;
  wire [31 : 0] int_Mac_reg_C_D_IN;
  wire int_Mac_reg_C_EN;

  // register int_Mac_result
  reg [31 : 0] int_Mac_result;
  wire [31 : 0] int_Mac_result_D_IN;
  wire int_Mac_result_EN;

  // register reg_s1_or_s2
  reg reg_s1_or_s2;
  wire reg_s1_or_s2_D_IN, reg_s1_or_s2_EN;

  // register result
  reg [31 : 0] result;
  wire [31 : 0] result_D_IN;
  wire result_EN;

  // rule scheduling signals
  wire CAN_FIRE_RL_bf16_Mac_rl_compute_bf16_mac,
       CAN_FIRE_RL_int_Mac_rl_Compute_Int_Mac,
       CAN_FIRE_RL_rl_select_mac_output,
       CAN_FIRE_get_MAC,
       CAN_FIRE_load_A,
       CAN_FIRE_load_B,
       CAN_FIRE_load_C,
       CAN_FIRE_load_s1_or_s2,
       WILL_FIRE_RL_bf16_Mac_rl_compute_bf16_mac,
       WILL_FIRE_RL_int_Mac_rl_Compute_Int_Mac,
       WILL_FIRE_RL_rl_select_mac_output,
       WILL_FIRE_get_MAC,
       WILL_FIRE_load_A,
       WILL_FIRE_load_B,
       WILL_FIRE_load_C,
       WILL_FIRE_load_s1_or_s2;

  // remaining internal signals
  wire [32 : 0] IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q11,
		IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q13,
		IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q15,
		IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q17,
		IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q19,
		IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q21,
		IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q9,
		IF_IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_ETC__q23,
		IF_INV_temp_a026_BIT_0_THEN_2_ELSE_0__q5;
  wire [31 : 0] IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q10,
		IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q12,
		IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q14,
		IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q16,
		IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q18,
		IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q20,
		IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q22,
		IF_IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_ETC__q41,
		IF_IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Ma_ETC__q8,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972,
		IF_INV_INV_temp_a026_BIT_0_THEN_1_ELSE_0__q7,
		IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487,
		IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163,
		INV_temp_a026__q4,
		_theResult_____1__h1029,
		result__h1085,
		result__h12403,
		result__h15416,
		result__h18429,
		result__h21442,
		result__h24455,
		result__h3364,
		result__h6377,
		result__h9390,
		temp_a___1__h25264,
		temp_a__h1026;
  wire [29 : 0] IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1147,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1318,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1482,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d399,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d596,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d786,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d970,
		IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1725;
  wire [27 : 0] IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1146,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1317,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1481,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d398,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d595,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d785,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d969,
		IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1724,
		INV_SEXT_int_Mac_reg_A__7_8_BIT_27_05_XOR_IF_I_ETC___d160;
  wire [25 : 0] IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1145,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1316,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1480,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d397,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d594,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d784,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d968,
		IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1723;
  wire [24 : 0] IF_IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN__ETC__q39;
  wire [23 : 0] IF_IF_IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_TH_ETC___d2492,
		IF_IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN__ETC__q40,
		IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276,
		IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1144,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1315,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1479,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d396,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d593,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d783,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d967,
		IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1722,
		INV_SEXT_int_Mac_reg_A__7_8_BIT_23_7_XOR_IF_IN_ETC___d158,
		_theResult___snd_snd__h213253,
		aligned_mantissa_A___1__h213254,
		aligned_mantissa_B___1__h213316,
		mantissa_a__h175521,
		mantissa_b__h175522,
		result_mantissa1___1__h220004,
		result_mantissa1__h175541;
  wire [22 : 0] IF_IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN__ETC___d2489,
		mantissa_rounded__h175571;
  wire [21 : 0] IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1143,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1314,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1478,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d395,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d592,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d782,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d966,
		IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1721;
  wire [19 : 0] IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1142,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1313,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1477,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d394,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d591,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d781,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d965,
		IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1720,
		INV_SEXT_int_Mac_reg_A__7_8_BIT_19_9_XOR_IF_IN_ETC___d156;
  wire [17 : 0] IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1141,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1312,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1476,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d393,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d590,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d780,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d964,
		IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1719;
  wire [16 : 0] IF_IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONC_ETC__q24,
		IF_IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf1_ETC__q26,
		IF_IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf1_ETC__q28,
		IF_IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf1_ETC__q30,
		IF_IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf1_ETC__q32,
		IF_IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf1_ETC__q34,
		IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf1_ETC__q36;
  wire [15 : 0] IF_IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONC_ETC__q25,
		IF_IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf1_ETC__q27,
		IF_IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf1_ETC__q29,
		IF_IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf1_ETC__q31,
		IF_IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf1_ETC__q33,
		IF_IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf1_ETC__q35,
		IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf1_ETC__q37,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1140,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1311,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1475,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d392,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d589,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d779,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d963,
		IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1718,
		IF_bf16_Mac_reg_A_BIT_0_THEN_1_ELSE_0__q1,
		IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744,
		IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828,
		IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904,
		IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976,
		IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2045,
		IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2110,
		IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2172,
		INV_SEXT_int_Mac_reg_A__7_8_BIT_15_1_XOR_IF_IN_ETC___d154,
		product__h176305,
		product__h176748,
		product__h177191,
		product__h177634,
		product__h178077,
		product__h178520,
		product__h178963;
  wire [13 : 0] IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1139,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1310,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1474,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d391,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d588,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d778,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d962,
		IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1717,
		IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1826,
		IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1902,
		IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2108,
		INV_IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf_ETC___d2170;
  wire [11 : 0] IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1138,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1309,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1473,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d390,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d587,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d777,
		IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d961,
		IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1716,
		IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1973,
		IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2107,
		IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2169,
		INV_IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf_ETC___d2042,
		INV_SEXT_int_Mac_reg_A__7_8_BIT_11_3_XOR_IF_IN_ETC___d152;
  wire [9 : 0] IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1137,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1308,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1472,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d389,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d586,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d776,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d960,
	       IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1715,
	       IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1824,
	       IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1972,
	       IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d2041,
	       IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2106,
	       IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2168,
	       INV_IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf_ETC___d1900;
  wire [8 : 0] IF_INV_int_Mac_reg_B_BIT_0_THEN_2_ELSE_0__q3;
  wire [7 : 0] IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf1_ETC___d2262,
	       IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf1_ETC__q38,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1136,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1307,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d388,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d585,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d775,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d959,
	       IF_INV_INV_int_Mac_reg_B_BIT_0_THEN_1_ELSE_0__q6,
	       IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1714,
	       IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1823,
	       IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1899,
	       IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1971,
	       IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d2040,
	       IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2105,
	       IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2167,
	       IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_B__ETC___d38,
	       INV_SEXT_int_Mac_reg_A__7_8_BIT_7_5_XOR_IF_INV_ETC___d150,
	       INV_int_Mac_reg_B__q2,
	       _theResult_____2_snd_fst__h217015,
	       _theResult___fst__h212200,
	       _theResult___fst__h212306,
	       _theResult___fst__h212387,
	       _theResult___fst__h212493,
	       _theResult___snd__h212201,
	       _theResult___snd__h212388,
	       _theResult___snd_fst__h213252,
	       bf16_Mac_reg_C_260_BITS_30_TO_23_261_MINUS_IF__ETC___d2271,
	       exponent_A__h175523,
	       exponent_sum___1__h212328,
	       exponent_sum___2__h212198,
	       exponent_sum__h175568,
	       final_mantissa___1__h212305,
	       final_mantissa___1__h212492,
	       final_mantissa__h212197,
	       final_mantissa__h212385,
	       result_exponent___1__h213255,
	       result_exponent___1__h217019,
	       result_exponent__h175530,
	       temp_b___1__h1161,
	       x__h212345,
	       x__h219966,
	       x__h219999;
  wire [5 : 0] IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d387,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d584,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d774,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d958,
	       IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1713,
	       IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1822,
	       IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1898,
	       IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1970,
	       IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d2039;
  wire [3 : 0] IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d386,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d583,
	       IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1712,
	       IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1821,
	       IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1897,
	       INV_SEXT_int_Mac_reg_A__7_8_BIT_3_7_XOR_IF_INV_ETC___d148,
	       INV_int_Mac_reg_B_BIT_3_6_XOR_IF_INV_int_Mac_r_ETC___d35;
  wire [1 : 0] IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1711;
  wire IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2424,
       IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2443,
       IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2445,
       IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2446,
       IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2447,
       IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2448,
       IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2449,
       IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2450,
       IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2451,
       IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2452,
       IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2453,
       IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2454,
       IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2455,
       IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2456,
       IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2457,
       IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2458,
       IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2459,
       IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2460,
       IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2461,
       IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2462,
       IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2463,
       IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2464,
       IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2465,
       IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2466,
       IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf1_ETC___d2263,
       IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2212,
       IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2220,
       IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2222,
       IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2225,
       IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2226,
       IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2227,
       IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2228,
       IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2229,
       NOT_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf_ETC___d2223,
       _theResult___fst__h213218,
       _theResult___fst__h213250,
       round_flag___1__h213317,
       sign_A__h175519,
       x__h106381,
       x__h106649,
       x__h106740,
       x__h106921,
       x__h107012,
       x__h107192,
       x__h107283,
       x__h107463,
       x__h107554,
       x__h107734,
       x__h107825,
       x__h108005,
       x__h108096,
       x__h108276,
       x__h108367,
       x__h108547,
       x__h108638,
       x__h108818,
       x__h108909,
       x__h109089,
       x__h109180,
       x__h109360,
       x__h109451,
       x__h109631,
       x__h109722,
       x__h109902,
       x__h109993,
       x__h110173,
       x__h110264,
       x__h110444,
       x__h110535,
       x__h110715,
       x__h110806,
       x__h110986,
       x__h111077,
       x__h111257,
       x__h111348,
       x__h111528,
       x__h111619,
       x__h111799,
       x__h111890,
       x__h112070,
       x__h112161,
       x__h112341,
       x__h112432,
       x__h112612,
       x__h112703,
       x__h112883,
       x__h112974,
       x__h113154,
       x__h113245,
       x__h113425,
       x__h113516,
       x__h124355,
       x__h124623,
       x__h124714,
       x__h124895,
       x__h124986,
       x__h125166,
       x__h125257,
       x__h125437,
       x__h125528,
       x__h125708,
       x__h125799,
       x__h125979,
       x__h126070,
       x__h126250,
       x__h126341,
       x__h126521,
       x__h126612,
       x__h126792,
       x__h126883,
       x__h127063,
       x__h127154,
       x__h127334,
       x__h127425,
       x__h127605,
       x__h127696,
       x__h127876,
       x__h127967,
       x__h128147,
       x__h128238,
       x__h128418,
       x__h128509,
       x__h128689,
       x__h128780,
       x__h128960,
       x__h129051,
       x__h129231,
       x__h129322,
       x__h129502,
       x__h129593,
       x__h129773,
       x__h129864,
       x__h130044,
       x__h130135,
       x__h130315,
       x__h130406,
       x__h130586,
       x__h130677,
       x__h130857,
       x__h130948,
       x__h131128,
       x__h131219,
       x__h142324,
       x__h142592,
       x__h142683,
       x__h142864,
       x__h142955,
       x__h143135,
       x__h143226,
       x__h143406,
       x__h143497,
       x__h143677,
       x__h143768,
       x__h143948,
       x__h144039,
       x__h144219,
       x__h144310,
       x__h144490,
       x__h144581,
       x__h144761,
       x__h144852,
       x__h145032,
       x__h145123,
       x__h145303,
       x__h145394,
       x__h145574,
       x__h145665,
       x__h145845,
       x__h145936,
       x__h146116,
       x__h146207,
       x__h146387,
       x__h146478,
       x__h146658,
       x__h146749,
       x__h146929,
       x__h147020,
       x__h147200,
       x__h147291,
       x__h147471,
       x__h147562,
       x__h147742,
       x__h147833,
       x__h148013,
       x__h148104,
       x__h148284,
       x__h148375,
       x__h148555,
       x__h148646,
       x__h148826,
       x__h148917,
       x__h160288,
       x__h160556,
       x__h160647,
       x__h160828,
       x__h160919,
       x__h161099,
       x__h161190,
       x__h161370,
       x__h161461,
       x__h161641,
       x__h161732,
       x__h161912,
       x__h162003,
       x__h162183,
       x__h162274,
       x__h162454,
       x__h162545,
       x__h162725,
       x__h162816,
       x__h162996,
       x__h163087,
       x__h163267,
       x__h163358,
       x__h163538,
       x__h163629,
       x__h163809,
       x__h163900,
       x__h164080,
       x__h164171,
       x__h164351,
       x__h164442,
       x__h164622,
       x__h164713,
       x__h164893,
       x__h164984,
       x__h165164,
       x__h165255,
       x__h165435,
       x__h165526,
       x__h165706,
       x__h165797,
       x__h165977,
       x__h166068,
       x__h166248,
       x__h166339,
       x__h166519,
       x__h166610,
       x__h166860,
       x__h167131,
       x__h167223,
       x__h167406,
       x__h167498,
       x__h167680,
       x__h167772,
       x__h167954,
       x__h168046,
       x__h168228,
       x__h168320,
       x__h168502,
       x__h168594,
       x__h168776,
       x__h168868,
       x__h169050,
       x__h169142,
       x__h169324,
       x__h169416,
       x__h169598,
       x__h169690,
       x__h169872,
       x__h169964,
       x__h170146,
       x__h170238,
       x__h170420,
       x__h170512,
       x__h170694,
       x__h170786,
       x__h170968,
       x__h171060,
       x__h171242,
       x__h171334,
       x__h171516,
       x__h171608,
       x__h171790,
       x__h171882,
       x__h172064,
       x__h172156,
       x__h172338,
       x__h172430,
       x__h172612,
       x__h172704,
       x__h172886,
       x__h172978,
       x__h173160,
       x__h173252,
       x__h173434,
       x__h173526,
       x__h173708,
       x__h173800,
       x__h173982,
       x__h174074,
       x__h174256,
       x__h174348,
       x__h174530,
       x__h174622,
       x__h174804,
       x__h174896,
       x__h175078,
       x__h175170,
       x__h183742,
       x__h184010,
       x__h184101,
       x__h184282,
       x__h184373,
       x__h184553,
       x__h184644,
       x__h184824,
       x__h184915,
       x__h185095,
       x__h185186,
       x__h185366,
       x__h185457,
       x__h188137,
       x__h188405,
       x__h188496,
       x__h188677,
       x__h188768,
       x__h188948,
       x__h189039,
       x__h189219,
       x__h189310,
       x__h189490,
       x__h189581,
       x__h189761,
       x__h189852,
       x__h192527,
       x__h192795,
       x__h192886,
       x__h193067,
       x__h193158,
       x__h193338,
       x__h193429,
       x__h193609,
       x__h193700,
       x__h193880,
       x__h193971,
       x__h194151,
       x__h194242,
       x__h196912,
       x__h197180,
       x__h197271,
       x__h197452,
       x__h197543,
       x__h197723,
       x__h197814,
       x__h197994,
       x__h198085,
       x__h198265,
       x__h198356,
       x__h198536,
       x__h198627,
       x__h201292,
       x__h201560,
       x__h201651,
       x__h201832,
       x__h201923,
       x__h202103,
       x__h202194,
       x__h202374,
       x__h202465,
       x__h202645,
       x__h202736,
       x__h202916,
       x__h203007,
       x__h205667,
       x__h205935,
       x__h206026,
       x__h206207,
       x__h206298,
       x__h206478,
       x__h206569,
       x__h206749,
       x__h206840,
       x__h207020,
       x__h207111,
       x__h207291,
       x__h207382,
       x__h210037,
       x__h210305,
       x__h210396,
       x__h210577,
       x__h210668,
       x__h210848,
       x__h210939,
       x__h211119,
       x__h211210,
       x__h211390,
       x__h211481,
       x__h211661,
       x__h211752,
       x__h213478,
       x__h213633,
       x__h213680,
       x__h213787,
       x__h213834,
       x__h213941,
       x__h213988,
       x__h214095,
       x__h214142,
       x__h214249,
       x__h214296,
       x__h214403,
       x__h214450,
       x__h214557,
       x__h214604,
       x__h214711,
       x__h214758,
       x__h214865,
       x__h214912,
       x__h215019,
       x__h215066,
       x__h215173,
       x__h215220,
       x__h215327,
       x__h215374,
       x__h215481,
       x__h215528,
       x__h215635,
       x__h215682,
       x__h215789,
       x__h215836,
       x__h215943,
       x__h215990,
       x__h216097,
       x__h216144,
       x__h216251,
       x__h216298,
       x__h216405,
       x__h216452,
       x__h216559,
       x__h216606,
       x__h216713,
       x__h216760,
       x__h216867,
       x__h216914,
       x__h52429,
       x__h52697,
       x__h52788,
       x__h52969,
       x__h53060,
       x__h53240,
       x__h53331,
       x__h53511,
       x__h53602,
       x__h53782,
       x__h53873,
       x__h54053,
       x__h54144,
       x__h54324,
       x__h54415,
       x__h54595,
       x__h54686,
       x__h54866,
       x__h54957,
       x__h55137,
       x__h55228,
       x__h55408,
       x__h55499,
       x__h55679,
       x__h55770,
       x__h55950,
       x__h56041,
       x__h56221,
       x__h56312,
       x__h56492,
       x__h56583,
       x__h56763,
       x__h56854,
       x__h57034,
       x__h57125,
       x__h57305,
       x__h57396,
       x__h57576,
       x__h57667,
       x__h57847,
       x__h57938,
       x__h58118,
       x__h58209,
       x__h58389,
       x__h58480,
       x__h58660,
       x__h58751,
       x__h58931,
       x__h59022,
       x__h59202,
       x__h59293,
       x__h59473,
       x__h59564,
       x__h59744,
       x__h59835,
       x__h60015,
       x__h60106,
       x__h60286,
       x__h60377,
       x__h70418,
       x__h70686,
       x__h70777,
       x__h70958,
       x__h71049,
       x__h71229,
       x__h71320,
       x__h71500,
       x__h71591,
       x__h71771,
       x__h71862,
       x__h72042,
       x__h72133,
       x__h72313,
       x__h72404,
       x__h72584,
       x__h72675,
       x__h72855,
       x__h72946,
       x__h73126,
       x__h73217,
       x__h73397,
       x__h73488,
       x__h73668,
       x__h73759,
       x__h73939,
       x__h74030,
       x__h74210,
       x__h74301,
       x__h74481,
       x__h74572,
       x__h74752,
       x__h74843,
       x__h75023,
       x__h75114,
       x__h75294,
       x__h75385,
       x__h75565,
       x__h75656,
       x__h75836,
       x__h75927,
       x__h76107,
       x__h76198,
       x__h76378,
       x__h76469,
       x__h76649,
       x__h76740,
       x__h76920,
       x__h77011,
       x__h77191,
       x__h77282,
       x__h77462,
       x__h77553,
       x__h77733,
       x__h77824,
       x__h78004,
       x__h78095,
       x__h88402,
       x__h88670,
       x__h88761,
       x__h88942,
       x__h89033,
       x__h89213,
       x__h89304,
       x__h89484,
       x__h89575,
       x__h89755,
       x__h89846,
       x__h90026,
       x__h90117,
       x__h90297,
       x__h90388,
       x__h90568,
       x__h90659,
       x__h90839,
       x__h90930,
       x__h91110,
       x__h91201,
       x__h91381,
       x__h91472,
       x__h91652,
       x__h91743,
       x__h91923,
       x__h92014,
       x__h92194,
       x__h92285,
       x__h92465,
       x__h92556,
       x__h92736,
       x__h92827,
       x__h93007,
       x__h93098,
       x__h93278,
       x__h93369,
       x__h93549,
       x__h93640,
       x__h93820,
       x__h93911,
       x__h94091,
       x__h94182,
       x__h94362,
       x__h94453,
       x__h94633,
       x__h94724,
       x__h94904,
       x__h94995,
       x__h95175,
       x__h95266,
       x__h95446,
       x__h95537,
       x__h95717,
       x__h95808,
       y__h106650,
       y__h106741,
       y__h106922,
       y__h107013,
       y__h107193,
       y__h107284,
       y__h107464,
       y__h107555,
       y__h107735,
       y__h107826,
       y__h108006,
       y__h108097,
       y__h108277,
       y__h108368,
       y__h108548,
       y__h108639,
       y__h108819,
       y__h108910,
       y__h109090,
       y__h109181,
       y__h109361,
       y__h109452,
       y__h109632,
       y__h109723,
       y__h109903,
       y__h109994,
       y__h110174,
       y__h110265,
       y__h110445,
       y__h110536,
       y__h110716,
       y__h110807,
       y__h110987,
       y__h111078,
       y__h111258,
       y__h111349,
       y__h111529,
       y__h111620,
       y__h111800,
       y__h111891,
       y__h112071,
       y__h112162,
       y__h112342,
       y__h112433,
       y__h112613,
       y__h112704,
       y__h112884,
       y__h112975,
       y__h113155,
       y__h113246,
       y__h113426,
       y__h113517,
       y__h124624,
       y__h124715,
       y__h124896,
       y__h124987,
       y__h125167,
       y__h125258,
       y__h125438,
       y__h125529,
       y__h125709,
       y__h125800,
       y__h125980,
       y__h126071,
       y__h126251,
       y__h126342,
       y__h126522,
       y__h126613,
       y__h126793,
       y__h126884,
       y__h127064,
       y__h127155,
       y__h127335,
       y__h127426,
       y__h127606,
       y__h127697,
       y__h127877,
       y__h127968,
       y__h128148,
       y__h128239,
       y__h128419,
       y__h128510,
       y__h128690,
       y__h128781,
       y__h128961,
       y__h129052,
       y__h129232,
       y__h129323,
       y__h129503,
       y__h129594,
       y__h129774,
       y__h129865,
       y__h130045,
       y__h130136,
       y__h130316,
       y__h130407,
       y__h130587,
       y__h130678,
       y__h130858,
       y__h130949,
       y__h131129,
       y__h131220,
       y__h142593,
       y__h142684,
       y__h142865,
       y__h142956,
       y__h143136,
       y__h143227,
       y__h143407,
       y__h143498,
       y__h143678,
       y__h143769,
       y__h143949,
       y__h144040,
       y__h144220,
       y__h144311,
       y__h144491,
       y__h144582,
       y__h144762,
       y__h144853,
       y__h145033,
       y__h145124,
       y__h145304,
       y__h145395,
       y__h145575,
       y__h145666,
       y__h145846,
       y__h145937,
       y__h146117,
       y__h146208,
       y__h146388,
       y__h146479,
       y__h146659,
       y__h146750,
       y__h146930,
       y__h147021,
       y__h147201,
       y__h147292,
       y__h147472,
       y__h147563,
       y__h147743,
       y__h147834,
       y__h148014,
       y__h148105,
       y__h148285,
       y__h148376,
       y__h148556,
       y__h148647,
       y__h148827,
       y__h148918,
       y__h160557,
       y__h160648,
       y__h160829,
       y__h160920,
       y__h161100,
       y__h161191,
       y__h161371,
       y__h161462,
       y__h161642,
       y__h161733,
       y__h161913,
       y__h162004,
       y__h162184,
       y__h162275,
       y__h162455,
       y__h162546,
       y__h162726,
       y__h162817,
       y__h162997,
       y__h163088,
       y__h163268,
       y__h163359,
       y__h163539,
       y__h163630,
       y__h163810,
       y__h163901,
       y__h164081,
       y__h164172,
       y__h164352,
       y__h164443,
       y__h164623,
       y__h164714,
       y__h164894,
       y__h164985,
       y__h165165,
       y__h165256,
       y__h165436,
       y__h165527,
       y__h165707,
       y__h165798,
       y__h165978,
       y__h166069,
       y__h166249,
       y__h166340,
       y__h166520,
       y__h166611,
       y__h167132,
       y__h167224,
       y__h167407,
       y__h167499,
       y__h167681,
       y__h167773,
       y__h167955,
       y__h168047,
       y__h168229,
       y__h168321,
       y__h168503,
       y__h168595,
       y__h168777,
       y__h168869,
       y__h169051,
       y__h169143,
       y__h169325,
       y__h169417,
       y__h169599,
       y__h169691,
       y__h169873,
       y__h169965,
       y__h170147,
       y__h170239,
       y__h170421,
       y__h170513,
       y__h170695,
       y__h170787,
       y__h170969,
       y__h171061,
       y__h171243,
       y__h171335,
       y__h171517,
       y__h171609,
       y__h171791,
       y__h171883,
       y__h172065,
       y__h172157,
       y__h172339,
       y__h172431,
       y__h172613,
       y__h172705,
       y__h172887,
       y__h172979,
       y__h173161,
       y__h173253,
       y__h173435,
       y__h173527,
       y__h173709,
       y__h173801,
       y__h173983,
       y__h174075,
       y__h174257,
       y__h174349,
       y__h174531,
       y__h174623,
       y__h174805,
       y__h174897,
       y__h1749,
       y__h175079,
       y__h175171,
       y__h184011,
       y__h184102,
       y__h184283,
       y__h184374,
       y__h184554,
       y__h184645,
       y__h184825,
       y__h184916,
       y__h185096,
       y__h185187,
       y__h185367,
       y__h185458,
       y__h185638,
       y__h185729,
       y__h185909,
       y__h186180,
       y__h186451,
       y__h186722,
       y__h186993,
       y__h187264,
       y__h188406,
       y__h188497,
       y__h188678,
       y__h188769,
       y__h188949,
       y__h189040,
       y__h189220,
       y__h189311,
       y__h189491,
       y__h189582,
       y__h189762,
       y__h189853,
       y__h190033,
       y__h190124,
       y__h190304,
       y__h190575,
       y__h190846,
       y__h191117,
       y__h191388,
       y__h192796,
       y__h192887,
       y__h193068,
       y__h193159,
       y__h193339,
       y__h193430,
       y__h193610,
       y__h193701,
       y__h193881,
       y__h193972,
       y__h194152,
       y__h194243,
       y__h194423,
       y__h194514,
       y__h194694,
       y__h194965,
       y__h195236,
       y__h195507,
       y__h197181,
       y__h197272,
       y__h197453,
       y__h197544,
       y__h197724,
       y__h197815,
       y__h197995,
       y__h198086,
       y__h198266,
       y__h198357,
       y__h198537,
       y__h198628,
       y__h198808,
       y__h198899,
       y__h199079,
       y__h199350,
       y__h199621,
       y__h201561,
       y__h201652,
       y__h201833,
       y__h201924,
       y__h2021,
       y__h202104,
       y__h202195,
       y__h202375,
       y__h202466,
       y__h202646,
       y__h202737,
       y__h202917,
       y__h203008,
       y__h203188,
       y__h203279,
       y__h203459,
       y__h203730,
       y__h205936,
       y__h206027,
       y__h206208,
       y__h206299,
       y__h206479,
       y__h206570,
       y__h206750,
       y__h206841,
       y__h207021,
       y__h207112,
       y__h207292,
       y__h207383,
       y__h207563,
       y__h207654,
       y__h207834,
       y__h210306,
       y__h210397,
       y__h210578,
       y__h210669,
       y__h210849,
       y__h210940,
       y__h211120,
       y__h211211,
       y__h211391,
       y__h211482,
       y__h211662,
       y__h211753,
       y__h211933,
       y__h212024,
       y__h213479,
       y__h213526,
       y__h213634,
       y__h213681,
       y__h213788,
       y__h213835,
       y__h213942,
       y__h213989,
       y__h214096,
       y__h214143,
       y__h214250,
       y__h214297,
       y__h214404,
       y__h214451,
       y__h214558,
       y__h214605,
       y__h214712,
       y__h214759,
       y__h214866,
       y__h214913,
       y__h215020,
       y__h215067,
       y__h215174,
       y__h215221,
       y__h215328,
       y__h215375,
       y__h215482,
       y__h215529,
       y__h215636,
       y__h215683,
       y__h215790,
       y__h215837,
       y__h215944,
       y__h215991,
       y__h216098,
       y__h216145,
       y__h216252,
       y__h216299,
       y__h216406,
       y__h216453,
       y__h216560,
       y__h216607,
       y__h216714,
       y__h216761,
       y__h216868,
       y__h216915,
       y__h2292,
       y__h2563,
       y__h26406,
       y__h26678,
       y__h26949,
       y__h27220,
       y__h27491,
       y__h27762,
       y__h28033,
       y__h28304,
       y__h2834,
       y__h28575,
       y__h28846,
       y__h29117,
       y__h29388,
       y__h29659,
       y__h29930,
       y__h30201,
       y__h30472,
       y__h30743,
       y__h31014,
       y__h3105,
       y__h31285,
       y__h31556,
       y__h31827,
       y__h32098,
       y__h32369,
       y__h32640,
       y__h32911,
       y__h33182,
       y__h33453,
       y__h33724,
       y__h33995,
       y__h34266,
       y__h52698,
       y__h52789,
       y__h52970,
       y__h53061,
       y__h53241,
       y__h53332,
       y__h53512,
       y__h53603,
       y__h53783,
       y__h53874,
       y__h54054,
       y__h54145,
       y__h54325,
       y__h54416,
       y__h54596,
       y__h54687,
       y__h54867,
       y__h54958,
       y__h55138,
       y__h55229,
       y__h55409,
       y__h55500,
       y__h55680,
       y__h55771,
       y__h55951,
       y__h56042,
       y__h56222,
       y__h56313,
       y__h56493,
       y__h56584,
       y__h56764,
       y__h56855,
       y__h57035,
       y__h57126,
       y__h57306,
       y__h57397,
       y__h57577,
       y__h57668,
       y__h57848,
       y__h57939,
       y__h58119,
       y__h58210,
       y__h58390,
       y__h58481,
       y__h58661,
       y__h58752,
       y__h58932,
       y__h59023,
       y__h59203,
       y__h59294,
       y__h59474,
       y__h59565,
       y__h59745,
       y__h59836,
       y__h60016,
       y__h60107,
       y__h60287,
       y__h60378,
       y__h70687,
       y__h70778,
       y__h70959,
       y__h71050,
       y__h71230,
       y__h71321,
       y__h71501,
       y__h71592,
       y__h71772,
       y__h71863,
       y__h72043,
       y__h72134,
       y__h72314,
       y__h72405,
       y__h72585,
       y__h72676,
       y__h72856,
       y__h72947,
       y__h73127,
       y__h73218,
       y__h73398,
       y__h73489,
       y__h73669,
       y__h73760,
       y__h73940,
       y__h74031,
       y__h74211,
       y__h74302,
       y__h74482,
       y__h74573,
       y__h74753,
       y__h74844,
       y__h75024,
       y__h75115,
       y__h75295,
       y__h75386,
       y__h75566,
       y__h75657,
       y__h75837,
       y__h75928,
       y__h76108,
       y__h76199,
       y__h76379,
       y__h76470,
       y__h76650,
       y__h76741,
       y__h76921,
       y__h77012,
       y__h77192,
       y__h77283,
       y__h77463,
       y__h77554,
       y__h77734,
       y__h77825,
       y__h78005,
       y__h78096,
       y__h88671,
       y__h88762,
       y__h88943,
       y__h89034,
       y__h89214,
       y__h89305,
       y__h89485,
       y__h89576,
       y__h89756,
       y__h89847,
       y__h90027,
       y__h90118,
       y__h90298,
       y__h90389,
       y__h90569,
       y__h90660,
       y__h90840,
       y__h90931,
       y__h91111,
       y__h91202,
       y__h91382,
       y__h91473,
       y__h91653,
       y__h91744,
       y__h91924,
       y__h92015,
       y__h92195,
       y__h92286,
       y__h92466,
       y__h92557,
       y__h92737,
       y__h92828,
       y__h93008,
       y__h93099,
       y__h93279,
       y__h93370,
       y__h93550,
       y__h93641,
       y__h93821,
       y__h93912,
       y__h94092,
       y__h94183,
       y__h94363,
       y__h94454,
       y__h94634,
       y__h94725,
       y__h94905,
       y__h94996,
       y__h95176,
       y__h95267,
       y__h95447,
       y__h95538,
       y__h95718,
       y__h95809;

  // action method load_A
  assign RDY_load_A = 1'd1 ;
  assign CAN_FIRE_load_A = 1'd1 ;
  assign WILL_FIRE_load_A = EN_load_A ;

  // action method load_B
  assign RDY_load_B = 1'd1 ;
  assign CAN_FIRE_load_B = 1'd1 ;
  assign WILL_FIRE_load_B = EN_load_B ;

  // action method load_C
  assign RDY_load_C = 1'd1 ;
  assign CAN_FIRE_load_C = 1'd1 ;
  assign WILL_FIRE_load_C = EN_load_C ;

  // action method load_s1_or_s2
  assign RDY_load_s1_or_s2 = 1'd1 ;
  assign CAN_FIRE_load_s1_or_s2 = 1'd1 ;
  assign WILL_FIRE_load_s1_or_s2 = EN_load_s1_or_s2 ;

  // actionvalue method get_MAC
  assign get_MAC = result ;
  assign RDY_get_MAC = 1'd1 ;
  assign CAN_FIRE_get_MAC = 1'd1 ;
  assign WILL_FIRE_get_MAC = EN_get_MAC ;

  // rule RL_rl_select_mac_output
  assign CAN_FIRE_RL_rl_select_mac_output = 1'd1 ;
  assign WILL_FIRE_RL_rl_select_mac_output = 1'd1 ;

  // rule RL_int_Mac_rl_Compute_Int_Mac
  assign CAN_FIRE_RL_int_Mac_rl_Compute_Int_Mac = 1'd1 ;
  assign WILL_FIRE_RL_int_Mac_rl_Compute_Int_Mac = 1'd1 ;

  // rule RL_bf16_Mac_rl_compute_bf16_mac
  assign CAN_FIRE_RL_bf16_Mac_rl_compute_bf16_mac = 1'd1 ;
  assign WILL_FIRE_RL_bf16_Mac_rl_compute_bf16_mac = 1'd1 ;

  // register bf16_Mac_reg_A
  assign bf16_Mac_reg_A_D_IN = load_A_a ;
  assign bf16_Mac_reg_A_EN = EN_load_A && reg_s1_or_s2 ;

  // register bf16_Mac_reg_B
  assign bf16_Mac_reg_B_D_IN = load_B_b ;
  assign bf16_Mac_reg_B_EN = EN_load_B && reg_s1_or_s2 ;

  // register bf16_Mac_reg_C
  assign bf16_Mac_reg_C_D_IN = load_C_c ;
  assign bf16_Mac_reg_C_EN = EN_load_C && reg_s1_or_s2 ;

  // register bf16_Mac_result
  assign bf16_Mac_result_D_IN =
	     { sign_A__h175519,
	       _theResult_____2_snd_fst__h217015,
	       IF_IF_IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_TH_ETC___d2492[22:0] } ;
  assign bf16_Mac_result_EN = 1'd1 ;

  // register int_Mac_reg_A
  assign int_Mac_reg_A_D_IN = load_A_a[7:0] ;
  assign int_Mac_reg_A_EN = EN_load_A && !reg_s1_or_s2 ;

  // register int_Mac_reg_B
  assign int_Mac_reg_B_D_IN = load_B_b[7:0] ;
  assign int_Mac_reg_B_EN = EN_load_B && !reg_s1_or_s2 ;

  // register int_Mac_reg_C
  assign int_Mac_reg_C_D_IN = load_C_c ;
  assign int_Mac_reg_C_EN = EN_load_C && !reg_s1_or_s2 ;

  // register int_Mac_result
  assign int_Mac_result_D_IN =
	     { x__h175078 ^ y__h175079,
	       x__h174804 ^ y__h174805,
	       IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1725 } ;
  assign int_Mac_result_EN = 1'd1 ;

  // register reg_s1_or_s2
  assign reg_s1_or_s2_D_IN = load_s1_or_s2_sel ;
  assign reg_s1_or_s2_EN = EN_load_s1_or_s2 ;

  // register result
  assign result_D_IN = reg_s1_or_s2 ? bf16_Mac_result : int_Mac_result ;
  assign result_EN = 1'd1 ;

  // remaining internal signals
  assign IF_IF_IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_TH_ETC___d2492 =
	     (IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2424 ?
		IF_IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN__ETC__q40[0] :
		_theResult___fst__h213218) ?
	       result_mantissa1___1__h220004 :
	       result_mantissa1__h175541 ;
  assign IF_IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN__ETC___d2489 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2424 ?
	       { IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2443,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2445,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2446,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2447,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2448,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2449,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2450,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2451,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2452,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2453,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2454,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2455,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2456,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2457,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2458,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2459,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2460,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2461,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2462,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2463,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2464,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2465,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2466 } :
	       { IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2445,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2446,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2447,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2448,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2449,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2450,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2451,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2452,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2453,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2454,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2455,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2456,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2457,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2458,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2459,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2460,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2461,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2462,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2463,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2464,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2465,
		 IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2466,
		 IF_IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN__ETC__q40[0] } ;
  assign IF_IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN__ETC__q39 =
	     (IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[0] &
	      IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[0]) ?
	       25'd2 :
	       25'd0 ;
  assign IF_IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN__ETC__q40 =
	     (IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[0] ^
	      IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[0]) ?
	       24'd1 :
	       24'd0 ;
  assign IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276 =
	     IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf1_ETC___d2263 ?
	       _theResult___snd_snd__h213253 :
	       mantissa_a__h175521 ;
  assign IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282 =
	     IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf1_ETC___d2263 ?
	       mantissa_b__h175522 :
	       aligned_mantissa_B___1__h213316 ;
  assign IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2424 =
	     x__h216867 | y__h216868 ;
  assign IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2443 =
	     y__h216915 ^ x__h216914 ;
  assign IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2445 =
	     y__h216761 ^ x__h216760 ;
  assign IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2446 =
	     y__h216607 ^ x__h216606 ;
  assign IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2447 =
	     y__h216453 ^ x__h216452 ;
  assign IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2448 =
	     y__h216299 ^ x__h216298 ;
  assign IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2449 =
	     y__h216145 ^ x__h216144 ;
  assign IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2450 =
	     y__h215991 ^ x__h215990 ;
  assign IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2451 =
	     y__h215837 ^ x__h215836 ;
  assign IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2452 =
	     y__h215683 ^ x__h215682 ;
  assign IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2453 =
	     y__h215529 ^ x__h215528 ;
  assign IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2454 =
	     y__h215375 ^ x__h215374 ;
  assign IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2455 =
	     y__h215221 ^ x__h215220 ;
  assign IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2456 =
	     y__h215067 ^ x__h215066 ;
  assign IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2457 =
	     y__h214913 ^ x__h214912 ;
  assign IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2458 =
	     y__h214759 ^ x__h214758 ;
  assign IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2459 =
	     y__h214605 ^ x__h214604 ;
  assign IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2460 =
	     y__h214451 ^ x__h214450 ;
  assign IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2461 =
	     y__h214297 ^ x__h214296 ;
  assign IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2462 =
	     y__h214143 ^ x__h214142 ;
  assign IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2463 =
	     y__h213989 ^ x__h213988 ;
  assign IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2464 =
	     y__h213835 ^ x__h213834 ;
  assign IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2465 =
	     y__h213681 ^ x__h213680 ;
  assign IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2466 =
	     y__h213526 ^
	     IF_IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN__ETC__q39[1] ;
  assign IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q10 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q11 =
	     (IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[2] &
	      IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[0]) ?
	       33'd8 :
	       33'd0 ;
  assign IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q12 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q13 =
	     (IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[3] &
	      IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[0]) ?
	       33'd16 :
	       33'd0 ;
  assign IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q14 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q15 =
	     (IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[4] &
	      IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[0]) ?
	       33'd32 :
	       33'd0 ;
  assign IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q16 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q17 =
	     (IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[5] &
	      IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[0]) ?
	       33'd64 :
	       33'd0 ;
  assign IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q18 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q19 =
	     (IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[6] &
	      IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[0]) ?
	       33'd128 :
	       33'd0 ;
  assign IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q20 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q21 =
	     (IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[7] &
	      IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[0]) ?
	       33'd256 :
	       33'd0 ;
  assign IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q22 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q9 =
	     (IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[1] &
	      IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[0]) ?
	       33'd4 :
	       33'd0 ;
  assign IF_IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_ETC__q23 =
	     (IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[0] &
	      int_Mac_reg_C[0]) ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_ETC__q41 =
	     (IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[0] ^
	      int_Mac_reg_C[0]) ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONC_ETC__q24 =
	     (IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[1] &
	      bf16_Mac_reg_A[0]) ?
	       17'd4 :
	       17'd0 ;
  assign IF_IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONC_ETC__q25 =
	     IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf1_ETC__q26 =
	     (IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[2] &
	      bf16_Mac_reg_A[0]) ?
	       17'd8 :
	       17'd0 ;
  assign IF_IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf1_ETC__q27 =
	     IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf1_ETC__q28 =
	     (IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904[3] &
	      bf16_Mac_reg_A[0]) ?
	       17'd16 :
	       17'd0 ;
  assign IF_IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf1_ETC__q29 =
	     IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf1_ETC__q30 =
	     (IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976[4] &
	      bf16_Mac_reg_A[0]) ?
	       17'd32 :
	       17'd0 ;
  assign IF_IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf1_ETC__q31 =
	     IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf1_ETC__q32 =
	     (IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2045[5] &
	      bf16_Mac_reg_A[0]) ?
	       17'd64 :
	       17'd0 ;
  assign IF_IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf1_ETC__q33 =
	     IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2045[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf1_ETC__q34 =
	     (IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2110[6] &
	      bf16_Mac_reg_A[0]) ?
	       17'd128 :
	       17'd0 ;
  assign IF_IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf1_ETC__q35 =
	     IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2110[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf1_ETC___d2262 =
	     exponent_A__h175523 - bf16_Mac_reg_C[30:23] ;
  assign IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf1_ETC___d2263 =
	     (IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf1_ETC___d2262 ^
	      8'h80) <=
	     8'd128 ;
  assign IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf1_ETC__q36 =
	     (IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2172[7] &
	      bf16_Mac_reg_A[0]) ?
	       17'd256 :
	       17'd0 ;
  assign IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf1_ETC__q37 =
	     IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2172[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf1_ETC__q38 =
	     IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2212 ?
	       _theResult___snd__h212201 :
	       _theResult___snd__h212388 ;
  assign IF_IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Ma_ETC__q8 =
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1136 =
	     { x__h124623 ^ y__h124624,
	       x__h124355 ^
	       IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q17[6],
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[5] ^
	       IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[0],
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[4:1],
	       IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q18[0] } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1137 =
	     { x__h125166 ^ y__h125167,
	       x__h124895 ^ y__h124896,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1136 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1138 =
	     { x__h125708 ^ y__h125709,
	       x__h125437 ^ y__h125438,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1137 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1139 =
	     { x__h126250 ^ y__h126251,
	       x__h125979 ^ y__h125980,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1138 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1140 =
	     { x__h126792 ^ y__h126793,
	       x__h126521 ^ y__h126522,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1139 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1141 =
	     { x__h127334 ^ y__h127335,
	       x__h127063 ^ y__h127064,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1140 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1142 =
	     { x__h127876 ^ y__h127877,
	       x__h127605 ^ y__h127606,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1141 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1143 =
	     { x__h128418 ^ y__h128419,
	       x__h128147 ^ y__h128148,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1142 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1144 =
	     { x__h128960 ^ y__h128961,
	       x__h128689 ^ y__h128690,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1143 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1145 =
	     { x__h129502 ^ y__h129503,
	       x__h129231 ^ y__h129232,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1144 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1146 =
	     { x__h130044 ^ y__h130045,
	       x__h129773 ^ y__h129774,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1145 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1147 =
	     { x__h130586 ^ y__h130587,
	       x__h130315 ^ y__h130316,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1146 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149 =
	     IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_B__ETC___d38[5] ?
	       result__h9390 :
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972 ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1307 =
	     { x__h142324 ^
	       IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q19[7],
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[6] ^
	       IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[0],
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[5:1],
	       IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q20[0] } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1308 =
	     { x__h142864 ^ y__h142865,
	       x__h142592 ^ y__h142593,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1307 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1309 =
	     { x__h143406 ^ y__h143407,
	       x__h143135 ^ y__h143136,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1308 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1310 =
	     { x__h143948 ^ y__h143949,
	       x__h143677 ^ y__h143678,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1309 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1311 =
	     { x__h144490 ^ y__h144491,
	       x__h144219 ^ y__h144220,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1310 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1312 =
	     { x__h145032 ^ y__h145033,
	       x__h144761 ^ y__h144762,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1311 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1313 =
	     { x__h145574 ^ y__h145575,
	       x__h145303 ^ y__h145304,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1312 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1314 =
	     { x__h146116 ^ y__h146117,
	       x__h145845 ^ y__h145846,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1313 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1315 =
	     { x__h146658 ^ y__h146659,
	       x__h146387 ^ y__h146388,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1314 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1316 =
	     { x__h147200 ^ y__h147201,
	       x__h146929 ^ y__h146930,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1315 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1317 =
	     { x__h147742 ^ y__h147743,
	       x__h147471 ^ y__h147472,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1316 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1318 =
	     { x__h148284 ^ y__h148285,
	       x__h148013 ^ y__h148014,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1317 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320 =
	     IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_B__ETC___d38[6] ?
	       result__h6377 :
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149 ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1472 =
	     { x__h160556 ^ y__h160557,
	       x__h160288 ^
	       IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q21[8],
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[7] ^
	       IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[0],
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[6:1],
	       IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q22[0] } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1473 =
	     { x__h161099 ^ y__h161100,
	       x__h160828 ^ y__h160829,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1472 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1474 =
	     { x__h161641 ^ y__h161642,
	       x__h161370 ^ y__h161371,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1473 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1475 =
	     { x__h162183 ^ y__h162184,
	       x__h161912 ^ y__h161913,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1474 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1476 =
	     { x__h162725 ^ y__h162726,
	       x__h162454 ^ y__h162455,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1475 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1477 =
	     { x__h163267 ^ y__h163268,
	       x__h162996 ^ y__h162997,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1476 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1478 =
	     { x__h163809 ^ y__h163810,
	       x__h163538 ^ y__h163539,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1477 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1479 =
	     { x__h164351 ^ y__h164352,
	       x__h164080 ^ y__h164081,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1478 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1480 =
	     { x__h164893 ^ y__h164894,
	       x__h164622 ^ y__h164623,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1479 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1481 =
	     { x__h165435 ^ y__h165436,
	       x__h165164 ^ y__h165165,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1480 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1482 =
	     { x__h165977 ^ y__h165978,
	       x__h165706 ^ y__h165707,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1481 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169 =
	     IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_B__ETC___d38[0] ?
	       result__h24455 :
	       32'd0 ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d386 =
	     { x__h52697 ^ y__h52698,
	       x__h52429 ^
	       IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q9[2],
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[1] ^
	       IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[0],
	       IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q10[0] } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d387 =
	     { x__h53240 ^ y__h53241,
	       x__h52969 ^ y__h52970,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d386 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d388 =
	     { x__h53782 ^ y__h53783,
	       x__h53511 ^ y__h53512,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d387 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d389 =
	     { x__h54324 ^ y__h54325,
	       x__h54053 ^ y__h54054,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d388 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d390 =
	     { x__h54866 ^ y__h54867,
	       x__h54595 ^ y__h54596,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d389 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d391 =
	     { x__h55408 ^ y__h55409,
	       x__h55137 ^ y__h55138,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d390 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d392 =
	     { x__h55950 ^ y__h55951,
	       x__h55679 ^ y__h55680,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d391 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d393 =
	     { x__h56492 ^ y__h56493,
	       x__h56221 ^ y__h56222,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d392 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d394 =
	     { x__h57034 ^ y__h57035,
	       x__h56763 ^ y__h56764,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d393 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d395 =
	     { x__h57576 ^ y__h57577,
	       x__h57305 ^ y__h57306,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d394 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d396 =
	     { x__h58118 ^ y__h58119,
	       x__h57847 ^ y__h57848,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d395 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d397 =
	     { x__h58660 ^ y__h58661,
	       x__h58389 ^ y__h58390,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d396 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d398 =
	     { x__h59202 ^ y__h59203,
	       x__h58931 ^ y__h58932,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d397 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d399 =
	     { x__h59744 ^ y__h59745,
	       x__h59473 ^ y__h59474,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d398 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401 =
	     IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_B__ETC___d38[1] ?
	       result__h21442 :
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169 ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d583 =
	     { x__h70418 ^
	       IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q11[3],
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[2] ^
	       IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[0],
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[1],
	       IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q12[0] } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d584 =
	     { x__h70958 ^ y__h70959,
	       x__h70686 ^ y__h70687,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d583 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d585 =
	     { x__h71500 ^ y__h71501,
	       x__h71229 ^ y__h71230,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d584 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d586 =
	     { x__h72042 ^ y__h72043,
	       x__h71771 ^ y__h71772,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d585 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d587 =
	     { x__h72584 ^ y__h72585,
	       x__h72313 ^ y__h72314,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d586 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d588 =
	     { x__h73126 ^ y__h73127,
	       x__h72855 ^ y__h72856,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d587 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d589 =
	     { x__h73668 ^ y__h73669,
	       x__h73397 ^ y__h73398,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d588 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d590 =
	     { x__h74210 ^ y__h74211,
	       x__h73939 ^ y__h73940,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d589 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d591 =
	     { x__h74752 ^ y__h74753,
	       x__h74481 ^ y__h74482,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d590 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d592 =
	     { x__h75294 ^ y__h75295,
	       x__h75023 ^ y__h75024,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d591 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d593 =
	     { x__h75836 ^ y__h75837,
	       x__h75565 ^ y__h75566,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d592 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d594 =
	     { x__h76378 ^ y__h76379,
	       x__h76107 ^ y__h76108,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d593 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d595 =
	     { x__h76920 ^ y__h76921,
	       x__h76649 ^ y__h76650,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d594 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d596 =
	     { x__h77462 ^ y__h77463,
	       x__h77191 ^ y__h77192,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d595 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598 =
	     IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_B__ETC___d38[2] ?
	       result__h18429 :
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401 ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d774 =
	     { x__h88670 ^ y__h88671,
	       x__h88402 ^
	       IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q13[4],
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[3] ^
	       IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[0],
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[2:1],
	       IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q14[0] } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d775 =
	     { x__h89213 ^ y__h89214,
	       x__h88942 ^ y__h88943,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d774 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d776 =
	     { x__h89755 ^ y__h89756,
	       x__h89484 ^ y__h89485,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d775 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d777 =
	     { x__h90297 ^ y__h90298,
	       x__h90026 ^ y__h90027,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d776 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d778 =
	     { x__h90839 ^ y__h90840,
	       x__h90568 ^ y__h90569,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d777 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d779 =
	     { x__h91381 ^ y__h91382,
	       x__h91110 ^ y__h91111,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d778 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d780 =
	     { x__h91923 ^ y__h91924,
	       x__h91652 ^ y__h91653,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d779 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d781 =
	     { x__h92465 ^ y__h92466,
	       x__h92194 ^ y__h92195,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d780 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d782 =
	     { x__h93007 ^ y__h93008,
	       x__h92736 ^ y__h92737,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d781 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d783 =
	     { x__h93549 ^ y__h93550,
	       x__h93278 ^ y__h93279,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d782 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d784 =
	     { x__h94091 ^ y__h94092,
	       x__h93820 ^ y__h93821,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d783 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d785 =
	     { x__h94633 ^ y__h94634,
	       x__h94362 ^ y__h94363,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d784 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d786 =
	     { x__h95175 ^ y__h95176,
	       x__h94904 ^ y__h94905,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d785 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788 =
	     IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_B__ETC___d38[3] ?
	       result__h15416 :
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598 ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d958 =
	     { x__h106381 ^
	       IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q15[5],
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[4] ^
	       IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[0],
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[3:1],
	       IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q16[0] } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d959 =
	     { x__h106921 ^ y__h106922,
	       x__h106649 ^ y__h106650,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d958 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d960 =
	     { x__h107463 ^ y__h107464,
	       x__h107192 ^ y__h107193,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d959 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d961 =
	     { x__h108005 ^ y__h108006,
	       x__h107734 ^ y__h107735,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d960 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d962 =
	     { x__h108547 ^ y__h108548,
	       x__h108276 ^ y__h108277,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d961 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d963 =
	     { x__h109089 ^ y__h109090,
	       x__h108818 ^ y__h108819,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d962 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d964 =
	     { x__h109631 ^ y__h109632,
	       x__h109360 ^ y__h109361,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d963 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d965 =
	     { x__h110173 ^ y__h110174,
	       x__h109902 ^ y__h109903,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d964 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d966 =
	     { x__h110715 ^ y__h110716,
	       x__h110444 ^ y__h110445,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d965 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d967 =
	     { x__h111257 ^ y__h111258,
	       x__h110986 ^ y__h110987,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d966 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d968 =
	     { x__h111799 ^ y__h111800,
	       x__h111528 ^ y__h111529,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d967 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d969 =
	     { x__h112341 ^ y__h112342,
	       x__h112070 ^ y__h112071,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d968 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d970 =
	     { x__h112883 ^ y__h112884,
	       x__h112612 ^ y__h112613,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d969 } ;
  assign IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972 =
	     IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_B__ETC___d38[4] ?
	       result__h12403 :
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788 ;
  assign IF_INV_INV_int_Mac_reg_B_BIT_0_THEN_1_ELSE_0__q6 =
	     (~INV_int_Mac_reg_B__q2[0]) ? 8'd1 : 8'd0 ;
  assign IF_INV_INV_temp_a026_BIT_0_THEN_1_ELSE_0__q7 =
	     (~INV_temp_a026__q4[0]) ? 32'd1 : 32'd0 ;
  assign IF_INV_int_Mac_reg_B_BIT_0_THEN_2_ELSE_0__q3 =
	     INV_int_Mac_reg_B__q2[0] ? 9'd2 : 9'd0 ;
  assign IF_INV_temp_a026_BIT_0_THEN_2_ELSE_0__q5 =
	     INV_temp_a026__q4[0] ? 33'd2 : 33'd0 ;
  assign IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487 =
	     (!int_Mac_reg_A[7] == int_Mac_reg_B[7]) ?
	       result__h1085 :
	       _theResult_____1__h1029 ;
  assign IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1711 =
	     { x__h166860 ^
	       IF_IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_ETC__q23[1],
	       IF_IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_ETC__q41[0] } ;
  assign IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1712 =
	     { x__h167406 ^ y__h167407,
	       x__h167131 ^ y__h167132,
	       IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1711 } ;
  assign IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1713 =
	     { x__h167954 ^ y__h167955,
	       x__h167680 ^ y__h167681,
	       IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1712 } ;
  assign IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1714 =
	     { x__h168502 ^ y__h168503,
	       x__h168228 ^ y__h168229,
	       IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1713 } ;
  assign IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1715 =
	     { x__h169050 ^ y__h169051,
	       x__h168776 ^ y__h168777,
	       IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1714 } ;
  assign IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1716 =
	     { x__h169598 ^ y__h169599,
	       x__h169324 ^ y__h169325,
	       IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1715 } ;
  assign IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1717 =
	     { x__h170146 ^ y__h170147,
	       x__h169872 ^ y__h169873,
	       IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1716 } ;
  assign IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1718 =
	     { x__h170694 ^ y__h170695,
	       x__h170420 ^ y__h170421,
	       IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1717 } ;
  assign IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1719 =
	     { x__h171242 ^ y__h171243,
	       x__h170968 ^ y__h170969,
	       IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1718 } ;
  assign IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1720 =
	     { x__h171790 ^ y__h171791,
	       x__h171516 ^ y__h171517,
	       IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1719 } ;
  assign IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1721 =
	     { x__h172338 ^ y__h172339,
	       x__h172064 ^ y__h172065,
	       IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1720 } ;
  assign IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1722 =
	     { x__h172886 ^ y__h172887,
	       x__h172612 ^ y__h172613,
	       IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1721 } ;
  assign IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1723 =
	     { x__h173434 ^ y__h173435,
	       x__h173160 ^ y__h173161,
	       IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1722 } ;
  assign IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1724 =
	     { x__h173982 ^ y__h173983,
	       x__h173708 ^ y__h173709,
	       IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1723 } ;
  assign IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1725 =
	     { x__h174530 ^ y__h174531,
	       x__h174256 ^ y__h174257,
	       IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1724 } ;
  assign IF_bf16_Mac_reg_A_BIT_0_THEN_1_ELSE_0__q1 =
	     bf16_Mac_reg_A[0] ? 16'd1 : 16'd0 ;
  assign IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744 =
	     bf16_Mac_reg_B[0] ? product__h178963 : 16'd0 ;
  assign IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1821 =
	     { x__h184010 ^ y__h184011,
	       x__h183742 ^
	       IF_IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONC_ETC__q24[2],
	       IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[1] ^
	       bf16_Mac_reg_A[0],
	       IF_IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONC_ETC__q25[0] } ;
  assign IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1822 =
	     { x__h184553 ^ y__h184554,
	       x__h184282 ^ y__h184283,
	       IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1821 } ;
  assign IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1823 =
	     { x__h185095 ^ y__h185096,
	       x__h184824 ^ y__h184825,
	       IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1822 } ;
  assign IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1824 =
	     { IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[9] ^
	       y__h185638,
	       x__h185366 ^ y__h185367,
	       IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1823 } ;
  assign IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1826 =
	     { IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[13] ^
	       y__h186722,
	       IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[12] ^
	       y__h186451,
	       IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[11] ^
	       y__h186180,
	       IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[10] ^
	       y__h185909,
	       IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1824 } ;
  assign IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828 =
	     bf16_Mac_reg_B[1] ?
	       product__h178520 :
	       IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744 ;
  assign IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1897 =
	     { x__h188137 ^
	       IF_IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf1_ETC__q26[3],
	       IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[2] ^
	       bf16_Mac_reg_A[0],
	       IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[1],
	       IF_IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf1_ETC__q27[0] } ;
  assign IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1898 =
	     { x__h188677 ^ y__h188678,
	       x__h188405 ^ y__h188406,
	       IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1897 } ;
  assign IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1899 =
	     { x__h189219 ^ y__h189220,
	       x__h188948 ^ y__h188949,
	       IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1898 } ;
  assign IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1902 =
	     { IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[13] ^
	       y__h190846,
	       IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[12] ^
	       y__h190575,
	       IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[11] ^
	       y__h190304,
	       IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[10] ^
	       y__h190033,
	       INV_IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf_ETC___d1900 } ;
  assign IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904 =
	     bf16_Mac_reg_B[2] ?
	       product__h178077 :
	       IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828 ;
  assign IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1970 =
	     { x__h192795 ^ y__h192796,
	       x__h192527 ^
	       IF_IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf1_ETC__q28[4],
	       IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904[3] ^
	       bf16_Mac_reg_A[0],
	       IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904[2:1],
	       IF_IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf1_ETC__q29[0] } ;
  assign IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1971 =
	     { x__h193338 ^ y__h193339,
	       x__h193067 ^ y__h193068,
	       IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1970 } ;
  assign IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1972 =
	     { x__h193880 ^ y__h193881,
	       x__h193609 ^ y__h193610,
	       IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1971 } ;
  assign IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1973 =
	     { IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904[11] ^
	       y__h194423,
	       x__h194151 ^ y__h194152,
	       IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1972 } ;
  assign IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976 =
	     bf16_Mac_reg_B[3] ?
	       product__h177634 :
	       IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904 ;
  assign IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d2039 =
	     { x__h196912 ^
	       IF_IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf1_ETC__q30[5],
	       IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976[4] ^
	       bf16_Mac_reg_A[0],
	       IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976[3:1],
	       IF_IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf1_ETC__q31[0] } ;
  assign IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d2040 =
	     { x__h197452 ^ y__h197453,
	       x__h197180 ^ y__h197181,
	       IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d2039 } ;
  assign IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d2041 =
	     { x__h197994 ^ y__h197995,
	       x__h197723 ^ y__h197724,
	       IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d2040 } ;
  assign IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2045 =
	     bf16_Mac_reg_B[4] ?
	       product__h177191 :
	       IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976 ;
  assign IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2105 =
	     { x__h201560 ^ y__h201561,
	       x__h201292 ^
	       IF_IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf1_ETC__q32[6],
	       IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2045[5] ^
	       bf16_Mac_reg_A[0],
	       IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2045[4:1],
	       IF_IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf1_ETC__q33[0] } ;
  assign IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2106 =
	     { x__h202103 ^ y__h202104,
	       x__h201832 ^ y__h201833,
	       IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2105 } ;
  assign IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2107 =
	     { x__h202645 ^ y__h202646,
	       x__h202374 ^ y__h202375,
	       IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2106 } ;
  assign IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2108 =
	     { IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2045[13] ^
	       y__h203188,
	       x__h202916 ^ y__h202917,
	       IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2107 } ;
  assign IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2110 =
	     bf16_Mac_reg_B[5] ?
	       product__h176748 :
	       IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2045 ;
  assign IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2167 =
	     { x__h205667 ^
	       IF_IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf1_ETC__q34[7],
	       IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2110[6] ^
	       bf16_Mac_reg_A[0],
	       IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2110[5:1],
	       IF_IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf1_ETC__q35[0] } ;
  assign IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2168 =
	     { x__h206207 ^ y__h206208,
	       x__h205935 ^ y__h205936,
	       IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2167 } ;
  assign IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2169 =
	     { x__h206749 ^ y__h206750,
	       x__h206478 ^ y__h206479,
	       IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2168 } ;
  assign IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2172 =
	     bf16_Mac_reg_B[6] ?
	       product__h176305 :
	       IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2110 ;
  assign IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2212 =
	     IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2172[15] ^
	     y__h211933 ;
  assign IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2220 =
	     x__h210037 ^
	     IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf1_ETC__q36[8] ;
  assign IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2222 =
	     IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2172[7] ^
	     bf16_Mac_reg_A[0] ;
  assign IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2225 =
	     x__h211390 ^ y__h211391 ;
  assign IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2226 =
	     x__h211119 ^ y__h211120 ;
  assign IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2227 =
	     x__h210848 ^ y__h210849 ;
  assign IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2228 =
	     x__h210577 ^ y__h210578 ;
  assign IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2229 =
	     x__h210305 ^ y__h210306 ;
  assign IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163 =
	     int_Mac_reg_A[7] ? temp_a___1__h25264 : temp_a__h1026 ;
  assign IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_B__ETC___d38 =
	     int_Mac_reg_B[7] ? temp_b___1__h1161 : int_Mac_reg_B ;
  assign INV_IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf_ETC___d1900 =
	     { x__h189761 ^ y__h189762,
	       x__h189490 ^ y__h189491,
	       IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1899 } ;
  assign INV_IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf_ETC___d2042 =
	     { x__h198536 ^ y__h198537,
	       x__h198265 ^ y__h198266,
	       IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d2041 } ;
  assign INV_IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf_ETC___d2170 =
	     { x__h207291 ^ y__h207292,
	       x__h207020 ^ y__h207021,
	       IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2169 } ;
  assign INV_SEXT_int_Mac_reg_A__7_8_BIT_11_3_XOR_IF_IN_ETC___d152 =
	     { INV_temp_a026__q4[11] ^ y__h28846,
	       INV_temp_a026__q4[10] ^ y__h28575,
	       INV_temp_a026__q4[9] ^ y__h28304,
	       INV_temp_a026__q4[8] ^ y__h28033,
	       INV_SEXT_int_Mac_reg_A__7_8_BIT_7_5_XOR_IF_INV_ETC___d150 } ;
  assign INV_SEXT_int_Mac_reg_A__7_8_BIT_15_1_XOR_IF_IN_ETC___d154 =
	     { INV_temp_a026__q4[15] ^ y__h29930,
	       INV_temp_a026__q4[14] ^ y__h29659,
	       INV_temp_a026__q4[13] ^ y__h29388,
	       INV_temp_a026__q4[12] ^ y__h29117,
	       INV_SEXT_int_Mac_reg_A__7_8_BIT_11_3_XOR_IF_IN_ETC___d152 } ;
  assign INV_SEXT_int_Mac_reg_A__7_8_BIT_19_9_XOR_IF_IN_ETC___d156 =
	     { INV_temp_a026__q4[19] ^ y__h31014,
	       INV_temp_a026__q4[18] ^ y__h30743,
	       INV_temp_a026__q4[17] ^ y__h30472,
	       INV_temp_a026__q4[16] ^ y__h30201,
	       INV_SEXT_int_Mac_reg_A__7_8_BIT_15_1_XOR_IF_IN_ETC___d154 } ;
  assign INV_SEXT_int_Mac_reg_A__7_8_BIT_23_7_XOR_IF_IN_ETC___d158 =
	     { INV_temp_a026__q4[23] ^ y__h32098,
	       INV_temp_a026__q4[22] ^ y__h31827,
	       INV_temp_a026__q4[21] ^ y__h31556,
	       INV_temp_a026__q4[20] ^ y__h31285,
	       INV_SEXT_int_Mac_reg_A__7_8_BIT_19_9_XOR_IF_IN_ETC___d156 } ;
  assign INV_SEXT_int_Mac_reg_A__7_8_BIT_27_05_XOR_IF_I_ETC___d160 =
	     { INV_temp_a026__q4[27] ^ y__h33182,
	       INV_temp_a026__q4[26] ^ y__h32911,
	       INV_temp_a026__q4[25] ^ y__h32640,
	       INV_temp_a026__q4[24] ^ y__h32369,
	       INV_SEXT_int_Mac_reg_A__7_8_BIT_23_7_XOR_IF_IN_ETC___d158 } ;
  assign INV_SEXT_int_Mac_reg_A__7_8_BIT_3_7_XOR_IF_INV_ETC___d148 =
	     { INV_temp_a026__q4[3] ^ y__h26678,
	       INV_temp_a026__q4[2] ^ y__h26406,
	       INV_temp_a026__q4[1] ^
	       IF_INV_temp_a026_BIT_0_THEN_2_ELSE_0__q5[1],
	       IF_INV_INV_temp_a026_BIT_0_THEN_1_ELSE_0__q7[0] } ;
  assign INV_SEXT_int_Mac_reg_A__7_8_BIT_7_5_XOR_IF_INV_ETC___d150 =
	     { INV_temp_a026__q4[7] ^ y__h27762,
	       INV_temp_a026__q4[6] ^ y__h27491,
	       INV_temp_a026__q4[5] ^ y__h27220,
	       INV_temp_a026__q4[4] ^ y__h26949,
	       INV_SEXT_int_Mac_reg_A__7_8_BIT_3_7_XOR_IF_INV_ETC___d148 } ;
  assign INV_int_Mac_reg_B_BIT_3_6_XOR_IF_INV_int_Mac_r_ETC___d35 =
	     { INV_int_Mac_reg_B__q2[3] ^ y__h2021,
	       INV_int_Mac_reg_B__q2[2] ^ y__h1749,
	       INV_int_Mac_reg_B__q2[1] ^
	       IF_INV_int_Mac_reg_B_BIT_0_THEN_2_ELSE_0__q3[1],
	       IF_INV_INV_int_Mac_reg_B_BIT_0_THEN_1_ELSE_0__q6[0] } ;
  assign INV_int_Mac_reg_B__q2 = ~int_Mac_reg_B ;
  assign INV_temp_a026__q4 = ~temp_a__h1026 ;
  assign NOT_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf_ETC___d2223 =
	     ({ IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2172[6:1],
		IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf1_ETC__q37[0] } !=
	      7'd0 ||
	      IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2220) &&
	     IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2222 ;
  assign _theResult_____1__h1029 =
	     IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_B__ETC___d38[7] ?
	       result__h3364 :
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320 ;
  assign _theResult_____2_snd_fst__h217015 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2424 ?
	       result_exponent___1__h217019 :
	       result_exponent__h175530 ;
  assign _theResult___fst__h212200 =
	     NOT_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf_ETC___d2223 ?
	       _theResult___fst__h212306 :
	       exponent_sum___2__h212198 ;
  assign _theResult___fst__h212306 =
	     final_mantissa___1__h212305[7] ?
	       exponent_sum___1__h212328 :
	       exponent_sum___2__h212198 ;
  assign _theResult___fst__h212387 =
	     (({ IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2172[5:1],
		 IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf1_ETC__q37[0] } !=
	       6'd0 ||
	       IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2222) &&
	      IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2172[6]) ?
	       _theResult___fst__h212493 :
	       exponent_sum__h175568 ;
  assign _theResult___fst__h212493 =
	     final_mantissa___1__h212492[7] ?
	       exponent_sum___2__h212198 :
	       exponent_sum__h175568 ;
  assign _theResult___fst__h213218 =
	     IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf1_ETC___d2263 ?
	       _theResult___fst__h213250 :
	       round_flag___1__h213317 ;
  assign _theResult___fst__h213250 =
	     IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf1_ETC___d2262[7] &&
	     mantissa_a__h175521[x__h219999[4:0]] ;
  assign _theResult___snd__h212201 =
	     NOT_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf_ETC___d2223 ?
	       final_mantissa___1__h212305 :
	       final_mantissa__h212197 ;
  assign _theResult___snd__h212388 =
	     (({ IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2172[5:1],
		 IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf1_ETC__q37[0] } !=
	       6'd0 ||
	       IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2222) &&
	      IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2172[6]) ?
	       final_mantissa___1__h212492 :
	       final_mantissa__h212385 ;
  assign _theResult___snd_fst__h213252 =
	     IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf1_ETC___d2262[7] ?
	       result_exponent___1__h213255 :
	       exponent_A__h175523 ;
  assign _theResult___snd_snd__h213253 =
	     IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf1_ETC___d2262[7] ?
	       aligned_mantissa_A___1__h213254 :
	       mantissa_a__h175521 ;
  assign aligned_mantissa_A___1__h213254 =
	     mantissa_a__h175521 >>
	     bf16_Mac_reg_C_260_BITS_30_TO_23_261_MINUS_IF__ETC___d2271 ;
  assign aligned_mantissa_B___1__h213316 =
	     mantissa_b__h175522 >>
	     IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf1_ETC___d2262 ;
  assign bf16_Mac_reg_C_260_BITS_30_TO_23_261_MINUS_IF__ETC___d2271 =
	     bf16_Mac_reg_C[30:23] - exponent_A__h175523 ;
  assign exponent_A__h175523 =
	     IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2212 ?
	       _theResult___fst__h212200 :
	       _theResult___fst__h212387 ;
  assign exponent_sum___1__h212328 = exponent_sum__h175568 + 8'd2 ;
  assign exponent_sum___2__h212198 = exponent_sum__h175568 + 8'd1 ;
  assign exponent_sum__h175568 = x__h212345 - 8'd127 ;
  assign final_mantissa___1__h212305 = final_mantissa__h212197 + 8'd1 ;
  assign final_mantissa___1__h212492 = final_mantissa__h212385 + 8'd1 ;
  assign final_mantissa__h212197 =
	     { 1'b0,
	       x__h211661 ^ y__h211662,
	       IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2225,
	       IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2226,
	       IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2227,
	       IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2228,
	       IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2229,
	       IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2220 } ;
  assign final_mantissa__h212385 =
	     { 1'b0,
	       IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2225,
	       IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2226,
	       IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2227,
	       IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2228,
	       IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2229,
	       IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2220,
	       IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2222 } ;
  assign mantissa_a__h175521 = { 1'b1, mantissa_rounded__h175571 } ;
  assign mantissa_b__h175522 = { 1'b1, bf16_Mac_reg_C[22:0] } ;
  assign mantissa_rounded__h175571 =
	     { IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf1_ETC__q38[6:0],
	       16'b0 } ;
  assign product__h176305 =
	     { IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2110[15] ^
	       y__h207834,
	       IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2110[14] ^
	       y__h207563,
	       INV_IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf_ETC___d2170 } ;
  assign product__h176748 =
	     { IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2045[15] ^
	       y__h203730,
	       IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2045[14] ^
	       y__h203459,
	       IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2108 } ;
  assign product__h177191 =
	     { IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976[15] ^
	       y__h199621,
	       IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976[14] ^
	       y__h199350,
	       IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976[13] ^
	       y__h199079,
	       IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976[12] ^
	       y__h198808,
	       INV_IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf_ETC___d2042 } ;
  assign product__h177634 =
	     { IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904[15] ^
	       y__h195507,
	       IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904[14] ^
	       y__h195236,
	       IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904[13] ^
	       y__h194965,
	       IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904[12] ^
	       y__h194694,
	       IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1973 } ;
  assign product__h178077 =
	     { IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[15] ^
	       y__h191388,
	       IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[14] ^
	       y__h191117,
	       IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1902 } ;
  assign product__h178520 =
	     { IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[15] ^
	       y__h187264,
	       IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[14] ^
	       y__h186993,
	       IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1826 } ;
  assign product__h178963 =
	     { 9'd1,
	       bf16_Mac_reg_A[6:1],
	       IF_bf16_Mac_reg_A_BIT_0_THEN_1_ELSE_0__q1[0] } ;
  assign result__h1085 = ~_theResult_____1__h1029 + 32'd1 ;
  assign result__h12403 =
	     { x__h113425 ^ y__h113426,
	       x__h113154 ^ y__h113155,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d970 } ;
  assign result__h15416 =
	     { x__h95717 ^ y__h95718,
	       x__h95446 ^ y__h95447,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d786 } ;
  assign result__h18429 =
	     { x__h78004 ^ y__h78005,
	       x__h77733 ^ y__h77734,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d596 } ;
  assign result__h21442 =
	     { x__h60286 ^ y__h60287,
	       x__h60015 ^ y__h60016,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d399 } ;
  assign result__h24455 =
	     { IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[31:1],
	       IF_IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Ma_ETC__q8[0] } ;
  assign result__h3364 =
	     { x__h166519 ^ y__h166520,
	       x__h166248 ^ y__h166249,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1482 } ;
  assign result__h6377 =
	     { x__h148826 ^ y__h148827,
	       x__h148555 ^ y__h148556,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1318 } ;
  assign result__h9390 =
	     { x__h131128 ^ y__h131129,
	       x__h130857 ^ y__h130858,
	       IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1147 } ;
  assign result_exponent___1__h213255 =
	     exponent_A__h175523 +
	     bf16_Mac_reg_C_260_BITS_30_TO_23_261_MINUS_IF__ETC___d2271 ;
  assign result_exponent___1__h217019 = result_exponent__h175530 + 8'd1 ;
  assign result_exponent__h175530 =
	     IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf1_ETC___d2263 ?
	       _theResult___snd_fst__h213252 :
	       exponent_A__h175523 ;
  assign result_mantissa1___1__h220004 = result_mantissa1__h175541 + 24'd1 ;
  assign result_mantissa1__h175541 =
	     { !IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2424 &&
	       IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2443,
	       IF_IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN__ETC___d2489 } ;
  assign round_flag___1__h213317 = mantissa_b__h175522[x__h219966[4:0]] ;
  assign sign_A__h175519 = bf16_Mac_reg_A[15] ^ bf16_Mac_reg_B[15] ;
  assign temp_a___1__h25264 =
	     { INV_temp_a026__q4[31] ^ y__h34266,
	       INV_temp_a026__q4[30] ^ y__h33995,
	       INV_temp_a026__q4[29] ^ y__h33724,
	       INV_temp_a026__q4[28] ^ y__h33453,
	       INV_SEXT_int_Mac_reg_A__7_8_BIT_27_05_XOR_IF_I_ETC___d160 } ;
  assign temp_a__h1026 = { {24{int_Mac_reg_A[7]}}, int_Mac_reg_A } ;
  assign temp_b___1__h1161 =
	     { INV_int_Mac_reg_B__q2[7] ^ y__h3105,
	       INV_int_Mac_reg_B__q2[6] ^ y__h2834,
	       INV_int_Mac_reg_B__q2[5] ^ y__h2563,
	       INV_int_Mac_reg_B__q2[4] ^ y__h2292,
	       INV_int_Mac_reg_B_BIT_3_6_XOR_IF_INV_int_Mac_r_ETC___d35 } ;
  assign x__h106381 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[5] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[1] ;
  assign x__h106649 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[6] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[2] ;
  assign x__h106740 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[5] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[1] ;
  assign x__h106921 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[7] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[3] ;
  assign x__h107012 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[6] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[2] ;
  assign x__h107192 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[8] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[4] ;
  assign x__h107283 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[7] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[3] ;
  assign x__h107463 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[9] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[5] ;
  assign x__h107554 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[8] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[4] ;
  assign x__h107734 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[10] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[6] ;
  assign x__h107825 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[9] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[5] ;
  assign x__h108005 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[11] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[7] ;
  assign x__h108096 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[10] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[6] ;
  assign x__h108276 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[12] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[8] ;
  assign x__h108367 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[11] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[7] ;
  assign x__h108547 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[13] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[9] ;
  assign x__h108638 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[12] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[8] ;
  assign x__h108818 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[14] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[10] ;
  assign x__h108909 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[13] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[9] ;
  assign x__h109089 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[15] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[11] ;
  assign x__h109180 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[14] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[10] ;
  assign x__h109360 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[16] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[12] ;
  assign x__h109451 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[15] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[11] ;
  assign x__h109631 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[17] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[13] ;
  assign x__h109722 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[16] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[12] ;
  assign x__h109902 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[18] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[14] ;
  assign x__h109993 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[17] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[13] ;
  assign x__h110173 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[19] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[15] ;
  assign x__h110264 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[18] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[14] ;
  assign x__h110444 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[20] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[16] ;
  assign x__h110535 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[19] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[15] ;
  assign x__h110715 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[21] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[17] ;
  assign x__h110806 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[20] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[16] ;
  assign x__h110986 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[22] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[18] ;
  assign x__h111077 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[21] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[17] ;
  assign x__h111257 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[23] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[19] ;
  assign x__h111348 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[22] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[18] ;
  assign x__h111528 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[24] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[20] ;
  assign x__h111619 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[23] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[19] ;
  assign x__h111799 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[25] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[21] ;
  assign x__h111890 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[24] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[20] ;
  assign x__h112070 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[26] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[22] ;
  assign x__h112161 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[25] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[21] ;
  assign x__h112341 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[27] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[23] ;
  assign x__h112432 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[26] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[22] ;
  assign x__h112612 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[28] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[24] ;
  assign x__h112703 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[27] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[23] ;
  assign x__h112883 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[29] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[25] ;
  assign x__h112974 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[28] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[24] ;
  assign x__h113154 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[30] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[26] ;
  assign x__h113245 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[29] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[25] ;
  assign x__h113425 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[31] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[27] ;
  assign x__h113516 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d788[30] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[26] ;
  assign x__h124355 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[6] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[1] ;
  assign x__h124623 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[7] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[2] ;
  assign x__h124714 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[6] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[1] ;
  assign x__h124895 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[8] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[3] ;
  assign x__h124986 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[7] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[2] ;
  assign x__h125166 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[9] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[4] ;
  assign x__h125257 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[8] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[3] ;
  assign x__h125437 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[10] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[5] ;
  assign x__h125528 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[9] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[4] ;
  assign x__h125708 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[11] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[6] ;
  assign x__h125799 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[10] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[5] ;
  assign x__h125979 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[12] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[7] ;
  assign x__h126070 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[11] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[6] ;
  assign x__h126250 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[13] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[8] ;
  assign x__h126341 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[12] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[7] ;
  assign x__h126521 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[14] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[9] ;
  assign x__h126612 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[13] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[8] ;
  assign x__h126792 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[15] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[10] ;
  assign x__h126883 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[14] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[9] ;
  assign x__h127063 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[16] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[11] ;
  assign x__h127154 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[15] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[10] ;
  assign x__h127334 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[17] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[12] ;
  assign x__h127425 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[16] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[11] ;
  assign x__h127605 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[18] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[13] ;
  assign x__h127696 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[17] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[12] ;
  assign x__h127876 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[19] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[14] ;
  assign x__h127967 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[18] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[13] ;
  assign x__h128147 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[20] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[15] ;
  assign x__h128238 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[19] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[14] ;
  assign x__h128418 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[21] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[16] ;
  assign x__h128509 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[20] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[15] ;
  assign x__h128689 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[22] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[17] ;
  assign x__h128780 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[21] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[16] ;
  assign x__h128960 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[23] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[18] ;
  assign x__h129051 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[22] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[17] ;
  assign x__h129231 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[24] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[19] ;
  assign x__h129322 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[23] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[18] ;
  assign x__h129502 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[25] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[20] ;
  assign x__h129593 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[24] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[19] ;
  assign x__h129773 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[26] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[21] ;
  assign x__h129864 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[25] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[20] ;
  assign x__h130044 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[27] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[22] ;
  assign x__h130135 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[26] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[21] ;
  assign x__h130315 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[28] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[23] ;
  assign x__h130406 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[27] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[22] ;
  assign x__h130586 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[29] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[24] ;
  assign x__h130677 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[28] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[23] ;
  assign x__h130857 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[30] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[25] ;
  assign x__h130948 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[29] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[24] ;
  assign x__h131128 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[31] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[26] ;
  assign x__h131219 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d972[30] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[25] ;
  assign x__h142324 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[7] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[1] ;
  assign x__h142592 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[8] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[2] ;
  assign x__h142683 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[7] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[1] ;
  assign x__h142864 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[9] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[3] ;
  assign x__h142955 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[8] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[2] ;
  assign x__h143135 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[10] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[4] ;
  assign x__h143226 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[9] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[3] ;
  assign x__h143406 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[11] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[5] ;
  assign x__h143497 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[10] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[4] ;
  assign x__h143677 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[12] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[6] ;
  assign x__h143768 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[11] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[5] ;
  assign x__h143948 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[13] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[7] ;
  assign x__h144039 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[12] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[6] ;
  assign x__h144219 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[14] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[8] ;
  assign x__h144310 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[13] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[7] ;
  assign x__h144490 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[15] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[9] ;
  assign x__h144581 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[14] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[8] ;
  assign x__h144761 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[16] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[10] ;
  assign x__h144852 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[15] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[9] ;
  assign x__h145032 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[17] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[11] ;
  assign x__h145123 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[16] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[10] ;
  assign x__h145303 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[18] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[12] ;
  assign x__h145394 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[17] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[11] ;
  assign x__h145574 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[19] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[13] ;
  assign x__h145665 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[18] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[12] ;
  assign x__h145845 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[20] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[14] ;
  assign x__h145936 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[19] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[13] ;
  assign x__h146116 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[21] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[15] ;
  assign x__h146207 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[20] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[14] ;
  assign x__h146387 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[22] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[16] ;
  assign x__h146478 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[21] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[15] ;
  assign x__h146658 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[23] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[17] ;
  assign x__h146749 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[22] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[16] ;
  assign x__h146929 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[24] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[18] ;
  assign x__h147020 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[23] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[17] ;
  assign x__h147200 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[25] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[19] ;
  assign x__h147291 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[24] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[18] ;
  assign x__h147471 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[26] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[20] ;
  assign x__h147562 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[25] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[19] ;
  assign x__h147742 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[27] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[21] ;
  assign x__h147833 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[26] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[20] ;
  assign x__h148013 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[28] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[22] ;
  assign x__h148104 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[27] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[21] ;
  assign x__h148284 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[29] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[23] ;
  assign x__h148375 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[28] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[22] ;
  assign x__h148555 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[30] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[24] ;
  assign x__h148646 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[29] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[23] ;
  assign x__h148826 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[31] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[25] ;
  assign x__h148917 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1149[30] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[24] ;
  assign x__h160288 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[8] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[1] ;
  assign x__h160556 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[9] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[2] ;
  assign x__h160647 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[8] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[1] ;
  assign x__h160828 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[10] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[3] ;
  assign x__h160919 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[9] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[2] ;
  assign x__h161099 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[11] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[4] ;
  assign x__h161190 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[10] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[3] ;
  assign x__h161370 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[12] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[5] ;
  assign x__h161461 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[11] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[4] ;
  assign x__h161641 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[13] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[6] ;
  assign x__h161732 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[12] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[5] ;
  assign x__h161912 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[14] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[7] ;
  assign x__h162003 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[13] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[6] ;
  assign x__h162183 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[15] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[8] ;
  assign x__h162274 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[14] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[7] ;
  assign x__h162454 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[16] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[9] ;
  assign x__h162545 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[15] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[8] ;
  assign x__h162725 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[17] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[10] ;
  assign x__h162816 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[16] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[9] ;
  assign x__h162996 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[18] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[11] ;
  assign x__h163087 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[17] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[10] ;
  assign x__h163267 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[19] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[12] ;
  assign x__h163358 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[18] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[11] ;
  assign x__h163538 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[20] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[13] ;
  assign x__h163629 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[19] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[12] ;
  assign x__h163809 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[21] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[14] ;
  assign x__h163900 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[20] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[13] ;
  assign x__h164080 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[22] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[15] ;
  assign x__h164171 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[21] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[14] ;
  assign x__h164351 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[23] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[16] ;
  assign x__h164442 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[22] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[15] ;
  assign x__h164622 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[24] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[17] ;
  assign x__h164713 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[23] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[16] ;
  assign x__h164893 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[25] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[18] ;
  assign x__h164984 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[24] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[17] ;
  assign x__h165164 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[26] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[19] ;
  assign x__h165255 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[25] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[18] ;
  assign x__h165435 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[27] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[20] ;
  assign x__h165526 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[26] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[19] ;
  assign x__h165706 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[28] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[21] ;
  assign x__h165797 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[27] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[20] ;
  assign x__h165977 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[29] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[22] ;
  assign x__h166068 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[28] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[21] ;
  assign x__h166248 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[30] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[23] ;
  assign x__h166339 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[29] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[22] ;
  assign x__h166519 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[31] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[24] ;
  assign x__h166610 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d1320[30] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[23] ;
  assign x__h166860 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[1] ^
	     int_Mac_reg_C[1] ;
  assign x__h167131 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[2] ^
	     int_Mac_reg_C[2] ;
  assign x__h167223 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[1] &
	     int_Mac_reg_C[1] ;
  assign x__h167406 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[3] ^
	     int_Mac_reg_C[3] ;
  assign x__h167498 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[2] &
	     int_Mac_reg_C[2] ;
  assign x__h167680 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[4] ^
	     int_Mac_reg_C[4] ;
  assign x__h167772 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[3] &
	     int_Mac_reg_C[3] ;
  assign x__h167954 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[5] ^
	     int_Mac_reg_C[5] ;
  assign x__h168046 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[4] &
	     int_Mac_reg_C[4] ;
  assign x__h168228 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[6] ^
	     int_Mac_reg_C[6] ;
  assign x__h168320 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[5] &
	     int_Mac_reg_C[5] ;
  assign x__h168502 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[7] ^
	     int_Mac_reg_C[7] ;
  assign x__h168594 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[6] &
	     int_Mac_reg_C[6] ;
  assign x__h168776 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[8] ^
	     int_Mac_reg_C[8] ;
  assign x__h168868 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[7] &
	     int_Mac_reg_C[7] ;
  assign x__h169050 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[9] ^
	     int_Mac_reg_C[9] ;
  assign x__h169142 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[8] &
	     int_Mac_reg_C[8] ;
  assign x__h169324 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[10] ^
	     int_Mac_reg_C[10] ;
  assign x__h169416 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[9] &
	     int_Mac_reg_C[9] ;
  assign x__h169598 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[11] ^
	     int_Mac_reg_C[11] ;
  assign x__h169690 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[10] &
	     int_Mac_reg_C[10] ;
  assign x__h169872 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[12] ^
	     int_Mac_reg_C[12] ;
  assign x__h169964 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[11] &
	     int_Mac_reg_C[11] ;
  assign x__h170146 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[13] ^
	     int_Mac_reg_C[13] ;
  assign x__h170238 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[12] &
	     int_Mac_reg_C[12] ;
  assign x__h170420 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[14] ^
	     int_Mac_reg_C[14] ;
  assign x__h170512 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[13] &
	     int_Mac_reg_C[13] ;
  assign x__h170694 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[15] ^
	     int_Mac_reg_C[15] ;
  assign x__h170786 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[14] &
	     int_Mac_reg_C[14] ;
  assign x__h170968 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[16] ^
	     int_Mac_reg_C[16] ;
  assign x__h171060 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[15] &
	     int_Mac_reg_C[15] ;
  assign x__h171242 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[17] ^
	     int_Mac_reg_C[17] ;
  assign x__h171334 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[16] &
	     int_Mac_reg_C[16] ;
  assign x__h171516 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[18] ^
	     int_Mac_reg_C[18] ;
  assign x__h171608 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[17] &
	     int_Mac_reg_C[17] ;
  assign x__h171790 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[19] ^
	     int_Mac_reg_C[19] ;
  assign x__h171882 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[18] &
	     int_Mac_reg_C[18] ;
  assign x__h172064 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[20] ^
	     int_Mac_reg_C[20] ;
  assign x__h172156 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[19] &
	     int_Mac_reg_C[19] ;
  assign x__h172338 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[21] ^
	     int_Mac_reg_C[21] ;
  assign x__h172430 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[20] &
	     int_Mac_reg_C[20] ;
  assign x__h172612 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[22] ^
	     int_Mac_reg_C[22] ;
  assign x__h172704 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[21] &
	     int_Mac_reg_C[21] ;
  assign x__h172886 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[23] ^
	     int_Mac_reg_C[23] ;
  assign x__h172978 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[22] &
	     int_Mac_reg_C[22] ;
  assign x__h173160 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[24] ^
	     int_Mac_reg_C[24] ;
  assign x__h173252 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[23] &
	     int_Mac_reg_C[23] ;
  assign x__h173434 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[25] ^
	     int_Mac_reg_C[25] ;
  assign x__h173526 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[24] &
	     int_Mac_reg_C[24] ;
  assign x__h173708 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[26] ^
	     int_Mac_reg_C[26] ;
  assign x__h173800 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[25] &
	     int_Mac_reg_C[25] ;
  assign x__h173982 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[27] ^
	     int_Mac_reg_C[27] ;
  assign x__h174074 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[26] &
	     int_Mac_reg_C[26] ;
  assign x__h174256 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[28] ^
	     int_Mac_reg_C[28] ;
  assign x__h174348 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[27] &
	     int_Mac_reg_C[27] ;
  assign x__h174530 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[29] ^
	     int_Mac_reg_C[29] ;
  assign x__h174622 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[28] &
	     int_Mac_reg_C[28] ;
  assign x__h174804 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[30] ^
	     int_Mac_reg_C[30] ;
  assign x__h174896 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[29] &
	     int_Mac_reg_C[29] ;
  assign x__h175078 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[31] ^
	     int_Mac_reg_C[31] ;
  assign x__h175170 =
	     IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_BI_ETC___d1487[30] &
	     int_Mac_reg_C[30] ;
  assign x__h183742 =
	     IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[2] ^
	     bf16_Mac_reg_A[1] ;
  assign x__h184010 =
	     IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[3] ^
	     bf16_Mac_reg_A[2] ;
  assign x__h184101 =
	     IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[2] &
	     bf16_Mac_reg_A[1] ;
  assign x__h184282 =
	     IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[4] ^
	     bf16_Mac_reg_A[3] ;
  assign x__h184373 =
	     IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[3] &
	     bf16_Mac_reg_A[2] ;
  assign x__h184553 =
	     IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[5] ^
	     bf16_Mac_reg_A[4] ;
  assign x__h184644 =
	     IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[4] &
	     bf16_Mac_reg_A[3] ;
  assign x__h184824 =
	     IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[6] ^
	     bf16_Mac_reg_A[5] ;
  assign x__h184915 =
	     IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[5] &
	     bf16_Mac_reg_A[4] ;
  assign x__h185095 =
	     IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[7] ^
	     bf16_Mac_reg_A[6] ;
  assign x__h185186 =
	     IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[6] &
	     bf16_Mac_reg_A[5] ;
  assign x__h185366 =
	     ~IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[8] ;
  assign x__h185457 =
	     IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[7] &
	     bf16_Mac_reg_A[6] ;
  assign x__h188137 =
	     IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[3] ^
	     bf16_Mac_reg_A[1] ;
  assign x__h188405 =
	     IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[4] ^
	     bf16_Mac_reg_A[2] ;
  assign x__h188496 =
	     IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[3] &
	     bf16_Mac_reg_A[1] ;
  assign x__h188677 =
	     IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[5] ^
	     bf16_Mac_reg_A[3] ;
  assign x__h188768 =
	     IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[4] &
	     bf16_Mac_reg_A[2] ;
  assign x__h188948 =
	     IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[6] ^
	     bf16_Mac_reg_A[4] ;
  assign x__h189039 =
	     IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[5] &
	     bf16_Mac_reg_A[3] ;
  assign x__h189219 =
	     IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[7] ^
	     bf16_Mac_reg_A[5] ;
  assign x__h189310 =
	     IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[6] &
	     bf16_Mac_reg_A[4] ;
  assign x__h189490 =
	     IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[8] ^
	     bf16_Mac_reg_A[6] ;
  assign x__h189581 =
	     IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[7] &
	     bf16_Mac_reg_A[5] ;
  assign x__h189761 =
	     ~IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[9] ;
  assign x__h189852 =
	     IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[8] &
	     bf16_Mac_reg_A[6] ;
  assign x__h192527 =
	     IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904[4] ^
	     bf16_Mac_reg_A[1] ;
  assign x__h192795 =
	     IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904[5] ^
	     bf16_Mac_reg_A[2] ;
  assign x__h192886 =
	     IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904[4] &
	     bf16_Mac_reg_A[1] ;
  assign x__h193067 =
	     IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904[6] ^
	     bf16_Mac_reg_A[3] ;
  assign x__h193158 =
	     IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904[5] &
	     bf16_Mac_reg_A[2] ;
  assign x__h193338 =
	     IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904[7] ^
	     bf16_Mac_reg_A[4] ;
  assign x__h193429 =
	     IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904[6] &
	     bf16_Mac_reg_A[3] ;
  assign x__h193609 =
	     IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904[8] ^
	     bf16_Mac_reg_A[5] ;
  assign x__h193700 =
	     IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904[7] &
	     bf16_Mac_reg_A[4] ;
  assign x__h193880 =
	     IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904[9] ^
	     bf16_Mac_reg_A[6] ;
  assign x__h193971 =
	     IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904[8] &
	     bf16_Mac_reg_A[5] ;
  assign x__h194151 =
	     ~IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904[10] ;
  assign x__h194242 =
	     IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904[9] &
	     bf16_Mac_reg_A[6] ;
  assign x__h196912 =
	     IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976[5] ^
	     bf16_Mac_reg_A[1] ;
  assign x__h197180 =
	     IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976[6] ^
	     bf16_Mac_reg_A[2] ;
  assign x__h197271 =
	     IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976[5] &
	     bf16_Mac_reg_A[1] ;
  assign x__h197452 =
	     IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976[7] ^
	     bf16_Mac_reg_A[3] ;
  assign x__h197543 =
	     IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976[6] &
	     bf16_Mac_reg_A[2] ;
  assign x__h197723 =
	     IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976[8] ^
	     bf16_Mac_reg_A[4] ;
  assign x__h197814 =
	     IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976[7] &
	     bf16_Mac_reg_A[3] ;
  assign x__h197994 =
	     IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976[9] ^
	     bf16_Mac_reg_A[5] ;
  assign x__h198085 =
	     IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976[8] &
	     bf16_Mac_reg_A[4] ;
  assign x__h198265 =
	     IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976[10] ^
	     bf16_Mac_reg_A[6] ;
  assign x__h198356 =
	     IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976[9] &
	     bf16_Mac_reg_A[5] ;
  assign x__h198536 =
	     ~IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976[11] ;
  assign x__h198627 =
	     IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976[10] &
	     bf16_Mac_reg_A[6] ;
  assign x__h201292 =
	     IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2045[6] ^
	     bf16_Mac_reg_A[1] ;
  assign x__h201560 =
	     IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2045[7] ^
	     bf16_Mac_reg_A[2] ;
  assign x__h201651 =
	     IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2045[6] &
	     bf16_Mac_reg_A[1] ;
  assign x__h201832 =
	     IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2045[8] ^
	     bf16_Mac_reg_A[3] ;
  assign x__h201923 =
	     IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2045[7] &
	     bf16_Mac_reg_A[2] ;
  assign x__h202103 =
	     IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2045[9] ^
	     bf16_Mac_reg_A[4] ;
  assign x__h202194 =
	     IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2045[8] &
	     bf16_Mac_reg_A[3] ;
  assign x__h202374 =
	     IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2045[10] ^
	     bf16_Mac_reg_A[5] ;
  assign x__h202465 =
	     IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2045[9] &
	     bf16_Mac_reg_A[4] ;
  assign x__h202645 =
	     IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2045[11] ^
	     bf16_Mac_reg_A[6] ;
  assign x__h202736 =
	     IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2045[10] &
	     bf16_Mac_reg_A[5] ;
  assign x__h202916 =
	     ~IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2045[12] ;
  assign x__h203007 =
	     IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2045[11] &
	     bf16_Mac_reg_A[6] ;
  assign x__h205667 =
	     IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2110[7] ^
	     bf16_Mac_reg_A[1] ;
  assign x__h205935 =
	     IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2110[8] ^
	     bf16_Mac_reg_A[2] ;
  assign x__h206026 =
	     IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2110[7] &
	     bf16_Mac_reg_A[1] ;
  assign x__h206207 =
	     IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2110[9] ^
	     bf16_Mac_reg_A[3] ;
  assign x__h206298 =
	     IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2110[8] &
	     bf16_Mac_reg_A[2] ;
  assign x__h206478 =
	     IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2110[10] ^
	     bf16_Mac_reg_A[4] ;
  assign x__h206569 =
	     IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2110[9] &
	     bf16_Mac_reg_A[3] ;
  assign x__h206749 =
	     IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2110[11] ^
	     bf16_Mac_reg_A[5] ;
  assign x__h206840 =
	     IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2110[10] &
	     bf16_Mac_reg_A[4] ;
  assign x__h207020 =
	     IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2110[12] ^
	     bf16_Mac_reg_A[6] ;
  assign x__h207111 =
	     IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2110[11] &
	     bf16_Mac_reg_A[5] ;
  assign x__h207291 =
	     ~IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2110[13] ;
  assign x__h207382 =
	     IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2110[12] &
	     bf16_Mac_reg_A[6] ;
  assign x__h210037 =
	     IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2172[8] ^
	     bf16_Mac_reg_A[1] ;
  assign x__h210305 =
	     IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2172[9] ^
	     bf16_Mac_reg_A[2] ;
  assign x__h210396 =
	     IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2172[8] &
	     bf16_Mac_reg_A[1] ;
  assign x__h210577 =
	     IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2172[10] ^
	     bf16_Mac_reg_A[3] ;
  assign x__h210668 =
	     IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2172[9] &
	     bf16_Mac_reg_A[2] ;
  assign x__h210848 =
	     IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2172[11] ^
	     bf16_Mac_reg_A[4] ;
  assign x__h210939 =
	     IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2172[10] &
	     bf16_Mac_reg_A[3] ;
  assign x__h211119 =
	     IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2172[12] ^
	     bf16_Mac_reg_A[5] ;
  assign x__h211210 =
	     IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2172[11] &
	     bf16_Mac_reg_A[4] ;
  assign x__h211390 =
	     IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2172[13] ^
	     bf16_Mac_reg_A[6] ;
  assign x__h211481 =
	     IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2172[12] &
	     bf16_Mac_reg_A[5] ;
  assign x__h211661 =
	     ~IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2172[14] ;
  assign x__h211752 =
	     IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2172[13] &
	     bf16_Mac_reg_A[6] ;
  assign x__h212345 = bf16_Mac_reg_A[14:7] + bf16_Mac_reg_B[14:7] ;
  assign x__h213478 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[1] &
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[1] ;
  assign x__h213633 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[2] &
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[2] ;
  assign x__h213680 = x__h213478 | y__h213479 ;
  assign x__h213787 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[3] &
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[3] ;
  assign x__h213834 = x__h213633 | y__h213634 ;
  assign x__h213941 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[4] &
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[4] ;
  assign x__h213988 = x__h213787 | y__h213788 ;
  assign x__h214095 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[5] &
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[5] ;
  assign x__h214142 = x__h213941 | y__h213942 ;
  assign x__h214249 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[6] &
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[6] ;
  assign x__h214296 = x__h214095 | y__h214096 ;
  assign x__h214403 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[7] &
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[7] ;
  assign x__h214450 = x__h214249 | y__h214250 ;
  assign x__h214557 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[8] &
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[8] ;
  assign x__h214604 = x__h214403 | y__h214404 ;
  assign x__h214711 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[9] &
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[9] ;
  assign x__h214758 = x__h214557 | y__h214558 ;
  assign x__h214865 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[10] &
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[10] ;
  assign x__h214912 = x__h214711 | y__h214712 ;
  assign x__h215019 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[11] &
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[11] ;
  assign x__h215066 = x__h214865 | y__h214866 ;
  assign x__h215173 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[12] &
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[12] ;
  assign x__h215220 = x__h215019 | y__h215020 ;
  assign x__h215327 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[13] &
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[13] ;
  assign x__h215374 = x__h215173 | y__h215174 ;
  assign x__h215481 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[14] &
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[14] ;
  assign x__h215528 = x__h215327 | y__h215328 ;
  assign x__h215635 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[15] &
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[15] ;
  assign x__h215682 = x__h215481 | y__h215482 ;
  assign x__h215789 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[16] &
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[16] ;
  assign x__h215836 = x__h215635 | y__h215636 ;
  assign x__h215943 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[17] &
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[17] ;
  assign x__h215990 = x__h215789 | y__h215790 ;
  assign x__h216097 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[18] &
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[18] ;
  assign x__h216144 = x__h215943 | y__h215944 ;
  assign x__h216251 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[19] &
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[19] ;
  assign x__h216298 = x__h216097 | y__h216098 ;
  assign x__h216405 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[20] &
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[20] ;
  assign x__h216452 = x__h216251 | y__h216252 ;
  assign x__h216559 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[21] &
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[21] ;
  assign x__h216606 = x__h216405 | y__h216406 ;
  assign x__h216713 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[22] &
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[22] ;
  assign x__h216760 = x__h216559 | y__h216560 ;
  assign x__h216867 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[23] &
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[23] ;
  assign x__h216914 = x__h216713 | y__h216714 ;
  assign x__h219966 =
	     IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf1_ETC___d2262 -
	     8'd1 ;
  assign x__h219999 =
	     bf16_Mac_reg_C_260_BITS_30_TO_23_261_MINUS_IF__ETC___d2271 -
	     8'd1 ;
  assign x__h52429 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[2] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[1] ;
  assign x__h52697 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[3] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[2] ;
  assign x__h52788 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[2] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[1] ;
  assign x__h52969 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[4] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[3] ;
  assign x__h53060 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[3] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[2] ;
  assign x__h53240 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[5] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[4] ;
  assign x__h53331 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[4] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[3] ;
  assign x__h53511 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[6] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[5] ;
  assign x__h53602 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[5] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[4] ;
  assign x__h53782 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[7] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[6] ;
  assign x__h53873 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[6] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[5] ;
  assign x__h54053 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[8] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[7] ;
  assign x__h54144 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[7] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[6] ;
  assign x__h54324 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[9] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[8] ;
  assign x__h54415 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[8] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[7] ;
  assign x__h54595 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[10] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[9] ;
  assign x__h54686 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[9] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[8] ;
  assign x__h54866 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[11] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[10] ;
  assign x__h54957 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[10] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[9] ;
  assign x__h55137 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[12] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[11] ;
  assign x__h55228 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[11] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[10] ;
  assign x__h55408 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[13] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[12] ;
  assign x__h55499 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[12] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[11] ;
  assign x__h55679 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[14] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[13] ;
  assign x__h55770 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[13] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[12] ;
  assign x__h55950 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[15] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[14] ;
  assign x__h56041 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[14] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[13] ;
  assign x__h56221 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[16] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[15] ;
  assign x__h56312 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[15] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[14] ;
  assign x__h56492 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[17] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[16] ;
  assign x__h56583 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[16] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[15] ;
  assign x__h56763 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[18] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[17] ;
  assign x__h56854 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[17] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[16] ;
  assign x__h57034 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[19] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[18] ;
  assign x__h57125 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[18] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[17] ;
  assign x__h57305 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[20] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[19] ;
  assign x__h57396 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[19] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[18] ;
  assign x__h57576 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[21] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[20] ;
  assign x__h57667 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[20] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[19] ;
  assign x__h57847 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[22] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[21] ;
  assign x__h57938 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[21] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[20] ;
  assign x__h58118 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[23] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[22] ;
  assign x__h58209 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[22] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[21] ;
  assign x__h58389 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[24] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[23] ;
  assign x__h58480 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[23] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[22] ;
  assign x__h58660 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[25] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[24] ;
  assign x__h58751 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[24] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[23] ;
  assign x__h58931 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[26] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[25] ;
  assign x__h59022 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[25] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[24] ;
  assign x__h59202 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[27] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[26] ;
  assign x__h59293 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[26] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[25] ;
  assign x__h59473 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[28] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[27] ;
  assign x__h59564 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[27] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[26] ;
  assign x__h59744 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[29] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[28] ;
  assign x__h59835 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[28] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[27] ;
  assign x__h60015 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[30] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[29] ;
  assign x__h60106 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[29] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[28] ;
  assign x__h60286 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[31] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[30] ;
  assign x__h60377 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d169[30] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[29] ;
  assign x__h70418 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[3] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[1] ;
  assign x__h70686 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[4] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[2] ;
  assign x__h70777 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[3] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[1] ;
  assign x__h70958 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[5] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[3] ;
  assign x__h71049 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[4] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[2] ;
  assign x__h71229 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[6] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[4] ;
  assign x__h71320 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[5] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[3] ;
  assign x__h71500 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[7] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[5] ;
  assign x__h71591 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[6] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[4] ;
  assign x__h71771 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[8] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[6] ;
  assign x__h71862 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[7] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[5] ;
  assign x__h72042 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[9] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[7] ;
  assign x__h72133 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[8] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[6] ;
  assign x__h72313 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[10] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[8] ;
  assign x__h72404 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[9] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[7] ;
  assign x__h72584 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[11] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[9] ;
  assign x__h72675 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[10] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[8] ;
  assign x__h72855 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[12] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[10] ;
  assign x__h72946 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[11] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[9] ;
  assign x__h73126 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[13] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[11] ;
  assign x__h73217 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[12] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[10] ;
  assign x__h73397 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[14] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[12] ;
  assign x__h73488 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[13] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[11] ;
  assign x__h73668 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[15] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[13] ;
  assign x__h73759 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[14] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[12] ;
  assign x__h73939 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[16] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[14] ;
  assign x__h74030 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[15] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[13] ;
  assign x__h74210 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[17] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[15] ;
  assign x__h74301 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[16] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[14] ;
  assign x__h74481 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[18] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[16] ;
  assign x__h74572 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[17] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[15] ;
  assign x__h74752 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[19] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[17] ;
  assign x__h74843 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[18] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[16] ;
  assign x__h75023 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[20] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[18] ;
  assign x__h75114 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[19] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[17] ;
  assign x__h75294 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[21] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[19] ;
  assign x__h75385 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[20] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[18] ;
  assign x__h75565 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[22] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[20] ;
  assign x__h75656 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[21] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[19] ;
  assign x__h75836 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[23] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[21] ;
  assign x__h75927 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[22] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[20] ;
  assign x__h76107 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[24] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[22] ;
  assign x__h76198 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[23] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[21] ;
  assign x__h76378 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[25] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[23] ;
  assign x__h76469 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[24] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[22] ;
  assign x__h76649 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[26] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[24] ;
  assign x__h76740 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[25] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[23] ;
  assign x__h76920 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[27] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[25] ;
  assign x__h77011 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[26] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[24] ;
  assign x__h77191 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[28] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[26] ;
  assign x__h77282 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[27] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[25] ;
  assign x__h77462 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[29] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[27] ;
  assign x__h77553 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[28] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[26] ;
  assign x__h77733 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[30] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[28] ;
  assign x__h77824 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[29] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[27] ;
  assign x__h78004 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[31] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[29] ;
  assign x__h78095 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d401[30] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[28] ;
  assign x__h88402 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[4] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[1] ;
  assign x__h88670 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[5] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[2] ;
  assign x__h88761 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[4] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[1] ;
  assign x__h88942 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[6] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[3] ;
  assign x__h89033 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[5] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[2] ;
  assign x__h89213 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[7] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[4] ;
  assign x__h89304 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[6] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[3] ;
  assign x__h89484 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[8] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[5] ;
  assign x__h89575 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[7] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[4] ;
  assign x__h89755 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[9] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[6] ;
  assign x__h89846 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[8] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[5] ;
  assign x__h90026 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[10] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[7] ;
  assign x__h90117 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[9] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[6] ;
  assign x__h90297 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[11] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[8] ;
  assign x__h90388 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[10] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[7] ;
  assign x__h90568 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[12] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[9] ;
  assign x__h90659 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[11] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[8] ;
  assign x__h90839 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[13] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[10] ;
  assign x__h90930 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[12] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[9] ;
  assign x__h91110 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[14] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[11] ;
  assign x__h91201 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[13] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[10] ;
  assign x__h91381 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[15] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[12] ;
  assign x__h91472 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[14] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[11] ;
  assign x__h91652 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[16] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[13] ;
  assign x__h91743 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[15] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[12] ;
  assign x__h91923 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[17] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[14] ;
  assign x__h92014 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[16] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[13] ;
  assign x__h92194 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[18] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[15] ;
  assign x__h92285 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[17] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[14] ;
  assign x__h92465 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[19] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[16] ;
  assign x__h92556 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[18] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[15] ;
  assign x__h92736 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[20] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[17] ;
  assign x__h92827 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[19] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[16] ;
  assign x__h93007 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[21] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[18] ;
  assign x__h93098 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[20] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[17] ;
  assign x__h93278 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[22] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[19] ;
  assign x__h93369 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[21] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[18] ;
  assign x__h93549 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[23] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[20] ;
  assign x__h93640 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[22] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[19] ;
  assign x__h93820 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[24] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[21] ;
  assign x__h93911 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[23] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[20] ;
  assign x__h94091 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[25] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[22] ;
  assign x__h94182 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[24] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[21] ;
  assign x__h94362 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[26] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[23] ;
  assign x__h94453 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[25] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[22] ;
  assign x__h94633 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[27] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[24] ;
  assign x__h94724 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[26] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[23] ;
  assign x__h94904 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[28] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[25] ;
  assign x__h94995 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[27] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[24] ;
  assign x__h95175 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[29] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[26] ;
  assign x__h95266 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[28] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[25] ;
  assign x__h95446 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[30] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[27] ;
  assign x__h95537 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[29] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[26] ;
  assign x__h95717 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[31] ^
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[28] ;
  assign x__h95808 =
	     IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac_reg_ETC___d598[30] &
	     IF_int_Mac_reg_A_BIT_7_THEN_INV_SEXT_int_Mac_r_ETC___d163[27] ;
  assign y__h106650 = x__h106740 | y__h106741 ;
  assign y__h106741 =
	     IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q15[5] &
	     x__h106381 ;
  assign y__h106922 = x__h107012 | y__h107013 ;
  assign y__h107013 = y__h106650 & x__h106649 ;
  assign y__h107193 = x__h107283 | y__h107284 ;
  assign y__h107284 = y__h106922 & x__h106921 ;
  assign y__h107464 = x__h107554 | y__h107555 ;
  assign y__h107555 = y__h107193 & x__h107192 ;
  assign y__h107735 = x__h107825 | y__h107826 ;
  assign y__h107826 = y__h107464 & x__h107463 ;
  assign y__h108006 = x__h108096 | y__h108097 ;
  assign y__h108097 = y__h107735 & x__h107734 ;
  assign y__h108277 = x__h108367 | y__h108368 ;
  assign y__h108368 = y__h108006 & x__h108005 ;
  assign y__h108548 = x__h108638 | y__h108639 ;
  assign y__h108639 = y__h108277 & x__h108276 ;
  assign y__h108819 = x__h108909 | y__h108910 ;
  assign y__h108910 = y__h108548 & x__h108547 ;
  assign y__h109090 = x__h109180 | y__h109181 ;
  assign y__h109181 = y__h108819 & x__h108818 ;
  assign y__h109361 = x__h109451 | y__h109452 ;
  assign y__h109452 = y__h109090 & x__h109089 ;
  assign y__h109632 = x__h109722 | y__h109723 ;
  assign y__h109723 = y__h109361 & x__h109360 ;
  assign y__h109903 = x__h109993 | y__h109994 ;
  assign y__h109994 = y__h109632 & x__h109631 ;
  assign y__h110174 = x__h110264 | y__h110265 ;
  assign y__h110265 = y__h109903 & x__h109902 ;
  assign y__h110445 = x__h110535 | y__h110536 ;
  assign y__h110536 = y__h110174 & x__h110173 ;
  assign y__h110716 = x__h110806 | y__h110807 ;
  assign y__h110807 = y__h110445 & x__h110444 ;
  assign y__h110987 = x__h111077 | y__h111078 ;
  assign y__h111078 = y__h110716 & x__h110715 ;
  assign y__h111258 = x__h111348 | y__h111349 ;
  assign y__h111349 = y__h110987 & x__h110986 ;
  assign y__h111529 = x__h111619 | y__h111620 ;
  assign y__h111620 = y__h111258 & x__h111257 ;
  assign y__h111800 = x__h111890 | y__h111891 ;
  assign y__h111891 = y__h111529 & x__h111528 ;
  assign y__h112071 = x__h112161 | y__h112162 ;
  assign y__h112162 = y__h111800 & x__h111799 ;
  assign y__h112342 = x__h112432 | y__h112433 ;
  assign y__h112433 = y__h112071 & x__h112070 ;
  assign y__h112613 = x__h112703 | y__h112704 ;
  assign y__h112704 = y__h112342 & x__h112341 ;
  assign y__h112884 = x__h112974 | y__h112975 ;
  assign y__h112975 = y__h112613 & x__h112612 ;
  assign y__h113155 = x__h113245 | y__h113246 ;
  assign y__h113246 = y__h112884 & x__h112883 ;
  assign y__h113426 = x__h113516 | y__h113517 ;
  assign y__h113517 = y__h113155 & x__h113154 ;
  assign y__h124624 = x__h124714 | y__h124715 ;
  assign y__h124715 =
	     IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q17[6] &
	     x__h124355 ;
  assign y__h124896 = x__h124986 | y__h124987 ;
  assign y__h124987 = y__h124624 & x__h124623 ;
  assign y__h125167 = x__h125257 | y__h125258 ;
  assign y__h125258 = y__h124896 & x__h124895 ;
  assign y__h125438 = x__h125528 | y__h125529 ;
  assign y__h125529 = y__h125167 & x__h125166 ;
  assign y__h125709 = x__h125799 | y__h125800 ;
  assign y__h125800 = y__h125438 & x__h125437 ;
  assign y__h125980 = x__h126070 | y__h126071 ;
  assign y__h126071 = y__h125709 & x__h125708 ;
  assign y__h126251 = x__h126341 | y__h126342 ;
  assign y__h126342 = y__h125980 & x__h125979 ;
  assign y__h126522 = x__h126612 | y__h126613 ;
  assign y__h126613 = y__h126251 & x__h126250 ;
  assign y__h126793 = x__h126883 | y__h126884 ;
  assign y__h126884 = y__h126522 & x__h126521 ;
  assign y__h127064 = x__h127154 | y__h127155 ;
  assign y__h127155 = y__h126793 & x__h126792 ;
  assign y__h127335 = x__h127425 | y__h127426 ;
  assign y__h127426 = y__h127064 & x__h127063 ;
  assign y__h127606 = x__h127696 | y__h127697 ;
  assign y__h127697 = y__h127335 & x__h127334 ;
  assign y__h127877 = x__h127967 | y__h127968 ;
  assign y__h127968 = y__h127606 & x__h127605 ;
  assign y__h128148 = x__h128238 | y__h128239 ;
  assign y__h128239 = y__h127877 & x__h127876 ;
  assign y__h128419 = x__h128509 | y__h128510 ;
  assign y__h128510 = y__h128148 & x__h128147 ;
  assign y__h128690 = x__h128780 | y__h128781 ;
  assign y__h128781 = y__h128419 & x__h128418 ;
  assign y__h128961 = x__h129051 | y__h129052 ;
  assign y__h129052 = y__h128690 & x__h128689 ;
  assign y__h129232 = x__h129322 | y__h129323 ;
  assign y__h129323 = y__h128961 & x__h128960 ;
  assign y__h129503 = x__h129593 | y__h129594 ;
  assign y__h129594 = y__h129232 & x__h129231 ;
  assign y__h129774 = x__h129864 | y__h129865 ;
  assign y__h129865 = y__h129503 & x__h129502 ;
  assign y__h130045 = x__h130135 | y__h130136 ;
  assign y__h130136 = y__h129774 & x__h129773 ;
  assign y__h130316 = x__h130406 | y__h130407 ;
  assign y__h130407 = y__h130045 & x__h130044 ;
  assign y__h130587 = x__h130677 | y__h130678 ;
  assign y__h130678 = y__h130316 & x__h130315 ;
  assign y__h130858 = x__h130948 | y__h130949 ;
  assign y__h130949 = y__h130587 & x__h130586 ;
  assign y__h131129 = x__h131219 | y__h131220 ;
  assign y__h131220 = y__h130858 & x__h130857 ;
  assign y__h142593 = x__h142683 | y__h142684 ;
  assign y__h142684 =
	     IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q19[7] &
	     x__h142324 ;
  assign y__h142865 = x__h142955 | y__h142956 ;
  assign y__h142956 = y__h142593 & x__h142592 ;
  assign y__h143136 = x__h143226 | y__h143227 ;
  assign y__h143227 = y__h142865 & x__h142864 ;
  assign y__h143407 = x__h143497 | y__h143498 ;
  assign y__h143498 = y__h143136 & x__h143135 ;
  assign y__h143678 = x__h143768 | y__h143769 ;
  assign y__h143769 = y__h143407 & x__h143406 ;
  assign y__h143949 = x__h144039 | y__h144040 ;
  assign y__h144040 = y__h143678 & x__h143677 ;
  assign y__h144220 = x__h144310 | y__h144311 ;
  assign y__h144311 = y__h143949 & x__h143948 ;
  assign y__h144491 = x__h144581 | y__h144582 ;
  assign y__h144582 = y__h144220 & x__h144219 ;
  assign y__h144762 = x__h144852 | y__h144853 ;
  assign y__h144853 = y__h144491 & x__h144490 ;
  assign y__h145033 = x__h145123 | y__h145124 ;
  assign y__h145124 = y__h144762 & x__h144761 ;
  assign y__h145304 = x__h145394 | y__h145395 ;
  assign y__h145395 = y__h145033 & x__h145032 ;
  assign y__h145575 = x__h145665 | y__h145666 ;
  assign y__h145666 = y__h145304 & x__h145303 ;
  assign y__h145846 = x__h145936 | y__h145937 ;
  assign y__h145937 = y__h145575 & x__h145574 ;
  assign y__h146117 = x__h146207 | y__h146208 ;
  assign y__h146208 = y__h145846 & x__h145845 ;
  assign y__h146388 = x__h146478 | y__h146479 ;
  assign y__h146479 = y__h146117 & x__h146116 ;
  assign y__h146659 = x__h146749 | y__h146750 ;
  assign y__h146750 = y__h146388 & x__h146387 ;
  assign y__h146930 = x__h147020 | y__h147021 ;
  assign y__h147021 = y__h146659 & x__h146658 ;
  assign y__h147201 = x__h147291 | y__h147292 ;
  assign y__h147292 = y__h146930 & x__h146929 ;
  assign y__h147472 = x__h147562 | y__h147563 ;
  assign y__h147563 = y__h147201 & x__h147200 ;
  assign y__h147743 = x__h147833 | y__h147834 ;
  assign y__h147834 = y__h147472 & x__h147471 ;
  assign y__h148014 = x__h148104 | y__h148105 ;
  assign y__h148105 = y__h147743 & x__h147742 ;
  assign y__h148285 = x__h148375 | y__h148376 ;
  assign y__h148376 = y__h148014 & x__h148013 ;
  assign y__h148556 = x__h148646 | y__h148647 ;
  assign y__h148647 = y__h148285 & x__h148284 ;
  assign y__h148827 = x__h148917 | y__h148918 ;
  assign y__h148918 = y__h148556 & x__h148555 ;
  assign y__h160557 = x__h160647 | y__h160648 ;
  assign y__h160648 =
	     IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q21[8] &
	     x__h160288 ;
  assign y__h160829 = x__h160919 | y__h160920 ;
  assign y__h160920 = y__h160557 & x__h160556 ;
  assign y__h161100 = x__h161190 | y__h161191 ;
  assign y__h161191 = y__h160829 & x__h160828 ;
  assign y__h161371 = x__h161461 | y__h161462 ;
  assign y__h161462 = y__h161100 & x__h161099 ;
  assign y__h161642 = x__h161732 | y__h161733 ;
  assign y__h161733 = y__h161371 & x__h161370 ;
  assign y__h161913 = x__h162003 | y__h162004 ;
  assign y__h162004 = y__h161642 & x__h161641 ;
  assign y__h162184 = x__h162274 | y__h162275 ;
  assign y__h162275 = y__h161913 & x__h161912 ;
  assign y__h162455 = x__h162545 | y__h162546 ;
  assign y__h162546 = y__h162184 & x__h162183 ;
  assign y__h162726 = x__h162816 | y__h162817 ;
  assign y__h162817 = y__h162455 & x__h162454 ;
  assign y__h162997 = x__h163087 | y__h163088 ;
  assign y__h163088 = y__h162726 & x__h162725 ;
  assign y__h163268 = x__h163358 | y__h163359 ;
  assign y__h163359 = y__h162997 & x__h162996 ;
  assign y__h163539 = x__h163629 | y__h163630 ;
  assign y__h163630 = y__h163268 & x__h163267 ;
  assign y__h163810 = x__h163900 | y__h163901 ;
  assign y__h163901 = y__h163539 & x__h163538 ;
  assign y__h164081 = x__h164171 | y__h164172 ;
  assign y__h164172 = y__h163810 & x__h163809 ;
  assign y__h164352 = x__h164442 | y__h164443 ;
  assign y__h164443 = y__h164081 & x__h164080 ;
  assign y__h164623 = x__h164713 | y__h164714 ;
  assign y__h164714 = y__h164352 & x__h164351 ;
  assign y__h164894 = x__h164984 | y__h164985 ;
  assign y__h164985 = y__h164623 & x__h164622 ;
  assign y__h165165 = x__h165255 | y__h165256 ;
  assign y__h165256 = y__h164894 & x__h164893 ;
  assign y__h165436 = x__h165526 | y__h165527 ;
  assign y__h165527 = y__h165165 & x__h165164 ;
  assign y__h165707 = x__h165797 | y__h165798 ;
  assign y__h165798 = y__h165436 & x__h165435 ;
  assign y__h165978 = x__h166068 | y__h166069 ;
  assign y__h166069 = y__h165707 & x__h165706 ;
  assign y__h166249 = x__h166339 | y__h166340 ;
  assign y__h166340 = y__h165978 & x__h165977 ;
  assign y__h166520 = x__h166610 | y__h166611 ;
  assign y__h166611 = y__h166249 & x__h166248 ;
  assign y__h167132 = x__h167223 | y__h167224 ;
  assign y__h167224 =
	     IF_IF_NOT_int_Mac_reg_A_BIT_7_EQ_int_Mac_reg_B_ETC__q23[1] &
	     x__h166860 ;
  assign y__h167407 = x__h167498 | y__h167499 ;
  assign y__h167499 = y__h167132 & x__h167131 ;
  assign y__h167681 = x__h167772 | y__h167773 ;
  assign y__h167773 = y__h167407 & x__h167406 ;
  assign y__h167955 = x__h168046 | y__h168047 ;
  assign y__h168047 = y__h167681 & x__h167680 ;
  assign y__h168229 = x__h168320 | y__h168321 ;
  assign y__h168321 = y__h167955 & x__h167954 ;
  assign y__h168503 = x__h168594 | y__h168595 ;
  assign y__h168595 = y__h168229 & x__h168228 ;
  assign y__h168777 = x__h168868 | y__h168869 ;
  assign y__h168869 = y__h168503 & x__h168502 ;
  assign y__h169051 = x__h169142 | y__h169143 ;
  assign y__h169143 = y__h168777 & x__h168776 ;
  assign y__h169325 = x__h169416 | y__h169417 ;
  assign y__h169417 = y__h169051 & x__h169050 ;
  assign y__h169599 = x__h169690 | y__h169691 ;
  assign y__h169691 = y__h169325 & x__h169324 ;
  assign y__h169873 = x__h169964 | y__h169965 ;
  assign y__h169965 = y__h169599 & x__h169598 ;
  assign y__h170147 = x__h170238 | y__h170239 ;
  assign y__h170239 = y__h169873 & x__h169872 ;
  assign y__h170421 = x__h170512 | y__h170513 ;
  assign y__h170513 = y__h170147 & x__h170146 ;
  assign y__h170695 = x__h170786 | y__h170787 ;
  assign y__h170787 = y__h170421 & x__h170420 ;
  assign y__h170969 = x__h171060 | y__h171061 ;
  assign y__h171061 = y__h170695 & x__h170694 ;
  assign y__h171243 = x__h171334 | y__h171335 ;
  assign y__h171335 = y__h170969 & x__h170968 ;
  assign y__h171517 = x__h171608 | y__h171609 ;
  assign y__h171609 = y__h171243 & x__h171242 ;
  assign y__h171791 = x__h171882 | y__h171883 ;
  assign y__h171883 = y__h171517 & x__h171516 ;
  assign y__h172065 = x__h172156 | y__h172157 ;
  assign y__h172157 = y__h171791 & x__h171790 ;
  assign y__h172339 = x__h172430 | y__h172431 ;
  assign y__h172431 = y__h172065 & x__h172064 ;
  assign y__h172613 = x__h172704 | y__h172705 ;
  assign y__h172705 = y__h172339 & x__h172338 ;
  assign y__h172887 = x__h172978 | y__h172979 ;
  assign y__h172979 = y__h172613 & x__h172612 ;
  assign y__h173161 = x__h173252 | y__h173253 ;
  assign y__h173253 = y__h172887 & x__h172886 ;
  assign y__h173435 = x__h173526 | y__h173527 ;
  assign y__h173527 = y__h173161 & x__h173160 ;
  assign y__h173709 = x__h173800 | y__h173801 ;
  assign y__h173801 = y__h173435 & x__h173434 ;
  assign y__h173983 = x__h174074 | y__h174075 ;
  assign y__h174075 = y__h173709 & x__h173708 ;
  assign y__h174257 = x__h174348 | y__h174349 ;
  assign y__h174349 = y__h173983 & x__h173982 ;
  assign y__h174531 = x__h174622 | y__h174623 ;
  assign y__h174623 = y__h174257 & x__h174256 ;
  assign y__h174805 = x__h174896 | y__h174897 ;
  assign y__h174897 = y__h174531 & x__h174530 ;
  assign y__h1749 =
	     IF_INV_int_Mac_reg_B_BIT_0_THEN_2_ELSE_0__q3[1] &
	     INV_int_Mac_reg_B__q2[1] ;
  assign y__h175079 = x__h175170 | y__h175171 ;
  assign y__h175171 = y__h174805 & x__h174804 ;
  assign y__h184011 = x__h184101 | y__h184102 ;
  assign y__h184102 =
	     IF_IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONC_ETC__q24[2] &
	     x__h183742 ;
  assign y__h184283 = x__h184373 | y__h184374 ;
  assign y__h184374 = y__h184011 & x__h184010 ;
  assign y__h184554 = x__h184644 | y__h184645 ;
  assign y__h184645 = y__h184283 & x__h184282 ;
  assign y__h184825 = x__h184915 | y__h184916 ;
  assign y__h184916 = y__h184554 & x__h184553 ;
  assign y__h185096 = x__h185186 | y__h185187 ;
  assign y__h185187 = y__h184825 & x__h184824 ;
  assign y__h185367 = x__h185457 | y__h185458 ;
  assign y__h185458 = y__h185096 & x__h185095 ;
  assign y__h185638 =
	     IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[8] |
	     y__h185729 ;
  assign y__h185729 = y__h185367 & x__h185366 ;
  assign y__h185909 =
	     y__h185638 &
	     IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[9] ;
  assign y__h186180 =
	     y__h185909 &
	     IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[10] ;
  assign y__h186451 =
	     y__h186180 &
	     IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[11] ;
  assign y__h186722 =
	     y__h186451 &
	     IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[12] ;
  assign y__h186993 =
	     y__h186722 &
	     IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[13] ;
  assign y__h187264 =
	     y__h186993 &
	     IF_bf16_Mac_reg_B_729_BIT_0_738_THEN_1_CONCAT__ETC___d1744[14] ;
  assign y__h188406 = x__h188496 | y__h188497 ;
  assign y__h188497 =
	     IF_IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf1_ETC__q26[3] &
	     x__h188137 ;
  assign y__h188678 = x__h188768 | y__h188769 ;
  assign y__h188769 = y__h188406 & x__h188405 ;
  assign y__h188949 = x__h189039 | y__h189040 ;
  assign y__h189040 = y__h188678 & x__h188677 ;
  assign y__h189220 = x__h189310 | y__h189311 ;
  assign y__h189311 = y__h188949 & x__h188948 ;
  assign y__h189491 = x__h189581 | y__h189582 ;
  assign y__h189582 = y__h189220 & x__h189219 ;
  assign y__h189762 = x__h189852 | y__h189853 ;
  assign y__h189853 = y__h189491 & x__h189490 ;
  assign y__h190033 =
	     IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[9] |
	     y__h190124 ;
  assign y__h190124 = y__h189762 & x__h189761 ;
  assign y__h190304 =
	     y__h190033 &
	     IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[10] ;
  assign y__h190575 =
	     y__h190304 &
	     IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[11] ;
  assign y__h190846 =
	     y__h190575 &
	     IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[12] ;
  assign y__h191117 =
	     y__h190846 &
	     IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[13] ;
  assign y__h191388 =
	     y__h191117 &
	     IF_bf16_Mac_reg_B_729_BIT_1_737_THEN_IF_bf16_M_ETC___d1828[14] ;
  assign y__h192796 = x__h192886 | y__h192887 ;
  assign y__h192887 =
	     IF_IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf1_ETC__q28[4] &
	     x__h192527 ;
  assign y__h193068 = x__h193158 | y__h193159 ;
  assign y__h193159 = y__h192796 & x__h192795 ;
  assign y__h193339 = x__h193429 | y__h193430 ;
  assign y__h193430 = y__h193068 & x__h193067 ;
  assign y__h193610 = x__h193700 | y__h193701 ;
  assign y__h193701 = y__h193339 & x__h193338 ;
  assign y__h193881 = x__h193971 | y__h193972 ;
  assign y__h193972 = y__h193610 & x__h193609 ;
  assign y__h194152 = x__h194242 | y__h194243 ;
  assign y__h194243 = y__h193881 & x__h193880 ;
  assign y__h194423 =
	     IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904[10] |
	     y__h194514 ;
  assign y__h194514 = y__h194152 & x__h194151 ;
  assign y__h194694 =
	     y__h194423 &
	     IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904[11] ;
  assign y__h194965 =
	     y__h194694 &
	     IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904[12] ;
  assign y__h195236 =
	     y__h194965 &
	     IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904[13] ;
  assign y__h195507 =
	     y__h195236 &
	     IF_bf16_Mac_reg_B_729_BIT_2_736_THEN_IF_bf16_M_ETC___d1904[14] ;
  assign y__h197181 = x__h197271 | y__h197272 ;
  assign y__h197272 =
	     IF_IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf1_ETC__q30[5] &
	     x__h196912 ;
  assign y__h197453 = x__h197543 | y__h197544 ;
  assign y__h197544 = y__h197181 & x__h197180 ;
  assign y__h197724 = x__h197814 | y__h197815 ;
  assign y__h197815 = y__h197453 & x__h197452 ;
  assign y__h197995 = x__h198085 | y__h198086 ;
  assign y__h198086 = y__h197724 & x__h197723 ;
  assign y__h198266 = x__h198356 | y__h198357 ;
  assign y__h198357 = y__h197995 & x__h197994 ;
  assign y__h198537 = x__h198627 | y__h198628 ;
  assign y__h198628 = y__h198266 & x__h198265 ;
  assign y__h198808 =
	     IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976[11] |
	     y__h198899 ;
  assign y__h198899 = y__h198537 & x__h198536 ;
  assign y__h199079 =
	     y__h198808 &
	     IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976[12] ;
  assign y__h199350 =
	     y__h199079 &
	     IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976[13] ;
  assign y__h199621 =
	     y__h199350 &
	     IF_bf16_Mac_reg_B_729_BIT_3_735_THEN_IF_bf16_M_ETC___d1976[14] ;
  assign y__h201561 = x__h201651 | y__h201652 ;
  assign y__h201652 =
	     IF_IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf1_ETC__q32[6] &
	     x__h201292 ;
  assign y__h201833 = x__h201923 | y__h201924 ;
  assign y__h201924 = y__h201561 & x__h201560 ;
  assign y__h2021 = y__h1749 & INV_int_Mac_reg_B__q2[2] ;
  assign y__h202104 = x__h202194 | y__h202195 ;
  assign y__h202195 = y__h201833 & x__h201832 ;
  assign y__h202375 = x__h202465 | y__h202466 ;
  assign y__h202466 = y__h202104 & x__h202103 ;
  assign y__h202646 = x__h202736 | y__h202737 ;
  assign y__h202737 = y__h202375 & x__h202374 ;
  assign y__h202917 = x__h203007 | y__h203008 ;
  assign y__h203008 = y__h202646 & x__h202645 ;
  assign y__h203188 =
	     IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2045[12] |
	     y__h203279 ;
  assign y__h203279 = y__h202917 & x__h202916 ;
  assign y__h203459 =
	     y__h203188 &
	     IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2045[13] ;
  assign y__h203730 =
	     y__h203459 &
	     IF_bf16_Mac_reg_B_729_BIT_4_734_THEN_IF_bf16_M_ETC___d2045[14] ;
  assign y__h205936 = x__h206026 | y__h206027 ;
  assign y__h206027 =
	     IF_IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf1_ETC__q34[7] &
	     x__h205667 ;
  assign y__h206208 = x__h206298 | y__h206299 ;
  assign y__h206299 = y__h205936 & x__h205935 ;
  assign y__h206479 = x__h206569 | y__h206570 ;
  assign y__h206570 = y__h206208 & x__h206207 ;
  assign y__h206750 = x__h206840 | y__h206841 ;
  assign y__h206841 = y__h206479 & x__h206478 ;
  assign y__h207021 = x__h207111 | y__h207112 ;
  assign y__h207112 = y__h206750 & x__h206749 ;
  assign y__h207292 = x__h207382 | y__h207383 ;
  assign y__h207383 = y__h207021 & x__h207020 ;
  assign y__h207563 =
	     IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2110[13] |
	     y__h207654 ;
  assign y__h207654 = y__h207292 & x__h207291 ;
  assign y__h207834 =
	     y__h207563 &
	     IF_bf16_Mac_reg_B_729_BIT_5_733_THEN_IF_bf16_M_ETC___d2110[14] ;
  assign y__h210306 = x__h210396 | y__h210397 ;
  assign y__h210397 =
	     IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf1_ETC__q36[8] &
	     x__h210037 ;
  assign y__h210578 = x__h210668 | y__h210669 ;
  assign y__h210669 = y__h210306 & x__h210305 ;
  assign y__h210849 = x__h210939 | y__h210940 ;
  assign y__h210940 = y__h210578 & x__h210577 ;
  assign y__h211120 = x__h211210 | y__h211211 ;
  assign y__h211211 = y__h210849 & x__h210848 ;
  assign y__h211391 = x__h211481 | y__h211482 ;
  assign y__h211482 = y__h211120 & x__h211119 ;
  assign y__h211662 = x__h211752 | y__h211753 ;
  assign y__h211753 = y__h211391 & x__h211390 ;
  assign y__h211933 =
	     IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF_bf16_M_ETC___d2172[14] |
	     y__h212024 ;
  assign y__h212024 = y__h211662 & x__h211661 ;
  assign y__h213479 =
	     IF_IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN__ETC__q39[1] &
	     y__h213526 ;
  assign y__h213526 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[1] ^
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[1] ;
  assign y__h213634 = x__h213680 & y__h213681 ;
  assign y__h213681 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[2] ^
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[2] ;
  assign y__h213788 = x__h213834 & y__h213835 ;
  assign y__h213835 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[3] ^
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[3] ;
  assign y__h213942 = x__h213988 & y__h213989 ;
  assign y__h213989 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[4] ^
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[4] ;
  assign y__h214096 = x__h214142 & y__h214143 ;
  assign y__h214143 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[5] ^
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[5] ;
  assign y__h214250 = x__h214296 & y__h214297 ;
  assign y__h214297 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[6] ^
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[6] ;
  assign y__h214404 = x__h214450 & y__h214451 ;
  assign y__h214451 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[7] ^
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[7] ;
  assign y__h214558 = x__h214604 & y__h214605 ;
  assign y__h214605 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[8] ^
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[8] ;
  assign y__h214712 = x__h214758 & y__h214759 ;
  assign y__h214759 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[9] ^
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[9] ;
  assign y__h214866 = x__h214912 & y__h214913 ;
  assign y__h214913 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[10] ^
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[10] ;
  assign y__h215020 = x__h215066 & y__h215067 ;
  assign y__h215067 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[11] ^
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[11] ;
  assign y__h215174 = x__h215220 & y__h215221 ;
  assign y__h215221 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[12] ^
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[12] ;
  assign y__h215328 = x__h215374 & y__h215375 ;
  assign y__h215375 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[13] ^
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[13] ;
  assign y__h215482 = x__h215528 & y__h215529 ;
  assign y__h215529 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[14] ^
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[14] ;
  assign y__h215636 = x__h215682 & y__h215683 ;
  assign y__h215683 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[15] ^
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[15] ;
  assign y__h215790 = x__h215836 & y__h215837 ;
  assign y__h215837 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[16] ^
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[16] ;
  assign y__h215944 = x__h215990 & y__h215991 ;
  assign y__h215991 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[17] ^
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[17] ;
  assign y__h216098 = x__h216144 & y__h216145 ;
  assign y__h216145 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[18] ^
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[18] ;
  assign y__h216252 = x__h216298 & y__h216299 ;
  assign y__h216299 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[19] ^
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[19] ;
  assign y__h216406 = x__h216452 & y__h216453 ;
  assign y__h216453 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[20] ^
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[20] ;
  assign y__h216560 = x__h216606 & y__h216607 ;
  assign y__h216607 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[21] ^
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[21] ;
  assign y__h216714 = x__h216760 & y__h216761 ;
  assign y__h216761 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[22] ^
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[22] ;
  assign y__h216868 = x__h216914 & y__h216915 ;
  assign y__h216915 =
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2276[23] ^
	     IF_IF_IF_bf16_Mac_reg_B_729_BIT_6_732_THEN_IF__ETC___d2282[23] ;
  assign y__h2292 = y__h2021 & INV_int_Mac_reg_B__q2[3] ;
  assign y__h2563 = y__h2292 & INV_int_Mac_reg_B__q2[4] ;
  assign y__h26406 =
	     IF_INV_temp_a026_BIT_0_THEN_2_ELSE_0__q5[1] &
	     INV_temp_a026__q4[1] ;
  assign y__h26678 = y__h26406 & INV_temp_a026__q4[2] ;
  assign y__h26949 = y__h26678 & INV_temp_a026__q4[3] ;
  assign y__h27220 = y__h26949 & INV_temp_a026__q4[4] ;
  assign y__h27491 = y__h27220 & INV_temp_a026__q4[5] ;
  assign y__h27762 = y__h27491 & INV_temp_a026__q4[6] ;
  assign y__h28033 = y__h27762 & INV_temp_a026__q4[7] ;
  assign y__h28304 = y__h28033 & INV_temp_a026__q4[8] ;
  assign y__h2834 = y__h2563 & INV_int_Mac_reg_B__q2[5] ;
  assign y__h28575 = y__h28304 & INV_temp_a026__q4[9] ;
  assign y__h28846 = y__h28575 & INV_temp_a026__q4[10] ;
  assign y__h29117 = y__h28846 & INV_temp_a026__q4[11] ;
  assign y__h29388 = y__h29117 & INV_temp_a026__q4[12] ;
  assign y__h29659 = y__h29388 & INV_temp_a026__q4[13] ;
  assign y__h29930 = y__h29659 & INV_temp_a026__q4[14] ;
  assign y__h30201 = y__h29930 & INV_temp_a026__q4[15] ;
  assign y__h30472 = y__h30201 & INV_temp_a026__q4[16] ;
  assign y__h30743 = y__h30472 & INV_temp_a026__q4[17] ;
  assign y__h31014 = y__h30743 & INV_temp_a026__q4[18] ;
  assign y__h3105 = y__h2834 & INV_int_Mac_reg_B__q2[6] ;
  assign y__h31285 = y__h31014 & INV_temp_a026__q4[19] ;
  assign y__h31556 = y__h31285 & INV_temp_a026__q4[20] ;
  assign y__h31827 = y__h31556 & INV_temp_a026__q4[21] ;
  assign y__h32098 = y__h31827 & INV_temp_a026__q4[22] ;
  assign y__h32369 = y__h32098 & INV_temp_a026__q4[23] ;
  assign y__h32640 = y__h32369 & INV_temp_a026__q4[24] ;
  assign y__h32911 = y__h32640 & INV_temp_a026__q4[25] ;
  assign y__h33182 = y__h32911 & INV_temp_a026__q4[26] ;
  assign y__h33453 = y__h33182 & INV_temp_a026__q4[27] ;
  assign y__h33724 = y__h33453 & INV_temp_a026__q4[28] ;
  assign y__h33995 = y__h33724 & INV_temp_a026__q4[29] ;
  assign y__h34266 = y__h33995 & INV_temp_a026__q4[30] ;
  assign y__h52698 = x__h52788 | y__h52789 ;
  assign y__h52789 =
	     IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q9[2] &
	     x__h52429 ;
  assign y__h52970 = x__h53060 | y__h53061 ;
  assign y__h53061 = y__h52698 & x__h52697 ;
  assign y__h53241 = x__h53331 | y__h53332 ;
  assign y__h53332 = y__h52970 & x__h52969 ;
  assign y__h53512 = x__h53602 | y__h53603 ;
  assign y__h53603 = y__h53241 & x__h53240 ;
  assign y__h53783 = x__h53873 | y__h53874 ;
  assign y__h53874 = y__h53512 & x__h53511 ;
  assign y__h54054 = x__h54144 | y__h54145 ;
  assign y__h54145 = y__h53783 & x__h53782 ;
  assign y__h54325 = x__h54415 | y__h54416 ;
  assign y__h54416 = y__h54054 & x__h54053 ;
  assign y__h54596 = x__h54686 | y__h54687 ;
  assign y__h54687 = y__h54325 & x__h54324 ;
  assign y__h54867 = x__h54957 | y__h54958 ;
  assign y__h54958 = y__h54596 & x__h54595 ;
  assign y__h55138 = x__h55228 | y__h55229 ;
  assign y__h55229 = y__h54867 & x__h54866 ;
  assign y__h55409 = x__h55499 | y__h55500 ;
  assign y__h55500 = y__h55138 & x__h55137 ;
  assign y__h55680 = x__h55770 | y__h55771 ;
  assign y__h55771 = y__h55409 & x__h55408 ;
  assign y__h55951 = x__h56041 | y__h56042 ;
  assign y__h56042 = y__h55680 & x__h55679 ;
  assign y__h56222 = x__h56312 | y__h56313 ;
  assign y__h56313 = y__h55951 & x__h55950 ;
  assign y__h56493 = x__h56583 | y__h56584 ;
  assign y__h56584 = y__h56222 & x__h56221 ;
  assign y__h56764 = x__h56854 | y__h56855 ;
  assign y__h56855 = y__h56493 & x__h56492 ;
  assign y__h57035 = x__h57125 | y__h57126 ;
  assign y__h57126 = y__h56764 & x__h56763 ;
  assign y__h57306 = x__h57396 | y__h57397 ;
  assign y__h57397 = y__h57035 & x__h57034 ;
  assign y__h57577 = x__h57667 | y__h57668 ;
  assign y__h57668 = y__h57306 & x__h57305 ;
  assign y__h57848 = x__h57938 | y__h57939 ;
  assign y__h57939 = y__h57577 & x__h57576 ;
  assign y__h58119 = x__h58209 | y__h58210 ;
  assign y__h58210 = y__h57848 & x__h57847 ;
  assign y__h58390 = x__h58480 | y__h58481 ;
  assign y__h58481 = y__h58119 & x__h58118 ;
  assign y__h58661 = x__h58751 | y__h58752 ;
  assign y__h58752 = y__h58390 & x__h58389 ;
  assign y__h58932 = x__h59022 | y__h59023 ;
  assign y__h59023 = y__h58661 & x__h58660 ;
  assign y__h59203 = x__h59293 | y__h59294 ;
  assign y__h59294 = y__h58932 & x__h58931 ;
  assign y__h59474 = x__h59564 | y__h59565 ;
  assign y__h59565 = y__h59203 & x__h59202 ;
  assign y__h59745 = x__h59835 | y__h59836 ;
  assign y__h59836 = y__h59474 & x__h59473 ;
  assign y__h60016 = x__h60106 | y__h60107 ;
  assign y__h60107 = y__h59745 & x__h59744 ;
  assign y__h60287 = x__h60377 | y__h60378 ;
  assign y__h60378 = y__h60016 & x__h60015 ;
  assign y__h70687 = x__h70777 | y__h70778 ;
  assign y__h70778 =
	     IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q11[3] &
	     x__h70418 ;
  assign y__h70959 = x__h71049 | y__h71050 ;
  assign y__h71050 = y__h70687 & x__h70686 ;
  assign y__h71230 = x__h71320 | y__h71321 ;
  assign y__h71321 = y__h70959 & x__h70958 ;
  assign y__h71501 = x__h71591 | y__h71592 ;
  assign y__h71592 = y__h71230 & x__h71229 ;
  assign y__h71772 = x__h71862 | y__h71863 ;
  assign y__h71863 = y__h71501 & x__h71500 ;
  assign y__h72043 = x__h72133 | y__h72134 ;
  assign y__h72134 = y__h71772 & x__h71771 ;
  assign y__h72314 = x__h72404 | y__h72405 ;
  assign y__h72405 = y__h72043 & x__h72042 ;
  assign y__h72585 = x__h72675 | y__h72676 ;
  assign y__h72676 = y__h72314 & x__h72313 ;
  assign y__h72856 = x__h72946 | y__h72947 ;
  assign y__h72947 = y__h72585 & x__h72584 ;
  assign y__h73127 = x__h73217 | y__h73218 ;
  assign y__h73218 = y__h72856 & x__h72855 ;
  assign y__h73398 = x__h73488 | y__h73489 ;
  assign y__h73489 = y__h73127 & x__h73126 ;
  assign y__h73669 = x__h73759 | y__h73760 ;
  assign y__h73760 = y__h73398 & x__h73397 ;
  assign y__h73940 = x__h74030 | y__h74031 ;
  assign y__h74031 = y__h73669 & x__h73668 ;
  assign y__h74211 = x__h74301 | y__h74302 ;
  assign y__h74302 = y__h73940 & x__h73939 ;
  assign y__h74482 = x__h74572 | y__h74573 ;
  assign y__h74573 = y__h74211 & x__h74210 ;
  assign y__h74753 = x__h74843 | y__h74844 ;
  assign y__h74844 = y__h74482 & x__h74481 ;
  assign y__h75024 = x__h75114 | y__h75115 ;
  assign y__h75115 = y__h74753 & x__h74752 ;
  assign y__h75295 = x__h75385 | y__h75386 ;
  assign y__h75386 = y__h75024 & x__h75023 ;
  assign y__h75566 = x__h75656 | y__h75657 ;
  assign y__h75657 = y__h75295 & x__h75294 ;
  assign y__h75837 = x__h75927 | y__h75928 ;
  assign y__h75928 = y__h75566 & x__h75565 ;
  assign y__h76108 = x__h76198 | y__h76199 ;
  assign y__h76199 = y__h75837 & x__h75836 ;
  assign y__h76379 = x__h76469 | y__h76470 ;
  assign y__h76470 = y__h76108 & x__h76107 ;
  assign y__h76650 = x__h76740 | y__h76741 ;
  assign y__h76741 = y__h76379 & x__h76378 ;
  assign y__h76921 = x__h77011 | y__h77012 ;
  assign y__h77012 = y__h76650 & x__h76649 ;
  assign y__h77192 = x__h77282 | y__h77283 ;
  assign y__h77283 = y__h76921 & x__h76920 ;
  assign y__h77463 = x__h77553 | y__h77554 ;
  assign y__h77554 = y__h77192 & x__h77191 ;
  assign y__h77734 = x__h77824 | y__h77825 ;
  assign y__h77825 = y__h77463 & x__h77462 ;
  assign y__h78005 = x__h78095 | y__h78096 ;
  assign y__h78096 = y__h77734 & x__h77733 ;
  assign y__h88671 = x__h88761 | y__h88762 ;
  assign y__h88762 =
	     IF_IF_IF_int_Mac_reg_B_BIT_7_THEN_INV_int_Mac__ETC__q13[4] &
	     x__h88402 ;
  assign y__h88943 = x__h89033 | y__h89034 ;
  assign y__h89034 = y__h88671 & x__h88670 ;
  assign y__h89214 = x__h89304 | y__h89305 ;
  assign y__h89305 = y__h88943 & x__h88942 ;
  assign y__h89485 = x__h89575 | y__h89576 ;
  assign y__h89576 = y__h89214 & x__h89213 ;
  assign y__h89756 = x__h89846 | y__h89847 ;
  assign y__h89847 = y__h89485 & x__h89484 ;
  assign y__h90027 = x__h90117 | y__h90118 ;
  assign y__h90118 = y__h89756 & x__h89755 ;
  assign y__h90298 = x__h90388 | y__h90389 ;
  assign y__h90389 = y__h90027 & x__h90026 ;
  assign y__h90569 = x__h90659 | y__h90660 ;
  assign y__h90660 = y__h90298 & x__h90297 ;
  assign y__h90840 = x__h90930 | y__h90931 ;
  assign y__h90931 = y__h90569 & x__h90568 ;
  assign y__h91111 = x__h91201 | y__h91202 ;
  assign y__h91202 = y__h90840 & x__h90839 ;
  assign y__h91382 = x__h91472 | y__h91473 ;
  assign y__h91473 = y__h91111 & x__h91110 ;
  assign y__h91653 = x__h91743 | y__h91744 ;
  assign y__h91744 = y__h91382 & x__h91381 ;
  assign y__h91924 = x__h92014 | y__h92015 ;
  assign y__h92015 = y__h91653 & x__h91652 ;
  assign y__h92195 = x__h92285 | y__h92286 ;
  assign y__h92286 = y__h91924 & x__h91923 ;
  assign y__h92466 = x__h92556 | y__h92557 ;
  assign y__h92557 = y__h92195 & x__h92194 ;
  assign y__h92737 = x__h92827 | y__h92828 ;
  assign y__h92828 = y__h92466 & x__h92465 ;
  assign y__h93008 = x__h93098 | y__h93099 ;
  assign y__h93099 = y__h92737 & x__h92736 ;
  assign y__h93279 = x__h93369 | y__h93370 ;
  assign y__h93370 = y__h93008 & x__h93007 ;
  assign y__h93550 = x__h93640 | y__h93641 ;
  assign y__h93641 = y__h93279 & x__h93278 ;
  assign y__h93821 = x__h93911 | y__h93912 ;
  assign y__h93912 = y__h93550 & x__h93549 ;
  assign y__h94092 = x__h94182 | y__h94183 ;
  assign y__h94183 = y__h93821 & x__h93820 ;
  assign y__h94363 = x__h94453 | y__h94454 ;
  assign y__h94454 = y__h94092 & x__h94091 ;
  assign y__h94634 = x__h94724 | y__h94725 ;
  assign y__h94725 = y__h94363 & x__h94362 ;
  assign y__h94905 = x__h94995 | y__h94996 ;
  assign y__h94996 = y__h94634 & x__h94633 ;
  assign y__h95176 = x__h95266 | y__h95267 ;
  assign y__h95267 = y__h94905 & x__h94904 ;
  assign y__h95447 = x__h95537 | y__h95538 ;
  assign y__h95538 = y__h95176 & x__h95175 ;
  assign y__h95718 = x__h95808 | y__h95809 ;
  assign y__h95809 = y__h95447 & x__h95446 ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        bf16_Mac_reg_A <= `BSV_ASSIGNMENT_DELAY 16'd0;
	bf16_Mac_reg_B <= `BSV_ASSIGNMENT_DELAY 16'd0;
	bf16_Mac_reg_C <= `BSV_ASSIGNMENT_DELAY 32'd0;
	bf16_Mac_result <= `BSV_ASSIGNMENT_DELAY 32'd0;
	int_Mac_reg_A <= `BSV_ASSIGNMENT_DELAY 8'd0;
	int_Mac_reg_B <= `BSV_ASSIGNMENT_DELAY 8'd0;
	int_Mac_reg_C <= `BSV_ASSIGNMENT_DELAY 32'd0;
	int_Mac_result <= `BSV_ASSIGNMENT_DELAY 32'd0;
	reg_s1_or_s2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	result <= `BSV_ASSIGNMENT_DELAY 32'd0;
      end
    else
      begin
        if (bf16_Mac_reg_A_EN)
	  bf16_Mac_reg_A <= `BSV_ASSIGNMENT_DELAY bf16_Mac_reg_A_D_IN;
	if (bf16_Mac_reg_B_EN)
	  bf16_Mac_reg_B <= `BSV_ASSIGNMENT_DELAY bf16_Mac_reg_B_D_IN;
	if (bf16_Mac_reg_C_EN)
	  bf16_Mac_reg_C <= `BSV_ASSIGNMENT_DELAY bf16_Mac_reg_C_D_IN;
	if (bf16_Mac_result_EN)
	  bf16_Mac_result <= `BSV_ASSIGNMENT_DELAY bf16_Mac_result_D_IN;
	if (int_Mac_reg_A_EN)
	  int_Mac_reg_A <= `BSV_ASSIGNMENT_DELAY int_Mac_reg_A_D_IN;
	if (int_Mac_reg_B_EN)
	  int_Mac_reg_B <= `BSV_ASSIGNMENT_DELAY int_Mac_reg_B_D_IN;
	if (int_Mac_reg_C_EN)
	  int_Mac_reg_C <= `BSV_ASSIGNMENT_DELAY int_Mac_reg_C_D_IN;
	if (int_Mac_result_EN)
	  int_Mac_result <= `BSV_ASSIGNMENT_DELAY int_Mac_result_D_IN;
	if (reg_s1_or_s2_EN)
	  reg_s1_or_s2 <= `BSV_ASSIGNMENT_DELAY reg_s1_or_s2_D_IN;
	if (result_EN) result <= `BSV_ASSIGNMENT_DELAY result_D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    bf16_Mac_reg_A = 16'hAAAA;
    bf16_Mac_reg_B = 16'hAAAA;
    bf16_Mac_reg_C = 32'hAAAAAAAA;
    bf16_Mac_result = 32'hAAAAAAAA;
    int_Mac_reg_A = 8'hAA;
    int_Mac_reg_B = 8'hAA;
    int_Mac_reg_C = 32'hAAAAAAAA;
    int_Mac_result = 32'hAAAAAAAA;
    reg_s1_or_s2 = 1'h0;
    result = 32'hAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mkMacUnitTop

