# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab9.srcs/sources_1/new/Decoder_1_to_2.vhd" \
"../../../../Lab9.srcs/sources_1/new/Decoder_2_to_4.vhd" \
"../../../../Lab9.srcs/sources_1/new/Decoder_3_to_8.vhd" \
"../../../../Lab9.srcs/sources_1/new/FA.vhd" \
"../../../../Lab9.srcs/sources_1/new/HA.vhd" \
"../../../../Lab9.srcs/sources_1/new/Instruction_decoder.vhd" \
"../../../../Lab9.srcs/sources_1/new/LUT_16_7.vhd" \
"../../../../Lab9.srcs/sources_1/new/MUX_2_way_3_bit.vhd" \
"../../../../Lab9.srcs/sources_1/new/MUX_2_way_4_bits.vhd" \
"../../../../Lab9.srcs/sources_1/new/MUX_8_way_4_bit.vhd" \
"../../../../Lab9.srcs/sources_1/new/NanoProcessor.vhd" \
"../../../../Lab9.srcs/sources_1/new/Program_Counter.vhd" \
"../../../../Lab9.srcs/sources_1/new/RCA_Adder_Subtractor.vhd" \
"../../../../Lab9.srcs/sources_1/new/ROM.vhd" \
"../../../../Lab9.srcs/sources_1/new/Register_Bank.vhd" \
"../../../../Lab9.srcs/sources_1/new/Registers.vhd" \
"../../../../Lab9.srcs/sources_1/new/Slow_Clk.vhd" \
"../../../../Lab9.srcs/sources_1/new/adder_3bit.vhd" \
"../../../../Lab9.srcs/sim_1/new/TB_NanoProcessor.vhd" \

# Do not sort compile order
nosort
