{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528910931297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528910931313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 13 14:28:50 2018 " "Processing started: Wed Jun 13 14:28:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528910931313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910931313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main_TP2 -c main_TP2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off main_TP2 -c main_TP2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910931313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528910932344 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528910932344 ""}
{ "Warning" "WSGN_SEARCH_FILE" "main_tp2.v 1 1 " "Using design file main_tp2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 main_TP2 " "Found entity 1: main_TP2" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528910954844 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528910954844 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_TP2 " "Elaborating entity \"main_TP2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528910954844 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG main_tp2.v(49) " "Output port \"LEDG\" at main_tp2.v(49) has no driver" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1528910954859 "|main_TP2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR main_tp2.v(50) " "Output port \"LEDR\" at main_tp2.v(50) has no driver" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1528910954859 "|main_TP2"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mux1 MUX1 main.v(58) " "Verilog HDL Declaration information at main.v(58): object \"mux1\" differs only in case from object \"MUX1\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1528910954891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mux3 MUX3 main.v(60) " "Verilog HDL Declaration information at main.v(60): object \"mux3\" differs only in case from object \"MUX3\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1528910954891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "alu1 ALU1 main.v(67) " "Verilog HDL Declaration information at main.v(67): object \"alu1\" differs only in case from object \"ALU1\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1528910954891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mux2 MUX2 main.v(59) " "Verilog HDL Declaration information at main.v(59): object \"mux2\" differs only in case from object \"MUX2\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1528910954891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "alu2 ALU2 main.v(69) " "Verilog HDL Declaration information at main.v(69): object \"alu2\" differs only in case from object \"ALU2\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1528910954891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "alu3 ALU3 main.v(70) " "Verilog HDL Declaration information at main.v(70): object \"alu3\" differs only in case from object \"ALU3\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1528910954891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mux4 MUX4 main.v(61) " "Verilog HDL Declaration information at main.v(61): object \"mux4\" differs only in case from object \"MUX4\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1528910954891 ""}
{ "Warning" "WSGN_SEARCH_FILE" "main.v 2 2 " "Using design file main.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528910954891 ""} { "Info" "ISGN_ENTITY_NAME" "2 setSeg " "Found entity 2: setSeg" {  } { { "main.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528910954891 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528910954891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:m " "Elaborating entity \"main\" for hierarchy \"main:m\"" {  } { { "main_tp2.v" "m" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528910954891 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc.v 1 1 " "Using design file pc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528910954969 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528910954969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc main:m\|pc:PC " "Elaborating entity \"pc\" for hierarchy \"main:m\|pc:PC\"" {  } { { "main.v" "PC" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528910954969 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instructionmemory.v 1 1 " "Using design file instructionmemory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionmemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructionmemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528910955000 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528910955000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory main:m\|instructionMemory:IM " "Elaborating entity \"instructionMemory\" for hierarchy \"main:m\|instructionMemory:IM\"" {  } { { "main.v" "IM" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528910955000 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "rdata: instructionmemory.v(13) " "Verilog HDL Display System Task info at instructionmemory.v(13): rdata:" {  } { { "instructionmemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructionmemory.v" 13 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955000 "|main_TP2|main:m|instructionMemory:IM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          0: 00000001001100101000000000100000 instructionmemory.v(15) " "Verilog HDL Display System Task info at instructionmemory.v(15):           0: 00000001001100101000000000100000" {  } { { "instructionmemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructionmemory.v" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955000 "|main_TP2|main:m|instructionMemory:IM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          1: 00000001010100000100100000100100 instructionmemory.v(15) " "Verilog HDL Display System Task info at instructionmemory.v(15):           1: 00000001010100000100100000100100" {  } { { "instructionmemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructionmemory.v" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955000 "|main_TP2|main:m|instructionMemory:IM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          2: 00000001001100100101100000100000 instructionmemory.v(15) " "Verilog HDL Display System Task info at instructionmemory.v(15):           2: 00000001001100100101100000100000" {  } { { "instructionmemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructionmemory.v" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955000 "|main_TP2|main:m|instructionMemory:IM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          3: 00000001000011001010000000100101 instructionmemory.v(15) " "Verilog HDL Display System Task info at instructionmemory.v(15):           3: 00000001000011001010000000100101" {  } { { "instructionmemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructionmemory.v" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955000 "|main_TP2|main:m|instructionMemory:IM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          4: 00000010001100110110100000100010 instructionmemory.v(15) " "Verilog HDL Display System Task info at instructionmemory.v(15):           4: 00000010001100110110100000100010" {  } { { "instructionmemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructionmemory.v" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955000 "|main_TP2|main:m|instructionMemory:IM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          5: 00000010011000001001000000100000 instructionmemory.v(15) " "Verilog HDL Display System Task info at instructionmemory.v(15):           5: 00000010011000001001000000100000" {  } { { "instructionmemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructionmemory.v" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955000 "|main_TP2|main:m|instructionMemory:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 instructionmemory.v(7) " "Net \"memory.data_a\" at instructionmemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructionmemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528910955000 "|main_TP2|main:m|instructionMemory:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 instructionmemory.v(7) " "Net \"memory.waddr_a\" at instructionmemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructionmemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528910955000 "|main_TP2|main:m|instructionMemory:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 instructionmemory.v(7) " "Net \"memory.we_a\" at instructionmemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructionmemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528910955000 "|main_TP2|main:m|instructionMemory:IM"}
{ "Warning" "WSGN_SEARCH_FILE" "instructioncontrol.v 1 1 " "Using design file instructioncontrol.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 instructionControl " "Found entity 1: instructionControl" {  } { { "instructioncontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructioncontrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528910955031 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528910955031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionControl main:m\|instructionControl:IC " "Elaborating entity \"instructionControl\" for hierarchy \"main:m\|instructionControl:IC\"" {  } { { "main.v" "IC" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528910955031 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tipoR instructioncontrol.v(21) " "Verilog HDL Always Construct warning at instructioncontrol.v(21): variable \"tipoR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructioncontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructioncontrol.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1528910955031 "|main_TP2|main:m|instructionControl:IC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lw instructioncontrol.v(32) " "Verilog HDL Always Construct warning at instructioncontrol.v(32): variable \"lw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructioncontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructioncontrol.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1528910955031 "|main_TP2|main:m|instructionControl:IC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw instructioncontrol.v(43) " "Verilog HDL Always Construct warning at instructioncontrol.v(43): variable \"sw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructioncontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructioncontrol.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1528910955031 "|main_TP2|main:m|instructionControl:IC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "beq instructioncontrol.v(54) " "Verilog HDL Always Construct warning at instructioncontrol.v(54): variable \"beq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructioncontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructioncontrol.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1528910955031 "|main_TP2|main:m|instructionControl:IC"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "instructioncontrol.v(20) " "Verilog HDL warning at instructioncontrol.v(20): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "instructioncontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructioncontrol.v" 20 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1528910955031 "|main_TP2|main:m|instructionControl:IC"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "instructioncontrol.v(20) " "Verilog HDL Case Statement warning at instructioncontrol.v(20): incomplete case statement has no default case item" {  } { { "instructioncontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructioncontrol.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1528910955031 "|main_TP2|main:m|instructionControl:IC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regDest instructioncontrol.v(18) " "Verilog HDL Always Construct warning at instructioncontrol.v(18): inferring latch(es) for variable \"regDest\", which holds its previous value in one or more paths through the always construct" {  } { { "instructioncontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructioncontrol.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1528910955031 "|main_TP2|main:m|instructionControl:IC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch instructioncontrol.v(18) " "Verilog HDL Always Construct warning at instructioncontrol.v(18): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "instructioncontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructioncontrol.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1528910955031 "|main_TP2|main:m|instructionControl:IC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memRead instructioncontrol.v(18) " "Verilog HDL Always Construct warning at instructioncontrol.v(18): inferring latch(es) for variable \"memRead\", which holds its previous value in one or more paths through the always construct" {  } { { "instructioncontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructioncontrol.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1528910955031 "|main_TP2|main:m|instructionControl:IC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memToReg instructioncontrol.v(18) " "Verilog HDL Always Construct warning at instructioncontrol.v(18): inferring latch(es) for variable \"memToReg\", which holds its previous value in one or more paths through the always construct" {  } { { "instructioncontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructioncontrol.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1528910955031 "|main_TP2|main:m|instructionControl:IC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOp instructioncontrol.v(18) " "Verilog HDL Always Construct warning at instructioncontrol.v(18): inferring latch(es) for variable \"aluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "instructioncontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructioncontrol.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1528910955031 "|main_TP2|main:m|instructionControl:IC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memWrite instructioncontrol.v(18) " "Verilog HDL Always Construct warning at instructioncontrol.v(18): inferring latch(es) for variable \"memWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "instructioncontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructioncontrol.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1528910955031 "|main_TP2|main:m|instructionControl:IC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluSrc instructioncontrol.v(18) " "Verilog HDL Always Construct warning at instructioncontrol.v(18): inferring latch(es) for variable \"aluSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "instructioncontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructioncontrol.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1528910955031 "|main_TP2|main:m|instructionControl:IC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regWrite instructioncontrol.v(18) " "Verilog HDL Always Construct warning at instructioncontrol.v(18): inferring latch(es) for variable \"regWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "instructioncontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructioncontrol.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1528910955031 "|main_TP2|main:m|instructionControl:IC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regWrite instructioncontrol.v(18) " "Inferred latch for \"regWrite\" at instructioncontrol.v(18)" {  } { { "instructioncontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructioncontrol.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955031 "|main_TP2|main:m|instructionControl:IC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrc instructioncontrol.v(18) " "Inferred latch for \"aluSrc\" at instructioncontrol.v(18)" {  } { { "instructioncontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructioncontrol.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955031 "|main_TP2|main:m|instructionControl:IC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrite instructioncontrol.v(18) " "Inferred latch for \"memWrite\" at instructioncontrol.v(18)" {  } { { "instructioncontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructioncontrol.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955031 "|main_TP2|main:m|instructionControl:IC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[0\] instructioncontrol.v(18) " "Inferred latch for \"aluOp\[0\]\" at instructioncontrol.v(18)" {  } { { "instructioncontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructioncontrol.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955031 "|main_TP2|main:m|instructionControl:IC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[1\] instructioncontrol.v(18) " "Inferred latch for \"aluOp\[1\]\" at instructioncontrol.v(18)" {  } { { "instructioncontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructioncontrol.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955031 "|main_TP2|main:m|instructionControl:IC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToReg instructioncontrol.v(18) " "Inferred latch for \"memToReg\" at instructioncontrol.v(18)" {  } { { "instructioncontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructioncontrol.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955031 "|main_TP2|main:m|instructionControl:IC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memRead instructioncontrol.v(18) " "Inferred latch for \"memRead\" at instructioncontrol.v(18)" {  } { { "instructioncontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructioncontrol.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955047 "|main_TP2|main:m|instructionControl:IC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch instructioncontrol.v(18) " "Inferred latch for \"branch\" at instructioncontrol.v(18)" {  } { { "instructioncontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructioncontrol.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955047 "|main_TP2|main:m|instructionControl:IC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDest instructioncontrol.v(18) " "Inferred latch for \"regDest\" at instructioncontrol.v(18)" {  } { { "instructioncontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructioncontrol.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955047 "|main_TP2|main:m|instructionControl:IC"}
{ "Warning" "WSGN_SEARCH_FILE" "mux5bits2.v 1 1 " "Using design file mux5bits2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux5Bits2 " "Found entity 1: mux5Bits2" {  } { { "mux5bits2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux5bits2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528910955062 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528910955062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5Bits2 main:m\|mux5Bits2:MUX1 " "Elaborating entity \"mux5Bits2\" for hierarchy \"main:m\|mux5Bits2:MUX1\"" {  } { { "main.v" "MUX1" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528910955078 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registers.v 1 1 " "Using design file registers.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528910955109 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528910955109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers main:m\|registers:REGS " "Elaborating entity \"registers\" for hierarchy \"main:m\|registers:REGS\"" {  } { { "main.v" "REGS" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528910955109 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "registradores.data_a 0 registers.v(11) " "Net \"registradores.data_a\" at registers.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "registers.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/registers.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528910955109 "|main_TP2|main:m|registers:REGS"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "registradores.waddr_a 0 registers.v(11) " "Net \"registradores.waddr_a\" at registers.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "registers.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/registers.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528910955109 "|main_TP2|main:m|registers:REGS"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "registradores.we_a 0 registers.v(11) " "Net \"registradores.we_a\" at registers.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "registers.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/registers.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528910955109 "|main_TP2|main:m|registers:REGS"}
{ "Warning" "WSGN_SEARCH_FILE" "signextend.v 1 1 " "Using design file signextend.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "signextend.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/signextend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528910955141 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528910955141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend main:m\|signExtend:SIGNEXTEND " "Elaborating entity \"signExtend\" for hierarchy \"main:m\|signExtend:SIGNEXTEND\"" {  } { { "main.v" "SIGNEXTEND" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528910955141 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux32bits2.v 1 1 " "Using design file mux32bits2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux32Bits2 " "Found entity 1: mux32Bits2" {  } { { "mux32bits2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528910955172 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528910955172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32Bits2 main:m\|mux32Bits2:MUX3 " "Elaborating entity \"mux32Bits2\" for hierarchy \"main:m\|mux32Bits2:MUX3\"" {  } { { "main.v" "MUX3" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528910955172 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alucontrol.v 1 1 " "Using design file alucontrol.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aluControl " "Found entity 1: aluControl" {  } { { "alucontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/alucontrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528910955203 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528910955203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluControl main:m\|aluControl:ALUCONT " "Elaborating entity \"aluControl\" for hierarchy \"main:m\|aluControl:ALUCONT\"" {  } { { "main.v" "ALUCONT" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528910955203 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alucontrol.v(14) " "Verilog HDL Case Statement warning at alucontrol.v(14): incomplete case statement has no default case item" {  } { { "alucontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/alucontrol.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1528910955203 "|main_TP2|main:m|aluControl:ALUCONT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida alucontrol.v(7) " "Verilog HDL Always Construct warning at alucontrol.v(7): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "alucontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/alucontrol.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1528910955203 "|main_TP2|main:m|aluControl:ALUCONT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] alucontrol.v(7) " "Inferred latch for \"saida\[0\]\" at alucontrol.v(7)" {  } { { "alucontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/alucontrol.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955203 "|main_TP2|main:m|aluControl:ALUCONT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] alucontrol.v(7) " "Inferred latch for \"saida\[1\]\" at alucontrol.v(7)" {  } { { "alucontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/alucontrol.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955203 "|main_TP2|main:m|aluControl:ALUCONT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] alucontrol.v(7) " "Inferred latch for \"saida\[2\]\" at alucontrol.v(7)" {  } { { "alucontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/alucontrol.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955203 "|main_TP2|main:m|aluControl:ALUCONT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] alucontrol.v(7) " "Inferred latch for \"saida\[3\]\" at alucontrol.v(7)" {  } { { "alucontrol.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/alucontrol.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955203 "|main_TP2|main:m|aluControl:ALUCONT"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(27) " "Verilog HDL information at alu.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/alu.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1528910955234 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528910955234 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528910955234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu main:m\|alu:ALU1 " "Elaborating entity \"alu\" for hierarchy \"main:m\|alu:ALU1\"" {  } { { "main.v" "ALU1" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528910955234 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux32bits6.v 1 1 " "Using design file mux32bits6.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux32Bits6 " "Found entity 1: mux32Bits6" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528910955266 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528910955266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32Bits6 main:m\|alu:ALU1\|mux32Bits6:mux " "Elaborating entity \"mux32Bits6\" for hierarchy \"main:m\|alu:ALU1\|mux32Bits6:mux\"" {  } { { "alu.v" "mux" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/alu.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528910955266 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux32bits6.v(15) " "Verilog HDL Case Statement warning at mux32bits6.v(15): incomplete case statement has no default case item" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida mux32bits6.v(15) " "Verilog HDL Always Construct warning at mux32bits6.v(15): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] mux32bits6.v(15) " "Inferred latch for \"saida\[31\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] mux32bits6.v(15) " "Inferred latch for \"saida\[30\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] mux32bits6.v(15) " "Inferred latch for \"saida\[29\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] mux32bits6.v(15) " "Inferred latch for \"saida\[28\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] mux32bits6.v(15) " "Inferred latch for \"saida\[27\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] mux32bits6.v(15) " "Inferred latch for \"saida\[26\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] mux32bits6.v(15) " "Inferred latch for \"saida\[25\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] mux32bits6.v(15) " "Inferred latch for \"saida\[24\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] mux32bits6.v(15) " "Inferred latch for \"saida\[23\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] mux32bits6.v(15) " "Inferred latch for \"saida\[22\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] mux32bits6.v(15) " "Inferred latch for \"saida\[21\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] mux32bits6.v(15) " "Inferred latch for \"saida\[20\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] mux32bits6.v(15) " "Inferred latch for \"saida\[19\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] mux32bits6.v(15) " "Inferred latch for \"saida\[18\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] mux32bits6.v(15) " "Inferred latch for \"saida\[17\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] mux32bits6.v(15) " "Inferred latch for \"saida\[16\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] mux32bits6.v(15) " "Inferred latch for \"saida\[15\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] mux32bits6.v(15) " "Inferred latch for \"saida\[14\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] mux32bits6.v(15) " "Inferred latch for \"saida\[13\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] mux32bits6.v(15) " "Inferred latch for \"saida\[12\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] mux32bits6.v(15) " "Inferred latch for \"saida\[11\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] mux32bits6.v(15) " "Inferred latch for \"saida\[10\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] mux32bits6.v(15) " "Inferred latch for \"saida\[9\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] mux32bits6.v(15) " "Inferred latch for \"saida\[8\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] mux32bits6.v(15) " "Inferred latch for \"saida\[7\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] mux32bits6.v(15) " "Inferred latch for \"saida\[6\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] mux32bits6.v(15) " "Inferred latch for \"saida\[5\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] mux32bits6.v(15) " "Inferred latch for \"saida\[4\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] mux32bits6.v(15) " "Inferred latch for \"saida\[3\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] mux32bits6.v(15) " "Inferred latch for \"saida\[2\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] mux32bits6.v(15) " "Inferred latch for \"saida\[1\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] mux32bits6.v(15) " "Inferred latch for \"saida\[0\]\" at mux32bits6.v(15)" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955281 "|main_TP2|main:m|alu:ALU1|mux32Bits6:mux"}
{ "Warning" "WSGN_SEARCH_FILE" "datamemory.v 1 1 " "Using design file datamemory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528910955312 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory main:m\|dataMemory:DM " "Elaborating entity \"dataMemory\" for hierarchy \"main:m\|dataMemory:DM\"" {  } { { "main.v" "DM" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "readData datamemory.v(18) " "Verilog HDL Always Construct warning at datamemory.v(18): variable \"readData\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address datamemory.v(18) " "Verilog HDL Always Construct warning at datamemory.v(18): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address datamemory.v(23) " "Verilog HDL Always Construct warning at datamemory.v(23): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readData datamemory.v(15) " "Verilog HDL Always Construct warning at datamemory.v(15): inferring latch(es) for variable \"readData\", which holds its previous value in one or more paths through the always construct" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[0\] datamemory.v(15) " "Inferred latch for \"readData\[0\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[1\] datamemory.v(15) " "Inferred latch for \"readData\[1\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[2\] datamemory.v(15) " "Inferred latch for \"readData\[2\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[3\] datamemory.v(15) " "Inferred latch for \"readData\[3\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[4\] datamemory.v(15) " "Inferred latch for \"readData\[4\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[5\] datamemory.v(15) " "Inferred latch for \"readData\[5\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[6\] datamemory.v(15) " "Inferred latch for \"readData\[6\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[7\] datamemory.v(15) " "Inferred latch for \"readData\[7\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[8\] datamemory.v(15) " "Inferred latch for \"readData\[8\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[9\] datamemory.v(15) " "Inferred latch for \"readData\[9\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[10\] datamemory.v(15) " "Inferred latch for \"readData\[10\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[11\] datamemory.v(15) " "Inferred latch for \"readData\[11\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[12\] datamemory.v(15) " "Inferred latch for \"readData\[12\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[13\] datamemory.v(15) " "Inferred latch for \"readData\[13\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[14\] datamemory.v(15) " "Inferred latch for \"readData\[14\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[15\] datamemory.v(15) " "Inferred latch for \"readData\[15\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[16\] datamemory.v(15) " "Inferred latch for \"readData\[16\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[17\] datamemory.v(15) " "Inferred latch for \"readData\[17\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[18\] datamemory.v(15) " "Inferred latch for \"readData\[18\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[19\] datamemory.v(15) " "Inferred latch for \"readData\[19\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[20\] datamemory.v(15) " "Inferred latch for \"readData\[20\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[21\] datamemory.v(15) " "Inferred latch for \"readData\[21\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[22\] datamemory.v(15) " "Inferred latch for \"readData\[22\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[23\] datamemory.v(15) " "Inferred latch for \"readData\[23\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[24\] datamemory.v(15) " "Inferred latch for \"readData\[24\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[25\] datamemory.v(15) " "Inferred latch for \"readData\[25\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[26\] datamemory.v(15) " "Inferred latch for \"readData\[26\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[27\] datamemory.v(15) " "Inferred latch for \"readData\[27\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[28\] datamemory.v(15) " "Inferred latch for \"readData\[28\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[29\] datamemory.v(15) " "Inferred latch for \"readData\[29\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[30\] datamemory.v(15) " "Inferred latch for \"readData\[30\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[31\] datamemory.v(15) " "Inferred latch for \"readData\[31\]\" at datamemory.v(15)" {  } { { "datamemory.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/datamemory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910955312 "|main_TP2|main:m|dataMemory:DM"}
{ "Warning" "WSGN_SEARCH_FILE" "shiftleft.v 1 1 " "Using design file shiftleft.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft " "Found entity 1: shiftLeft" {  } { { "shiftleft.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/shiftleft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528910955344 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528910955344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft main:m\|shiftLeft:Shift " "Elaborating entity \"shiftLeft\" for hierarchy \"main:m\|shiftLeft:Shift\"" {  } { { "main.v" "Shift" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528910955344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setSeg setSeg:d1 " "Elaborating entity \"setSeg\" for hierarchy \"setSeg:d1\"" {  } { { "main_tp2.v" "d1" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528910955359 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main:m\|ADD_CODE\[3\] " "Net \"main:m\|ADD_CODE\[3\]\" is missing source, defaulting to GND" {  } { { "main.v" "ADD_CODE\[3\]" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1528910955531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main:m\|ADD_CODE\[2\] " "Net \"main:m\|ADD_CODE\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "ADD_CODE\[2\]" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1528910955531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main:m\|ADD_CODE\[1\] " "Net \"main:m\|ADD_CODE\[1\]\" is missing source, defaulting to GND" {  } { { "main.v" "ADD_CODE\[1\]" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1528910955531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main:m\|ADD_CODE\[0\] " "Net \"main:m\|ADD_CODE\[0\]\" is missing source, defaulting to GND" {  } { { "main.v" "ADD_CODE\[0\]" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1528910955531 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1528910955531 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[29\] " "LATCH primitive \"main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[29\]\" is permanently enabled" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528910955656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[28\] " "LATCH primitive \"main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[28\]\" is permanently enabled" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528910955656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[27\] " "LATCH primitive \"main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[27\]\" is permanently enabled" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528910955656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[26\] " "LATCH primitive \"main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[26\]\" is permanently enabled" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528910955656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[25\] " "LATCH primitive \"main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[25\]\" is permanently enabled" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528910955656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[24\] " "LATCH primitive \"main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[24\]\" is permanently enabled" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528910955656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[23\] " "LATCH primitive \"main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[23\]\" is permanently enabled" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528910955656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[22\] " "LATCH primitive \"main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[22\]\" is permanently enabled" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528910955656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[21\] " "LATCH primitive \"main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[21\]\" is permanently enabled" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528910955656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[20\] " "LATCH primitive \"main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[20\]\" is permanently enabled" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528910955656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[19\] " "LATCH primitive \"main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[19\]\" is permanently enabled" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528910955656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[18\] " "LATCH primitive \"main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[18\]\" is permanently enabled" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528910955656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[17\] " "LATCH primitive \"main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[17\]\" is permanently enabled" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528910955656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[16\] " "LATCH primitive \"main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[16\]\" is permanently enabled" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528910955656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[15\] " "LATCH primitive \"main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[15\]\" is permanently enabled" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528910955656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[14\] " "LATCH primitive \"main:m\|alu:ALU3\|mux32Bits6:mux\|saida\[14\]\" is permanently enabled" {  } { { "mux32bits6.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/mux32bits6.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528910955656 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "main:m\|instructionMemory:IM\|memory " "RAM logic \"main:m\|instructionMemory:IM\|memory\" is uninferred due to inappropriate RAM size" {  } { { "instructionmemory.v" "memory" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/instructionmemory.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1528910956000 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1528910956000 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 6 C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/db/main_TP2.ram0_instructionMemory_929dabe3.hdl.mif " "Memory depth (8) in the design file differs from memory depth (6) in the Memory Initialization File \"C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/db/main_TP2.ram0_instructionMemory_929dabe3.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1528910956000 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528910956375 "|main_TP2|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1528910956375 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "62 " "62 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528910956391 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_TP2.map.smsg " "Generated suppressed messages file C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_TP2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910956469 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528910956703 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528910956703 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528910956812 "|main_TP2|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528910956812 "|main_TP2|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528910956812 "|main_TP2|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528910956812 "|main_TP2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528910956812 "|main_TP2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528910956812 "|main_TP2|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528910956812 "|main_TP2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528910956812 "|main_TP2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528910956812 "|main_TP2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528910956812 "|main_TP2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528910956812 "|main_TP2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528910956812 "|main_TP2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528910956812 "|main_TP2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528910956812 "|main_TP2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528910956812 "|main_TP2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528910956812 "|main_TP2|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528910956812 "|main_TP2|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528910956812 "|main_TP2|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528910956812 "|main_TP2|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528910956812 "|main_TP2|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528910956812 "|main_TP2|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528910956812 "|main_TP2|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528910956812 "|main_TP2|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528910956812 "|main_TP2|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528910956812 "|main_TP2|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1528910956812 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528910956812 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528910956812 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528910956812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 177 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 177 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528910956875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 13 14:29:16 2018 " "Processing ended: Wed Jun 13 14:29:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528910956875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528910956875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528910956875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528910956875 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1528910959708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528910959724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 13 14:29:18 2018 " "Processing started: Wed Jun 13 14:29:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528910959724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1528910959724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main_TP2 -c main_TP2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main_TP2 -c main_TP2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1528910959724 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1528910960068 ""}
{ "Info" "0" "" "Project  = main_TP2" {  } {  } 0 0 "Project  = main_TP2" 0 0 "Fitter" 0 0 1528910960068 ""}
{ "Info" "0" "" "Revision = main_TP2" {  } {  } 0 0 "Revision = main_TP2" 0 0 "Fitter" 0 0 1528910960068 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1528910960208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1528910960208 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main_TP2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"main_TP2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1528910960224 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1528910960333 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1528910960333 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1528910961099 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1528910961099 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1528910961349 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1528910961349 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1528910961349 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1528910961349 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1528910961349 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1528910961349 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1528910961349 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1528910961349 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1528910961349 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1528910961349 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1528910961349 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1528910961349 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1528910961349 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1528910961349 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1528910961349 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1528910961349 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1528910961349 ""}
{ "Info" "ISTA_SDC_FOUND" "main_TP2.SDC " "Reading SDC File: 'main_TP2.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1528910963380 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1528910963380 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1528910963380 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1528910963380 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1528910963380 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1528910963380 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1528910963380 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1528910963380 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1528910963380 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1528910963380 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1528910963396 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1528910963396 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1528910963396 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528910963396 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528910963396 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1528910963396 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1528910963396 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1528910963396 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1528910963396 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1528910963396 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1528910963396 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528910963646 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1528910963661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1528910969833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528910970036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1528910970099 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1528910970333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528910970333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1528910970833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1528910976973 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1528910976973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1528910977380 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1528910977380 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1528910977380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528910977380 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1528910977630 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528910977645 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528910978177 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528910978177 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528910978802 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528910979505 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "25 Cyclone IV E " "25 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1528910980208 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1528910980208 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1528910980208 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1528910980208 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1528910980208 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1528910980208 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1528910980208 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1528910980208 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1528910980208 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1528910980208 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1528910980208 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1528910980208 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1528910980208 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1528910980208 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1528910980208 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1528910980208 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1528910980208 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1528910980208 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1528910980208 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1528910980208 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1528910980208 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1528910980208 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1528910980208 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1528910980208 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "main_tp2.v" "" { Text "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_tp2.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1528910980208 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1528910980208 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_TP2.fit.smsg " "Generated suppressed messages file C:/Users/Vinícius Gabriel/Desktop/Marra2/Marra/main_TP2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1528910980317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5357 " "Peak virtual memory: 5357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528910980926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 13 14:29:40 2018 " "Processing ended: Wed Jun 13 14:29:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528910980926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528910980926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528910980926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1528910980926 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1528910983680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528910983696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 13 14:29:43 2018 " "Processing started: Wed Jun 13 14:29:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528910983696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1528910983696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main_TP2 -c main_TP2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main_TP2 -c main_TP2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1528910983696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1528910984493 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1528910990243 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1528910990477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528910991086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 13 14:29:51 2018 " "Processing ended: Wed Jun 13 14:29:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528910991086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528910991086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528910991086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1528910991086 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1528910991943 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1528910994162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528910994178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 13 14:29:53 2018 " "Processing started: Wed Jun 13 14:29:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528910994178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910994178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main_TP2 -c main_TP2 " "Command: quartus_sta main_TP2 -c main_TP2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910994178 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1528910994537 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910994959 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910994959 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910995115 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910995115 ""}
{ "Info" "ISTA_SDC_FOUND" "main_TP2.SDC " "Reading SDC File: 'main_TP2.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910996037 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910996037 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910996053 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1528910996053 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528910996101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910996104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910996159 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910996184 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910996200 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910996200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 16.000 " "Worst-case minimum pulse width slack is 16.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528910996215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528910996215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528910996215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528910996215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK_50  " "   16.000               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528910996215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910996215 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528910996231 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910996278 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910996825 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910996903 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910996903 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910996934 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910996934 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910996950 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910996965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 16.000 " "Worst-case minimum pulse width slack is 16.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528910996965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528910996965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528910996965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528910996965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK_50  " "   16.000               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528910996965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910996965 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528910996981 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910997153 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910997153 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910997174 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910997179 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910997194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 16.000 " "Worst-case minimum pulse width slack is 16.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528910997194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528910997194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528910997194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528910997194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK_50  " "   16.000               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528910997194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910997194 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910998373 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910998373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528910998529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 13 14:29:58 2018 " "Processing ended: Wed Jun 13 14:29:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528910998529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528910998529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528910998529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910998529 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 183 s " "Quartus Prime Full Compilation was successful. 0 errors, 183 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528910999510 ""}
