
Blinky.axf:     file format elf32-littlearm


Disassembly of section .flash:

08000000 <Reset_Handler-0x40>:
 8000000:	20020000 	.word	0x20020000
 8000004:	08000041 	.word	0x08000041
 8000008:	080000a1 	.word	0x080000a1
 800000c:	080000a1 	.word	0x080000a1
 8000010:	080000a1 	.word	0x080000a1
 8000014:	080000a1 	.word	0x080000a1
 8000018:	080000a1 	.word	0x080000a1
	...
 800002c:	080000a1 	.word	0x080000a1
 8000030:	080000a1 	.word	0x080000a1
 8000034:	00000000 	.word	0x00000000
 8000038:	080000a1 	.word	0x080000a1
 800003c:	08000efd 	.word	0x08000efd

08000040 <Reset_Handler>:
	.thumb_func 			@; identify target type to linker
Reset_Handler:				@; @; start-from-reset code; initialize hardware and system data, launch main()
	@; copy .data section (initialized data) from flash to RAM (currently we must do this in each source file)
	@; (!!todo: figure out how we can get the compiler/asembler/linker to place constants in .rodata, etc)
copy_data:	
	ldr r1, DATA_BEG
 8000040:	4913      	ldr	r1, [pc, #76]	; (8000090 <DATA_BEG>)
	ldr r2, TEXT_END
 8000042:	4a12      	ldr	r2, [pc, #72]	; (800008c <TEXT_END>)
	ldr r3, DATA_END
 8000044:	4b13      	ldr	r3, [pc, #76]	; (8000094 <DATA_END>)
	subs r3, r3, r1			@; length of initialized data
 8000046:	1a5b      	subs	r3, r3, r1
	beq zero_bss			@; skip if none
 8000048:	f000 8007 	beq.w	800005a <zero_bss>

0800004c <copy_data_loop>:
copy_data_loop: 
	ldrb r4,[r2], #1		@; read byte from flash
 800004c:	f812 4b01 	ldrb.w	r4, [r2], #1
	strb r4, [r1], #1  		@; store byte to RAM
 8000050:	f801 4b01 	strb.w	r4, [r1], #1
	subs r3, r3, #1  		@; decrement counter
 8000054:	3b01      	subs	r3, #1
	bgt copy_data_loop		@; repeat until done
 8000056:	f73f aff9 	bgt.w	800004c <copy_data_loop>

0800005a <zero_bss>:

	@; zero out .bss section (uninitialized data) (currently we must do this in each source file)
	@; (!!todo: figure out how to get the linker to give us the extents of the merged .bss sections)
zero_bss: 	
	ldr r1, BSS_BEG
 800005a:	490f      	ldr	r1, [pc, #60]	; (8000098 <BSS_BEG>)
	ldr r3, BSS_END
 800005c:	4b0f      	ldr	r3, [pc, #60]	; (800009c <BSS_END>)
	subs r3, r3, r1			@; Length of uninitialized data
 800005e:	1a5b      	subs	r3, r3, r1
	beq initPLL				@; Skip if none
 8000060:	f000 8007 	beq.w	8000072 <initPLL>
	mov r2, #0				@; value to initialize .bss with
 8000064:	f04f 0200 	mov.w	r2, #0

08000068 <zero_bss_loop>:
zero_bss_loop: 	
	strb r2, [r1],#1		@; Store zero
 8000068:	f801 2b01 	strb.w	r2, [r1], #1
	subs r3, r3, #1			@; Decrement counter
 800006c:	3b01      	subs	r3, #1
	bgt zero_bss_loop		@; Repeat until done
 800006e:	f73f affb 	bgt.w	8000068 <zero_bss_loop>

08000072 <initPLL>:
	@; necessary hardware stuff (todo: crib from disassembly of Keil initPLL.c)
	initPLL:	@; !!todo -- fix this!				
				@; put code here to set up PLL 
	
	
	bl CortexM4asmOps_init	@; do some asm and C variable inits 'by hand'	
 8000072:	f000 f81e 	bl	80000b2 <CortexM4asmOps_init>
	bl asmSTR_examples		@; fill this function in for homework
 8000076:	f000 f833 	bl	80000e0 <asmSTR_examples>
	bl asmLDR_examples		@; fill this function in for homework	
 800007a:	f000 f830 	bl	80000de <asmLDR_examples>

0800007e <call_main>:

	@;here with everything set up and ready to go
	
	@exit to main (wont return)
call_main:	
	mov	r0, #0				@; argc=0
 800007e:	f04f 0000 	mov.w	r0, #0
	mov r1, #0				@; argv=NULL
 8000082:	f04f 0100 	mov.w	r1, #0
	bl	main 				@; gone
 8000086:	f002 fe07 	bl	8002c98 <main>
	b .						@; trap if return
 800008a:	e7fe      	b.n	800008a <call_main+0xc>

0800008c <TEXT_END>:
 800008c:	08002db4 	.word	0x08002db4

08000090 <DATA_BEG>:
 8000090:	20000000 	.word	0x20000000

08000094 <DATA_END>:
 8000094:	20000038 	.word	0x20000038

08000098 <BSS_BEG>:
 8000098:	20000038 	.word	0x20000038

0800009c <BSS_END>:
 800009c:	20000160 	.word	0x20000160

080000a0 <BusFault_Handler>:
DebugMon_Handler:
	.thumb_func
PendSV_Handler:
@;	.thumb_func
@;SysTick_Handler:
	bx  r14	 /* put a breakpoint here when we're debugging so we can trap here but then return to interrupted code */
 80000a0:	4770      	bx	lr
	...

080000a4 <testmacro>:
	.text						@;start the code section

	.global testmacro
	.thumb_func
testmacro:
	bitbandload r0 0x00010000 21
 80000a4:	48a7      	ldr	r0, [pc, #668]	; (8000344 <ROMdata+0x100>)
 80000a6:	e7fd      	b.n	80000a4 <testmacro>
	bitbandload r1 0x00010000 22
 80000a8:	49a7      	ldr	r1, [pc, #668]	; (8000348 <ROMdata+0x104>)
 80000aa:	e7fd      	b.n	80000a8 <testmacro+0x4>
	bitbandload r2 0x00010000 23	
 80000ac:	4aa7      	ldr	r2, [pc, #668]	; (800034c <ROMdata+0x108>)
 80000ae:	e7fd      	b.n	80000ac <testmacro+0x8>
	bx lr
 80000b0:	4770      	bx	lr

080000b2 <CortexM4asmOps_init>:
	
	.global CortexM4asmOps_init @; make this function visible everywhere
	.thumb_func					@; make sure it starts in thumb mode
CortexM4asmOps_init: @; initialize variables defined in this sourcefile
	@; initialize globals in .data
	ldr r0,=0xFFFFFFFF			@; initialize 'Dint'
 80000b2:	48a7      	ldr	r0, [pc, #668]	; (8000350 <ROMdata+0x10c>)
	ldr r1,=Dint
 80000b4:	49a7      	ldr	r1, [pc, #668]	; (8000354 <ROMdata+0x110>)
	str r0,[r1]
 80000b6:	6008      	str	r0, [r1, #0]
	movw r0,#0xABCD				@;  initialize 'Dshort'
 80000b8:	f64a 30cd 	movw	r0, #43981	; 0xabcd
	ldr r1,=Dshort
 80000bc:	49a6      	ldr	r1, [pc, #664]	; (8000358 <ROMdata+0x114>)
	strh r0,[r1]
 80000be:	8008      	strh	r0, [r1, #0]
	mov r0,#0x55				@;  initialize 'Dchar'
 80000c0:	f04f 0055 	mov.w	r0, #85	; 0x55
	ldr r1,=Dchar
 80000c4:	49a5      	ldr	r1, [pc, #660]	; (800035c <ROMdata+0x118>)
	strb r0,[r1]
 80000c6:	7008      	strb	r0, [r1, #0]
	@; initialize .bss
	ldr r1,=local_bss_begin		
 80000c8:	49a5      	ldr	r1, [pc, #660]	; (8000360 <ROMdata+0x11c>)
	ldr r3,=local_bss_end
 80000ca:	4ba6      	ldr	r3, [pc, #664]	; (8000364 <ROMdata+0x120>)
	subs r3, r3, r1			@; length of uninitialized local .bss data section
 80000cc:	1a5b      	subs	r3, r3, r1
	beq 2f					@; Skip if none
 80000ce:	d005      	beq.n	80000dc <CortexM4asmOps_init+0x2a>
	mov r2, #0				@; value to initialize .bss with
 80000d0:	f04f 0200 	mov.w	r2, #0
1: 	@;!!local label which I can 'b 1b' branch backward to. Oooo, delicious. 
	strb r2, [r1],#1		@; Store zero
 80000d4:	f801 2b01 	strb.w	r2, [r1], #1
	subs r3, r3, #1			@; Decrement counter
 80000d8:	3b01      	subs	r3, #1
	bgt 1b					@; Repeat until done
 80000da:	dcfb      	bgt.n	80000d4 <CortexM4asmOps_init+0x22>
2:  @;!!local label which I can 'b 1f' branch forward to. 
	BX LR
 80000dc:	4770      	bx	lr

080000de <asmLDR_examples>:
	.thumb_func				@;specify that the function (defined below) uses thumb opcodes
asmLDR_examples:			@;examples using different LDR addressing and decoration 

	@;your code goes here

	bx lr					@; return to the caller
 80000de:	4770      	bx	lr

080000e0 <asmSTR_examples>:
	.thumb_func				@;specify that the function (defined below) uses thumb opcodes
asmSTR_examples:			@;examples using different LDR addressing and decoration 

	@;your code goes here

	bx lr					@; return to the caller
 80000e0:	4770      	bx	lr

080000e2 <CortexM4asmOps_test1>:
	.global CortexM4asmOps_test1 	@; make this function visible everywhere
	.thumb_func						@; make sure it starts in thumb mode
CortexM4asmOps_test1: 	@; asm function which decrements Cint by 2, increments Gint by 2, and shifts Dint left by 2	
	@;subtract 2 from Cint
	.extern Cint		@; tell linker where to look for Cint
	ldr r0,=Cint		@; point to Cint		
 80000e2:	48a1      	ldr	r0, [pc, #644]	; (8000368 <ROMdata+0x124>)
	ldr r1,[r0]			@; and get its current value
 80000e4:	6801      	ldr	r1, [r0, #0]
	sub r1,r1,#2		@;	and subtract 2
 80000e6:	f1a1 0102 	sub.w	r1, r1, #2
	str r1,[r0]			@;    then put it back
 80000ea:	6001      	str	r1, [r0, #0]

	@;add 2 to Gint
	.extern Gint		@; tell linker where to look for Gint
	ldr r0,=Gint		@; point to Gint		
 80000ec:	489f      	ldr	r0, [pc, #636]	; (800036c <ROMdata+0x128>)
	ldr r1,[r0]			@; and get its current value
 80000ee:	6801      	ldr	r1, [r0, #0]
	add r1,r1,#2		@;	and add 2
 80000f0:	f101 0102 	add.w	r1, r1, #2
	str r1,[r0]			@;    then put it back
 80000f4:	6001      	str	r1, [r0, #0]

	@;shift Dint left
	.extern Dint		@; tell linker where to look for Dint
	ldr r0,=Dint		@; point to Dint		
 80000f6:	4897      	ldr	r0, [pc, #604]	; (8000354 <ROMdata+0x110>)
	ldr r1,[r0]			@; and get its current value shifted left by 2
 80000f8:	6801      	ldr	r1, [r0, #0]
	lsr r1,r1,#1		@;  shift it left 1 bits
 80000fa:	ea4f 0151 	mov.w	r1, r1, lsr #1
	str r1,[r0]			@;    then put it back
 80000fe:	6001      	str	r1, [r0, #0]
	
	bx lr				@;return to the caller
 8000100:	4770      	bx	lr

08000102 <MyasmDelay>:
	

	.global MyasmDelay 			@; make this function visible everywhere
	.thumb_func					@; make sure it starts in thumb mode
MyasmDelay:						@; short software delay
	MOVW    R3, #0x0F88		    @; r3=0x00000F88
 8000102:	f640 7388 	movw	r3, #3976	; 0xf88
	MOVT    R3, #0x0000			@; ..
 8000106:	f2c0 0300 	movt	r3, #0
	MUL 	R3, R0;
 800010a:	fb00 f303 	mul.w	r3, r0, r3

0800010e <delay_loop>:
delay_loop:						@; repeat here
	CBZ     R3, delay_exit		@; r3 == 0?
 800010e:	b11b      	cbz	r3, 8000118 <delay_exit>
	SUB     R3, R3, #1			@; 	no --
 8000110:	f1a3 0301 	sub.w	r3, r3, #1
	B       delay_loop			@;	  continue 
 8000114:	f7ff bffb 	b.w	800010e <delay_loop>

08000118 <delay_exit>:
delay_exit:						@;  yes --
	BX      LR					@;    return to caller
 8000118:	4770      	bx	lr

0800011a <asmLED_ON>:

	.global asmLED_ON 			@; make this function visible everywhere
	.thumb_func					@; make sure it starts in thumb mode
asmLED_ON: 						@; turn on LED
	MOVW 	r1, #0x1000			@; r1=UL1<<12, UL1=000....001
 800011a:	f241 0100 	movw	r1, #4096	; 0x1000
	MOVT 	r1, #0x0000	
 800011e:	f2c0 0100 	movt	r1, #0
	LSL		r1, r1, r0			@; r1<<r0
 8000122:	fa01 f100 	lsl.w	r1, r1, r0
	MOVW	r2, #0x0C18			@; r2=0x40020C18
 8000126:	f640 4218 	movw	r2, #3096	; 0xc18
	MOVT 	r2, #0x4002			
 800012a:	f2c4 0202 	movt	r2, #16386	; 0x4002
	STR		r1, [r2]
 800012e:	6011      	str	r1, [r2, #0]
	BX LR
 8000130:	4770      	bx	lr

08000132 <asmLED_OFF>:
	
	.global asmLED_OFF 			@; make this function visible everywhere
	.thumb_func					@; make sure it starts in thumb mode
asmLED_OFF: 					@; turn off LED
	MOVW 	r1, #0x1000			@; r1=UL1<<12, UL1=000....001
 8000132:	f241 0100 	movw	r1, #4096	; 0x1000
	MOVT 	r1, #0x0000	
 8000136:	f2c0 0100 	movt	r1, #0
	LSL		r1, r1, r0			@; r1<<r0
 800013a:	fa01 f100 	lsl.w	r1, r1, r0
	MOVW	r2, #0x0C1A			@; r2=0x40020C1A
 800013e:	f640 421a 	movw	r2, #3098	; 0xc1a
	MOVT 	r2, #0x4002			
 8000142:	f2c4 0202 	movt	r2, #16386	; 0x4002
	STR		r1, [r2]
 8000146:	6011      	str	r1, [r2, #0]
	BX LR
 8000148:	4770      	bx	lr

0800014a <sub_uchar_from_quad_asm>:
	.global sub_uchar_from_quad_asm
	.thumb_func
sub_uchar_from_quad_asm:

@; load registers
	ldr 	r3, [r1,#0]
 800014a:	680b      	ldr	r3, [r1, #0]
	ldr 	r4, [r1,#4]
 800014c:	684c      	ldr	r4, [r1, #4]
	ldr 	r5, [r1,#8]
 800014e:	688d      	ldr	r5, [r1, #8]
	ldr 	r6, [r1,#12]
 8000150:	68ce      	ldr	r6, [r1, #12]
	
@; store initial sign bit
	mov r8, r3
 8000152:	4698      	mov	r8, r3
	lsr r8, #31
 8000154:	ea4f 78d8 	mov.w	r8, r8, lsr #31
	
@; subtract and propogate carry
	subs 	r6, r2
 8000158:	1ab6      	subs	r6, r6, r2
	sbcs 	r5, #0
 800015a:	f175 0500 	sbcs.w	r5, r5, #0
	sbcs 	r4, #0
 800015e:	f174 0400 	sbcs.w	r4, r4, #0
	sbc 	r3, #0
 8000162:	f163 0300 	sbc.w	r3, r3, #0

@; check if negative overflow occured
	mov 	r9, r3
 8000166:	4699      	mov	r9, r3
	lsr 	r9, #31
 8000168:	ea4f 79d9 	mov.w	r9, r9, lsr #31
	cmp 	r9, r8
 800016c:	45c1      	cmp	r9, r8
	blt 	overflow_case
 800016e:	f2c0 8002 	blt.w	8000176 <overflow_case>
	b 		store_values
 8000172:	f000 b805 	b.w	8000180 <store_values>

08000176 <overflow_case>:
	
overflow_case:
@; return -1 if overflow
	movw	r0, 0xfffe
 8000176:	f64f 70fe 	movw	r0, #65534	; 0xfffe
	movt	r0, 0xffff
 800017a:	f6cf 70ff 	movt	r0, #65535	; 0xffff
@; return
	bx lr
 800017e:	4770      	bx	lr

08000180 <store_values>:

store_values:
@; store values to RAM destination 
	str		r3, [r0, #0]
 8000180:	6003      	str	r3, [r0, #0]
	str		r4, [r0, #4]
 8000182:	6044      	str	r4, [r0, #4]
	str		r5, [r0, #8]
 8000184:	6085      	str	r5, [r0, #8]
	str		r6, [r0, #12]
 8000186:	60c6      	str	r6, [r0, #12]
@; return
	bx		lr
 8000188:	4770      	bx	lr

0800018a <test_update_mask32>:


	.global test_update_mask32
	.thumb_func
test_update_mask32:
	ldr r0, =mask32			@; load mask address
 800018a:	4879      	ldr	r0, [pc, #484]	; (8000370 <ROMdata+0x12c>)
	movw r1, #0x0005		@; set value to be or'd with existing mask
 800018c:	f240 0105 	movw	r1, #5
	movt r1, #0x0000
 8000190:	f2c0 0100 	movt	r1, #0
	update_mask32 r0 r1	
 8000194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000198:	466f      	mov	r7, sp
 800019a:	6802      	ldr	r2, [r0, #0]
 800019c:	ea42 0201 	orr.w	r2, r2, r1
 80001a0:	6002      	str	r2, [r0, #0]
 80001a2:	46bd      	mov	sp, r7
 80001a4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	ldr r3, [r0]			@; check to see if mask got updated correctly
 80001a8:	6803      	ldr	r3, [r0, #0]
	bx lr
 80001aa:	4770      	bx	lr

080001ac <test_op>:

	.global test_op
	.thumb_func
test_op:
	ldr r0, =mask32 @; address of label goes into r0
 80001ac:	4870      	ldr	r0, [pc, #448]	; (8000370 <ROMdata+0x12c>)
	ldr r1, [r0]
 80001ae:	6801      	ldr	r1, [r0, #0]
	bx lr
 80001b0:	4770      	bx	lr

080001b2 <atoi>:
	
	.global atoi
	.thumb_func
atoi:
	movw r4, #0		@; pointer offset
 80001b2:	f240 0400 	movw	r4, #0
	movt r4, #0
 80001b6:	f2c0 0400 	movt	r4, #0
	movw r10, #10 	@; r10 = const 10
 80001ba:	f240 0a0a 	movw	sl, #10
	movt r10, #0
 80001be:	f2c0 0a00 	movt	sl, #0
	movw r9, #1 	@; place holder multiplier
 80001c2:	f240 0901 	movw	r9, #1
	movt r9, #0
 80001c6:	f2c0 0900 	movt	r9, #0
	movw r11, #0 	@; accumulator
 80001ca:	f240 0b00 	movw	fp, #0
	movt r11, #0
 80001ce:	f2c0 0b00 	movt	fp, #0
	movw r7, #0		@; negative flag
 80001d2:	f240 0700 	movw	r7, #0
	movt r7, #0		
 80001d6:	f2c0 0700 	movt	r7, #0

080001da <check_negative>:

check_negative:
	ldrb r5, [r0,r4] 		@; load in first byte
 80001da:	5d05      	ldrb	r5, [r0, r4]
	cmp r5, #0x2D
 80001dc:	2d2d      	cmp	r5, #45	; 0x2d
	itt eq
 80001de:	bf04      	itt	eq
	addeq r7, #1			@; set negative flag
 80001e0:	3701      	addeq	r7, #1
	addeq r0, #1			@; increment pointer start by 1 byte
 80001e2:	3001      	addeq	r0, #1

080001e4 <str_length>:
	
str_length:
	ldrb r5, [r0,r4] 		@; load in next byte
 80001e4:	5d05      	ldrb	r5, [r0, r4]
	add r4,	#1				@; increment pointer offset by 1 byte
 80001e6:	f104 0401 	add.w	r4, r4, #1
	cmp r5, #0
 80001ea:	2d00      	cmp	r5, #0
	bne	str_length
 80001ec:	f47f affa 	bne.w	80001e4 <str_length>
	sub r4, #2
 80001f0:	f1a4 0402 	sub.w	r4, r4, #2

080001f4 <update_accumulator>:
	
update_accumulator:	
	ldrb r5, [r0,r4] 		@; load in next byte
 80001f4:	5d05      	ldrb	r5, [r0, r4]
	sub r5, #0x30	 		@; convert ascii to decimal digit
 80001f6:	f1a5 0530 	sub.w	r5, r5, #48	; 0x30
	mla r11, r5, r9, r11	@; acc += decimal digit * place holder multiplier
 80001fa:	fb05 bb09 	mla	fp, r5, r9, fp
	
	mul r9, r10				@; place holder multiplier *= 10
 80001fe:	fb0a f909 	mul.w	r9, sl, r9
	sub r4, #1				@; decrement pointer offsey by 1 byte
 8000202:	f1a4 0401 	sub.w	r4, r4, #1
	
	cmp r4, #0
 8000206:	2c00      	cmp	r4, #0
	bge update_accumulator
 8000208:	f6bf aff4 	bge.w	80001f4 <update_accumulator>

0800020c <update_sign>:

update_sign:
	cmp r7, #1
 800020c:	2f01      	cmp	r7, #1
	it eq
 800020e:	bf08      	it	eq
	rsbeq r11, #0 
 8000210:	f1cb 0b00 	rsbeq	fp, fp, #0
	
bx lr
 8000214:	4770      	bx	lr

08000216 <doJump>:


	.global doJump
	.thumb_func
doJump:	@;jump to address stored in table
	ldr R1,=dothings
 8000216:	4957      	ldr	r1, [pc, #348]	; (8000374 <ROMdata+0x130>)
	lsl R0,R0,#2
 8000218:	ea4f 0080 	mov.w	r0, r0, lsl #2
	add R0,R0,R1
 800021c:	4408      	add	r0, r1
	orr R0,R0,#1
 800021e:	f040 0001 	orr.w	r0, r0, #1
	bx  R0
 8000222:	4700      	bx	r0

08000224 <do0>:
 8000224:	08000241 	.word	0x08000241

08000228 <do1>:
 8000228:	0800023d 	.word	0x0800023d

0800022c <do2>:
 800022c:	08000239 	.word	0x08000239

08000230 <do3>:
 8000230:	08000235 	.word	0x08000235

08000234 <fn3>:
do2:	.word fn2
do3:	.word fn3

	.thumb_func
fn3: 
	nop
 8000234:	bf00      	nop
	bx LR
 8000236:	4770      	bx	lr

08000238 <fn2>:
	.thumb_func
fn2: 
	nop
 8000238:	bf00      	nop
	bx LR
 800023a:	4770      	bx	lr

0800023c <fn1>:
	.thumb_func
fn1: 
	nop
 800023c:	bf00      	nop
	bx LR
 800023e:	4770      	bx	lr

08000240 <fn0>:
	.thumb_func
fn0:
	nop
 8000240:	bf00      	nop
	bx LR
 8000242:	4770      	bx	lr

08000244 <ROMdata>:
 8000244:	03020100 	.word	0x03020100
 8000248:	07060504 	.word	0x07060504
 800024c:	0b0a0908 	.word	0x0b0a0908
 8000250:	0f0e0d0c 	.word	0x0f0e0d0c
 8000254:	13121110 	.word	0x13121110
 8000258:	17161514 	.word	0x17161514
 800025c:	1b1a1918 	.word	0x1b1a1918
 8000260:	1f1e1d1c 	.word	0x1f1e1d1c
 8000264:	23222120 	.word	0x23222120
 8000268:	27262524 	.word	0x27262524
 800026c:	2b2a2928 	.word	0x2b2a2928
 8000270:	2f2e2d2c 	.word	0x2f2e2d2c
 8000274:	33323130 	.word	0x33323130
 8000278:	37363534 	.word	0x37363534
 800027c:	3b3a3938 	.word	0x3b3a3938
 8000280:	3f3e3d3c 	.word	0x3f3e3d3c
 8000284:	43424140 	.word	0x43424140
 8000288:	47464544 	.word	0x47464544
 800028c:	4b4a4948 	.word	0x4b4a4948
 8000290:	4f4e4d4c 	.word	0x4f4e4d4c
 8000294:	53525150 	.word	0x53525150
 8000298:	57565554 	.word	0x57565554
 800029c:	5b5a5958 	.word	0x5b5a5958
 80002a0:	5f5e5d5c 	.word	0x5f5e5d5c
 80002a4:	63626160 	.word	0x63626160
 80002a8:	67666564 	.word	0x67666564
 80002ac:	6b6a6968 	.word	0x6b6a6968
 80002b0:	6f6e6d6c 	.word	0x6f6e6d6c
 80002b4:	73727170 	.word	0x73727170
 80002b8:	77767574 	.word	0x77767574
 80002bc:	7b7a7978 	.word	0x7b7a7978
 80002c0:	7f7e7d7c 	.word	0x7f7e7d7c
 80002c4:	83828180 	.word	0x83828180
 80002c8:	87868584 	.word	0x87868584
 80002cc:	8b8a8988 	.word	0x8b8a8988
 80002d0:	8f8e8d8c 	.word	0x8f8e8d8c
 80002d4:	93929190 	.word	0x93929190
 80002d8:	97969594 	.word	0x97969594
 80002dc:	9b9a9998 	.word	0x9b9a9998
 80002e0:	9f9e9d9c 	.word	0x9f9e9d9c
 80002e4:	a3a2a1a0 	.word	0xa3a2a1a0
 80002e8:	a7a6a5a4 	.word	0xa7a6a5a4
 80002ec:	abaaa9a8 	.word	0xabaaa9a8
 80002f0:	afaeadac 	.word	0xafaeadac
 80002f4:	b3b2b1b0 	.word	0xb3b2b1b0
 80002f8:	b7b6b5b4 	.word	0xb7b6b5b4
 80002fc:	bbbab9b8 	.word	0xbbbab9b8
 8000300:	bfbebdbc 	.word	0xbfbebdbc
 8000304:	c3c2c1c0 	.word	0xc3c2c1c0
 8000308:	c7c6c5c4 	.word	0xc7c6c5c4
 800030c:	cbcac9c8 	.word	0xcbcac9c8
 8000310:	cfcecdcc 	.word	0xcfcecdcc
 8000314:	d3d2d1d0 	.word	0xd3d2d1d0
 8000318:	d7d6d5d4 	.word	0xd7d6d5d4
 800031c:	dbdad9d8 	.word	0xdbdad9d8
 8000320:	dfdedddc 	.word	0xdfdedddc
 8000324:	e3e2e1e0 	.word	0xe3e2e1e0
 8000328:	e7e6e5e4 	.word	0xe7e6e5e4
 800032c:	ebeae9e8 	.word	0xebeae9e8
 8000330:	efeeedec 	.word	0xefeeedec
 8000334:	f3f2f1f0 	.word	0xf3f2f1f0
 8000338:	f7f6f5f4 	.word	0xf7f6f5f4
 800033c:	fbfaf9f8 	.word	0xfbfaf9f8
 8000340:	fffefdfc 	.word	0xfffefdfc
	.text						@;start the code section

	.global testmacro
	.thumb_func
testmacro:
	bitbandload r0 0x00010000 21
 8000344:	02200054 	.word	0x02200054
	bitbandload r1 0x00010000 22
 8000348:	02200058 	.word	0x02200058
	bitbandload r2 0x00010000 23	
 800034c:	0220005c 	.word	0x0220005c
	
	.global CortexM4asmOps_init @; make this function visible everywhere
	.thumb_func					@; make sure it starts in thumb mode
CortexM4asmOps_init: @; initialize variables defined in this sourcefile
	@; initialize globals in .data
	ldr r0,=0xFFFFFFFF			@; initialize 'Dint'
 8000350:	ffffffff 	.word	0xffffffff
	ldr r1,=Dint
 8000354:	20000000 	.word	0x20000000
	str r0,[r1]
	movw r0,#0xABCD				@;  initialize 'Dshort'
	ldr r1,=Dshort
 8000358:	20000004 	.word	0x20000004
	strh r0,[r1]
	mov r0,#0x55				@;  initialize 'Dchar'
	ldr r1,=Dchar
 800035c:	20000006 	.word	0x20000006
	strb r0,[r1]
	@; initialize .bss
	ldr r1,=local_bss_begin		
 8000360:	20000040 	.word	0x20000040
	ldr r3,=local_bss_end
 8000364:	20000040 	.word	0x20000040
	.global CortexM4asmOps_test1 	@; make this function visible everywhere
	.thumb_func						@; make sure it starts in thumb mode
CortexM4asmOps_test1: 	@; asm function which decrements Cint by 2, increments Gint by 2, and shifts Dint left by 2	
	@;subtract 2 from Cint
	.extern Cint		@; tell linker where to look for Cint
	ldr r0,=Cint		@; point to Cint		
 8000368:	20000274 	.word	0x20000274
	sub r1,r1,#2		@;	and subtract 2
	str r1,[r0]			@;    then put it back

	@;add 2 to Gint
	.extern Gint		@; tell linker where to look for Gint
	ldr r0,=Gint		@; point to Gint		
 800036c:	20000164 	.word	0x20000164


	.global test_update_mask32
	.thumb_func
test_update_mask32:
	ldr r0, =mask32			@; load mask address
 8000370:	20000007 	.word	0x20000007


	.global doJump
	.thumb_func
doJump:	@;jump to address stored in table
	ldr R1,=dothings
 8000374:	08000224 	.word	0x08000224

08000378 <switch_init>:
		SW_7-8 (CA_B):		PB1
		SW_9-10 (CA_G): 	PC4
		SW_11-12 (CA_A):	PC5
		SW_13 (CA_C):			PA1
 *----------------------------------------------------------------------------*/
void switch_init() {
 8000378:	b480      	push	{r7}
 800037a:	af00      	add	r7, sp, #0
	//Enable GPIO Clocks
	RCC->AHB1ENR  |= ((1UL <<  0));         /* Enable GPIOA clock                */
 800037c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000380:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000384:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000388:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800038c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800038e:	f042 0201 	orr.w	r2, r2, #1
 8000392:	631a      	str	r2, [r3, #48]	; 0x30
	RCC->AHB1ENR  |= ((1UL <<  1));         /* Enable GPIOB clock                */
 8000394:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000398:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800039c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80003a0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80003a4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80003a6:	f042 0202 	orr.w	r2, r2, #2
 80003aa:	631a      	str	r2, [r3, #48]	; 0x30
	RCC->AHB1ENR  |= ((1UL <<  2));         /* Enable GPIOC clock                */
 80003ac:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80003b0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80003b4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80003b8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80003bc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80003be:	f042 0204 	orr.w	r2, r2, #4
 80003c2:	631a      	str	r2, [r3, #48]	; 0x30
	
	//Initialize Port A: 1 (Switch Cathode Latch)
	GPIOA->MODER    &= ~((3UL << 2*1));   /* PA.1 is output               */
 80003c4:	f04f 0300 	mov.w	r3, #0
 80003c8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80003cc:	f04f 0200 	mov.w	r2, #0
 80003d0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80003d4:	6812      	ldr	r2, [r2, #0]
 80003d6:	f022 020c 	bic.w	r2, r2, #12
 80003da:	601a      	str	r2, [r3, #0]
  GPIOA->MODER    |=  ((1UL << 2*1)); 
 80003dc:	f04f 0300 	mov.w	r3, #0
 80003e0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80003e4:	f04f 0200 	mov.w	r2, #0
 80003e8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80003ec:	6812      	ldr	r2, [r2, #0]
 80003ee:	f042 0204 	orr.w	r2, r2, #4
 80003f2:	601a      	str	r2, [r3, #0]
	GPIOA->OTYPER   &= ~((1UL <<   1));   /* PA.1 is output Push-Pull     */
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80003fc:	f04f 0200 	mov.w	r2, #0
 8000400:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000404:	6852      	ldr	r2, [r2, #4]
 8000406:	f022 0202 	bic.w	r2, r2, #2
 800040a:	605a      	str	r2, [r3, #4]
  GPIOA->OSPEEDR  &= ~((3UL << 2*1));   /* PA.1 is 50MHz Fast Speed     */
 800040c:	f04f 0300 	mov.w	r3, #0
 8000410:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000414:	f04f 0200 	mov.w	r2, #0
 8000418:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800041c:	6892      	ldr	r2, [r2, #8]
 800041e:	f022 020c 	bic.w	r2, r2, #12
 8000422:	609a      	str	r2, [r3, #8]
  GPIOA->OSPEEDR  |=  ((2UL << 2*1)); 
 8000424:	f04f 0300 	mov.w	r3, #0
 8000428:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800042c:	f04f 0200 	mov.w	r2, #0
 8000430:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000434:	6892      	ldr	r2, [r2, #8]
 8000436:	f042 0208 	orr.w	r2, r2, #8
 800043a:	609a      	str	r2, [r3, #8]
  GPIOA->PUPDR    &= ~((3UL << 2*1));   /* PA.1 is Pull up              */
 800043c:	f04f 0300 	mov.w	r3, #0
 8000440:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000444:	f04f 0200 	mov.w	r2, #0
 8000448:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800044c:	68d2      	ldr	r2, [r2, #12]
 800044e:	f022 020c 	bic.w	r2, r2, #12
 8000452:	60da      	str	r2, [r3, #12]
  GPIOA->PUPDR    |=  ((1UL << 2*1));  
 8000454:	f04f 0300 	mov.w	r3, #0
 8000458:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800045c:	f04f 0200 	mov.w	r2, #0
 8000460:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000464:	68d2      	ldr	r2, [r2, #12]
 8000466:	f042 0204 	orr.w	r2, r2, #4
 800046a:	60da      	str	r2, [r3, #12]
	
	//Initialize Port A: 15 (Odd Input)
	GPIOA->MODER    &= ~((3UL << 2*15));   /* PA.15 is input               */
 800046c:	f04f 0300 	mov.w	r3, #0
 8000470:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000474:	f04f 0200 	mov.w	r2, #0
 8000478:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800047c:	6812      	ldr	r2, [r2, #0]
 800047e:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 8000482:	601a      	str	r2, [r3, #0]
  GPIOA->OSPEEDR  &= ~((3UL << 2*15));   /* PA.15 is 50MHz Fast Speed     */
 8000484:	f04f 0300 	mov.w	r3, #0
 8000488:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800048c:	f04f 0200 	mov.w	r2, #0
 8000490:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000494:	6892      	ldr	r2, [r2, #8]
 8000496:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 800049a:	609a      	str	r2, [r3, #8]
  GPIOA->OSPEEDR  |=  ((2UL << 2*15)); 
 800049c:	f04f 0300 	mov.w	r3, #0
 80004a0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80004a4:	f04f 0200 	mov.w	r2, #0
 80004a8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80004ac:	6892      	ldr	r2, [r2, #8]
 80004ae:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80004b2:	609a      	str	r2, [r3, #8]
  GPIOA->PUPDR    &= ~((3UL << 2*15));   /* PA.15 is Pull up              */
 80004b4:	f04f 0300 	mov.w	r3, #0
 80004b8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80004bc:	f04f 0200 	mov.w	r2, #0
 80004c0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80004c4:	68d2      	ldr	r2, [r2, #12]
 80004c6:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 80004ca:	60da      	str	r2, [r3, #12]
  GPIOA->PUPDR    |=  ((1UL << 2*15));  
 80004cc:	f04f 0300 	mov.w	r3, #0
 80004d0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80004d4:	f04f 0200 	mov.w	r2, #0
 80004d8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80004dc:	68d2      	ldr	r2, [r2, #12]
 80004de:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80004e2:	60da      	str	r2, [r3, #12]
	
	//Initialize Port B: 0,1,5,11 (Switch Cathode Latches)
  GPIOB->MODER    &= ~((3UL << 2*0) | (3UL << 2*1) | (3UL << 2*5) | (3UL << 2*11));   /* PB.0,1,5,11 is output               */
 80004e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80004e8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80004ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004f0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80004f4:	6819      	ldr	r1, [r3, #0]
 80004f6:	f24f 33f0 	movw	r3, #62448	; 0xf3f0
 80004fa:	f6cf 733f 	movt	r3, #65343	; 0xff3f
 80004fe:	400b      	ands	r3, r1
 8000500:	6013      	str	r3, [r2, #0]
  GPIOB->MODER    |=  ((1UL << 2*0) | (1UL << 2*1) | (1UL << 2*5) | (1UL << 2*11)); 
 8000502:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000506:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800050a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800050e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000512:	6819      	ldr	r1, [r3, #0]
 8000514:	f240 4305 	movw	r3, #1029	; 0x405
 8000518:	f2c0 0340 	movt	r3, #64	; 0x40
 800051c:	430b      	orrs	r3, r1
 800051e:	6013      	str	r3, [r2, #0]
  GPIOB->OTYPER   &= ~((1UL <<   0) | (1UL <<   1) | (1UL <<   5) | (1UL <<   11));   /* PB.0,1,5,11 is output Push-Pull     */
 8000520:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000524:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000528:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800052c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000530:	6852      	ldr	r2, [r2, #4]
 8000532:	f422 6202 	bic.w	r2, r2, #2080	; 0x820
 8000536:	f022 0203 	bic.w	r2, r2, #3
 800053a:	605a      	str	r2, [r3, #4]
  GPIOB->OSPEEDR  &= ~((3UL << 2*0) | (3UL << 2*1) | (3UL << 2*5) | (3UL << 2*11));   /* PB.0,1,5,11 is 50MHz Fast Speed     */
 800053c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000540:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000544:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000548:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800054c:	6899      	ldr	r1, [r3, #8]
 800054e:	f24f 33f0 	movw	r3, #62448	; 0xf3f0
 8000552:	f6cf 733f 	movt	r3, #65343	; 0xff3f
 8000556:	400b      	ands	r3, r1
 8000558:	6093      	str	r3, [r2, #8]
  GPIOB->OSPEEDR  |=  ((2UL << 2*0) | (2UL << 2*1) | (2UL << 2*5) | (2UL << 2*11)); 
 800055a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800055e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000562:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000566:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800056a:	6899      	ldr	r1, [r3, #8]
 800056c:	f640 030a 	movw	r3, #2058	; 0x80a
 8000570:	f2c0 0380 	movt	r3, #128	; 0x80
 8000574:	430b      	orrs	r3, r1
 8000576:	6093      	str	r3, [r2, #8]
  GPIOB->PUPDR    &= ~((3UL << 2*0) | (3UL << 2*1) | (3UL << 2*5) | (3UL << 2*11));   /* PB.0,1,5,11 is Pull up              */
 8000578:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800057c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000580:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000584:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000588:	68d9      	ldr	r1, [r3, #12]
 800058a:	f24f 33f0 	movw	r3, #62448	; 0xf3f0
 800058e:	f6cf 733f 	movt	r3, #65343	; 0xff3f
 8000592:	400b      	ands	r3, r1
 8000594:	60d3      	str	r3, [r2, #12]
  GPIOB->PUPDR    |=  ((1UL << 2*0) | (1UL << 2*1) | (1UL << 2*5) | (1UL << 2*11)); 
 8000596:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800059a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800059e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80005a2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80005a6:	68d9      	ldr	r1, [r3, #12]
 80005a8:	f240 4305 	movw	r3, #1029	; 0x405
 80005ac:	f2c0 0340 	movt	r3, #64	; 0x40
 80005b0:	430b      	orrs	r3, r1
 80005b2:	60d3      	str	r3, [r2, #12]
											 						 
	//Initialize Port C: 4,5 (Switch Cathode Latches)
	GPIOC->MODER    &= ~((3UL << 2*4) | (3UL << 2*5));   /* PC.4,5 is output               */
 80005b4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80005b8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80005bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80005c0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80005c4:	6812      	ldr	r2, [r2, #0]
 80005c6:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 80005ca:	601a      	str	r2, [r3, #0]
  GPIOC->MODER    |=  ((1UL << 2*4) | (1UL << 2*5)); 
 80005cc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80005d0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80005d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80005d8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80005dc:	6812      	ldr	r2, [r2, #0]
 80005de:	f442 62a0 	orr.w	r2, r2, #1280	; 0x500
 80005e2:	601a      	str	r2, [r3, #0]
  GPIOC->OTYPER   &= ~((1UL <<   4) | (1UL <<   5));   /* PC.4,5 is output Push-Pull     */
 80005e4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80005e8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80005ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80005f0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80005f4:	6852      	ldr	r2, [r2, #4]
 80005f6:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80005fa:	605a      	str	r2, [r3, #4]
  GPIOC->OSPEEDR  &= ~((3UL << 2*4) | (3UL << 2*5));   /* PC.4,5 is 50MHz Fast Speed     */
 80005fc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000600:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000604:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000608:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800060c:	6892      	ldr	r2, [r2, #8]
 800060e:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8000612:	609a      	str	r2, [r3, #8]
  GPIOC->OSPEEDR  |=  ((2UL << 2*4) | (2UL << 2*5)); 
 8000614:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000618:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800061c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000620:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000624:	6892      	ldr	r2, [r2, #8]
 8000626:	f442 6220 	orr.w	r2, r2, #2560	; 0xa00
 800062a:	609a      	str	r2, [r3, #8]
  GPIOC->PUPDR    &= ~((3UL << 2*4) | (3UL << 2*5));   /* PC.4,5 is Pull up              */
 800062c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000630:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000634:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000638:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800063c:	68d2      	ldr	r2, [r2, #12]
 800063e:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8000642:	60da      	str	r2, [r3, #12]
  GPIOC->PUPDR    |=  ((1UL << 2*4) | (1UL << 2*5)); 
 8000644:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000648:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800064c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000650:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000654:	68d2      	ldr	r2, [r2, #12]
 8000656:	f442 62a0 	orr.w	r2, r2, #1280	; 0x500
 800065a:	60da      	str	r2, [r3, #12]
	
	//Initialize Port C: 8 (Even Input)
	GPIOC->MODER    &= ~((3UL << 2*8));   /* PC.8 is input               */
 800065c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000660:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000664:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000668:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800066c:	6812      	ldr	r2, [r2, #0]
 800066e:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8000672:	601a      	str	r2, [r3, #0]
  GPIOC->OSPEEDR  &= ~((3UL << 2*8));   /* PC.8 is 50MHz Fast Speed     */
 8000674:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000678:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800067c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000680:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000684:	6892      	ldr	r2, [r2, #8]
 8000686:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800068a:	609a      	str	r2, [r3, #8]
  GPIOC->OSPEEDR  |=  ((2UL << 2*8)); 
 800068c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000690:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000694:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000698:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800069c:	6892      	ldr	r2, [r2, #8]
 800069e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80006a2:	609a      	str	r2, [r3, #8]
  GPIOC->PUPDR    &= ~((3UL << 2*8));   /* PC.8 is Pull up              */
 80006a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80006a8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80006ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80006b0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80006b4:	68d2      	ldr	r2, [r2, #12]
 80006b6:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80006ba:	60da      	str	r2, [r3, #12]
  GPIOC->PUPDR    |=  ((1UL << 2*8)); 
 80006bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80006c0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80006c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80006c8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80006cc:	68d2      	ldr	r2, [r2, #12]
 80006ce:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80006d2:	60da      	str	r2, [r3, #12]
}
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bc80      	pop	{r7}
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <SEG7_Init>:
/*----------------------------------------------------------------------------
  Initialize 7-Segments Display Pins
 *----------------------------------------------------------------------------*/
void SEG7_Init() {
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
	RCC->AHB1ENR  |= ((1UL <<  0) );         /* Enable GPIOA clock                */
 80006e0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80006e4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80006e8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80006ec:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80006f0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80006f2:	f042 0201 	orr.w	r2, r2, #1
 80006f6:	631a      	str	r2, [r3, #48]	; 0x30
	RCC->AHB1ENR  |= ((1UL <<  1) );         /* Enable GPIOB clock                */
 80006f8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80006fc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000700:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000704:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000708:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800070a:	f042 0202 	orr.w	r2, r2, #2
 800070e:	631a      	str	r2, [r3, #48]	; 0x30
	RCC->AHB1ENR  |= ((1UL <<  2) );         /* Enable GPIOC clock                */
 8000710:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000714:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000718:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800071c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000720:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000722:	f042 0204 	orr.w	r2, r2, #4
 8000726:	631a      	str	r2, [r3, #48]	; 0x30
	RCC->AHB1ENR  |= ((1UL <<  3) );         /* Enable GPIOD clock                */
 8000728:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800072c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000730:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000734:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000738:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800073a:	f042 0208 	orr.w	r2, r2, #8
 800073e:	631a      	str	r2, [r3, #48]	; 0x30
	
	//Initialize Cathode and Anode Pins
	//Initialize Port A: 1
	GPIOA->MODER    &= ~((3UL << 2*1));   /* PA.1 is output               */
 8000740:	f04f 0300 	mov.w	r3, #0
 8000744:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000748:	f04f 0200 	mov.w	r2, #0
 800074c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000750:	6812      	ldr	r2, [r2, #0]
 8000752:	f022 020c 	bic.w	r2, r2, #12
 8000756:	601a      	str	r2, [r3, #0]
  GPIOA->MODER    |=  ((1UL << 2*1)); 
 8000758:	f04f 0300 	mov.w	r3, #0
 800075c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000760:	f04f 0200 	mov.w	r2, #0
 8000764:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000768:	6812      	ldr	r2, [r2, #0]
 800076a:	f042 0204 	orr.w	r2, r2, #4
 800076e:	601a      	str	r2, [r3, #0]
	GPIOA->OTYPER   &= ~((1UL <<   1));   /* PA.1 is output Push-Pull     */
 8000770:	f04f 0300 	mov.w	r3, #0
 8000774:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000778:	f04f 0200 	mov.w	r2, #0
 800077c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000780:	6852      	ldr	r2, [r2, #4]
 8000782:	f022 0202 	bic.w	r2, r2, #2
 8000786:	605a      	str	r2, [r3, #4]
  GPIOA->OSPEEDR  &= ~((3UL << 2*1));   /* PA.1 is 50MHz Fast Speed     */
 8000788:	f04f 0300 	mov.w	r3, #0
 800078c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000790:	f04f 0200 	mov.w	r2, #0
 8000794:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000798:	6892      	ldr	r2, [r2, #8]
 800079a:	f022 020c 	bic.w	r2, r2, #12
 800079e:	609a      	str	r2, [r3, #8]
  GPIOA->OSPEEDR  |=  ((2UL << 2*1)); 
 80007a0:	f04f 0300 	mov.w	r3, #0
 80007a4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80007a8:	f04f 0200 	mov.w	r2, #0
 80007ac:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80007b0:	6892      	ldr	r2, [r2, #8]
 80007b2:	f042 0208 	orr.w	r2, r2, #8
 80007b6:	609a      	str	r2, [r3, #8]
  GPIOA->PUPDR    &= ~((3UL << 2*1));   /* PA.1 is Pull up              */
 80007b8:	f04f 0300 	mov.w	r3, #0
 80007bc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80007c0:	f04f 0200 	mov.w	r2, #0
 80007c4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80007c8:	68d2      	ldr	r2, [r2, #12]
 80007ca:	f022 020c 	bic.w	r2, r2, #12
 80007ce:	60da      	str	r2, [r3, #12]
  GPIOA->PUPDR    |=  ((1UL << 2*1));  
 80007d0:	f04f 0300 	mov.w	r3, #0
 80007d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80007d8:	f04f 0200 	mov.w	r2, #0
 80007dc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80007e0:	68d2      	ldr	r2, [r2, #12]
 80007e2:	f042 0204 	orr.w	r2, r2, #4
 80007e6:	60da      	str	r2, [r3, #12]

	//Initialize Port B: 0,1,4,5,11
  GPIOB->MODER    &= ~((3UL << 2*0) | (3UL << 2*1) | (3UL << 2*4) | (3UL << 2*5) | (3UL << 2*11));   /* PB.0,1,4,5,11 is output               */
 80007e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80007ec:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80007f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007f4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80007f8:	6819      	ldr	r1, [r3, #0]
 80007fa:	f24f 03f0 	movw	r3, #61680	; 0xf0f0
 80007fe:	f6cf 733f 	movt	r3, #65343	; 0xff3f
 8000802:	400b      	ands	r3, r1
 8000804:	6013      	str	r3, [r2, #0]
  GPIOB->MODER    |=  ((1UL << 2*0) | (1UL << 2*1) | (1UL << 2*4) | (1UL << 2*5) | (1UL << 2*11)); 
 8000806:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800080a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800080e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000812:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000816:	6819      	ldr	r1, [r3, #0]
 8000818:	f240 5305 	movw	r3, #1285	; 0x505
 800081c:	f2c0 0340 	movt	r3, #64	; 0x40
 8000820:	430b      	orrs	r3, r1
 8000822:	6013      	str	r3, [r2, #0]
  GPIOB->OTYPER   &= ~((1UL <<   0) | (1UL <<   1) | (1UL <<   4) | (1UL <<   5) | (1UL <<   11));   /* PB.0,1,4,5,11 is output Push-Pull     */
 8000824:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000828:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800082c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000830:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000834:	6852      	ldr	r2, [r2, #4]
 8000836:	f422 6203 	bic.w	r2, r2, #2096	; 0x830
 800083a:	f022 0203 	bic.w	r2, r2, #3
 800083e:	605a      	str	r2, [r3, #4]
  GPIOB->OSPEEDR  &= ~((3UL << 2*0) | (3UL << 2*1) | (3UL << 2*4) | (3UL << 2*5) | (3UL << 2*11));   /* PB.0,1,4,5,11 is 50MHz Fast Speed     */
 8000840:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000844:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000848:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800084c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000850:	6899      	ldr	r1, [r3, #8]
 8000852:	f24f 03f0 	movw	r3, #61680	; 0xf0f0
 8000856:	f6cf 733f 	movt	r3, #65343	; 0xff3f
 800085a:	400b      	ands	r3, r1
 800085c:	6093      	str	r3, [r2, #8]
  GPIOB->OSPEEDR  |=  ((2UL << 2*0) | (2UL << 2*1) | (2UL << 2*4) | (2UL << 2*5) | (2UL << 2*11)); 
 800085e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000862:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000866:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800086a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800086e:	6899      	ldr	r1, [r3, #8]
 8000870:	f640 230a 	movw	r3, #2570	; 0xa0a
 8000874:	f2c0 0380 	movt	r3, #128	; 0x80
 8000878:	430b      	orrs	r3, r1
 800087a:	6093      	str	r3, [r2, #8]
  GPIOB->PUPDR    &= ~((3UL << 2*0) | (3UL << 2*1) | (3UL << 2*4) | (3UL << 2*5) | (3UL << 2*11));   /* PB.0,1,4,5,11 is Pull up              */
 800087c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000880:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000884:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000888:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800088c:	68d9      	ldr	r1, [r3, #12]
 800088e:	f24f 03f0 	movw	r3, #61680	; 0xf0f0
 8000892:	f6cf 733f 	movt	r3, #65343	; 0xff3f
 8000896:	400b      	ands	r3, r1
 8000898:	60d3      	str	r3, [r2, #12]
  GPIOB->PUPDR    |=  ((1UL << 2*0) | (1UL << 2*1) | (1UL << 2*4) | (1UL << 2*5) | (1UL << 2*11)); 
 800089a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800089e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80008a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008a6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80008aa:	68d9      	ldr	r1, [r3, #12]
 80008ac:	f240 5305 	movw	r3, #1285	; 0x505
 80008b0:	f2c0 0340 	movt	r3, #64	; 0x40
 80008b4:	430b      	orrs	r3, r1
 80008b6:	60d3      	str	r3, [r2, #12]
											 						 
	//Initialize Port C: 1,2,4,5,11
	GPIOC->MODER    &= ~((3UL << 2*1) | (3UL << 2*2) | (3UL << 2*4) | (3UL << 2*5) | (3UL << 2*11));   /* PC.1,2,4,5,11 is output               */
 80008b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80008bc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80008c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80008c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80008c8:	6819      	ldr	r1, [r3, #0]
 80008ca:	f24f 03c3 	movw	r3, #61635	; 0xf0c3
 80008ce:	f6cf 733f 	movt	r3, #65343	; 0xff3f
 80008d2:	400b      	ands	r3, r1
 80008d4:	6013      	str	r3, [r2, #0]
  GPIOC->MODER    |=  ((1UL << 2*1) | (1UL << 2*2) | (1UL << 2*4) | (1UL << 2*5) | (1UL << 2*11)); 
 80008d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80008da:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80008de:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80008e2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80008e6:	6819      	ldr	r1, [r3, #0]
 80008e8:	f240 5314 	movw	r3, #1300	; 0x514
 80008ec:	f2c0 0340 	movt	r3, #64	; 0x40
 80008f0:	430b      	orrs	r3, r1
 80008f2:	6013      	str	r3, [r2, #0]
  GPIOC->OTYPER   &= ~((1UL <<   1) | (1UL <<   2) | (1UL <<   4) | (1UL <<   5) | (1UL <<   11));   /* PC.1,2,4,5,11 is output Push-Pull     */
 80008f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80008f8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80008fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000900:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000904:	6852      	ldr	r2, [r2, #4]
 8000906:	f422 6203 	bic.w	r2, r2, #2096	; 0x830
 800090a:	f022 0206 	bic.w	r2, r2, #6
 800090e:	605a      	str	r2, [r3, #4]
  GPIOC->OSPEEDR  &= ~((3UL << 2*1) | (3UL << 2*2) | (3UL << 2*4) | (3UL << 2*5) | (3UL << 2*11));   /* PC.1,2,4,5,11 is 50MHz Fast Speed     */
 8000910:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000914:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000918:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800091c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000920:	6899      	ldr	r1, [r3, #8]
 8000922:	f24f 03c3 	movw	r3, #61635	; 0xf0c3
 8000926:	f6cf 733f 	movt	r3, #65343	; 0xff3f
 800092a:	400b      	ands	r3, r1
 800092c:	6093      	str	r3, [r2, #8]
  GPIOC->OSPEEDR  |=  ((2UL << 2*1) | (2UL << 2*2) | (2UL << 2*4) | (2UL << 2*5) | (2UL << 2*11)); 
 800092e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000932:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000936:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800093a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800093e:	6899      	ldr	r1, [r3, #8]
 8000940:	f640 2328 	movw	r3, #2600	; 0xa28
 8000944:	f2c0 0380 	movt	r3, #128	; 0x80
 8000948:	430b      	orrs	r3, r1
 800094a:	6093      	str	r3, [r2, #8]
  GPIOC->PUPDR    &= ~((3UL << 2*1) | (3UL << 2*2) | (3UL << 2*4) | (3UL << 2*5) | (3UL << 2*11));   /* PC.1,2,4,5,11 is Pull up              */
 800094c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000950:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000954:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000958:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800095c:	68d9      	ldr	r1, [r3, #12]
 800095e:	f24f 03c3 	movw	r3, #61635	; 0xf0c3
 8000962:	f6cf 733f 	movt	r3, #65343	; 0xff3f
 8000966:	400b      	ands	r3, r1
 8000968:	60d3      	str	r3, [r2, #12]
  GPIOC->PUPDR    |=  ((1UL << 2*1) | (1UL << 2*2) | (1UL << 2*4) | (1UL << 2*5) | (1UL << 2*11)); 
 800096a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800096e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000972:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000976:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800097a:	68d9      	ldr	r1, [r3, #12]
 800097c:	f240 5314 	movw	r3, #1300	; 0x514
 8000980:	f2c0 0340 	movt	r3, #64	; 0x40
 8000984:	430b      	orrs	r3, r1
 8000986:	60d3      	str	r3, [r2, #12]
	
	//Initialize Port D: 2
	GPIOD->MODER    &= ~((3UL << 2*2));   /* PD.2 is output               */
 8000988:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800098c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000990:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000994:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000998:	6812      	ldr	r2, [r2, #0]
 800099a:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 800099e:	601a      	str	r2, [r3, #0]
  GPIOD->MODER    |=  ((1UL << 2*2)); 
 80009a0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80009a4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80009a8:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 80009ac:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80009b0:	6812      	ldr	r2, [r2, #0]
 80009b2:	f042 0210 	orr.w	r2, r2, #16
 80009b6:	601a      	str	r2, [r3, #0]
	GPIOD->OTYPER   &= ~((1UL <<   2));   /* PD.2 is output Push-Pull     */
 80009b8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80009bc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80009c0:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 80009c4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80009c8:	6852      	ldr	r2, [r2, #4]
 80009ca:	f022 0204 	bic.w	r2, r2, #4
 80009ce:	605a      	str	r2, [r3, #4]
  GPIOD->OSPEEDR  &= ~((3UL << 2*2));   /* PD.2 is 50MHz Fast Speed     */
 80009d0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80009d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80009d8:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 80009dc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80009e0:	6892      	ldr	r2, [r2, #8]
 80009e2:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80009e6:	609a      	str	r2, [r3, #8]
  GPIOD->OSPEEDR  |=  ((2UL << 2*2)); 
 80009e8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80009ec:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80009f0:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 80009f4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80009f8:	6892      	ldr	r2, [r2, #8]
 80009fa:	f042 0220 	orr.w	r2, r2, #32
 80009fe:	609a      	str	r2, [r3, #8]
  GPIOD->PUPDR    &= ~((3UL << 2*2));   /* PD.2 is Pull up              */
 8000a00:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000a04:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000a08:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000a0c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000a10:	68d2      	ldr	r2, [r2, #12]
 8000a12:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8000a16:	60da      	str	r2, [r3, #12]
  GPIOD->PUPDR    |=  ((1UL << 2*2)); 
 8000a18:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000a1c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000a20:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000a24:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000a28:	68d2      	ldr	r2, [r2, #12]
 8000a2a:	f042 0210 	orr.w	r2, r2, #16
 8000a2e:	60da      	str	r2, [r3, #12]
	
	
/* set anode and cathode clocks high (b/c clock on rising edge) */
	GPIOC->BSRRL |= (1ul << 11); //set AN_CLK (PC11) high
 8000a30:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000a34:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000a38:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000a3c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000a40:	8b12      	ldrh	r2, [r2, #24]
 8000a42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000a46:	b292      	uxth	r2, r2
 8000a48:	831a      	strh	r2, [r3, #24]
	GPIOD->BSRRL |= (1ul << 2);  //set CA_CLK (PD2)  high
 8000a4a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000a4e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000a52:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000a56:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000a5a:	8b12      	ldrh	r2, [r2, #24]
 8000a5c:	f042 0204 	orr.w	r2, r2, #4
 8000a60:	b292      	uxth	r2, r2
 8000a62:	831a      	strh	r2, [r3, #24]
	
/* initialize seg7 to be disabled */
	//disable anode driver
	GPIOB->BSRRL |= (1ul << 4); //set AN_EN (PB4) high b/c active low
 8000a64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a68:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000a6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a70:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000a74:	8b12      	ldrh	r2, [r2, #24]
 8000a76:	f042 0210 	orr.w	r2, r2, #16
 8000a7a:	b292      	uxth	r2, r2
 8000a7c:	831a      	strh	r2, [r3, #24]

	// set anode lines high
	GPIOC->BSRRL |= (1ul << 2); //set DIGIT1 anode (PC2) high
 8000a7e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000a82:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000a86:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000a8a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000a8e:	8b12      	ldrh	r2, [r2, #24]
 8000a90:	f042 0204 	orr.w	r2, r2, #4
 8000a94:	b292      	uxth	r2, r2
 8000a96:	831a      	strh	r2, [r3, #24]
	GPIOA->BSRRL |= (1ul << 1); //set DIGIT2 anode (PA1) high
 8000a98:	f04f 0300 	mov.w	r3, #0
 8000a9c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000aa0:	f04f 0200 	mov.w	r2, #0
 8000aa4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000aa8:	8b12      	ldrh	r2, [r2, #24]
 8000aaa:	f042 0202 	orr.w	r2, r2, #2
 8000aae:	b292      	uxth	r2, r2
 8000ab0:	831a      	strh	r2, [r3, #24]
	GPIOC->BSRRL |= (1ul << 4); //set DIGIT3 anode (PC4) high
 8000ab2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000ab6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000aba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000abe:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000ac2:	8b12      	ldrh	r2, [r2, #24]
 8000ac4:	f042 0210 	orr.w	r2, r2, #16
 8000ac8:	b292      	uxth	r2, r2
 8000aca:	831a      	strh	r2, [r3, #24]
	GPIOB->BSRRL |= (1ul << 1); //set DIGIT4 anode (PB1) high
 8000acc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ad0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000ad4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ad8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000adc:	8b12      	ldrh	r2, [r2, #24]
 8000ade:	f042 0202 	orr.w	r2, r2, #2
 8000ae2:	b292      	uxth	r2, r2
 8000ae4:	831a      	strh	r2, [r3, #24]
	GPIOC->BSRRL |= (1ul << 5); //set COLON  anode (PC5) high
 8000ae6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000aea:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000aee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000af2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000af6:	8b12      	ldrh	r2, [r2, #24]
 8000af8:	f042 0220 	orr.w	r2, r2, #32
 8000afc:	b292      	uxth	r2, r2
 8000afe:	831a      	strh	r2, [r3, #24]
	GPIOB->BSRRL |= (1ul << 0); //set  AN_G  anode (PB0) high
 8000b00:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b04:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000b08:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000b0c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000b10:	8b12      	ldrh	r2, [r2, #24]
 8000b12:	f042 0201 	orr.w	r2, r2, #1
 8000b16:	b292      	uxth	r2, r2
 8000b18:	831a      	strh	r2, [r3, #24]
	GPIOB->BSRRL |= (1ul << 11); //set AN_R   anode (PB11) high
 8000b1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b1e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000b22:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000b26:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000b2a:	8b12      	ldrh	r2, [r2, #24]
 8000b2c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000b30:	b292      	uxth	r2, r2
 8000b32:	831a      	strh	r2, [r3, #24]
	
	// clock the anode driver
	GPIOC->BSRRH |= (1ul << 11); //set AN_CLK (PC11) low
 8000b34:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000b38:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000b3c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000b40:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000b44:	8b52      	ldrh	r2, [r2, #26]
 8000b46:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000b4a:	b292      	uxth	r2, r2
 8000b4c:	835a      	strh	r2, [r3, #26]
	GPIOC->BSRRL |= (1ul << 11); //set AN_CLK (PC11) high
 8000b4e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000b52:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000b56:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000b5a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000b5e:	8b12      	ldrh	r2, [r2, #24]
 8000b60:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000b64:	b292      	uxth	r2, r2
 8000b66:	831a      	strh	r2, [r3, #24]
	
	// enable anode driver
	GPIOB->BSRRH |= (1ul << 4); //set AN_EN (PB4) low b/c active low
 8000b68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b6c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000b70:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000b74:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000b78:	8b52      	ldrh	r2, [r2, #26]
 8000b7a:	f042 0210 	orr.w	r2, r2, #16
 8000b7e:	b292      	uxth	r2, r2
 8000b80:	835a      	strh	r2, [r3, #26]
	
}
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bc80      	pop	{r7}
 8000b86:	4770      	bx	lr

08000b88 <LED_Init>:

/*----------------------------------------------------------------------------
  initialize LED Pins
 *----------------------------------------------------------------------------*/
void LED_Init (void) {
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0

  RCC->AHB1ENR  |= ((1UL <<  3) );         /* Enable GPIOD clock                */
 8000b8c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000b90:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000b94:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000b98:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000b9c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000b9e:	f042 0208 	orr.w	r2, r2, #8
 8000ba2:	631a      	str	r2, [r3, #48]	; 0x30

  GPIOD->MODER    &= ~((3UL << 2*12) |
 8000ba4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000ba8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000bac:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000bb0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000bb4:	6812      	ldr	r2, [r2, #0]
 8000bb6:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8000bba:	601a      	str	r2, [r3, #0]
                       (3UL << 2*13) |
                       (3UL << 2*14) |
                       (3UL << 2*15)  );   /* PD.12..15 is output               */
  GPIOD->MODER    |=  ((1UL << 2*12) |
 8000bbc:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000bc0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000bc4:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000bc8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000bcc:	6812      	ldr	r2, [r2, #0]
 8000bce:	f042 42aa 	orr.w	r2, r2, #1426063360	; 0x55000000
 8000bd2:	601a      	str	r2, [r3, #0]
                       (1UL << 2*13) | 
                       (1UL << 2*14) | 
                       (1UL << 2*15)  ); 
  GPIOD->OTYPER   &= ~((1UL <<   12) |
 8000bd4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000bd8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000bdc:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000be0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000be4:	6852      	ldr	r2, [r2, #4]
 8000be6:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
 8000bea:	605a      	str	r2, [r3, #4]
                       (1UL <<   13) |
                       (1UL <<   14) |
                       (1UL <<   15)  );   /* PD.12..15 is output Push-Pull     */
  GPIOD->OSPEEDR  &= ~((3UL << 2*12) |
 8000bec:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000bf0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000bf4:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000bf8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000bfc:	6892      	ldr	r2, [r2, #8]
 8000bfe:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8000c02:	609a      	str	r2, [r3, #8]
                       (3UL << 2*13) |
                       (3UL << 2*14) |
                       (3UL << 2*15)  );   /* PD.12..15 is 50MHz Fast Speed     */
  GPIOD->OSPEEDR  |=  ((2UL << 2*12) |
 8000c04:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000c08:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000c0c:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000c10:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000c14:	6892      	ldr	r2, [r2, #8]
 8000c16:	f042 422a 	orr.w	r2, r2, #2852126720	; 0xaa000000
 8000c1a:	609a      	str	r2, [r3, #8]
                       (2UL << 2*13) | 
                       (2UL << 2*14) | 
                       (2UL << 2*15)  ); 
  GPIOD->PUPDR    &= ~((3UL << 2*12) |
 8000c1c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000c20:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000c24:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000c28:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000c2c:	68d2      	ldr	r2, [r2, #12]
 8000c2e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8000c32:	60da      	str	r2, [r3, #12]
                       (3UL << 2*13) |
                       (3UL << 2*14) |
                       (3UL << 2*15)  );   /* PD.12..15 is Pull up              */
  GPIOD->PUPDR    |=  ((1UL << 2*12) |
 8000c34:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000c38:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000c3c:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000c40:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000c44:	68d2      	ldr	r2, [r2, #12]
 8000c46:	f042 42aa 	orr.w	r2, r2, #1426063360	; 0x55000000
 8000c4a:	60da      	str	r2, [r3, #12]
                       (1UL << 2*13) | 
                       (1UL << 2*14) | 
                       (1UL << 2*15)  ); 
}
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bc80      	pop	{r7}
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop

08000c54 <LED_On>:

/*----------------------------------------------------------------------------
  Function that turns on requested LED
 *----------------------------------------------------------------------------*/
void LED_On (unsigned int num) {
 8000c54:	b480      	push	{r7}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]

  if (num < LED_NUM) {
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2b03      	cmp	r3, #3
 8000c60:	d80c      	bhi.n	8000c7c <LED_On+0x28>
    GPIOD->BSRRL = led_mask[num];
 8000c62:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000c66:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000c6a:	f642 52a4 	movw	r2, #11684	; 0x2da4
 8000c6e:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000c72:	6879      	ldr	r1, [r7, #4]
 8000c74:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8000c78:	b292      	uxth	r2, r2
 8000c7a:	831a      	strh	r2, [r3, #24]
  }
}
 8000c7c:	f107 070c 	add.w	r7, r7, #12
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bc80      	pop	{r7}
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <LED_Off>:

/*----------------------------------------------------------------------------
  Function that turns off requested LED
 *----------------------------------------------------------------------------*/
void LED_Off (unsigned int num) {
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]

  if (num < LED_NUM) {
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	2b03      	cmp	r3, #3
 8000c94:	d80c      	bhi.n	8000cb0 <LED_Off+0x28>
    GPIOD->BSRRH = led_mask[num];
 8000c96:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000c9a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000c9e:	f642 52a4 	movw	r2, #11684	; 0x2da4
 8000ca2:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000ca6:	6879      	ldr	r1, [r7, #4]
 8000ca8:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8000cac:	b292      	uxth	r2, r2
 8000cae:	835a      	strh	r2, [r3, #26]
  }
}
 8000cb0:	f107 070c 	add.w	r7, r7, #12
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bc80      	pop	{r7}
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop

08000cbc <LED_Out>:

/*----------------------------------------------------------------------------
  Function that outputs value to LEDs
 *----------------------------------------------------------------------------*/
void LED_Out(unsigned int value) {
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b084      	sub	sp, #16
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < LED_NUM; i++) {
 8000cc4:	f04f 0300 	mov.w	r3, #0
 8000cc8:	60fb      	str	r3, [r7, #12]
 8000cca:	e016      	b.n	8000cfa <LED_Out+0x3e>
    if (value & (1<<i)) {
 8000ccc:	f04f 0201 	mov.w	r2, #1
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd6:	461a      	mov	r2, r3
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	4013      	ands	r3, r2
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d004      	beq.n	8000cea <LED_Out+0x2e>
      LED_On (i);
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f7ff ffb6 	bl	8000c54 <LED_On>
 8000ce8:	e003      	b.n	8000cf2 <LED_Out+0x36>
    } else {
      LED_Off(i);
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	4618      	mov	r0, r3
 8000cee:	f7ff ffcb 	bl	8000c88 <LED_Off>
  Function that outputs value to LEDs
 *----------------------------------------------------------------------------*/
void LED_Out(unsigned int value) {
  int i;

  for (i = 0; i < LED_NUM; i++) {
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	f103 0301 	add.w	r3, r3, #1
 8000cf8:	60fb      	str	r3, [r7, #12]
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	2b03      	cmp	r3, #3
 8000cfe:	dde5      	ble.n	8000ccc <LED_Out+0x10>
      LED_On (i);
    } else {
      LED_Off(i);
    }
  }
}
 8000d00:	f107 0710 	add.w	r7, r7, #16
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}

08000d08 <SystemCoreClockUpdate>:
#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysTick CALIB: TENMS Mask */

/*@} end of group CMSIS_SysTick */

void SystemCoreClockUpdate(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b087      	sub	sp, #28
 8000d0c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000d0e:	f04f 0300 	mov.w	r3, #0
 8000d12:	613b      	str	r3, [r7, #16]
 8000d14:	f04f 0300 	mov.w	r3, #0
 8000d18:	617b      	str	r3, [r7, #20]
 8000d1a:	f04f 0302 	mov.w	r3, #2
 8000d1e:	60fb      	str	r3, [r7, #12]
 8000d20:	f04f 0300 	mov.w	r3, #0
 8000d24:	60bb      	str	r3, [r7, #8]
 8000d26:	f04f 0302 	mov.w	r3, #2
 8000d2a:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000d2c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000d30:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000d34:	689b      	ldr	r3, [r3, #8]
 8000d36:	f003 030c 	and.w	r3, r3, #12
 8000d3a:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000d3c:	693b      	ldr	r3, [r7, #16]
 8000d3e:	2b04      	cmp	r3, #4
 8000d40:	d00d      	beq.n	8000d5e <SystemCoreClockUpdate+0x56>
 8000d42:	2b08      	cmp	r3, #8
 8000d44:	d015      	beq.n	8000d72 <SystemCoreClockUpdate+0x6a>
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d169      	bne.n	8000e1e <SystemCoreClockUpdate+0x116>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000d4a:	f240 2370 	movw	r3, #624	; 0x270
 8000d4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d52:	f44f 5210 	mov.w	r2, #9216	; 0x2400
 8000d56:	f2c0 02f4 	movt	r2, #244	; 0xf4
 8000d5a:	601a      	str	r2, [r3, #0]
      break;
 8000d5c:	e069      	b.n	8000e32 <SystemCoreClockUpdate+0x12a>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000d5e:	f240 2370 	movw	r3, #624	; 0x270
 8000d62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d66:	f647 0240 	movw	r2, #30784	; 0x7840
 8000d6a:	f2c0 127d 	movt	r2, #381	; 0x17d
 8000d6e:	601a      	str	r2, [r3, #0]
      break;
 8000d70:	e05f      	b.n	8000e32 <SystemCoreClockUpdate+0x12a>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000d72:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000d76:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d80:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8000d84:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000d86:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000d8a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000d94:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000d96:	68bb      	ldr	r3, [r7, #8]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d014      	beq.n	8000dc6 <SystemCoreClockUpdate+0xbe>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000d9c:	f647 0340 	movw	r3, #30784	; 0x7840
 8000da0:	f2c0 137d 	movt	r3, #381	; 0x17d
 8000da4:	687a      	ldr	r2, [r7, #4]
 8000da6:	fbb3 f2f2 	udiv	r2, r3, r2
 8000daa:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000dae:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000db2:	6859      	ldr	r1, [r3, #4]
 8000db4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000db8:	400b      	ands	r3, r1
 8000dba:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8000dbe:	fb03 f302 	mul.w	r3, r3, r2
 8000dc2:	617b      	str	r3, [r7, #20]
 8000dc4:	e013      	b.n	8000dee <SystemCoreClockUpdate+0xe6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000dc6:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8000dca:	f2c0 03f4 	movt	r3, #244	; 0xf4
 8000dce:	687a      	ldr	r2, [r7, #4]
 8000dd0:	fbb3 f2f2 	udiv	r2, r3, r2
 8000dd4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000dd8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000ddc:	6859      	ldr	r1, [r3, #4]
 8000dde:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000de2:	400b      	ands	r3, r1
 8000de4:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8000de8:	fb03 f302 	mul.w	r3, r3, r2
 8000dec:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000dee:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000df2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000dfc:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000e00:	f103 0301 	add.w	r3, r3, #1
 8000e04:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000e08:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8000e0a:	697a      	ldr	r2, [r7, #20]
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000e12:	f240 2370 	movw	r3, #624	; 0x270
 8000e16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e1a:	601a      	str	r2, [r3, #0]
      break;
 8000e1c:	e009      	b.n	8000e32 <SystemCoreClockUpdate+0x12a>
    default:
      SystemCoreClock = HSI_VALUE;
 8000e1e:	f240 2370 	movw	r3, #624	; 0x270
 8000e22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e26:	f44f 5210 	mov.w	r2, #9216	; 0x2400
 8000e2a:	f2c0 02f4 	movt	r2, #244	; 0xf4
 8000e2e:	601a      	str	r2, [r3, #0]
      break;
 8000e30:	bf00      	nop
  }
}
 8000e32:	f107 071c 	add.w	r7, r7, #28
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bc80      	pop	{r7}
 8000e3a:	4770      	bx	lr

08000e3c <NVIC_SetPriority>:
 

//__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
static inline void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	4603      	mov	r3, r0
 8000e44:	6039      	str	r1, [r7, #0]
 8000e46:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8000e48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	da10      	bge.n	8000e72 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000e50:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000e54:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000e58:	79fa      	ldrb	r2, [r7, #7]
 8000e5a:	f002 020f 	and.w	r2, r2, #15
 8000e5e:	f1a2 0104 	sub.w	r1, r2, #4
 8000e62:	683a      	ldr	r2, [r7, #0]
 8000e64:	b2d2      	uxtb	r2, r2
 8000e66:	ea4f 1202 	mov.w	r2, r2, lsl #4
 8000e6a:	b2d2      	uxtb	r2, r2
 8000e6c:	185b      	adds	r3, r3, r1
 8000e6e:	761a      	strb	r2, [r3, #24]
 8000e70:	e00d      	b.n	8000e8e <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8000e72:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8000e76:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000e7a:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8000e7e:	683a      	ldr	r2, [r7, #0]
 8000e80:	b2d2      	uxtb	r2, r2
 8000e82:	ea4f 1202 	mov.w	r2, r2, lsl #4
 8000e86:	b2d2      	uxtb	r2, r2
 8000e88:	185b      	adds	r3, r3, r1
 8000e8a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000e8e:	f107 070c 	add.w	r7, r7, #12
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bc80      	pop	{r7}
 8000e96:	4770      	bx	lr

08000e98 <SysTick_Config>:
 
 //__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) - change to gcc 'static inline' convention
static inline uint32_t SysTick_Config(uint32_t ticks)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	f103 32ff 	add.w	r2, r3, #4294967295
 8000ea6:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8000eaa:	429a      	cmp	r2, r3
 8000eac:	d902      	bls.n	8000eb4 <SysTick_Config+0x1c>
 8000eae:	f04f 0301 	mov.w	r3, #1
 8000eb2:	e01d      	b.n	8000ef0 <SysTick_Config+0x58>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8000eb4:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000eb8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000ebc:	687a      	ldr	r2, [r7, #4]
 8000ebe:	f102 32ff 	add.w	r2, r2, #4294967295
 8000ec2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8000ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ec8:	f04f 010f 	mov.w	r1, #15
 8000ecc:	f7ff ffb6 	bl	8000e3c <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8000ed0:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000ed4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000ed8:	f04f 0200 	mov.w	r2, #0
 8000edc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ede:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000ee2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000ee6:	f04f 0207 	mov.w	r2, #7
 8000eea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8000eec:	f04f 0300 	mov.w	r3, #0
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f107 0708 	add.w	r7, r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop

08000efc <SysTick_Handler>:

volatile uint32_t msTicks;                      /* counts 1ms timeTicks       */
/*----------------------------------------------------------------------------
  SysTick_Handler
 *----------------------------------------------------------------------------*/
void SysTick_Handler(void) {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  msTicks++; //need this for Delay()
 8000f00:	f240 2378 	movw	r3, #632	; 0x278
 8000f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	f103 0201 	add.w	r2, r3, #1
 8000f0e:	f240 2378 	movw	r3, #632	; 0x278
 8000f12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f16:	601a      	str	r2, [r3, #0]
	switch_cluster_handler();
 8000f18:	f000 f95c 	bl	80011d4 <switch_cluster_handler>
	seg7_handler();
 8000f1c:	f000 fc3e 	bl	800179c <seg7_handler>
	mode_handler();
 8000f20:	f000 f802 	bl	8000f28 <mode_handler>
}
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop

08000f28 <mode_handler>:


/*----------------------------------------------------------------------------
  mode_handler function
 *----------------------------------------------------------------------------*/
void mode_handler() {
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
	switch(MODE){
 8000f2c:	f240 135c 	movw	r3, #348	; 0x15c
 8000f30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	2b01      	cmp	r3, #1
 8000f38:	d029      	beq.n	8000f8e <mode_handler+0x66>
 8000f3a:	2b02      	cmp	r3, #2
 8000f3c:	d02a      	beq.n	8000f94 <mode_handler+0x6c>
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d12d      	bne.n	8000f9e <mode_handler+0x76>
		case 0: //INIT_MODE
			if ((SWITCHES >> 8)&(0x1L)) { //if SW9 is pressed
 8000f42:	f240 1350 	movw	r3, #336	; 0x150
 8000f46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	ea4f 2323 	mov.w	r3, r3, asr #8
 8000f50:	f003 0301 	and.w	r3, r3, #1
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d007      	beq.n	8000f68 <mode_handler+0x40>
				MODE = FREQ_MODE;
 8000f58:	f240 135c 	movw	r3, #348	; 0x15c
 8000f5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f60:	f04f 0201 	mov.w	r2, #1
 8000f64:	601a      	str	r2, [r3, #0]
			}
			else if ((SWITCHES >> 9)&(0x1L)) { //if SW10 is pressed
				MODE = TEST_MODE;
			}
			break;
 8000f66:	e019      	b.n	8000f9c <mode_handler+0x74>
	switch(MODE){
		case 0: //INIT_MODE
			if ((SWITCHES >> 8)&(0x1L)) { //if SW9 is pressed
				MODE = FREQ_MODE;
			}
			else if ((SWITCHES >> 9)&(0x1L)) { //if SW10 is pressed
 8000f68:	f240 1350 	movw	r3, #336	; 0x150
 8000f6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	ea4f 2363 	mov.w	r3, r3, asr #9
 8000f76:	f003 0301 	and.w	r3, r3, #1
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d00e      	beq.n	8000f9c <mode_handler+0x74>
				MODE = TEST_MODE;
 8000f7e:	f240 135c 	movw	r3, #348	; 0x15c
 8000f82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f86:	f04f 0202 	mov.w	r2, #2
 8000f8a:	601a      	str	r2, [r3, #0]
			}
			break;
 8000f8c:	e006      	b.n	8000f9c <mode_handler+0x74>
		case 1: //FREQ_MODE
			freq_mode_handler();
 8000f8e:	f000 f807 	bl	8000fa0 <freq_mode_handler>
			break;
 8000f92:	e004      	b.n	8000f9e <mode_handler+0x76>
		case 2: //TEST_MODE
			test_mode_handler();
 8000f94:	f000 f896 	bl	80010c4 <test_mode_handler>
			break;
 8000f98:	bf00      	nop
 8000f9a:	e000      	b.n	8000f9e <mode_handler+0x76>
				MODE = FREQ_MODE;
			}
			else if ((SWITCHES >> 9)&(0x1L)) { //if SW10 is pressed
				MODE = TEST_MODE;
			}
			break;
 8000f9c:	bf00      	nop
			break;
		case 2: //TEST_MODE
			test_mode_handler();
			break;
	}
}
 8000f9e:	bd80      	pop	{r7, pc}

08000fa0 <freq_mode_handler>:

/*----------------------------------------------------------------------------
  freq_mode_handler function
 *----------------------------------------------------------------------------*/
void freq_mode_handler() {
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
	display_frequency();
 8000fa4:	f000 f814 	bl	8000fd0 <display_frequency>
	if ((SWITCHES >> 9)&(0x1L)) { //if SW10 is pressed
 8000fa8:	f240 1350 	movw	r3, #336	; 0x150
 8000fac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	ea4f 2363 	mov.w	r3, r3, asr #9
 8000fb6:	f003 0301 	and.w	r3, r3, #1
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d006      	beq.n	8000fcc <freq_mode_handler+0x2c>
		MODE = TEST_MODE;
 8000fbe:	f240 135c 	movw	r3, #348	; 0x15c
 8000fc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fc6:	f04f 0202 	mov.w	r2, #2
 8000fca:	601a      	str	r2, [r3, #0]
	}	
}
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop

08000fd0 <display_frequency>:

/*----------------------------------------------------------------------------
  display_frequency function
 *----------------------------------------------------------------------------*/
void display_frequency(){
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
	//We know the frequency will be inbetween 125 and 8000
	int freq = FREQ_VAL;
 8000fd6:	f240 0330 	movw	r3, #48	; 0x30
 8000fda:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	607b      	str	r3, [r7, #4]
	//DIGIT1
	if (freq > 999) {
 8000fe2:	687a      	ldr	r2, [r7, #4]
 8000fe4:	f240 33e7 	movw	r3, #999	; 0x3e7
 8000fe8:	429a      	cmp	r2, r3
 8000fea:	dd1f      	ble.n	800102c <display_frequency+0x5c>
		SEG7_DIGIT1 = freq / 1000;
 8000fec:	687a      	ldr	r2, [r7, #4]
 8000fee:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 8000ff2:	f2c1 0362 	movt	r3, #4194	; 0x1062
 8000ff6:	fb83 1302 	smull	r1, r3, r3, r2
 8000ffa:	ea4f 11a3 	mov.w	r1, r3, asr #6
 8000ffe:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001002:	1aca      	subs	r2, r1, r3
 8001004:	f240 0314 	movw	r3, #20
 8001008:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800100c:	601a      	str	r2, [r3, #0]
		freq -= 1000*SEG7_DIGIT1;
 800100e:	f240 0314 	movw	r3, #20
 8001012:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	f64f 4318 	movw	r3, #64536	; 0xfc18
 800101c:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8001020:	fb03 f302 	mul.w	r3, r3, r2
 8001024:	687a      	ldr	r2, [r7, #4]
 8001026:	18d3      	adds	r3, r2, r3
 8001028:	607b      	str	r3, [r7, #4]
 800102a:	e006      	b.n	800103a <display_frequency+0x6a>
	}
	else {
		SEG7_DIGIT1 = 10;
 800102c:	f240 0314 	movw	r3, #20
 8001030:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001034:	f04f 020a 	mov.w	r2, #10
 8001038:	601a      	str	r2, [r3, #0]
	}
	//DIGIT2-4
	SEG7_DIGIT2 = freq / 100;
 800103a:	687a      	ldr	r2, [r7, #4]
 800103c:	f248 531f 	movw	r3, #34079	; 0x851f
 8001040:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8001044:	fb83 1302 	smull	r1, r3, r3, r2
 8001048:	ea4f 1163 	mov.w	r1, r3, asr #5
 800104c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001050:	1aca      	subs	r2, r1, r3
 8001052:	f240 0318 	movw	r3, #24
 8001056:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800105a:	601a      	str	r2, [r3, #0]
	freq -= 100*SEG7_DIGIT2;
 800105c:	f240 0318 	movw	r3, #24
 8001060:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f06f 0263 	mvn.w	r2, #99	; 0x63
 800106a:	fb02 f303 	mul.w	r3, r2, r3
 800106e:	687a      	ldr	r2, [r7, #4]
 8001070:	18d3      	adds	r3, r2, r3
 8001072:	607b      	str	r3, [r7, #4]
	SEG7_DIGIT3 = freq / 10;
 8001074:	687a      	ldr	r2, [r7, #4]
 8001076:	f246 6367 	movw	r3, #26215	; 0x6667
 800107a:	f2c6 6366 	movt	r3, #26214	; 0x6666
 800107e:	fb83 1302 	smull	r1, r3, r3, r2
 8001082:	ea4f 01a3 	mov.w	r1, r3, asr #2
 8001086:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800108a:	1aca      	subs	r2, r1, r3
 800108c:	f240 031c 	movw	r3, #28
 8001090:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001094:	601a      	str	r2, [r3, #0]
	freq -= 10*SEG7_DIGIT3;
 8001096:	f240 031c 	movw	r3, #28
 800109a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f06f 0209 	mvn.w	r2, #9
 80010a4:	fb02 f303 	mul.w	r3, r2, r3
 80010a8:	687a      	ldr	r2, [r7, #4]
 80010aa:	18d3      	adds	r3, r2, r3
 80010ac:	607b      	str	r3, [r7, #4]
	SEG7_DIGIT4 = freq;
 80010ae:	f240 0320 	movw	r3, #32
 80010b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010b6:	687a      	ldr	r2, [r7, #4]
 80010b8:	601a      	str	r2, [r3, #0]
}
 80010ba:	f107 070c 	add.w	r7, r7, #12
 80010be:	46bd      	mov	sp, r7
 80010c0:	bc80      	pop	{r7}
 80010c2:	4770      	bx	lr

080010c4 <test_mode_handler>:
/*----------------------------------------------------------------------------
  test_mode_handler function
 *----------------------------------------------------------------------------*/
void test_mode_handler() {
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
  display_intensity();
 80010c8:	f000 f814 	bl	80010f4 <display_intensity>
	if ((SWITCHES >> 8)&(0x1L)) { //if SW9 is pressed
 80010cc:	f240 1350 	movw	r3, #336	; 0x150
 80010d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	ea4f 2323 	mov.w	r3, r3, asr #8
 80010da:	f003 0301 	and.w	r3, r3, #1
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d006      	beq.n	80010f0 <test_mode_handler+0x2c>
		MODE = FREQ_MODE;
 80010e2:	f240 135c 	movw	r3, #348	; 0x15c
 80010e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010ea:	f04f 0201 	mov.w	r2, #1
 80010ee:	601a      	str	r2, [r3, #0]
	}	
}
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop

080010f4 <display_intensity>:

/*----------------------------------------------------------------------------
  display_intensity function
 *----------------------------------------------------------------------------*/
void display_intensity() {
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
	int val = TEST_VAL;
 80010fa:	f240 0334 	movw	r3, #52	; 0x34
 80010fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	607b      	str	r3, [r7, #4]
	//DIGIT1
	SEG7_DIGIT1 = 10; //off
 8001106:	f240 0314 	movw	r3, #20
 800110a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800110e:	f04f 020a 	mov.w	r2, #10
 8001112:	601a      	str	r2, [r3, #0]
	//DIGIT2
	if (val < 0) {
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2b00      	cmp	r3, #0
 8001118:	da0b      	bge.n	8001132 <display_intensity+0x3e>
		SEG7_DIGIT2 = 17; //'-'
 800111a:	f240 0318 	movw	r3, #24
 800111e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001122:	f04f 0211 	mov.w	r2, #17
 8001126:	601a      	str	r2, [r3, #0]
		val *= -1;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	f1c3 0300 	rsb	r3, r3, #0
 800112e:	607b      	str	r3, [r7, #4]
 8001130:	e027      	b.n	8001182 <display_intensity+0x8e>
	}
	else if (val < 100){
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2b63      	cmp	r3, #99	; 0x63
 8001136:	dc07      	bgt.n	8001148 <display_intensity+0x54>
		SEG7_DIGIT2 = 10; //off
 8001138:	f240 0318 	movw	r3, #24
 800113c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001140:	f04f 020a 	mov.w	r2, #10
 8001144:	601a      	str	r2, [r3, #0]
 8001146:	e01c      	b.n	8001182 <display_intensity+0x8e>
	}
	else {
		SEG7_DIGIT2 = val / 100;
 8001148:	687a      	ldr	r2, [r7, #4]
 800114a:	f248 531f 	movw	r3, #34079	; 0x851f
 800114e:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8001152:	fb83 1302 	smull	r1, r3, r3, r2
 8001156:	ea4f 1163 	mov.w	r1, r3, asr #5
 800115a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800115e:	1aca      	subs	r2, r1, r3
 8001160:	f240 0318 	movw	r3, #24
 8001164:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001168:	601a      	str	r2, [r3, #0]
		val -= 100*SEG7_DIGIT2;
 800116a:	f240 0318 	movw	r3, #24
 800116e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8001178:	fb02 f303 	mul.w	r3, r2, r3
 800117c:	687a      	ldr	r2, [r7, #4]
 800117e:	18d3      	adds	r3, r2, r3
 8001180:	607b      	str	r3, [r7, #4]
	}
	//DIGIT3,4
	SEG7_DIGIT3 = val / 10;
 8001182:	687a      	ldr	r2, [r7, #4]
 8001184:	f246 6367 	movw	r3, #26215	; 0x6667
 8001188:	f2c6 6366 	movt	r3, #26214	; 0x6666
 800118c:	fb83 1302 	smull	r1, r3, r3, r2
 8001190:	ea4f 01a3 	mov.w	r1, r3, asr #2
 8001194:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001198:	1aca      	subs	r2, r1, r3
 800119a:	f240 031c 	movw	r3, #28
 800119e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011a2:	601a      	str	r2, [r3, #0]
	val -= 10*SEG7_DIGIT3;
 80011a4:	f240 031c 	movw	r3, #28
 80011a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f06f 0209 	mvn.w	r2, #9
 80011b2:	fb02 f303 	mul.w	r3, r2, r3
 80011b6:	687a      	ldr	r2, [r7, #4]
 80011b8:	18d3      	adds	r3, r2, r3
 80011ba:	607b      	str	r3, [r7, #4]
	SEG7_DIGIT4 = val;
 80011bc:	f240 0320 	movw	r3, #32
 80011c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011c4:	687a      	ldr	r2, [r7, #4]
 80011c6:	601a      	str	r2, [r3, #0]
}
 80011c8:	f107 070c 	add.w	r7, r7, #12
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bc80      	pop	{r7}
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop

080011d4 <switch_cluster_handler>:


/*----------------------------------------------------------------------------
  switch_cluster_handler function
 *----------------------------------------------------------------------------*/
void switch_cluster_handler() {
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
	switch_handler(1);
 80011d8:	f04f 0001 	mov.w	r0, #1
 80011dc:	f000 f81a 	bl	8001214 <switch_handler>
	switch_handler(3);
 80011e0:	f04f 0003 	mov.w	r0, #3
 80011e4:	f000 f816 	bl	8001214 <switch_handler>
	switch_handler(5);
 80011e8:	f04f 0005 	mov.w	r0, #5
 80011ec:	f000 f812 	bl	8001214 <switch_handler>
	switch_handler(7);
 80011f0:	f04f 0007 	mov.w	r0, #7
 80011f4:	f000 f80e 	bl	8001214 <switch_handler>
	switch_handler(9);
 80011f8:	f04f 0009 	mov.w	r0, #9
 80011fc:	f000 f80a 	bl	8001214 <switch_handler>
	switch_handler(11);
 8001200:	f04f 000b 	mov.w	r0, #11
 8001204:	f000 f806 	bl	8001214 <switch_handler>
	switch_handler(13);
 8001208:	f04f 000d 	mov.w	r0, #13
 800120c:	f000 f802 	bl	8001214 <switch_handler>
}
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop

08001214 <switch_handler>:

/*----------------------------------------------------------------------------
  switch_handler function
 *----------------------------------------------------------------------------*/
void switch_handler(int sw_set) {
 8001214:	b480      	push	{r7}
 8001216:	b085      	sub	sp, #20
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
	//initialize (disable) anode lines to prevent flicker in seven segment
	GPIOC->BSRRL |= (1ul << 2); //set DIGIT1 anode (PC2) high
 800121c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001220:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001224:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001228:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800122c:	8b12      	ldrh	r2, [r2, #24]
 800122e:	f042 0204 	orr.w	r2, r2, #4
 8001232:	b292      	uxth	r2, r2
 8001234:	831a      	strh	r2, [r3, #24]
	GPIOA->BSRRL |= (1ul << 1); //set DIGIT2 anode (PA1) high
 8001236:	f04f 0300 	mov.w	r3, #0
 800123a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800123e:	f04f 0200 	mov.w	r2, #0
 8001242:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001246:	8b12      	ldrh	r2, [r2, #24]
 8001248:	f042 0202 	orr.w	r2, r2, #2
 800124c:	b292      	uxth	r2, r2
 800124e:	831a      	strh	r2, [r3, #24]
	GPIOC->BSRRL |= (1ul << 4); //set DIGIT3 anode (PC4) high
 8001250:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001254:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001258:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800125c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001260:	8b12      	ldrh	r2, [r2, #24]
 8001262:	f042 0210 	orr.w	r2, r2, #16
 8001266:	b292      	uxth	r2, r2
 8001268:	831a      	strh	r2, [r3, #24]
	GPIOB->BSRRL |= (1ul << 1); //set DIGIT4 anode (PB1) high
 800126a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800126e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001272:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001276:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800127a:	8b12      	ldrh	r2, [r2, #24]
 800127c:	f042 0202 	orr.w	r2, r2, #2
 8001280:	b292      	uxth	r2, r2
 8001282:	831a      	strh	r2, [r3, #24]
	GPIOC->BSRRL |= (1ul << 5); //set COLON  anode (PC5) high
 8001284:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001288:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800128c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001290:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001294:	8b12      	ldrh	r2, [r2, #24]
 8001296:	f042 0220 	orr.w	r2, r2, #32
 800129a:	b292      	uxth	r2, r2
 800129c:	831a      	strh	r2, [r3, #24]
	GPIOB->BSRRL |= (1ul << 0); //set  AN_G  anode (PB0) high
 800129e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012a2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80012a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80012aa:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80012ae:	8b12      	ldrh	r2, [r2, #24]
 80012b0:	f042 0201 	orr.w	r2, r2, #1
 80012b4:	b292      	uxth	r2, r2
 80012b6:	831a      	strh	r2, [r3, #24]
	GPIOB->BSRRL |= (1ul << 11); //set AN_R   anode (PB11) high	
 80012b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012bc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80012c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80012c4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80012c8:	8b12      	ldrh	r2, [r2, #24]
 80012ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80012ce:	b292      	uxth	r2, r2
 80012d0:	831a      	strh	r2, [r3, #24]
	
	//clock anode driver
	GPIOC->BSRRH |= (1ul << 11); //set AN_CLK (PC11) low
 80012d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80012d6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80012da:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80012de:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80012e2:	8b52      	ldrh	r2, [r2, #26]
 80012e4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80012e8:	b292      	uxth	r2, r2
 80012ea:	835a      	strh	r2, [r3, #26]
	GPIOC->BSRRL |= (1ul << 11); //set AN_CLK (PC11) high
 80012ec:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80012f0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80012f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80012f8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80012fc:	8b12      	ldrh	r2, [r2, #24]
 80012fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001302:	b292      	uxth	r2, r2
 8001304:	831a      	strh	r2, [r3, #24]

	//enable anode driver
	GPIOB->BSRRH |= (1ul << 4); //set AN_EN (PB4) low b/c active low
 8001306:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800130a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800130e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001312:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001316:	8b52      	ldrh	r2, [r2, #26]
 8001318:	f042 0210 	orr.w	r2, r2, #16
 800131c:	b292      	uxth	r2, r2
 800131e:	835a      	strh	r2, [r3, #26]
	
	//initialize all cathode lines
	GPIOB->BSRRL |= (1ul << 5); //set SW_1-2 | CA_D | PB5 high
 8001320:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001324:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001328:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800132c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001330:	8b12      	ldrh	r2, [r2, #24]
 8001332:	f042 0220 	orr.w	r2, r2, #32
 8001336:	b292      	uxth	r2, r2
 8001338:	831a      	strh	r2, [r3, #24]
	GPIOB->BSRRL |= (1ul << 11); //set SW_3-4 | CA_E | PB11 high
 800133a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800133e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001342:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001346:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800134a:	8b12      	ldrh	r2, [r2, #24]
 800134c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001350:	b292      	uxth	r2, r2
 8001352:	831a      	strh	r2, [r3, #24]
	GPIOB->BSRRL |= (1ul << 0); //set SW_5-6 | CA_DP | PB0 high
 8001354:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001358:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800135c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001360:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001364:	8b12      	ldrh	r2, [r2, #24]
 8001366:	f042 0201 	orr.w	r2, r2, #1
 800136a:	b292      	uxth	r2, r2
 800136c:	831a      	strh	r2, [r3, #24]
	GPIOB->BSRRL |= (1ul << 1); //set SW_7-8 | CA_B | PB1 high
 800136e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001372:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001376:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800137a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800137e:	8b12      	ldrh	r2, [r2, #24]
 8001380:	f042 0202 	orr.w	r2, r2, #2
 8001384:	b292      	uxth	r2, r2
 8001386:	831a      	strh	r2, [r3, #24]
	GPIOC->BSRRL |= (1ul << 4); //set SW_9-10 | CA_G | PC4 high
 8001388:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800138c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001390:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001394:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001398:	8b12      	ldrh	r2, [r2, #24]
 800139a:	f042 0210 	orr.w	r2, r2, #16
 800139e:	b292      	uxth	r2, r2
 80013a0:	831a      	strh	r2, [r3, #24]
	GPIOC->BSRRL |= (1ul << 5); //set SW_11-12 | CA_A | PC5 high
 80013a2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80013a6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80013aa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80013ae:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80013b2:	8b12      	ldrh	r2, [r2, #24]
 80013b4:	f042 0220 	orr.w	r2, r2, #32
 80013b8:	b292      	uxth	r2, r2
 80013ba:	831a      	strh	r2, [r3, #24]
	GPIOA->BSRRL |= (1ul << 1); //set SW_13 | CA_C | PA1 high	
 80013bc:	f04f 0300 	mov.w	r3, #0
 80013c0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80013c4:	f04f 0200 	mov.w	r2, #0
 80013c8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80013cc:	8b12      	ldrh	r2, [r2, #24]
 80013ce:	f042 0202 	orr.w	r2, r2, #2
 80013d2:	b292      	uxth	r2, r2
 80013d4:	831a      	strh	r2, [r3, #24]
	
	//set switch pair cathode lines
	switch (sw_set) {
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	f103 33ff 	add.w	r3, r3, #4294967295
 80013dc:	2b0c      	cmp	r3, #12
 80013de:	d87f      	bhi.n	80014e0 <switch_handler+0x2cc>
 80013e0:	a201      	add	r2, pc, #4	; (adr r2, 80013e8 <switch_handler+0x1d4>)
 80013e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013e6:	bf00      	nop
 80013e8:	0800141d 	.word	0x0800141d
 80013ec:	080014e1 	.word	0x080014e1
 80013f0:	08001439 	.word	0x08001439
 80013f4:	080014e1 	.word	0x080014e1
 80013f8:	08001455 	.word	0x08001455
 80013fc:	080014e1 	.word	0x080014e1
 8001400:	08001471 	.word	0x08001471
 8001404:	080014e1 	.word	0x080014e1
 8001408:	0800148d 	.word	0x0800148d
 800140c:	080014e1 	.word	0x080014e1
 8001410:	080014a9 	.word	0x080014a9
 8001414:	080014e1 	.word	0x080014e1
 8001418:	080014c5 	.word	0x080014c5
		case 1: //SW_1-2
			GPIOB->BSRRH |= (1ul << 5); //set SW_1-2 | CA_D | PB5 low
 800141c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001420:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001424:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001428:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800142c:	8b52      	ldrh	r2, [r2, #26]
 800142e:	f042 0220 	orr.w	r2, r2, #32
 8001432:	b292      	uxth	r2, r2
 8001434:	835a      	strh	r2, [r3, #26]
			break;
 8001436:	e053      	b.n	80014e0 <switch_handler+0x2cc>
		case 3: //SW_3-4
			GPIOB->BSRRH |= (1ul << 11); //set SW_3-4 | CA_E | PB11 low
 8001438:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800143c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001440:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001444:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001448:	8b52      	ldrh	r2, [r2, #26]
 800144a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800144e:	b292      	uxth	r2, r2
 8001450:	835a      	strh	r2, [r3, #26]
			break;
 8001452:	e045      	b.n	80014e0 <switch_handler+0x2cc>
		case 5: //SW_5-6
			GPIOB->BSRRH |= (1ul << 0); //set SW_5-6 | CA_DP | PB0 low
 8001454:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001458:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800145c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001460:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001464:	8b52      	ldrh	r2, [r2, #26]
 8001466:	f042 0201 	orr.w	r2, r2, #1
 800146a:	b292      	uxth	r2, r2
 800146c:	835a      	strh	r2, [r3, #26]
			break;
 800146e:	e037      	b.n	80014e0 <switch_handler+0x2cc>
		case 7: //SW_7-8
			GPIOB->BSRRH |= (1ul << 1); //set SW_7-8 | CA_B | PB1 low
 8001470:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001474:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001478:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800147c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001480:	8b52      	ldrh	r2, [r2, #26]
 8001482:	f042 0202 	orr.w	r2, r2, #2
 8001486:	b292      	uxth	r2, r2
 8001488:	835a      	strh	r2, [r3, #26]
			break;
 800148a:	e029      	b.n	80014e0 <switch_handler+0x2cc>
		case 9: //SW_9-10
			GPIOC->BSRRH |= (1ul << 4); //set SW_9-10 | CA_G | PC4 low
 800148c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001490:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001494:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001498:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800149c:	8b52      	ldrh	r2, [r2, #26]
 800149e:	f042 0210 	orr.w	r2, r2, #16
 80014a2:	b292      	uxth	r2, r2
 80014a4:	835a      	strh	r2, [r3, #26]
			break;
 80014a6:	e01b      	b.n	80014e0 <switch_handler+0x2cc>
		case 11: //SW_11-12
			GPIOC->BSRRH |= (1ul << 5); //set SW_11-12 | CA_A | PC5 low
 80014a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80014ac:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80014b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80014b4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80014b8:	8b52      	ldrh	r2, [r2, #26]
 80014ba:	f042 0220 	orr.w	r2, r2, #32
 80014be:	b292      	uxth	r2, r2
 80014c0:	835a      	strh	r2, [r3, #26]
			break;
 80014c2:	e00d      	b.n	80014e0 <switch_handler+0x2cc>
		case 13: //SW_13
			GPIOA->BSRRH |= (1ul << 1); //set SW_13 | CA_C | PA1 low	
 80014c4:	f04f 0300 	mov.w	r3, #0
 80014c8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80014cc:	f04f 0200 	mov.w	r2, #0
 80014d0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80014d4:	8b52      	ldrh	r2, [r2, #26]
 80014d6:	f042 0202 	orr.w	r2, r2, #2
 80014da:	b292      	uxth	r2, r2
 80014dc:	835a      	strh	r2, [r3, #26]
			break;
 80014de:	bf00      	nop
	}
	
	//clock cathode driver
	GPIOD->BSRRH |= (1ul << 2); //set CA_CLK | PD2 low
 80014e0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80014e4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80014e8:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 80014ec:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80014f0:	8b52      	ldrh	r2, [r2, #26]
 80014f2:	f042 0204 	orr.w	r2, r2, #4
 80014f6:	b292      	uxth	r2, r2
 80014f8:	835a      	strh	r2, [r3, #26]
	GPIOD->BSRRL |= (1ul << 2); //set CA_CLK | PD2 high
 80014fa:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80014fe:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001502:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8001506:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800150a:	8b12      	ldrh	r2, [r2, #24]
 800150c:	f042 0204 	orr.w	r2, r2, #4
 8001510:	b292      	uxth	r2, r2
 8001512:	831a      	strh	r2, [r3, #24]
	
	//enable cathode driver
	GPIOC->BSRRH |= (1ul << 1); //set CA_EN (PC1) low b/c active low
 8001514:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001518:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800151c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001520:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001524:	8b52      	ldrh	r2, [r2, #26]
 8001526:	f042 0202 	orr.w	r2, r2, #2
 800152a:	b292      	uxth	r2, r2
 800152c:	835a      	strh	r2, [r3, #26]
	
	//read switch lines (0: not-pressed, 1: pressed)
	int val=0xDEAD;
 800152e:	f64d 63ad 	movw	r3, #57005	; 0xdead
 8001532:	60fb      	str	r3, [r7, #12]
	val = (~(((GPIOA->IDR) & (1ul<<15))>>15)) & 1ul; //SW_ODD | PA15
 8001534:	f04f 0300 	mov.w	r3, #0
 8001538:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800153c:	691b      	ldr	r3, [r3, #16]
 800153e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001542:	2b00      	cmp	r3, #0
 8001544:	bf14      	ite	ne
 8001546:	2300      	movne	r3, #0
 8001548:	2301      	moveq	r3, #1
 800154a:	b2db      	uxtb	r3, r3
 800154c:	60fb      	str	r3, [r7, #12]
	SWITCHES &= ~(1ul<<(sw_set-1)); //clear bit
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	f103 33ff 	add.w	r3, r3, #4294967295
 8001554:	f04f 0201 	mov.w	r2, #1
 8001558:	fa02 f303 	lsl.w	r3, r2, r3
 800155c:	ea6f 0203 	mvn.w	r2, r3
 8001560:	f240 1350 	movw	r3, #336	; 0x150
 8001564:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4013      	ands	r3, r2
 800156c:	461a      	mov	r2, r3
 800156e:	f240 1350 	movw	r3, #336	; 0x150
 8001572:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001576:	601a      	str	r2, [r3, #0]
	SWITCHES |= val<<(sw_set-1); //set bit
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	f103 33ff 	add.w	r3, r3, #4294967295
 800157e:	68fa      	ldr	r2, [r7, #12]
 8001580:	fa02 f203 	lsl.w	r2, r2, r3
 8001584:	f240 1350 	movw	r3, #336	; 0x150
 8001588:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	431a      	orrs	r2, r3
 8001590:	f240 1350 	movw	r3, #336	; 0x150
 8001594:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001598:	601a      	str	r2, [r3, #0]
	
	val = (~(((GPIOC->IDR) & (1ul<<8))>>8)) & 1ul; //SW_EVEN | PC8
 800159a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800159e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80015a2:	691b      	ldr	r3, [r3, #16]
 80015a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	bf14      	ite	ne
 80015ac:	2300      	movne	r3, #0
 80015ae:	2301      	moveq	r3, #1
 80015b0:	b2db      	uxtb	r3, r3
 80015b2:	60fb      	str	r3, [r7, #12]
	SWITCHES &= ~(1ul<<(sw_set)); //clear bit
 80015b4:	f04f 0201 	mov.w	r2, #1
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	fa02 f303 	lsl.w	r3, r2, r3
 80015be:	ea6f 0203 	mvn.w	r2, r3
 80015c2:	f240 1350 	movw	r3, #336	; 0x150
 80015c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4013      	ands	r3, r2
 80015ce:	461a      	mov	r2, r3
 80015d0:	f240 1350 	movw	r3, #336	; 0x150
 80015d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015d8:	601a      	str	r2, [r3, #0]
	SWITCHES |= val<<(sw_set); //set bit
 80015da:	68fa      	ldr	r2, [r7, #12]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	fa02 f203 	lsl.w	r2, r2, r3
 80015e2:	f240 1350 	movw	r3, #336	; 0x150
 80015e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	431a      	orrs	r2, r3
 80015ee:	f240 1350 	movw	r3, #336	; 0x150
 80015f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015f6:	601a      	str	r2, [r3, #0]
	
	int sw=0xBAD;
 80015f8:	f640 33ad 	movw	r3, #2989	; 0xbad
 80015fc:	60bb      	str	r3, [r7, #8]
	sw=SWITCHES;
 80015fe:	f240 1350 	movw	r3, #336	; 0x150
 8001602:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	60bb      	str	r3, [r7, #8]
	
	
}
 800160a:	f107 0714 	add.w	r7, r7, #20
 800160e:	46bd      	mov	sp, r7
 8001610:	bc80      	pop	{r7}
 8001612:	4770      	bx	lr

08001614 <Delay>:


/*----------------------------------------------------------------------------
  delays number of tick Systicks (happens every 1 ms)
 *----------------------------------------------------------------------------*/
void Delay (uint32_t dlyTicks) {                                              
 8001614:	b480      	push	{r7}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  uint32_t curTicks;

//!!temporary -- replaced delay mediated by SysTick_Handeler() with software delay
//  curTicks = msTicks;
//  while ((msTicks - curTicks) < dlyTicks);
  curTicks = 0x12345;
 800161c:	f242 3345 	movw	r3, #9029	; 0x2345
 8001620:	f2c0 0301 	movt	r3, #1
 8001624:	60fb      	str	r3, [r7, #12]
  while(curTicks-- > 0);
 8001626:	bf00      	nop
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	2b00      	cmp	r3, #0
 800162c:	bf0c      	ite	eq
 800162e:	2300      	moveq	r3, #0
 8001630:	2301      	movne	r3, #1
 8001632:	b2db      	uxtb	r3, r3
 8001634:	68fa      	ldr	r2, [r7, #12]
 8001636:	f102 32ff 	add.w	r2, r2, #4294967295
 800163a:	60fa      	str	r2, [r7, #12]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d1f3      	bne.n	8001628 <Delay+0x14>
  return;
 8001640:	bf00      	nop
}
 8001642:	f107 0714 	add.w	r7, r7, #20
 8001646:	46bd      	mov	sp, r7
 8001648:	bc80      	pop	{r7}
 800164a:	4770      	bx	lr

0800164c <BTN_Init>:


/*----------------------------------------------------------------------------
  Function that initializes Button pins
 *----------------------------------------------------------------------------*/
void BTN_Init(void) {
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0

  RCC->AHB1ENR  |= ((1UL <<  0) );              /* Enable GPIOA clock         */
 8001650:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001654:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001658:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800165c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001660:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001662:	f042 0201 	orr.w	r2, r2, #1
 8001666:	631a      	str	r2, [r3, #48]	; 0x30

  GPIOA->MODER    &= ~((3UL << 2*0)  );         /* PA.0 is input              */
 8001668:	f04f 0300 	mov.w	r3, #0
 800166c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001670:	f04f 0200 	mov.w	r2, #0
 8001674:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001678:	6812      	ldr	r2, [r2, #0]
 800167a:	f022 0203 	bic.w	r2, r2, #3
 800167e:	601a      	str	r2, [r3, #0]
  GPIOA->OSPEEDR  &= ~((3UL << 2*0)  );         /* PA.0 is 50MHz Fast Speed   */
 8001680:	f04f 0300 	mov.w	r3, #0
 8001684:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001688:	f04f 0200 	mov.w	r2, #0
 800168c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001690:	6892      	ldr	r2, [r2, #8]
 8001692:	f022 0203 	bic.w	r2, r2, #3
 8001696:	609a      	str	r2, [r3, #8]
  GPIOA->OSPEEDR  |=  ((2UL << 2*0)  ); 
 8001698:	f04f 0300 	mov.w	r3, #0
 800169c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80016a0:	f04f 0200 	mov.w	r2, #0
 80016a4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80016a8:	6892      	ldr	r2, [r2, #8]
 80016aa:	f042 0202 	orr.w	r2, r2, #2
 80016ae:	609a      	str	r2, [r3, #8]
  GPIOA->PUPDR    &= ~((3UL << 2*0)  );         /* PA.0 is no Pull up         */
 80016b0:	f04f 0300 	mov.w	r3, #0
 80016b4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80016b8:	f04f 0200 	mov.w	r2, #0
 80016bc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80016c0:	68d2      	ldr	r2, [r2, #12]
 80016c2:	f022 0203 	bic.w	r2, r2, #3
 80016c6:	60da      	str	r2, [r3, #12]
}
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bc80      	pop	{r7}
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop

080016d0 <BTN_Get>:

/*----------------------------------------------------------------------------
  Function that read Button pins
 *----------------------------------------------------------------------------*/
uint32_t BTN_Get(void) {
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0

 return (GPIOA->IDR & (1UL << 0));
 80016d4:	f04f 0300 	mov.w	r3, #0
 80016d8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80016dc:	691b      	ldr	r3, [r3, #16]
 80016de:	f003 0301 	and.w	r3, r3, #1
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bc80      	pop	{r7}
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop

080016ec <sub_uchar_from_quad_example>:
/*----------------------------------------------------------------------------
  sub_uchar_from_quad_asm function & function wrapper
 *----------------------------------------------------------------------------*/
void sub_uchar_from_quad_asm(int *quad_dest_addr, int *quad_base_addr, char uchar_addr); 

void sub_uchar_from_quad_example() {
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b08a      	sub	sp, #40	; 0x28
 80016f0:	af00      	add	r7, sp, #0
	unsigned int quad_dest[4];
  
  unsigned int quad_base[4] = {0x0, 0x0, 0x0, 0x4}; 	//test 1 - basic case
 80016f2:	f04f 0300 	mov.w	r3, #0
 80016f6:	607b      	str	r3, [r7, #4]
 80016f8:	f04f 0300 	mov.w	r3, #0
 80016fc:	60bb      	str	r3, [r7, #8]
 80016fe:	f04f 0300 	mov.w	r3, #0
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	f04f 0304 	mov.w	r3, #4
 8001708:	613b      	str	r3, [r7, #16]
	unsigned char uchar = 0x1;
 800170a:	f04f 0301 	mov.w	r3, #1
 800170e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  sub_uchar_from_quad_asm(quad_dest, quad_base, uchar); 
 8001712:	f107 0114 	add.w	r1, r7, #20
 8001716:	f107 0204 	add.w	r2, r7, #4
 800171a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800171e:	4608      	mov	r0, r1
 8001720:	4611      	mov	r1, r2
 8001722:	461a      	mov	r2, r3
 8001724:	f7fe fd11 	bl	800014a <sub_uchar_from_quad_asm>

	quad_base[0] = 0x0; //test 2 - propogation case
 8001728:	f04f 0300 	mov.w	r3, #0
 800172c:	607b      	str	r3, [r7, #4]
	quad_base[1] = 0x0;
 800172e:	f04f 0300 	mov.w	r3, #0
 8001732:	60bb      	str	r3, [r7, #8]
	quad_base[2] = 0x3;
 8001734:	f04f 0303 	mov.w	r3, #3
 8001738:	60fb      	str	r3, [r7, #12]
	quad_base[3] = 0x10;
 800173a:	f04f 0310 	mov.w	r3, #16
 800173e:	613b      	str	r3, [r7, #16]
	uchar = 0x20;
 8001740:	f04f 0320 	mov.w	r3, #32
 8001744:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  sub_uchar_from_quad_asm(quad_dest, quad_base, uchar); 
 8001748:	f107 0114 	add.w	r1, r7, #20
 800174c:	f107 0204 	add.w	r2, r7, #4
 8001750:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001754:	4608      	mov	r0, r1
 8001756:	4611      	mov	r1, r2
 8001758:	461a      	mov	r2, r3
 800175a:	f7fe fcf6 	bl	800014a <sub_uchar_from_quad_asm>

	quad_base[0] = 0x80000000; //test 3 - overflow case
 800175e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001762:	607b      	str	r3, [r7, #4]
	quad_base[1] = 0x0;
 8001764:	f04f 0300 	mov.w	r3, #0
 8001768:	60bb      	str	r3, [r7, #8]
	quad_base[2] = 0x0;
 800176a:	f04f 0300 	mov.w	r3, #0
 800176e:	60fb      	str	r3, [r7, #12]
	quad_base[3] = 0x0;
 8001770:	f04f 0300 	mov.w	r3, #0
 8001774:	613b      	str	r3, [r7, #16]
	uchar = 0x01;
 8001776:	f04f 0301 	mov.w	r3, #1
 800177a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  sub_uchar_from_quad_asm(quad_dest, quad_base, uchar);
 800177e:	f107 0114 	add.w	r1, r7, #20
 8001782:	f107 0204 	add.w	r2, r7, #4
 8001786:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800178a:	4608      	mov	r0, r1
 800178c:	4611      	mov	r1, r2
 800178e:	461a      	mov	r2, r3
 8001790:	f7fe fcdb 	bl	800014a <sub_uchar_from_quad_asm>
}
 8001794:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}

0800179c <seg7_handler>:
int atoi(char* num_char);

/*----------------------------------------------------------------------------
  seg7_handler function - called from systick
 *----------------------------------------------------------------------------*/
int seg7_handler() {
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
	switch (SEG7_COUNTER) {
 80017a0:	f240 0310 	movw	r3, #16
 80017a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f103 33ff 	add.w	r3, r3, #4294967295
 80017ae:	2b04      	cmp	r3, #4
 80017b0:	d87f      	bhi.n	80018b2 <seg7_handler+0x116>
 80017b2:	a201      	add	r2, pc, #4	; (adr r2, 80017b8 <seg7_handler+0x1c>)
 80017b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017b8:	080017cd 	.word	0x080017cd
 80017bc:	080017fb 	.word	0x080017fb
 80017c0:	08001829 	.word	0x08001829
 80017c4:	08001857 	.word	0x08001857
 80017c8:	08001885 	.word	0x08001885
		case 1:
			seg7_update(1, SEG7_DIGIT1);
 80017cc:	f240 0314 	movw	r3, #20
 80017d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f04f 0001 	mov.w	r0, #1
 80017da:	4619      	mov	r1, r3
 80017dc:	f000 f874 	bl	80018c8 <seg7_update>
			SEG7_COUNTER++;
 80017e0:	f240 0310 	movw	r3, #16
 80017e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f103 0201 	add.w	r2, r3, #1
 80017ee:	f240 0310 	movw	r3, #16
 80017f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017f6:	601a      	str	r2, [r3, #0]
			break;
 80017f8:	e063      	b.n	80018c2 <seg7_handler+0x126>
		case 2:
			seg7_update(2, SEG7_DIGIT2);
 80017fa:	f240 0318 	movw	r3, #24
 80017fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f04f 0002 	mov.w	r0, #2
 8001808:	4619      	mov	r1, r3
 800180a:	f000 f85d 	bl	80018c8 <seg7_update>
			SEG7_COUNTER++;
 800180e:	f240 0310 	movw	r3, #16
 8001812:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f103 0201 	add.w	r2, r3, #1
 800181c:	f240 0310 	movw	r3, #16
 8001820:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001824:	601a      	str	r2, [r3, #0]
			break;
 8001826:	e04c      	b.n	80018c2 <seg7_handler+0x126>
		case 3:
			seg7_update(3, SEG7_DIGIT3);
 8001828:	f240 031c 	movw	r3, #28
 800182c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f04f 0003 	mov.w	r0, #3
 8001836:	4619      	mov	r1, r3
 8001838:	f000 f846 	bl	80018c8 <seg7_update>
			SEG7_COUNTER++;
 800183c:	f240 0310 	movw	r3, #16
 8001840:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f103 0201 	add.w	r2, r3, #1
 800184a:	f240 0310 	movw	r3, #16
 800184e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001852:	601a      	str	r2, [r3, #0]
			break;
 8001854:	e035      	b.n	80018c2 <seg7_handler+0x126>
		case 4:
			seg7_update(4, SEG7_DIGIT4);
 8001856:	f240 0320 	movw	r3, #32
 800185a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f04f 0004 	mov.w	r0, #4
 8001864:	4619      	mov	r1, r3
 8001866:	f000 f82f 	bl	80018c8 <seg7_update>
		  SEG7_COUNTER++;
 800186a:	f240 0310 	movw	r3, #16
 800186e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f103 0201 	add.w	r2, r3, #1
 8001878:	f240 0310 	movw	r3, #16
 800187c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001880:	601a      	str	r2, [r3, #0]
			break;
 8001882:	e01e      	b.n	80018c2 <seg7_handler+0x126>
		case 5:
			seg7_update(5, SEG7_COLON_DEGREE);
 8001884:	f240 0324 	movw	r3, #36	; 0x24
 8001888:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f04f 0005 	mov.w	r0, #5
 8001892:	4619      	mov	r1, r3
 8001894:	f000 f818 	bl	80018c8 <seg7_update>
		  SEG7_COUNTER++;
 8001898:	f240 0310 	movw	r3, #16
 800189c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f103 0201 	add.w	r2, r3, #1
 80018a6:	f240 0310 	movw	r3, #16
 80018aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018ae:	601a      	str	r2, [r3, #0]
			break;
 80018b0:	e007      	b.n	80018c2 <seg7_handler+0x126>
		default:
			SEG7_COUNTER = 1;
 80018b2:	f240 0310 	movw	r3, #16
 80018b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018ba:	f04f 0201 	mov.w	r2, #1
 80018be:	601a      	str	r2, [r3, #0]
			break;
 80018c0:	bf00      	nop
	}
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop

080018c8 <seg7_update>:

/*----------------------------------------------------------------------------
  seg7_update function - updates a single seg7 digit to write passed value
 *----------------------------------------------------------------------------*/
int seg7_update(int digit, int val) {
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
 80018d0:	6039      	str	r1, [r7, #0]
	//disable cathode driver
	GPIOC->BSRRL |= (1ul << 1); //set CA_EN (PC1) high b/c active low
 80018d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80018d6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80018da:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80018de:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80018e2:	8b12      	ldrh	r2, [r2, #24]
 80018e4:	f042 0202 	orr.w	r2, r2, #2
 80018e8:	b292      	uxth	r2, r2
 80018ea:	831a      	strh	r2, [r3, #24]
	
	//set cathode lines
	switch(val) {
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	2b11      	cmp	r3, #17
 80018f0:	f200 8792 	bhi.w	8002818 <seg7_update+0xf50>
 80018f4:	a201      	add	r2, pc, #4	; (adr r2, 80018fc <seg7_update+0x34>)
 80018f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018fa:	bf00      	nop
 80018fc:	08001945 	.word	0x08001945
 8001900:	08001a19 	.word	0x08001a19
 8001904:	08001aed 	.word	0x08001aed
 8001908:	08001bc1 	.word	0x08001bc1
 800190c:	08001c95 	.word	0x08001c95
 8001910:	08001d69 	.word	0x08001d69
 8001914:	08001e3d 	.word	0x08001e3d
 8001918:	08001f11 	.word	0x08001f11
 800191c:	08001fe5 	.word	0x08001fe5
 8001920:	080020b7 	.word	0x080020b7
 8001924:	08002189 	.word	0x08002189
 8001928:	0800225b 	.word	0x0800225b
 800192c:	0800232d 	.word	0x0800232d
 8001930:	080023ff 	.word	0x080023ff
 8001934:	080024d1 	.word	0x080024d1
 8001938:	080025a3 	.word	0x080025a3
 800193c:	08002675 	.word	0x08002675
 8001940:	08002747 	.word	0x08002747
		case 0: //'0'
			GPIOC->BSRRH |= (1ul << 5); //set  CA_A (PC5) low
 8001944:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001948:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800194c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001950:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001954:	8b52      	ldrh	r2, [r2, #26]
 8001956:	f042 0220 	orr.w	r2, r2, #32
 800195a:	b292      	uxth	r2, r2
 800195c:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 1); //set  CA_B (PB1) low
 800195e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001962:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001966:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800196a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800196e:	8b52      	ldrh	r2, [r2, #26]
 8001970:	f042 0202 	orr.w	r2, r2, #2
 8001974:	b292      	uxth	r2, r2
 8001976:	835a      	strh	r2, [r3, #26]
			GPIOA->BSRRH |= (1ul << 1); //set  CA_C (PA1) low
 8001978:	f04f 0300 	mov.w	r3, #0
 800197c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001980:	f04f 0200 	mov.w	r2, #0
 8001984:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001988:	8b52      	ldrh	r2, [r2, #26]
 800198a:	f042 0202 	orr.w	r2, r2, #2
 800198e:	b292      	uxth	r2, r2
 8001990:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 5); //set  CA_D (PB5) low
 8001992:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001996:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800199a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800199e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80019a2:	8b52      	ldrh	r2, [r2, #26]
 80019a4:	f042 0220 	orr.w	r2, r2, #32
 80019a8:	b292      	uxth	r2, r2
 80019aa:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 11); //set  CA_E (PB11) low
 80019ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019b0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80019b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80019b8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80019bc:	8b52      	ldrh	r2, [r2, #26]
 80019be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80019c2:	b292      	uxth	r2, r2
 80019c4:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRH |= (1ul << 2); //set  CA_F (PC2) low
 80019c6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80019ca:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80019ce:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80019d2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80019d6:	8b52      	ldrh	r2, [r2, #26]
 80019d8:	f042 0204 	orr.w	r2, r2, #4
 80019dc:	b292      	uxth	r2, r2
 80019de:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRL |= (1ul << 4); //set  CA_G (PC4) high
 80019e0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80019e4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80019e8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80019ec:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80019f0:	8b12      	ldrh	r2, [r2, #24]
 80019f2:	f042 0210 	orr.w	r2, r2, #16
 80019f6:	b292      	uxth	r2, r2
 80019f8:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 80019fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019fe:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a02:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a06:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001a0a:	8b12      	ldrh	r2, [r2, #24]
 8001a0c:	f042 0201 	orr.w	r2, r2, #1
 8001a10:	b292      	uxth	r2, r2
 8001a12:	831a      	strh	r2, [r3, #24]
			break;
 8001a14:	f000 bf00 	b.w	8002818 <seg7_update+0xf50>
		case 1: //'1'
			GPIOC->BSRRL |= (1ul << 5); //set  CA_A (PC5) high
 8001a18:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001a1c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a20:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001a24:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001a28:	8b12      	ldrh	r2, [r2, #24]
 8001a2a:	f042 0220 	orr.w	r2, r2, #32
 8001a2e:	b292      	uxth	r2, r2
 8001a30:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRH |= (1ul << 1); //set  CA_B (PB1) low
 8001a32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a36:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a3a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a3e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001a42:	8b52      	ldrh	r2, [r2, #26]
 8001a44:	f042 0202 	orr.w	r2, r2, #2
 8001a48:	b292      	uxth	r2, r2
 8001a4a:	835a      	strh	r2, [r3, #26]
			GPIOA->BSRRH |= (1ul << 1); //set  CA_C (PA1) low
 8001a4c:	f04f 0300 	mov.w	r3, #0
 8001a50:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a54:	f04f 0200 	mov.w	r2, #0
 8001a58:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001a5c:	8b52      	ldrh	r2, [r2, #26]
 8001a5e:	f042 0202 	orr.w	r2, r2, #2
 8001a62:	b292      	uxth	r2, r2
 8001a64:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 5); //set  CA_D (PB5) high
 8001a66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a6a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a6e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a72:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001a76:	8b12      	ldrh	r2, [r2, #24]
 8001a78:	f042 0220 	orr.w	r2, r2, #32
 8001a7c:	b292      	uxth	r2, r2
 8001a7e:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set  CA_E (PB11) high
 8001a80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a84:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a88:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a8c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001a90:	8b12      	ldrh	r2, [r2, #24]
 8001a92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001a96:	b292      	uxth	r2, r2
 8001a98:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 2); //set  CA_F (PC2) high
 8001a9a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001a9e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001aa2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001aa6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001aaa:	8b12      	ldrh	r2, [r2, #24]
 8001aac:	f042 0204 	orr.w	r2, r2, #4
 8001ab0:	b292      	uxth	r2, r2
 8001ab2:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 4); //set  CA_G (PC4) high
 8001ab4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001ab8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001abc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001ac0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001ac4:	8b12      	ldrh	r2, [r2, #24]
 8001ac6:	f042 0210 	orr.w	r2, r2, #16
 8001aca:	b292      	uxth	r2, r2
 8001acc:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 8001ace:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ad2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ad6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ada:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001ade:	8b12      	ldrh	r2, [r2, #24]
 8001ae0:	f042 0201 	orr.w	r2, r2, #1
 8001ae4:	b292      	uxth	r2, r2
 8001ae6:	831a      	strh	r2, [r3, #24]
			break;
 8001ae8:	f000 be96 	b.w	8002818 <seg7_update+0xf50>
		case 2: //'2'
			GPIOC->BSRRH |= (1ul << 5); //set  CA_A (PC5) low
 8001aec:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001af0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001af4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001af8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001afc:	8b52      	ldrh	r2, [r2, #26]
 8001afe:	f042 0220 	orr.w	r2, r2, #32
 8001b02:	b292      	uxth	r2, r2
 8001b04:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 1); //set  CA_B (PB1) low
 8001b06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b0a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b0e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b12:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001b16:	8b52      	ldrh	r2, [r2, #26]
 8001b18:	f042 0202 	orr.w	r2, r2, #2
 8001b1c:	b292      	uxth	r2, r2
 8001b1e:	835a      	strh	r2, [r3, #26]
			GPIOA->BSRRL |= (1ul << 1); //set  CA_C (PA1) high
 8001b20:	f04f 0300 	mov.w	r3, #0
 8001b24:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b28:	f04f 0200 	mov.w	r2, #0
 8001b2c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001b30:	8b12      	ldrh	r2, [r2, #24]
 8001b32:	f042 0202 	orr.w	r2, r2, #2
 8001b36:	b292      	uxth	r2, r2
 8001b38:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRH |= (1ul << 5); //set  CA_D (PB5) low
 8001b3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b3e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b42:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b46:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001b4a:	8b52      	ldrh	r2, [r2, #26]
 8001b4c:	f042 0220 	orr.w	r2, r2, #32
 8001b50:	b292      	uxth	r2, r2
 8001b52:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 11); //set  CA_E (PB11) low
 8001b54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b58:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b5c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b60:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001b64:	8b52      	ldrh	r2, [r2, #26]
 8001b66:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001b6a:	b292      	uxth	r2, r2
 8001b6c:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRL |= (1ul << 2); //set  CA_F (PC2) high
 8001b6e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001b72:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b76:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001b7a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001b7e:	8b12      	ldrh	r2, [r2, #24]
 8001b80:	f042 0204 	orr.w	r2, r2, #4
 8001b84:	b292      	uxth	r2, r2
 8001b86:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRH |= (1ul << 4); //set  CA_G (PC4) low
 8001b88:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001b8c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b90:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001b94:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001b98:	8b52      	ldrh	r2, [r2, #26]
 8001b9a:	f042 0210 	orr.w	r2, r2, #16
 8001b9e:	b292      	uxth	r2, r2
 8001ba0:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 8001ba2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ba6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001baa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001bae:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001bb2:	8b12      	ldrh	r2, [r2, #24]
 8001bb4:	f042 0201 	orr.w	r2, r2, #1
 8001bb8:	b292      	uxth	r2, r2
 8001bba:	831a      	strh	r2, [r3, #24]
			break;
 8001bbc:	f000 be2c 	b.w	8002818 <seg7_update+0xf50>
		case 3: //'3'
			GPIOC->BSRRH |= (1ul << 5); //set  CA_A (PC5) low
 8001bc0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001bc4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001bc8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001bcc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001bd0:	8b52      	ldrh	r2, [r2, #26]
 8001bd2:	f042 0220 	orr.w	r2, r2, #32
 8001bd6:	b292      	uxth	r2, r2
 8001bd8:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 1); //set  CA_B (PB1) low
 8001bda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001bde:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001be2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001be6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001bea:	8b52      	ldrh	r2, [r2, #26]
 8001bec:	f042 0202 	orr.w	r2, r2, #2
 8001bf0:	b292      	uxth	r2, r2
 8001bf2:	835a      	strh	r2, [r3, #26]
			GPIOA->BSRRH |= (1ul << 1); //set  CA_C (PA1) low
 8001bf4:	f04f 0300 	mov.w	r3, #0
 8001bf8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001bfc:	f04f 0200 	mov.w	r2, #0
 8001c00:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001c04:	8b52      	ldrh	r2, [r2, #26]
 8001c06:	f042 0202 	orr.w	r2, r2, #2
 8001c0a:	b292      	uxth	r2, r2
 8001c0c:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 5); //set  CA_D (PB5) low
 8001c0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c12:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c16:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c1a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001c1e:	8b52      	ldrh	r2, [r2, #26]
 8001c20:	f042 0220 	orr.w	r2, r2, #32
 8001c24:	b292      	uxth	r2, r2
 8001c26:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 11); //set  CA_E (PB11) high
 8001c28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c2c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c30:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c34:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001c38:	8b12      	ldrh	r2, [r2, #24]
 8001c3a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001c3e:	b292      	uxth	r2, r2
 8001c40:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 2); //set  CA_F (PC2) high
 8001c42:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001c46:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c4a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001c4e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001c52:	8b12      	ldrh	r2, [r2, #24]
 8001c54:	f042 0204 	orr.w	r2, r2, #4
 8001c58:	b292      	uxth	r2, r2
 8001c5a:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRH |= (1ul << 4); //set  CA_G (PC4) low
 8001c5c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001c60:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c64:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001c68:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001c6c:	8b52      	ldrh	r2, [r2, #26]
 8001c6e:	f042 0210 	orr.w	r2, r2, #16
 8001c72:	b292      	uxth	r2, r2
 8001c74:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 8001c76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c7a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c7e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c82:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001c86:	8b12      	ldrh	r2, [r2, #24]
 8001c88:	f042 0201 	orr.w	r2, r2, #1
 8001c8c:	b292      	uxth	r2, r2
 8001c8e:	831a      	strh	r2, [r3, #24]
			break;
 8001c90:	f000 bdc2 	b.w	8002818 <seg7_update+0xf50>
		case 4: //'4'
			GPIOC->BSRRL |= (1ul << 5); //set  CA_A (PC5) high
 8001c94:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001c98:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c9c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001ca0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001ca4:	8b12      	ldrh	r2, [r2, #24]
 8001ca6:	f042 0220 	orr.w	r2, r2, #32
 8001caa:	b292      	uxth	r2, r2
 8001cac:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRH |= (1ul << 1); //set  CA_B (PB1) low
 8001cae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001cb2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001cb6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001cba:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001cbe:	8b52      	ldrh	r2, [r2, #26]
 8001cc0:	f042 0202 	orr.w	r2, r2, #2
 8001cc4:	b292      	uxth	r2, r2
 8001cc6:	835a      	strh	r2, [r3, #26]
			GPIOA->BSRRH |= (1ul << 1); //set  CA_C (PA1) low
 8001cc8:	f04f 0300 	mov.w	r3, #0
 8001ccc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001cd0:	f04f 0200 	mov.w	r2, #0
 8001cd4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001cd8:	8b52      	ldrh	r2, [r2, #26]
 8001cda:	f042 0202 	orr.w	r2, r2, #2
 8001cde:	b292      	uxth	r2, r2
 8001ce0:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 5); //set  CA_D (PB5) high
 8001ce2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ce6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001cea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001cee:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001cf2:	8b12      	ldrh	r2, [r2, #24]
 8001cf4:	f042 0220 	orr.w	r2, r2, #32
 8001cf8:	b292      	uxth	r2, r2
 8001cfa:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set  CA_E (PB11) high
 8001cfc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d00:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d04:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d08:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001d0c:	8b12      	ldrh	r2, [r2, #24]
 8001d0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001d12:	b292      	uxth	r2, r2
 8001d14:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRH |= (1ul << 2); //set  CA_F (PC2) low
 8001d16:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d1a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d1e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d22:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001d26:	8b52      	ldrh	r2, [r2, #26]
 8001d28:	f042 0204 	orr.w	r2, r2, #4
 8001d2c:	b292      	uxth	r2, r2
 8001d2e:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRH |= (1ul << 4); //set  CA_G (PC4) low
 8001d30:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d34:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d38:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d3c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001d40:	8b52      	ldrh	r2, [r2, #26]
 8001d42:	f042 0210 	orr.w	r2, r2, #16
 8001d46:	b292      	uxth	r2, r2
 8001d48:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 8001d4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d4e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d52:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d56:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001d5a:	8b12      	ldrh	r2, [r2, #24]
 8001d5c:	f042 0201 	orr.w	r2, r2, #1
 8001d60:	b292      	uxth	r2, r2
 8001d62:	831a      	strh	r2, [r3, #24]
			break;	
 8001d64:	f000 bd58 	b.w	8002818 <seg7_update+0xf50>
		case 5: //'5'
			GPIOC->BSRRH |= (1ul << 5); //set  CA_A (PC5) low
 8001d68:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d6c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d70:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d74:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001d78:	8b52      	ldrh	r2, [r2, #26]
 8001d7a:	f042 0220 	orr.w	r2, r2, #32
 8001d7e:	b292      	uxth	r2, r2
 8001d80:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 1); //set  CA_B (PB1) high
 8001d82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d86:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d8a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d8e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001d92:	8b12      	ldrh	r2, [r2, #24]
 8001d94:	f042 0202 	orr.w	r2, r2, #2
 8001d98:	b292      	uxth	r2, r2
 8001d9a:	831a      	strh	r2, [r3, #24]
			GPIOA->BSRRH |= (1ul << 1); //set  CA_C (PA1) low
 8001d9c:	f04f 0300 	mov.w	r3, #0
 8001da0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001da4:	f04f 0200 	mov.w	r2, #0
 8001da8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001dac:	8b52      	ldrh	r2, [r2, #26]
 8001dae:	f042 0202 	orr.w	r2, r2, #2
 8001db2:	b292      	uxth	r2, r2
 8001db4:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 5); //set  CA_D (PB5) low
 8001db6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001dba:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001dbe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001dc2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001dc6:	8b52      	ldrh	r2, [r2, #26]
 8001dc8:	f042 0220 	orr.w	r2, r2, #32
 8001dcc:	b292      	uxth	r2, r2
 8001dce:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 11); //set  CA_E (PB11) high
 8001dd0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001dd4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001dd8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ddc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001de0:	8b12      	ldrh	r2, [r2, #24]
 8001de2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001de6:	b292      	uxth	r2, r2
 8001de8:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRH |= (1ul << 2); //set  CA_F (PC2) low
 8001dea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001dee:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001df2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001df6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001dfa:	8b52      	ldrh	r2, [r2, #26]
 8001dfc:	f042 0204 	orr.w	r2, r2, #4
 8001e00:	b292      	uxth	r2, r2
 8001e02:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRH |= (1ul << 4); //set  CA_G (PC4) low
 8001e04:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001e08:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e0c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e10:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001e14:	8b52      	ldrh	r2, [r2, #26]
 8001e16:	f042 0210 	orr.w	r2, r2, #16
 8001e1a:	b292      	uxth	r2, r2
 8001e1c:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 8001e1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e22:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e26:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e2a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001e2e:	8b12      	ldrh	r2, [r2, #24]
 8001e30:	f042 0201 	orr.w	r2, r2, #1
 8001e34:	b292      	uxth	r2, r2
 8001e36:	831a      	strh	r2, [r3, #24]
			break;
 8001e38:	f000 bcee 	b.w	8002818 <seg7_update+0xf50>
		case 6: //'6'
			GPIOC->BSRRH |= (1ul << 5); //set  CA_A (PC5) low
 8001e3c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001e40:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e44:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e48:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001e4c:	8b52      	ldrh	r2, [r2, #26]
 8001e4e:	f042 0220 	orr.w	r2, r2, #32
 8001e52:	b292      	uxth	r2, r2
 8001e54:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 1); //set  CA_B (PB1) high
 8001e56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e5a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e5e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e62:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001e66:	8b12      	ldrh	r2, [r2, #24]
 8001e68:	f042 0202 	orr.w	r2, r2, #2
 8001e6c:	b292      	uxth	r2, r2
 8001e6e:	831a      	strh	r2, [r3, #24]
			GPIOA->BSRRH |= (1ul << 1); //set  CA_C (PA1) low
 8001e70:	f04f 0300 	mov.w	r3, #0
 8001e74:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e78:	f04f 0200 	mov.w	r2, #0
 8001e7c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001e80:	8b52      	ldrh	r2, [r2, #26]
 8001e82:	f042 0202 	orr.w	r2, r2, #2
 8001e86:	b292      	uxth	r2, r2
 8001e88:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 5); //set  CA_D (PB5) low
 8001e8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e8e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e92:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e96:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001e9a:	8b52      	ldrh	r2, [r2, #26]
 8001e9c:	f042 0220 	orr.w	r2, r2, #32
 8001ea0:	b292      	uxth	r2, r2
 8001ea2:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 11); //set  CA_E (PB11) low
 8001ea4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ea8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001eac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001eb0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001eb4:	8b52      	ldrh	r2, [r2, #26]
 8001eb6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001eba:	b292      	uxth	r2, r2
 8001ebc:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRH |= (1ul << 2); //set  CA_F (PC2) low
 8001ebe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001ec2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ec6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001eca:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001ece:	8b52      	ldrh	r2, [r2, #26]
 8001ed0:	f042 0204 	orr.w	r2, r2, #4
 8001ed4:	b292      	uxth	r2, r2
 8001ed6:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRH |= (1ul << 4); //set  CA_G (PC4) low
 8001ed8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001edc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ee0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001ee4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001ee8:	8b52      	ldrh	r2, [r2, #26]
 8001eea:	f042 0210 	orr.w	r2, r2, #16
 8001eee:	b292      	uxth	r2, r2
 8001ef0:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 8001ef2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ef6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001efa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001efe:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001f02:	8b12      	ldrh	r2, [r2, #24]
 8001f04:	f042 0201 	orr.w	r2, r2, #1
 8001f08:	b292      	uxth	r2, r2
 8001f0a:	831a      	strh	r2, [r3, #24]
			break;
 8001f0c:	f000 bc84 	b.w	8002818 <seg7_update+0xf50>
		case 7: //'7'
			GPIOC->BSRRH |= (1ul << 5); //set  CA_A (PC5) low
 8001f10:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001f14:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f18:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001f1c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001f20:	8b52      	ldrh	r2, [r2, #26]
 8001f22:	f042 0220 	orr.w	r2, r2, #32
 8001f26:	b292      	uxth	r2, r2
 8001f28:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 1); //set  CA_B (PB1) low
 8001f2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f2e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f32:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f36:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001f3a:	8b52      	ldrh	r2, [r2, #26]
 8001f3c:	f042 0202 	orr.w	r2, r2, #2
 8001f40:	b292      	uxth	r2, r2
 8001f42:	835a      	strh	r2, [r3, #26]
			GPIOA->BSRRH |= (1ul << 1); //set  CA_C (PA1) low
 8001f44:	f04f 0300 	mov.w	r3, #0
 8001f48:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f4c:	f04f 0200 	mov.w	r2, #0
 8001f50:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001f54:	8b52      	ldrh	r2, [r2, #26]
 8001f56:	f042 0202 	orr.w	r2, r2, #2
 8001f5a:	b292      	uxth	r2, r2
 8001f5c:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 5); //set  CA_D (PB5) high
 8001f5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f62:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f66:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f6a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001f6e:	8b12      	ldrh	r2, [r2, #24]
 8001f70:	f042 0220 	orr.w	r2, r2, #32
 8001f74:	b292      	uxth	r2, r2
 8001f76:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set  CA_E (PB11) high
 8001f78:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f7c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f80:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f84:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001f88:	8b12      	ldrh	r2, [r2, #24]
 8001f8a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001f8e:	b292      	uxth	r2, r2
 8001f90:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRH |= (1ul << 2); //set  CA_F (PC2) low
 8001f92:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001f96:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f9a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001f9e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001fa2:	8b52      	ldrh	r2, [r2, #26]
 8001fa4:	f042 0204 	orr.w	r2, r2, #4
 8001fa8:	b292      	uxth	r2, r2
 8001faa:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRL |= (1ul << 4); //set  CA_G (PC4) high
 8001fac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001fb0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001fb4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001fb8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001fbc:	8b12      	ldrh	r2, [r2, #24]
 8001fbe:	f042 0210 	orr.w	r2, r2, #16
 8001fc2:	b292      	uxth	r2, r2
 8001fc4:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 8001fc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001fca:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001fce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fd2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001fd6:	8b12      	ldrh	r2, [r2, #24]
 8001fd8:	f042 0201 	orr.w	r2, r2, #1
 8001fdc:	b292      	uxth	r2, r2
 8001fde:	831a      	strh	r2, [r3, #24]
			break;
 8001fe0:	f000 bc1a 	b.w	8002818 <seg7_update+0xf50>
		case 8: //'8'
			GPIOC->BSRRH |= (1ul << 5); //set  CA_A (PC5) low
 8001fe4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001fe8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001fec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001ff0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001ff4:	8b52      	ldrh	r2, [r2, #26]
 8001ff6:	f042 0220 	orr.w	r2, r2, #32
 8001ffa:	b292      	uxth	r2, r2
 8001ffc:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 1); //set  CA_B (PB1) low
 8001ffe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002002:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002006:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800200a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800200e:	8b52      	ldrh	r2, [r2, #26]
 8002010:	f042 0202 	orr.w	r2, r2, #2
 8002014:	b292      	uxth	r2, r2
 8002016:	835a      	strh	r2, [r3, #26]
			GPIOA->BSRRH |= (1ul << 1); //set  CA_C (PA1) low
 8002018:	f04f 0300 	mov.w	r3, #0
 800201c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002020:	f04f 0200 	mov.w	r2, #0
 8002024:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002028:	8b52      	ldrh	r2, [r2, #26]
 800202a:	f042 0202 	orr.w	r2, r2, #2
 800202e:	b292      	uxth	r2, r2
 8002030:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 5); //set  CA_D (PB5) low
 8002032:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002036:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800203a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800203e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002042:	8b52      	ldrh	r2, [r2, #26]
 8002044:	f042 0220 	orr.w	r2, r2, #32
 8002048:	b292      	uxth	r2, r2
 800204a:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 11); //set  CA_E (PB11) low
 800204c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002050:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002054:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002058:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800205c:	8b52      	ldrh	r2, [r2, #26]
 800205e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002062:	b292      	uxth	r2, r2
 8002064:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRH |= (1ul << 2); //set  CA_F (PC2) low
 8002066:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800206a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800206e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002072:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002076:	8b52      	ldrh	r2, [r2, #26]
 8002078:	f042 0204 	orr.w	r2, r2, #4
 800207c:	b292      	uxth	r2, r2
 800207e:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRH |= (1ul << 4); //set  CA_G (PC4) low
 8002080:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002084:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002088:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800208c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002090:	8b52      	ldrh	r2, [r2, #26]
 8002092:	f042 0210 	orr.w	r2, r2, #16
 8002096:	b292      	uxth	r2, r2
 8002098:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 800209a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800209e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80020a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020a6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80020aa:	8b12      	ldrh	r2, [r2, #24]
 80020ac:	f042 0201 	orr.w	r2, r2, #1
 80020b0:	b292      	uxth	r2, r2
 80020b2:	831a      	strh	r2, [r3, #24]
			break;	
 80020b4:	e3b0      	b.n	8002818 <seg7_update+0xf50>
		case 9: //'9'
			GPIOC->BSRRH |= (1ul << 5); //set  CA_A (PC5) low
 80020b6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80020ba:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80020be:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80020c2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80020c6:	8b52      	ldrh	r2, [r2, #26]
 80020c8:	f042 0220 	orr.w	r2, r2, #32
 80020cc:	b292      	uxth	r2, r2
 80020ce:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 1); //set  CA_B (PB1) low
 80020d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80020d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020dc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80020e0:	8b52      	ldrh	r2, [r2, #26]
 80020e2:	f042 0202 	orr.w	r2, r2, #2
 80020e6:	b292      	uxth	r2, r2
 80020e8:	835a      	strh	r2, [r3, #26]
			GPIOA->BSRRH |= (1ul << 1); //set  CA_C (PA1) low
 80020ea:	f04f 0300 	mov.w	r3, #0
 80020ee:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80020f2:	f04f 0200 	mov.w	r2, #0
 80020f6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80020fa:	8b52      	ldrh	r2, [r2, #26]
 80020fc:	f042 0202 	orr.w	r2, r2, #2
 8002100:	b292      	uxth	r2, r2
 8002102:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 5); //set  CA_D (PB5) high
 8002104:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002108:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800210c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002110:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002114:	8b12      	ldrh	r2, [r2, #24]
 8002116:	f042 0220 	orr.w	r2, r2, #32
 800211a:	b292      	uxth	r2, r2
 800211c:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set  CA_E (PB11) high
 800211e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002122:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002126:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800212a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800212e:	8b12      	ldrh	r2, [r2, #24]
 8002130:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002134:	b292      	uxth	r2, r2
 8002136:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRH |= (1ul << 2); //set  CA_F (PC2) low
 8002138:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800213c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002140:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002144:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002148:	8b52      	ldrh	r2, [r2, #26]
 800214a:	f042 0204 	orr.w	r2, r2, #4
 800214e:	b292      	uxth	r2, r2
 8002150:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRH |= (1ul << 4); //set  CA_G (PC4) low
 8002152:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002156:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800215a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800215e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002162:	8b52      	ldrh	r2, [r2, #26]
 8002164:	f042 0210 	orr.w	r2, r2, #16
 8002168:	b292      	uxth	r2, r2
 800216a:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 800216c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002170:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002174:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002178:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800217c:	8b12      	ldrh	r2, [r2, #24]
 800217e:	f042 0201 	orr.w	r2, r2, #1
 8002182:	b292      	uxth	r2, r2
 8002184:	831a      	strh	r2, [r3, #24]
			break;
 8002186:	e347      	b.n	8002818 <seg7_update+0xf50>
		case 10: //OFF
			GPIOC->BSRRL |= (1ul << 5); //set  CA_A (PC5) high
 8002188:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800218c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002190:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002194:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002198:	8b12      	ldrh	r2, [r2, #24]
 800219a:	f042 0220 	orr.w	r2, r2, #32
 800219e:	b292      	uxth	r2, r2
 80021a0:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 1); //set  CA_B (PB1) high
 80021a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021a6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80021aa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021ae:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80021b2:	8b12      	ldrh	r2, [r2, #24]
 80021b4:	f042 0202 	orr.w	r2, r2, #2
 80021b8:	b292      	uxth	r2, r2
 80021ba:	831a      	strh	r2, [r3, #24]
			GPIOA->BSRRL |= (1ul << 1); //set  CA_C (PA1) high
 80021bc:	f04f 0300 	mov.w	r3, #0
 80021c0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80021c4:	f04f 0200 	mov.w	r2, #0
 80021c8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80021cc:	8b12      	ldrh	r2, [r2, #24]
 80021ce:	f042 0202 	orr.w	r2, r2, #2
 80021d2:	b292      	uxth	r2, r2
 80021d4:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 5); //set  CA_D (PB5) high
 80021d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021da:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80021de:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021e2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80021e6:	8b12      	ldrh	r2, [r2, #24]
 80021e8:	f042 0220 	orr.w	r2, r2, #32
 80021ec:	b292      	uxth	r2, r2
 80021ee:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set  CA_E (PB11) high
 80021f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021f4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80021f8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021fc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002200:	8b12      	ldrh	r2, [r2, #24]
 8002202:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002206:	b292      	uxth	r2, r2
 8002208:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 2); //set  CA_F (PC2) high
 800220a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800220e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002212:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002216:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800221a:	8b12      	ldrh	r2, [r2, #24]
 800221c:	f042 0204 	orr.w	r2, r2, #4
 8002220:	b292      	uxth	r2, r2
 8002222:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 4); //set  CA_G (PC4) high
 8002224:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002228:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800222c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002230:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002234:	8b12      	ldrh	r2, [r2, #24]
 8002236:	f042 0210 	orr.w	r2, r2, #16
 800223a:	b292      	uxth	r2, r2
 800223c:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 800223e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002242:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002246:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800224a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800224e:	8b12      	ldrh	r2, [r2, #24]
 8002250:	f042 0201 	orr.w	r2, r2, #1
 8002254:	b292      	uxth	r2, r2
 8002256:	831a      	strh	r2, [r3, #24]
			break;	
 8002258:	e2de      	b.n	8002818 <seg7_update+0xf50>
		case 11: //':'
			GPIOC->BSRRH |= (1ul << 5); //set  CA_A (PC5) low
 800225a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800225e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002262:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002266:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800226a:	8b52      	ldrh	r2, [r2, #26]
 800226c:	f042 0220 	orr.w	r2, r2, #32
 8002270:	b292      	uxth	r2, r2
 8002272:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 1); //set  CA_B (PB1) low
 8002274:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002278:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800227c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002280:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002284:	8b52      	ldrh	r2, [r2, #26]
 8002286:	f042 0202 	orr.w	r2, r2, #2
 800228a:	b292      	uxth	r2, r2
 800228c:	835a      	strh	r2, [r3, #26]
			GPIOA->BSRRL |= (1ul << 1); //set  CA_C (PA1) high
 800228e:	f04f 0300 	mov.w	r3, #0
 8002292:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002296:	f04f 0200 	mov.w	r2, #0
 800229a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800229e:	8b12      	ldrh	r2, [r2, #24]
 80022a0:	f042 0202 	orr.w	r2, r2, #2
 80022a4:	b292      	uxth	r2, r2
 80022a6:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 5); //set  CA_D (PB5) high
 80022a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80022ac:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80022b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022b4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80022b8:	8b12      	ldrh	r2, [r2, #24]
 80022ba:	f042 0220 	orr.w	r2, r2, #32
 80022be:	b292      	uxth	r2, r2
 80022c0:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set  CA_E (PB11) high
 80022c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80022c6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80022ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022ce:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80022d2:	8b12      	ldrh	r2, [r2, #24]
 80022d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80022d8:	b292      	uxth	r2, r2
 80022da:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 2); //set  CA_F (PC2) high
 80022dc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80022e0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80022e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80022e8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80022ec:	8b12      	ldrh	r2, [r2, #24]
 80022ee:	f042 0204 	orr.w	r2, r2, #4
 80022f2:	b292      	uxth	r2, r2
 80022f4:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 4); //set  CA_G (PC4) high
 80022f6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80022fa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80022fe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002302:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002306:	8b12      	ldrh	r2, [r2, #24]
 8002308:	f042 0210 	orr.w	r2, r2, #16
 800230c:	b292      	uxth	r2, r2
 800230e:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 8002310:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002314:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002318:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800231c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002320:	8b12      	ldrh	r2, [r2, #24]
 8002322:	f042 0201 	orr.w	r2, r2, #1
 8002326:	b292      	uxth	r2, r2
 8002328:	831a      	strh	r2, [r3, #24]
			break;	
 800232a:	e275      	b.n	8002818 <seg7_update+0xf50>
		case 12: //'<degree>'
			GPIOC->BSRRL |= (1ul << 5); //set  CA_A (PC5) high
 800232c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002330:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002334:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002338:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800233c:	8b12      	ldrh	r2, [r2, #24]
 800233e:	f042 0220 	orr.w	r2, r2, #32
 8002342:	b292      	uxth	r2, r2
 8002344:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 1); //set  CA_B (PB1) high
 8002346:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800234a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800234e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002352:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002356:	8b12      	ldrh	r2, [r2, #24]
 8002358:	f042 0202 	orr.w	r2, r2, #2
 800235c:	b292      	uxth	r2, r2
 800235e:	831a      	strh	r2, [r3, #24]
			GPIOA->BSRRH |= (1ul << 1); //set  CA_C (PA1) low
 8002360:	f04f 0300 	mov.w	r3, #0
 8002364:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002368:	f04f 0200 	mov.w	r2, #0
 800236c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002370:	8b52      	ldrh	r2, [r2, #26]
 8002372:	f042 0202 	orr.w	r2, r2, #2
 8002376:	b292      	uxth	r2, r2
 8002378:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 5); //set  CA_D (PB5) high
 800237a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800237e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002382:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002386:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800238a:	8b12      	ldrh	r2, [r2, #24]
 800238c:	f042 0220 	orr.w	r2, r2, #32
 8002390:	b292      	uxth	r2, r2
 8002392:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set  CA_E (PB11) high
 8002394:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002398:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800239c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023a0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80023a4:	8b12      	ldrh	r2, [r2, #24]
 80023a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80023aa:	b292      	uxth	r2, r2
 80023ac:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 2); //set  CA_F (PC2) high
 80023ae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80023b2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80023b6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80023ba:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80023be:	8b12      	ldrh	r2, [r2, #24]
 80023c0:	f042 0204 	orr.w	r2, r2, #4
 80023c4:	b292      	uxth	r2, r2
 80023c6:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 4); //set  CA_G (PC4) high
 80023c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80023cc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80023d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80023d4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80023d8:	8b12      	ldrh	r2, [r2, #24]
 80023da:	f042 0210 	orr.w	r2, r2, #16
 80023de:	b292      	uxth	r2, r2
 80023e0:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 80023e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80023e6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80023ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023ee:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80023f2:	8b12      	ldrh	r2, [r2, #24]
 80023f4:	f042 0201 	orr.w	r2, r2, #1
 80023f8:	b292      	uxth	r2, r2
 80023fa:	831a      	strh	r2, [r3, #24]
			break;	
 80023fc:	e20c      	b.n	8002818 <seg7_update+0xf50>
		case 13: //'<colon> and <degree>'
			GPIOC->BSRRH |= (1ul << 5); //set  CA_A (PC5) low
 80023fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002402:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002406:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800240a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800240e:	8b52      	ldrh	r2, [r2, #26]
 8002410:	f042 0220 	orr.w	r2, r2, #32
 8002414:	b292      	uxth	r2, r2
 8002416:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 1); //set  CA_B (PB1) low
 8002418:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800241c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002420:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002424:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002428:	8b52      	ldrh	r2, [r2, #26]
 800242a:	f042 0202 	orr.w	r2, r2, #2
 800242e:	b292      	uxth	r2, r2
 8002430:	835a      	strh	r2, [r3, #26]
			GPIOA->BSRRH |= (1ul << 1); //set  CA_C (PA1) low
 8002432:	f04f 0300 	mov.w	r3, #0
 8002436:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800243a:	f04f 0200 	mov.w	r2, #0
 800243e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002442:	8b52      	ldrh	r2, [r2, #26]
 8002444:	f042 0202 	orr.w	r2, r2, #2
 8002448:	b292      	uxth	r2, r2
 800244a:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 5); //set  CA_D (PB5) high
 800244c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002450:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002454:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002458:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800245c:	8b12      	ldrh	r2, [r2, #24]
 800245e:	f042 0220 	orr.w	r2, r2, #32
 8002462:	b292      	uxth	r2, r2
 8002464:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set  CA_E (PB11) high
 8002466:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800246a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800246e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002472:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002476:	8b12      	ldrh	r2, [r2, #24]
 8002478:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800247c:	b292      	uxth	r2, r2
 800247e:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 2); //set  CA_F (PC2) high
 8002480:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002484:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002488:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800248c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002490:	8b12      	ldrh	r2, [r2, #24]
 8002492:	f042 0204 	orr.w	r2, r2, #4
 8002496:	b292      	uxth	r2, r2
 8002498:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 4); //set  CA_G (PC4) high
 800249a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800249e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80024a2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80024a6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80024aa:	8b12      	ldrh	r2, [r2, #24]
 80024ac:	f042 0210 	orr.w	r2, r2, #16
 80024b0:	b292      	uxth	r2, r2
 80024b2:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 80024b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024b8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80024bc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024c0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80024c4:	8b12      	ldrh	r2, [r2, #24]
 80024c6:	f042 0201 	orr.w	r2, r2, #1
 80024ca:	b292      	uxth	r2, r2
 80024cc:	831a      	strh	r2, [r3, #24]
			break;		
 80024ce:	e1a3      	b.n	8002818 <seg7_update+0xf50>
		case 14: //'E'
			GPIOC->BSRRH |= (1ul << 5); //set  CA_A (PC5) low
 80024d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80024d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80024d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80024dc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80024e0:	8b52      	ldrh	r2, [r2, #26]
 80024e2:	f042 0220 	orr.w	r2, r2, #32
 80024e6:	b292      	uxth	r2, r2
 80024e8:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 1); //set  CA_B (PB1) high
 80024ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024ee:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80024f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024f6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80024fa:	8b12      	ldrh	r2, [r2, #24]
 80024fc:	f042 0202 	orr.w	r2, r2, #2
 8002500:	b292      	uxth	r2, r2
 8002502:	831a      	strh	r2, [r3, #24]
			GPIOA->BSRRL |= (1ul << 1); //set  CA_C (PA1) high
 8002504:	f04f 0300 	mov.w	r3, #0
 8002508:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800250c:	f04f 0200 	mov.w	r2, #0
 8002510:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002514:	8b12      	ldrh	r2, [r2, #24]
 8002516:	f042 0202 	orr.w	r2, r2, #2
 800251a:	b292      	uxth	r2, r2
 800251c:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRH |= (1ul << 5); //set  CA_D (PB5) low
 800251e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002522:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002526:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800252a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800252e:	8b52      	ldrh	r2, [r2, #26]
 8002530:	f042 0220 	orr.w	r2, r2, #32
 8002534:	b292      	uxth	r2, r2
 8002536:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 11); //set  CA_E (PB11) low
 8002538:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800253c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002540:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002544:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002548:	8b52      	ldrh	r2, [r2, #26]
 800254a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800254e:	b292      	uxth	r2, r2
 8002550:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRH |= (1ul << 2); //set  CA_F (PC2) low
 8002552:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002556:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800255a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800255e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002562:	8b52      	ldrh	r2, [r2, #26]
 8002564:	f042 0204 	orr.w	r2, r2, #4
 8002568:	b292      	uxth	r2, r2
 800256a:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRH |= (1ul << 4); //set  CA_G (PC4) low
 800256c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002570:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002574:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002578:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800257c:	8b52      	ldrh	r2, [r2, #26]
 800257e:	f042 0210 	orr.w	r2, r2, #16
 8002582:	b292      	uxth	r2, r2
 8002584:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 8002586:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800258a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800258e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002592:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002596:	8b12      	ldrh	r2, [r2, #24]
 8002598:	f042 0201 	orr.w	r2, r2, #1
 800259c:	b292      	uxth	r2, r2
 800259e:	831a      	strh	r2, [r3, #24]
			break;		
 80025a0:	e13a      	b.n	8002818 <seg7_update+0xf50>
		case 15: //'h'
			GPIOC->BSRRL |= (1ul << 5); //set  CA_A (PC5) high
 80025a2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80025a6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80025aa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80025ae:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80025b2:	8b12      	ldrh	r2, [r2, #24]
 80025b4:	f042 0220 	orr.w	r2, r2, #32
 80025b8:	b292      	uxth	r2, r2
 80025ba:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 1); //set  CA_B (PB1) high
 80025bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80025c0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80025c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025c8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80025cc:	8b12      	ldrh	r2, [r2, #24]
 80025ce:	f042 0202 	orr.w	r2, r2, #2
 80025d2:	b292      	uxth	r2, r2
 80025d4:	831a      	strh	r2, [r3, #24]
			GPIOA->BSRRH |= (1ul << 1); //set  CA_C (PA1) low
 80025d6:	f04f 0300 	mov.w	r3, #0
 80025da:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80025de:	f04f 0200 	mov.w	r2, #0
 80025e2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80025e6:	8b52      	ldrh	r2, [r2, #26]
 80025e8:	f042 0202 	orr.w	r2, r2, #2
 80025ec:	b292      	uxth	r2, r2
 80025ee:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 5); //set  CA_D (PB5) high
 80025f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80025f4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80025f8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025fc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002600:	8b12      	ldrh	r2, [r2, #24]
 8002602:	f042 0220 	orr.w	r2, r2, #32
 8002606:	b292      	uxth	r2, r2
 8002608:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRH |= (1ul << 11); //set  CA_E (PB11) low
 800260a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800260e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002612:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002616:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800261a:	8b52      	ldrh	r2, [r2, #26]
 800261c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002620:	b292      	uxth	r2, r2
 8002622:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRH |= (1ul << 2); //set  CA_F (PC2) low
 8002624:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002628:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800262c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002630:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002634:	8b52      	ldrh	r2, [r2, #26]
 8002636:	f042 0204 	orr.w	r2, r2, #4
 800263a:	b292      	uxth	r2, r2
 800263c:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRH |= (1ul << 4); //set  CA_G (PC4) low
 800263e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002642:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002646:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800264a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800264e:	8b52      	ldrh	r2, [r2, #26]
 8002650:	f042 0210 	orr.w	r2, r2, #16
 8002654:	b292      	uxth	r2, r2
 8002656:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 8002658:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800265c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002660:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002664:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002668:	8b12      	ldrh	r2, [r2, #24]
 800266a:	f042 0201 	orr.w	r2, r2, #1
 800266e:	b292      	uxth	r2, r2
 8002670:	831a      	strh	r2, [r3, #24]
			break;		
 8002672:	e0d1      	b.n	8002818 <seg7_update+0xf50>
		case 16: //'m'
			GPIOC->BSRRL |= (1ul << 5); //set  CA_A (PC5) high
 8002674:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002678:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800267c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002680:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002684:	8b12      	ldrh	r2, [r2, #24]
 8002686:	f042 0220 	orr.w	r2, r2, #32
 800268a:	b292      	uxth	r2, r2
 800268c:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 1); //set  CA_B (PB1) high
 800268e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002692:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002696:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800269a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800269e:	8b12      	ldrh	r2, [r2, #24]
 80026a0:	f042 0202 	orr.w	r2, r2, #2
 80026a4:	b292      	uxth	r2, r2
 80026a6:	831a      	strh	r2, [r3, #24]
			GPIOA->BSRRH |= (1ul << 1); //set  CA_C (PA1) low
 80026a8:	f04f 0300 	mov.w	r3, #0
 80026ac:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80026b0:	f04f 0200 	mov.w	r2, #0
 80026b4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80026b8:	8b52      	ldrh	r2, [r2, #26]
 80026ba:	f042 0202 	orr.w	r2, r2, #2
 80026be:	b292      	uxth	r2, r2
 80026c0:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 5); //set  CA_D (PB5) high
 80026c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026c6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80026ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026ce:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80026d2:	8b12      	ldrh	r2, [r2, #24]
 80026d4:	f042 0220 	orr.w	r2, r2, #32
 80026d8:	b292      	uxth	r2, r2
 80026da:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRH |= (1ul << 11); //set  CA_E (PB11) low
 80026dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026e0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80026e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026e8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80026ec:	8b52      	ldrh	r2, [r2, #26]
 80026ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80026f2:	b292      	uxth	r2, r2
 80026f4:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRL |= (1ul << 2); //set  CA_F (PC2) high
 80026f6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80026fa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80026fe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002702:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002706:	8b12      	ldrh	r2, [r2, #24]
 8002708:	f042 0204 	orr.w	r2, r2, #4
 800270c:	b292      	uxth	r2, r2
 800270e:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRH |= (1ul << 4); //set  CA_G (PC4) low
 8002710:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002714:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002718:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800271c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002720:	8b52      	ldrh	r2, [r2, #26]
 8002722:	f042 0210 	orr.w	r2, r2, #16
 8002726:	b292      	uxth	r2, r2
 8002728:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 800272a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800272e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002732:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002736:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800273a:	8b12      	ldrh	r2, [r2, #24]
 800273c:	f042 0201 	orr.w	r2, r2, #1
 8002740:	b292      	uxth	r2, r2
 8002742:	831a      	strh	r2, [r3, #24]
			break;	
 8002744:	e068      	b.n	8002818 <seg7_update+0xf50>
		case 17: //'-'
			GPIOC->BSRRL |= (1ul << 5); //set  CA_A (PC5) high
 8002746:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800274a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800274e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002752:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002756:	8b12      	ldrh	r2, [r2, #24]
 8002758:	f042 0220 	orr.w	r2, r2, #32
 800275c:	b292      	uxth	r2, r2
 800275e:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 1); //set  CA_B (PB1) high
 8002760:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002764:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002768:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800276c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002770:	8b12      	ldrh	r2, [r2, #24]
 8002772:	f042 0202 	orr.w	r2, r2, #2
 8002776:	b292      	uxth	r2, r2
 8002778:	831a      	strh	r2, [r3, #24]
			GPIOA->BSRRL |= (1ul << 1); //set  CA_C (PA1) high
 800277a:	f04f 0300 	mov.w	r3, #0
 800277e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002782:	f04f 0200 	mov.w	r2, #0
 8002786:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800278a:	8b12      	ldrh	r2, [r2, #24]
 800278c:	f042 0202 	orr.w	r2, r2, #2
 8002790:	b292      	uxth	r2, r2
 8002792:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 5); //set  CA_D (PB5) high
 8002794:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002798:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800279c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027a0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80027a4:	8b12      	ldrh	r2, [r2, #24]
 80027a6:	f042 0220 	orr.w	r2, r2, #32
 80027aa:	b292      	uxth	r2, r2
 80027ac:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set  CA_E (PB11) high
 80027ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027b2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80027b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027ba:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80027be:	8b12      	ldrh	r2, [r2, #24]
 80027c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027c4:	b292      	uxth	r2, r2
 80027c6:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 2); //set  CA_F (PC2) high
 80027c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80027cc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80027d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80027d4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80027d8:	8b12      	ldrh	r2, [r2, #24]
 80027da:	f042 0204 	orr.w	r2, r2, #4
 80027de:	b292      	uxth	r2, r2
 80027e0:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRH |= (1ul << 4); //set  CA_G (PC4) low
 80027e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80027e6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80027ea:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80027ee:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80027f2:	8b52      	ldrh	r2, [r2, #26]
 80027f4:	f042 0210 	orr.w	r2, r2, #16
 80027f8:	b292      	uxth	r2, r2
 80027fa:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 80027fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002800:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002804:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002808:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800280c:	8b12      	ldrh	r2, [r2, #24]
 800280e:	f042 0201 	orr.w	r2, r2, #1
 8002812:	b292      	uxth	r2, r2
 8002814:	831a      	strh	r2, [r3, #24]
			break;		
 8002816:	bf00      	nop
 
	}
	
	//clock cathode
	GPIOD->BSRRH |= (1ul << 2); //set CA_CLK (PD2) low
 8002818:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800281c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002820:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8002824:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002828:	8b52      	ldrh	r2, [r2, #26]
 800282a:	f042 0204 	orr.w	r2, r2, #4
 800282e:	b292      	uxth	r2, r2
 8002830:	835a      	strh	r2, [r3, #26]
	GPIOD->BSRRL |= (1ul << 2); //set CA_CLK (PD2) high
 8002832:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002836:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800283a:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 800283e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002842:	8b12      	ldrh	r2, [r2, #24]
 8002844:	f042 0204 	orr.w	r2, r2, #4
 8002848:	b292      	uxth	r2, r2
 800284a:	831a      	strh	r2, [r3, #24]

	//disable anode driver
	GPIOB->BSRRL |= (1ul << 4); //set AN_EN (PB4) high b/c active low
 800284c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002850:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002854:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002858:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800285c:	8b12      	ldrh	r2, [r2, #24]
 800285e:	f042 0210 	orr.w	r2, r2, #16
 8002862:	b292      	uxth	r2, r2
 8002864:	831a      	strh	r2, [r3, #24]
	
	//set anode lines
	switch(digit) {
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	f103 33ff 	add.w	r3, r3, #4294967295
 800286c:	2b04      	cmp	r3, #4
 800286e:	f200 81d9 	bhi.w	8002c24 <seg7_update+0x135c>
 8002872:	a201      	add	r2, pc, #4	; (adr r2, 8002878 <seg7_update+0xfb0>)
 8002874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002878:	0800288d 	.word	0x0800288d
 800287c:	08002945 	.word	0x08002945
 8002880:	080029fd 	.word	0x080029fd
 8002884:	08002ab5 	.word	0x08002ab5
 8002888:	08002b6d 	.word	0x08002b6d
		case 1: //digit 1
			GPIOC->BSRRH |= (1ul << 2); //set DIGIT1 anode (PC2) low
 800288c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002890:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002894:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002898:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800289c:	8b52      	ldrh	r2, [r2, #26]
 800289e:	f042 0204 	orr.w	r2, r2, #4
 80028a2:	b292      	uxth	r2, r2
 80028a4:	835a      	strh	r2, [r3, #26]
			GPIOA->BSRRL |= (1ul << 1); //set DIGIT2 anode (PA1) high
 80028a6:	f04f 0300 	mov.w	r3, #0
 80028aa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80028ae:	f04f 0200 	mov.w	r2, #0
 80028b2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80028b6:	8b12      	ldrh	r2, [r2, #24]
 80028b8:	f042 0202 	orr.w	r2, r2, #2
 80028bc:	b292      	uxth	r2, r2
 80028be:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 4); //set DIGIT3 anode (PC4) high
 80028c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80028c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80028c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80028cc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80028d0:	8b12      	ldrh	r2, [r2, #24]
 80028d2:	f042 0210 	orr.w	r2, r2, #16
 80028d6:	b292      	uxth	r2, r2
 80028d8:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 1); //set DIGIT4 anode (PB1) high
 80028da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028de:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80028e2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80028e6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80028ea:	8b12      	ldrh	r2, [r2, #24]
 80028ec:	f042 0202 	orr.w	r2, r2, #2
 80028f0:	b292      	uxth	r2, r2
 80028f2:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 5); //set COLON  anode (PC5) high
 80028f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80028f8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80028fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002900:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002904:	8b12      	ldrh	r2, [r2, #24]
 8002906:	f042 0220 	orr.w	r2, r2, #32
 800290a:	b292      	uxth	r2, r2
 800290c:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 0); //set  AN_G  anode (PB0) high
 800290e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002912:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002916:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800291a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800291e:	8b12      	ldrh	r2, [r2, #24]
 8002920:	f042 0201 	orr.w	r2, r2, #1
 8002924:	b292      	uxth	r2, r2
 8002926:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set AN_R   anode (PB11) high	
 8002928:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800292c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002930:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002934:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002938:	8b12      	ldrh	r2, [r2, #24]
 800293a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800293e:	b292      	uxth	r2, r2
 8002940:	831a      	strh	r2, [r3, #24]
			break;
 8002942:	e16f      	b.n	8002c24 <seg7_update+0x135c>
		case 2: //digit 2
			GPIOC->BSRRL |= (1ul << 2); //set DIGIT1 anode (PC2) high
 8002944:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002948:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800294c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002950:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002954:	8b12      	ldrh	r2, [r2, #24]
 8002956:	f042 0204 	orr.w	r2, r2, #4
 800295a:	b292      	uxth	r2, r2
 800295c:	831a      	strh	r2, [r3, #24]
			GPIOA->BSRRH |= (1ul << 1); //set DIGIT2 anode (PA1) low
 800295e:	f04f 0300 	mov.w	r3, #0
 8002962:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002966:	f04f 0200 	mov.w	r2, #0
 800296a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800296e:	8b52      	ldrh	r2, [r2, #26]
 8002970:	f042 0202 	orr.w	r2, r2, #2
 8002974:	b292      	uxth	r2, r2
 8002976:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRL |= (1ul << 4); //set DIGIT3 anode (PC4) high
 8002978:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800297c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002980:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002984:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002988:	8b12      	ldrh	r2, [r2, #24]
 800298a:	f042 0210 	orr.w	r2, r2, #16
 800298e:	b292      	uxth	r2, r2
 8002990:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 1); //set DIGIT4 anode (PB1) high
 8002992:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002996:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800299a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800299e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80029a2:	8b12      	ldrh	r2, [r2, #24]
 80029a4:	f042 0202 	orr.w	r2, r2, #2
 80029a8:	b292      	uxth	r2, r2
 80029aa:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 5); //set COLON  anode (PC5) high
 80029ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80029b0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80029b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80029b8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80029bc:	8b12      	ldrh	r2, [r2, #24]
 80029be:	f042 0220 	orr.w	r2, r2, #32
 80029c2:	b292      	uxth	r2, r2
 80029c4:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 0); //set  AN_G  anode (PB0) high
 80029c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029ca:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80029ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80029d2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80029d6:	8b12      	ldrh	r2, [r2, #24]
 80029d8:	f042 0201 	orr.w	r2, r2, #1
 80029dc:	b292      	uxth	r2, r2
 80029de:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set AN_R   anode (PB11) high	
 80029e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029e4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80029e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80029ec:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80029f0:	8b12      	ldrh	r2, [r2, #24]
 80029f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80029f6:	b292      	uxth	r2, r2
 80029f8:	831a      	strh	r2, [r3, #24]
			break;
 80029fa:	e113      	b.n	8002c24 <seg7_update+0x135c>
		case 3: //digit 3
			GPIOC->BSRRL |= (1ul << 2); //set DIGIT1 anode (PC2) high
 80029fc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002a00:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002a04:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002a08:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002a0c:	8b12      	ldrh	r2, [r2, #24]
 8002a0e:	f042 0204 	orr.w	r2, r2, #4
 8002a12:	b292      	uxth	r2, r2
 8002a14:	831a      	strh	r2, [r3, #24]
			GPIOA->BSRRL |= (1ul << 1); //set DIGIT2 anode (PA1) high
 8002a16:	f04f 0300 	mov.w	r3, #0
 8002a1a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002a1e:	f04f 0200 	mov.w	r2, #0
 8002a22:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002a26:	8b12      	ldrh	r2, [r2, #24]
 8002a28:	f042 0202 	orr.w	r2, r2, #2
 8002a2c:	b292      	uxth	r2, r2
 8002a2e:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRH |= (1ul << 4); //set DIGIT3 anode (PC4) low
 8002a30:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002a34:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002a38:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002a3c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002a40:	8b52      	ldrh	r2, [r2, #26]
 8002a42:	f042 0210 	orr.w	r2, r2, #16
 8002a46:	b292      	uxth	r2, r2
 8002a48:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 1); //set DIGIT4 anode (PB1) high
 8002a4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a4e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002a52:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a56:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002a5a:	8b12      	ldrh	r2, [r2, #24]
 8002a5c:	f042 0202 	orr.w	r2, r2, #2
 8002a60:	b292      	uxth	r2, r2
 8002a62:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 5); //set COLON  anode (PC5) high
 8002a64:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002a68:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002a6c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002a70:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002a74:	8b12      	ldrh	r2, [r2, #24]
 8002a76:	f042 0220 	orr.w	r2, r2, #32
 8002a7a:	b292      	uxth	r2, r2
 8002a7c:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 0); //set  AN_G  anode (PB0) high
 8002a7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a82:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002a86:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a8a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002a8e:	8b12      	ldrh	r2, [r2, #24]
 8002a90:	f042 0201 	orr.w	r2, r2, #1
 8002a94:	b292      	uxth	r2, r2
 8002a96:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set AN_R   anode (PB11) high	
 8002a98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a9c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002aa0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002aa4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002aa8:	8b12      	ldrh	r2, [r2, #24]
 8002aaa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002aae:	b292      	uxth	r2, r2
 8002ab0:	831a      	strh	r2, [r3, #24]
			break;
 8002ab2:	e0b7      	b.n	8002c24 <seg7_update+0x135c>
		case 4: //digit 4
			GPIOC->BSRRL |= (1ul << 2); //set DIGIT1 anode (PC2) high
 8002ab4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002ab8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002abc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002ac0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002ac4:	8b12      	ldrh	r2, [r2, #24]
 8002ac6:	f042 0204 	orr.w	r2, r2, #4
 8002aca:	b292      	uxth	r2, r2
 8002acc:	831a      	strh	r2, [r3, #24]
			GPIOA->BSRRL |= (1ul << 1); //set DIGIT2 anode (PA1) high
 8002ace:	f04f 0300 	mov.w	r3, #0
 8002ad2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002ad6:	f04f 0200 	mov.w	r2, #0
 8002ada:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002ade:	8b12      	ldrh	r2, [r2, #24]
 8002ae0:	f042 0202 	orr.w	r2, r2, #2
 8002ae4:	b292      	uxth	r2, r2
 8002ae6:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 4); //set DIGIT3 anode (PC4) high
 8002ae8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002aec:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002af0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002af4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002af8:	8b12      	ldrh	r2, [r2, #24]
 8002afa:	f042 0210 	orr.w	r2, r2, #16
 8002afe:	b292      	uxth	r2, r2
 8002b00:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRH |= (1ul << 1); //set DIGIT4 anode (PB1) low
 8002b02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b06:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002b0a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b0e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002b12:	8b52      	ldrh	r2, [r2, #26]
 8002b14:	f042 0202 	orr.w	r2, r2, #2
 8002b18:	b292      	uxth	r2, r2
 8002b1a:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRL |= (1ul << 5); //set COLON  anode (PC5) high
 8002b1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002b20:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002b24:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002b28:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002b2c:	8b12      	ldrh	r2, [r2, #24]
 8002b2e:	f042 0220 	orr.w	r2, r2, #32
 8002b32:	b292      	uxth	r2, r2
 8002b34:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 0); //set  AN_G  anode (PB0) high
 8002b36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b3a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002b3e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b42:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002b46:	8b12      	ldrh	r2, [r2, #24]
 8002b48:	f042 0201 	orr.w	r2, r2, #1
 8002b4c:	b292      	uxth	r2, r2
 8002b4e:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set AN_R   anode (PB11) high	
 8002b50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b54:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002b58:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b5c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002b60:	8b12      	ldrh	r2, [r2, #24]
 8002b62:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002b66:	b292      	uxth	r2, r2
 8002b68:	831a      	strh	r2, [r3, #24]
			break;
 8002b6a:	e05b      	b.n	8002c24 <seg7_update+0x135c>
		case 5: //colon_degree
			GPIOC->BSRRL |= (1ul << 2); //set DIGIT1 anode (PC2) high
 8002b6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002b70:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002b74:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002b78:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002b7c:	8b12      	ldrh	r2, [r2, #24]
 8002b7e:	f042 0204 	orr.w	r2, r2, #4
 8002b82:	b292      	uxth	r2, r2
 8002b84:	831a      	strh	r2, [r3, #24]
			GPIOA->BSRRL |= (1ul << 1); //set DIGIT2 anode (PA1) high
 8002b86:	f04f 0300 	mov.w	r3, #0
 8002b8a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002b8e:	f04f 0200 	mov.w	r2, #0
 8002b92:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002b96:	8b12      	ldrh	r2, [r2, #24]
 8002b98:	f042 0202 	orr.w	r2, r2, #2
 8002b9c:	b292      	uxth	r2, r2
 8002b9e:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 4); //set DIGIT3 anode (PC4) high
 8002ba0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002ba4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002ba8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002bac:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002bb0:	8b12      	ldrh	r2, [r2, #24]
 8002bb2:	f042 0210 	orr.w	r2, r2, #16
 8002bb6:	b292      	uxth	r2, r2
 8002bb8:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 1); //set DIGIT4 anode (PB1) high
 8002bba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002bbe:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002bc2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002bc6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002bca:	8b12      	ldrh	r2, [r2, #24]
 8002bcc:	f042 0202 	orr.w	r2, r2, #2
 8002bd0:	b292      	uxth	r2, r2
 8002bd2:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRH |= (1ul << 5); //set COLON  anode (PC5) low
 8002bd4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002bd8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002bdc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002be0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002be4:	8b52      	ldrh	r2, [r2, #26]
 8002be6:	f042 0220 	orr.w	r2, r2, #32
 8002bea:	b292      	uxth	r2, r2
 8002bec:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 0); //set  AN_G  anode (PB0) high
 8002bee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002bf2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002bf6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002bfa:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002bfe:	8b12      	ldrh	r2, [r2, #24]
 8002c00:	f042 0201 	orr.w	r2, r2, #1
 8002c04:	b292      	uxth	r2, r2
 8002c06:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set AN_R   anode (PB11) high	
 8002c08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c0c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002c10:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c14:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002c18:	8b12      	ldrh	r2, [r2, #24]
 8002c1a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c1e:	b292      	uxth	r2, r2
 8002c20:	831a      	strh	r2, [r3, #24]
			break;
 8002c22:	bf00      	nop
}
	//clock anode driver
	GPIOC->BSRRH |= (1ul << 11); //set AN_CLK (PC11) low
 8002c24:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002c28:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002c2c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c30:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002c34:	8b52      	ldrh	r2, [r2, #26]
 8002c36:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c3a:	b292      	uxth	r2, r2
 8002c3c:	835a      	strh	r2, [r3, #26]
	GPIOC->BSRRL |= (1ul << 11); //set AN_CLK (PC11) high
 8002c3e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002c42:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002c46:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c4a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002c4e:	8b12      	ldrh	r2, [r2, #24]
 8002c50:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c54:	b292      	uxth	r2, r2
 8002c56:	831a      	strh	r2, [r3, #24]

	//enable anode driver
	GPIOB->BSRRH |= (1ul << 4); //set AN_EN (PB4) low b/c active low
 8002c58:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c5c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002c60:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c64:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002c68:	8b52      	ldrh	r2, [r2, #26]
 8002c6a:	f042 0210 	orr.w	r2, r2, #16
 8002c6e:	b292      	uxth	r2, r2
 8002c70:	835a      	strh	r2, [r3, #26]
	
	//enable cathode driver
	GPIOC->BSRRH |= (1ul << 1); //set CA_EN (PC1) low b/c active low
 8002c72:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002c76:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002c7a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c7e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002c82:	8b52      	ldrh	r2, [r2, #26]
 8002c84:	f042 0202 	orr.w	r2, r2, #2
 8002c88:	b292      	uxth	r2, r2
 8002c8a:	835a      	strh	r2, [r3, #26]
}
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f107 070c 	add.w	r7, r7, #12
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bc80      	pop	{r7}
 8002c96:	4770      	bx	lr

08002c98 <main>:

/*----------------------------------------------------------------------------
  MAIN function
 *----------------------------------------------------------------------------*/

int main (void) {
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b084      	sub	sp, #16
 8002c9c:	af00      	add	r7, sp, #0
	//int num_int;
	
	//sub_uchar_from_quad_example();
	//num_int = atoi(num_char); //assum number between 0-9
	
  int32_t num = -1; 
 8002c9e:	f04f 33ff 	mov.w	r3, #4294967295
 8002ca2:	60fb      	str	r3, [r7, #12]
  int32_t dir =  1;
 8002ca4:	f04f 0301 	mov.w	r3, #1
 8002ca8:	60bb      	str	r3, [r7, #8]
  uint32_t btns = 0;
 8002caa:	f04f 0300 	mov.w	r3, #0
 8002cae:	603b      	str	r3, [r7, #0]
	
	
	//asmLDR_examples();
	//asmSTR_examples();
 
  SystemCoreClock = 168000000; 	//!!found in system_stm32f4xx.c, added here instead of as global
 8002cb0:	f240 2370 	movw	r3, #624	; 0x270
 8002cb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002cb8:	f44f 42f4 	mov.w	r2, #31232	; 0x7a00
 8002cbc:	f6c0 2203 	movt	r2, #2563	; 0xa03
 8002cc0:	601a      	str	r2, [r3, #0]
							   //becaus we're trying to avoid need to have crt0.o

 
 
  SystemCoreClockUpdate();                      /* Get Core Clock Frequency   */
 8002cc2:	f7fe f821 	bl	8000d08 <SystemCoreClockUpdate>
  if (SysTick_Config(SystemCoreClock / 1000)) { /* SysTick 1 msec interrupts  */
 8002cc6:	f240 2370 	movw	r3, #624	; 0x270
 8002cca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 8002cd4:	f2c1 0362 	movt	r3, #4194	; 0x1062
 8002cd8:	fba3 1302 	umull	r1, r3, r3, r2
 8002cdc:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7fe f8d9 	bl	8000e98 <SysTick_Config>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d000      	beq.n	8002cee <main+0x56>
    while (1);                                  /* Capture error              */
 8002cec:	e7fe      	b.n	8002cec <main+0x54>
  }
	SEG7_Init();
 8002cee:	f7fd fcf5 	bl	80006dc <SEG7_Init>
	switch_init();
 8002cf2:	f7fd fb41 	bl	8000378 <switch_init>
  LED_Init();
 8002cf6:	f7fd ff47 	bl	8000b88 <LED_Init>
  BTN_Init();    	
 8002cfa:	f7fe fca7 	bl	800164c <BTN_Init>
  int toggle=0;
 8002cfe:	f04f 0300 	mov.w	r3, #0
 8002d02:	607b      	str	r3, [r7, #4]
	
  while(1) {                                    // Loop forever 
		btns = BTN_Get();                           // Read button states       
 8002d04:	f7fe fce4 	bl	80016d0 <BTN_Get>
 8002d08:	6038      	str	r0, [r7, #0]

    if (btns != (1UL << 0)) {
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d03f      	beq.n	8002d90 <main+0xf8>
      // Calculate 'num': 0,1,...,LED_NUM-1,LED_NUM-1,...,1,0,0,...
      num += dir;
 8002d10:	68fa      	ldr	r2, [r7, #12]
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	18d3      	adds	r3, r2, r3
 8002d16:	60fb      	str	r3, [r7, #12]
      if (num == LED_NUM) { dir = -1; num =  LED_NUM-1; } 
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2b04      	cmp	r3, #4
 8002d1c:	d106      	bne.n	8002d2c <main+0x94>
 8002d1e:	f04f 33ff 	mov.w	r3, #4294967295
 8002d22:	60bb      	str	r3, [r7, #8]
 8002d24:	f04f 0303 	mov.w	r3, #3
 8002d28:	60fb      	str	r3, [r7, #12]
 8002d2a:	e008      	b.n	8002d3e <main+0xa6>
      else if   (num < 0) { dir =  1; num =  0;         }
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	da05      	bge.n	8002d3e <main+0xa6>
 8002d32:	f04f 0301 	mov.w	r3, #1
 8002d36:	60bb      	str	r3, [r7, #8]
 8002d38:	f04f 0300 	mov.w	r3, #0
 8002d3c:	60fb      	str	r3, [r7, #12]

			if (toggle==0) {  	//LED and Delay in Assembly
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d111      	bne.n	8002d68 <main+0xd0>
				asmLED_ON (num);
 8002d44:	68f8      	ldr	r0, [r7, #12]
 8002d46:	f7fd f9e8 	bl	800011a <asmLED_ON>
				MyasmDelay(50);
 8002d4a:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002d4e:	f7fd f9d8 	bl	8000102 <MyasmDelay>
				asmLED_OFF(num);
 8002d52:	68f8      	ldr	r0, [r7, #12]
 8002d54:	f7fd f9ed 	bl	8000132 <asmLED_OFF>
				MyasmDelay(100);
 8002d58:	f04f 0064 	mov.w	r0, #100	; 0x64
 8002d5c:	f7fd f9d1 	bl	8000102 <MyasmDelay>
				toggle=1;
 8002d60:	f04f 0301 	mov.w	r3, #1
 8002d64:	607b      	str	r3, [r7, #4]
    else {
      LED_Out (0x0F);
      Delay(10);                                // Delay 10ms
    }

  }
 8002d66:	e7cd      	b.n	8002d04 <main+0x6c>
				asmLED_OFF(num);
				MyasmDelay(100);
				toggle=1;
			}
			else {							//LED and Delay in C
				LED_On (num);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f7fd ff72 	bl	8000c54 <LED_On>
				Delay(50);
 8002d70:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002d74:	f7fe fc4e 	bl	8001614 <Delay>
				LED_Off(num);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f7fd ff84 	bl	8000c88 <LED_Off>
				Delay(100);
 8002d80:	f04f 0064 	mov.w	r0, #100	; 0x64
 8002d84:	f7fe fc46 	bl	8001614 <Delay>
				toggle=0;
 8002d88:	f04f 0300 	mov.w	r3, #0
 8002d8c:	607b      	str	r3, [r7, #4]
    else {
      LED_Out (0x0F);
      Delay(10);                                // Delay 10ms
    }

  }
 8002d8e:	e7b9      	b.n	8002d04 <main+0x6c>
			}
			
			
    }
    else {
      LED_Out (0x0F);
 8002d90:	f04f 000f 	mov.w	r0, #15
 8002d94:	f7fd ff92 	bl	8000cbc <LED_Out>
      Delay(10);                                // Delay 10ms
 8002d98:	f04f 000a 	mov.w	r0, #10
 8002d9c:	f7fe fc3a 	bl	8001614 <Delay>
    }

  }
 8002da0:	e7b0      	b.n	8002d04 <main+0x6c>
 8002da2:	bf00      	nop

08002da4 <led_mask>:
 8002da4:	1000 0000 2000 0000 4000 0000 8000 0000     ..... ...@......
