Protel Design System Design Rule Check
PCB File : C:\Users\refic\3D Objects\TS_24_PCB_Development\TS_24 PDM\PCB.PcbDoc
Date     : 14/05/2024
Time     : 2:52:24 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net SDIA Between Pad ADCB-14(47.475mm,106.45mm) on Signal Top And Pad ADCA-14(92.825mm,98.25mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net ADC_CS2 Between Pad ADCB-11(48.675mm,107.65mm) on Signal Top And Pad ISO3-13(55.47mm,66.702mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net ADC_CS2 Between Pad ADCB-11(48.675mm,107.65mm) on Signal Top And Pad R12B-1(48.7mm,109.525mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net SDIA Between Pad ISO1-13(30.955mm,66.702mm) on Signal Top And Pad ADCB-14(47.475mm,106.45mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net VBAT_D Between Pad U4-1(121.42mm,54.85mm) on Signal Top And Pad C11-2(123.476mm,62.092mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net VBAT_D Between Pad U4-1(121.42mm,54.85mm) on Signal Top And Pad C12-2(128.925mm,54.7mm) on Signal Top [Unplated] 
   Violation between Un-Routed Net Constraint: Net VBAT_F Between Pad C13-2(74.675mm,28.26mm) on Signal Top And Pad L1-1(95.475mm,29.275mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net VBAT_F Between Pad C15-2(97.187mm,40.691mm) on Signal Top And Pad C14-2(111.436mm,39.668mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net VBAT_F Between Pad C14-2(111.436mm,39.668mm) on Signal Top And Pad U5-7(116.356mm,44.033mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net VBAT_F Between Pad L1-1(95.475mm,29.275mm) on Signal Top And Pad C15-2(97.187mm,40.691mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net NetC16_2 Between Pad C16-2(93.288mm,39.529mm) on Signal Top And Pad U5-3(113.566mm,44.533mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net 0V_(ISO) Between Pad C2-1(62.1mm,53.275mm) on Signal Top And Pad U1-4(64.675mm,47.675mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net 0V_(ISO) Between Track (60.55mm,57mm)(60.55mm,57.724mm) on Signal Top And Pad C2-1(62.1mm,53.275mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net 0V_(ISO) Between Pad U6-5(67.186mm,35.233mm) on Multi-Layer And Pad C22-1(137.675mm,34.54mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net 0V_(ISO) Between Track (34.773mm,42.702mm)(34.773mm,42.777mm) on Signal Top And Pad C24-1(35.025mm,42.125mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net VBAT_F Between Pad C8-2(110.263mm,62.166mm) on Signal Top And Pad C9-2(115.35mm,62.193mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net VBAT_F Between Pad D2-A(90.687mm,61.691mm) on Signal Top And Pad C8-2(110.263mm,62.166mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net VBAT_F Between Pad C9-2(115.35mm,62.193mm) on Signal Top And Pad U5-9(116.356mm,45.033mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net VBAT_D Between Pad D1-K(93.386mm,52.558mm) on Signal Top And Pad U4-1(121.42mm,54.85mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net NetD2_K Between Pad D2-K(92.587mm,61.691mm) on Signal Top And Pad R1-2(124.237mm,33.316mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net NetD4_K Between Pad R3-2(97.225mm,62.193mm) on Signal Top And Pad D4-K(140.363mm,42.339mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net 0V_(ISO) Between Pad ISO1-8(36.035mm,57mm) on Signal Top And Pad ISO2-2(40.672mm,57mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net 0V_(ISO) Between Pad ISO2-2(40.672mm,57mm) on Signal Top And Pad ISO2-8(48.292mm,57mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net 0V_(ISO) Between Pad ISO2-8(48.292mm,57mm) on Signal Top And Track (52.93mm,57mm)(52.93mm,57.724mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net ADC1_CS Between Pad U7-20(33.695mm,45.941mm) on Signal Top And Pad ISO3-3(54.2mm,57mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net NetR14C_2 Between Track (67.088mm,114.11mm)(67.815mm,114.11mm) on Signal Top And Pad R14C-2(111.238mm,116.71mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net 0V_(ISO) Between Pad U1-4(64.675mm,47.675mm) on Signal Top And Track (66.966mm,34.441mm)(66.966mm,35.012mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net VBAT_F Between Pad U5-7(116.356mm,44.033mm) on Signal Top And Pad U5-8(116.356mm,44.533mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net VBAT_F Between Pad U5-8(116.356mm,44.533mm) on Signal Top And Pad U5-9(116.356mm,45.033mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net CAN_RX Between Pad U7-23(34.755mm,44.88mm) on Signal Top And Track (62.175mm,48.05mm)(63.07mm,48.945mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net VOUTA Between Pad U8A-12(124.425mm,94.775mm) on Signal Top And Track (124.425mm,95.425mm)(124.475mm,95.375mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net VOUTA Between Pad U8A-14(124.425mm,96.075mm) on Signal Top And Track (124.425mm,95.425mm)(124.475mm,95.375mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net 0V_(ISO) Between Track (33.381mm,47.355mm)(36.142mm,44.594mm) on Signal Top And Track (38.318mm,48.236mm)(38.344mm,48.262mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net 0V_(ISO) Between Track (39.503mm,49.359mm)(39.769mm,49.625mm) on Signal Top And Track (40.672mm,54.779mm)(40.672mm,57mm) on Signal Top 
   Violation between Un-Routed Net Constraint: Net 3V3 Between Track (40.059mm,47.355mm)(41.15mm,48.447mm) on Signal Top And Via (41.246mm,50.792mm) from Signal Top to Signal Bottom 
Rule Violations :35

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.127mm) (Max=3mm) (Preferred=0.152mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.8mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=10mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (128.475mm,112.3mm) from Signal Top to Signal Bottom And Via (128.65mm,112.3mm) from Signal Top to Signal Bottom Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (66.423mm,114.998mm) from Signal Top to Signal Bottom And Via (66.423mm,114.998mm) from Signal Top to Signal Bottom Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (66.423mm,114.998mm) from Signal Top to Signal Bottom And Via (66.423mm,114.998mm) from Signal Top to Signal Bottom Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (66.423mm,114.998mm) from Signal Top to Signal Bottom And Via (66.423mm,114.998mm) from Signal Top to Signal Bottom Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (83.975mm,102.05mm) from Signal Top to Signal Bottom And Via (83.975mm,102.05mm) from Signal Top to Signal Bottom Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (84.325mm,119.625mm) from Signal Top to Signal Bottom And Via (84.325mm,119.625mm) from Signal Top to Signal Bottom Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (84.325mm,119.625mm) from Signal Top to Signal Bottom And Via (84.325mm,119.625mm) from Signal Top to Signal Bottom Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (84.325mm,119.625mm) from Signal Top to Signal Bottom And Via (84.325mm,119.625mm) from Signal Top to Signal Bottom Pad/Via Touching Holes
Rule Violations :8

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.104mm < 0.254mm) Between Pad ADCA-1(93.525mm,96.55mm) on Signal Top And Pad ADCA-16(92.825mm,97.25mm) on Signal Top [Top Solder] Mask Sliver [0.104mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.254mm) Between Pad ADCA-1(93.525mm,96.55mm) on Signal Top And Pad ADCA-17(94.275mm,98mm) on Signal Top [Top Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad ADCA-1(93.525mm,96.55mm) on Signal Top And Pad ADCA-2(94.025mm,96.55mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad ADCA-11(94.025mm,99.45mm) on Signal Top And Pad ADCA-12(93.525mm,99.45mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.254mm) Between Pad ADCA-11(94.025mm,99.45mm) on Signal Top And Pad ADCA-17(94.275mm,98mm) on Signal Top [Top Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad ADCA-14(92.825mm,98.25mm) on Signal Top And Pad ADCA-15(92.825mm,97.75mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.254mm) Between Pad ADCA-14(92.825mm,98.25mm) on Signal Top And Pad ADCA-17(94.275mm,98mm) on Signal Top [Top Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.254mm) Between Pad ADCA-17(94.275mm,98mm) on Signal Top And Pad ADCA-2(94.025mm,96.55mm) on Signal Top [Top Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.254mm) Between Pad ADCA-17(94.275mm,98mm) on Signal Top And Pad ADCA-5(95.725mm,97.25mm) on Signal Top [Top Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.254mm) Between Pad ADCA-17(94.275mm,98mm) on Signal Top And Pad ADCA-8(95.725mm,98.75mm) on Signal Top [Top Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad ADCA-2(94.025mm,96.55mm) on Signal Top And Pad ADCA-3(94.525mm,96.55mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad ADCA-5(95.725mm,97.25mm) on Signal Top And Pad ADCA-6(95.725mm,97.75mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.104mm < 0.254mm) Between Pad ADCA-8(95.725mm,98.75mm) on Signal Top And Pad ADCA-9(95.025mm,99.45mm) on Signal Top [Top Solder] Mask Sliver [0.104mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.104mm < 0.254mm) Between Pad ADCB-1(48.175mm,104.75mm) on Signal Top And Pad ADCB-16(47.475mm,105.45mm) on Signal Top [Top Solder] Mask Sliver [0.104mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.254mm) Between Pad ADCB-1(48.175mm,104.75mm) on Signal Top And Pad ADCB-17(48.925mm,106.2mm) on Signal Top [Top Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad ADCB-1(48.175mm,104.75mm) on Signal Top And Pad ADCB-2(48.675mm,104.75mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad ADCB-10(49.175mm,107.65mm) on Signal Top And Pad ADCB-11(48.675mm,107.65mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.254mm) Between Pad ADCB-10(49.175mm,107.65mm) on Signal Top And Pad ADCB-17(48.925mm,106.2mm) on Signal Top [Top Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad ADCB-13(47.475mm,106.95mm) on Signal Top And Pad ADCB-14(47.475mm,106.45mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.254mm) Between Pad ADCB-13(47.475mm,106.95mm) on Signal Top And Pad ADCB-17(48.925mm,106.2mm) on Signal Top [Top Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.254mm) Between Pad ADCB-16(47.475mm,105.45mm) on Signal Top And Pad ADCB-17(48.925mm,106.2mm) on Signal Top [Top Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.254mm) Between Pad ADCB-17(48.925mm,106.2mm) on Signal Top And Pad ADCB-4(49.675mm,104.75mm) on Signal Top [Top Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.254mm) Between Pad ADCB-17(48.925mm,106.2mm) on Signal Top And Pad ADCB-7(50.375mm,106.45mm) on Signal Top [Top Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.104mm < 0.254mm) Between Pad ADCB-4(49.675mm,104.75mm) on Signal Top And Pad ADCB-5(50.375mm,105.45mm) on Signal Top [Top Solder] Mask Sliver [0.104mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad ADCB-7(50.375mm,106.45mm) on Signal Top And Pad ADCB-8(50.375mm,106.95mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U5-1(113.566mm,45.533mm) on Signal Top And Pad U5-11(114.961mm,44.533mm) on Signal Top [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U5-1(113.566mm,45.533mm) on Signal Top And Pad U5-2(113.566mm,45.033mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U5-10(116.356mm,45.533mm) on Signal Top And Pad U5-11(114.961mm,44.533mm) on Signal Top [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U5-10(116.356mm,45.533mm) on Signal Top And Pad U5-9(116.356mm,45.033mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U5-11(114.961mm,44.533mm) on Signal Top And Pad U5-3(113.566mm,44.533mm) on Signal Top [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U5-11(114.961mm,44.533mm) on Signal Top And Pad U5-4(113.566mm,44.033mm) on Signal Top [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U5-11(114.961mm,44.533mm) on Signal Top And Pad U5-6(116.356mm,43.533mm) on Signal Top [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U5-11(114.961mm,44.533mm) on Signal Top And Pad U5-7(116.356mm,44.033mm) on Signal Top [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U5-11(114.961mm,44.533mm) on Signal Top And Pad U5-9(116.356mm,45.033mm) on Signal Top [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U5-3(113.566mm,44.533mm) on Signal Top And Pad U5-4(113.566mm,44.033mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U5-4(113.566mm,44.033mm) on Signal Top And Pad U5-5(113.566mm,43.533mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U5-6(116.356mm,43.533mm) on Signal Top And Pad U5-7(116.356mm,44.033mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U5-8(116.356mm,44.533mm) on Signal Top And Pad U5-9(116.356mm,45.033mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U7-10(36.17mm,50.184mm) on Signal Top And Pad U7-11(35.816mm,49.83mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U7-11(35.816mm,49.83mm) on Signal Top And Pad U7-12(35.463mm,49.477mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U7-13(35.109mm,49.123mm) on Signal Top And Pad U7-14(34.755mm,48.77mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U7-16(34.048mm,48.062mm) on Signal Top And Pad U7-17(33.695mm,47.709mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U7-17(33.695mm,47.709mm) on Signal Top And Pad U7-18(33.341mm,47.355mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U7-19(33.341mm,46.295mm) on Signal Top And Pad U7-20(33.695mm,45.941mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U7-22(34.402mm,45.234mm) on Signal Top And Pad U7-23(34.755mm,44.88mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U7-25(35.463mm,44.173mm) on Signal Top And Pad U7-26(35.816mm,43.82mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U7-28(37.23mm,43.466mm) on Signal Top And Pad U7-29(37.584mm,43.82mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U7-29(37.584mm,43.82mm) on Signal Top And Pad U7-30(37.937mm,44.173mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U7-31(38.291mm,44.527mm) on Signal Top And Pad U7-32(38.645mm,44.88mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U7-34(39.352mm,45.588mm) on Signal Top And Pad U7-35(39.705mm,45.941mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U7-4(38.998mm,48.416mm) on Signal Top And Pad U7-5(38.645mm,48.77mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U7-5(38.645mm,48.77mm) on Signal Top And Pad U7-6(38.291mm,49.123mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U7-7(37.937mm,49.477mm) on Signal Top And Pad U7-8(37.584mm,49.83mm) on Signal Top [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U8A-10(124.425mm,93.475mm) on Signal Top And Pad U8A-11(124.425mm,94.125mm) on Signal Top [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U8A-13(124.425mm,95.425mm) on Signal Top And Pad U8A-14(124.425mm,96.075mm) on Signal Top [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U8A-2(118.525mm,95.425mm) on Signal Top And Pad U8A-3(118.525mm,94.775mm) on Signal Top [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U8A-3(118.525mm,94.775mm) on Signal Top And Pad U8A-4(118.525mm,94.125mm) on Signal Top [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U8A-4(118.525mm,94.125mm) on Signal Top And Pad U8A-5(118.525mm,93.475mm) on Signal Top [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U8A-5(118.525mm,93.475mm) on Signal Top And Pad U8A-6(118.525mm,92.825mm) on Signal Top [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U8B-10(79.775mm,101.5mm) on Signal Top And Pad U8B-9(79.775mm,100.85mm) on Signal Top [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U8B-12(79.775mm,102.8mm) on Signal Top And Pad U8B-13(79.775mm,103.45mm) on Signal Top [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U8B-2(73.875mm,103.45mm) on Signal Top And Pad U8B-3(73.875mm,102.8mm) on Signal Top [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U8B-3(73.875mm,102.8mm) on Signal Top And Pad U8B-4(73.875mm,102.15mm) on Signal Top [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U8B-6(73.875mm,100.85mm) on Signal Top And Pad U8B-7(73.875mm,100.2mm) on Signal Top [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U8C-10(124.275mm,111.75mm) on Signal Top And Pad U8C-11(124.275mm,112.4mm) on Signal Top [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U8C-13(124.275mm,113.7mm) on Signal Top And Pad U8C-14(124.275mm,114.35mm) on Signal Top [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U8C-2(118.375mm,113.7mm) on Signal Top And Pad U8C-3(118.375mm,113.05mm) on Signal Top [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U8C-5(118.375mm,111.75mm) on Signal Top And Pad U8C-6(118.375mm,111.1mm) on Signal Top [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U8D-1(74.225mm,121.675mm) on Signal Top And Pad U8D-2(74.225mm,121.025mm) on Signal Top [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U8D-11(80.125mm,119.725mm) on Signal Top And Pad U8D-12(80.125mm,120.375mm) on Signal Top [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U8D-4(74.225mm,119.725mm) on Signal Top And Pad U8D-5(74.225mm,119.075mm) on Signal Top [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U8D-8(80.125mm,117.775mm) on Signal Top And Pad U8D-9(80.125mm,118.425mm) on Signal Top [Top Solder] Mask Sliver [0.098mm]
Rule Violations :72

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (137.962mm,28.466mm) on Top Overlay And Pad L2-1(137.437mm,28.466mm) on Signal Top [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (137.962mm,28.466mm) on Top Overlay And Pad L2-1(137.437mm,28.466mm) on Signal Top [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (137.962mm,28.466mm) on Top Overlay And Pad L2-1(137.437mm,28.466mm) on Signal Top [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (81.275mm,52.3mm) on Top Overlay And Pad U3-1(81.325mm,51.3mm) on Signal Top [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C10-1(117.876mm,60.392mm) on Signal Top And Track (117.426mm,59.792mm)(118.326mm,59.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C10-1(117.876mm,60.392mm) on Signal Top And Track (118.326mm,59.792mm)(118.326mm,59.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C1-1(77.55mm,53.3mm) on Signal Top And Track (77.1mm,53.75mm)(77.1mm,53.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C1-1(77.55mm,53.3mm) on Signal Top And Track (77.1mm,53.9mm)(78mm,53.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C1-1(77.55mm,53.3mm) on Signal Top And Track (78mm,53.75mm)(78mm,53.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C11-1(123.476mm,60.392mm) on Signal Top And Track (123.026mm,59.792mm)(123.026mm,59.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C11-1(123.476mm,60.392mm) on Signal Top And Track (123.026mm,59.792mm)(123.926mm,59.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C11-1(123.476mm,60.392mm) on Signal Top And Track (123.926mm,59.792mm)(123.926mm,59.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C1-2(77.55mm,51.6mm) on Signal Top And Track (77.05mm,51.2mm)(77.25mm,51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C1-2(77.55mm,51.6mm) on Signal Top And Track (77.25mm,51mm)(77.85mm,51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C1-2(77.55mm,51.6mm) on Signal Top And Track (77.85mm,51mm)(78.05mm,51.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C13-2(74.675mm,28.26mm) on Signal Top And Track (73.59mm,27.465mm)(73.975mm,27.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C13-2(74.675mm,28.26mm) on Signal Top And Track (73.975mm,27.08mm)(75.385mm,27.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C13-2(74.675mm,28.26mm) on Signal Top And Track (75.385mm,27.08mm)(75.77mm,27.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad C14-1(111.436mm,36.418mm) on Signal Top And Track (110.346mm,35.238mm)(110.346mm,35.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C14-1(111.436mm,36.418mm) on Signal Top And Track (110.346mm,35.238mm)(112.526mm,35.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Pad C14-1(111.436mm,36.418mm) on Signal Top And Track (112.526mm,35.238mm)(112.526mm,35.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C14-2(111.436mm,39.668mm) on Signal Top And Track (110.341mm,40.463mm)(110.726mm,40.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C14-2(111.436mm,39.668mm) on Signal Top And Track (110.726mm,40.848mm)(112.136mm,40.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C14-2(111.436mm,39.668mm) on Signal Top And Track (112.136mm,40.848mm)(112.521mm,40.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C15-1(97.187mm,38.991mm) on Signal Top And Track (96.737mm,38.391mm)(96.737mm,38.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C15-1(97.187mm,38.991mm) on Signal Top And Track (96.737mm,38.391mm)(97.637mm,38.391mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C15-1(97.187mm,38.991mm) on Signal Top And Track (97.637mm,38.391mm)(97.637mm,38.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C15-2(97.187mm,40.691mm) on Signal Top And Track (96.687mm,41.091mm)(96.887mm,41.291mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C15-2(97.187mm,40.691mm) on Signal Top And Track (96.887mm,41.291mm)(97.487mm,41.291mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C15-2(97.187mm,40.691mm) on Signal Top And Track (97.487mm,41.291mm)(97.687mm,41.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad C16-2(93.288mm,39.529mm) on Signal Top And Track (92.362mm,40.191mm)(92.564mm,40.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C16-2(93.288mm,39.529mm) on Signal Top And Track (92.564mm,40.393mm)(93.96mm,40.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad C16-2(93.288mm,39.529mm) on Signal Top And Track (93.96mm,40.393mm)(94.162mm,40.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C17-1(142.537mm,41.075mm) on Signal Top And Track (142.087mm,40.475mm)(142.087mm,40.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C17-1(142.537mm,41.075mm) on Signal Top And Track (142.087mm,40.475mm)(142.987mm,40.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C17-1(142.537mm,41.075mm) on Signal Top And Track (142.987mm,40.475mm)(142.987mm,40.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C17-2(142.537mm,42.775mm) on Signal Top And Track (142.037mm,43.175mm)(142.237mm,43.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C17-2(142.537mm,42.775mm) on Signal Top And Track (142.237mm,43.375mm)(142.837mm,43.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C17-2(142.537mm,42.775mm) on Signal Top And Track (142.837mm,43.375mm)(143.037mm,43.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C18-1(136.125mm,41.115mm) on Signal Top And Track (135.675mm,40.515mm)(135.675mm,40.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C18-1(136.125mm,41.115mm) on Signal Top And Track (135.675mm,40.515mm)(136.575mm,40.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C18-1(136.125mm,41.115mm) on Signal Top And Track (136.575mm,40.515mm)(136.575mm,40.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C18-2(136.125mm,42.815mm) on Signal Top And Track (135.825mm,43.415mm)(136.425mm,43.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C19-1(131.176mm,38.428mm) on Signal Top And Track (130.221mm,37.54mm)(130.221mm,37.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C19-1(131.176mm,38.428mm) on Signal Top And Track (130.221mm,37.54mm)(132.1mm,37.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C19-1(131.176mm,38.428mm) on Signal Top And Track (132.1mm,37.54mm)(132.1mm,37.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad C19-2(131.176mm,40.328mm) on Signal Top And Track (130.25mm,40.99mm)(130.452mm,41.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C19-2(131.176mm,40.328mm) on Signal Top And Track (130.452mm,41.192mm)(131.848mm,41.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad C19-2(131.176mm,40.328mm) on Signal Top And Track (131.848mm,41.192mm)(132.05mm,40.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C2-1(62.1mm,53.275mm) on Signal Top And Track (61.65mm,53.725mm)(61.65mm,53.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C2-1(62.1mm,53.275mm) on Signal Top And Track (61.65mm,53.875mm)(62.55mm,53.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C2-1(62.1mm,53.275mm) on Signal Top And Track (62.55mm,53.725mm)(62.55mm,53.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C21-1(124.238mm,29.054mm) on Signal Top And Track (123.283mm,28.166mm)(123.283mm,28.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C21-1(124.238mm,29.054mm) on Signal Top And Track (123.283mm,28.166mm)(125.162mm,28.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C21-1(124.238mm,29.054mm) on Signal Top And Track (125.162mm,28.166mm)(125.162mm,28.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad C21-2(124.238mm,30.954mm) on Signal Top And Track (123.312mm,31.616mm)(123.514mm,31.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C21-2(124.238mm,30.954mm) on Signal Top And Track (123.514mm,31.818mm)(124.91mm,31.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad C21-2(124.238mm,30.954mm) on Signal Top And Track (124.91mm,31.818mm)(125.112mm,31.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C22-1(137.675mm,34.54mm) on Signal Top And Track (136.751mm,35.178mm)(136.751mm,35.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C22-1(137.675mm,34.54mm) on Signal Top And Track (136.751mm,35.428mm)(138.63mm,35.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C22-1(137.675mm,34.54mm) on Signal Top And Track (138.63mm,35.178mm)(138.63mm,35.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad C22-2(137.675mm,32.64mm) on Signal Top And Track (136.801mm,31.978mm)(137.003mm,31.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C22-2(137.675mm,32.64mm) on Signal Top And Track (137.003mm,31.776mm)(138.4mm,31.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad C22-2(137.675mm,32.64mm) on Signal Top And Track (138.4mm,31.776mm)(138.601mm,31.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C23-1(30.773mm,46.677mm) on Signal Top And Track (30.03mm,46.783mm)(30.137mm,46.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C23-1(30.773mm,46.677mm) on Signal Top And Track (30.03mm,46.783mm)(30.667mm,47.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C23-1(30.773mm,46.677mm) on Signal Top And Track (30.667mm,47.42mm)(30.773mm,47.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C24-2(36.227mm,40.923mm) on Signal Top And Track (36.156mm,40.287mm)(36.439mm,40.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C24-2(36.227mm,40.923mm) on Signal Top And Track (36.439mm,40.287mm)(36.863mm,40.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C24-2(36.227mm,40.923mm) on Signal Top And Track (36.863mm,40.711mm)(36.863mm,40.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.003mm < 0.254mm) Between Pad C25-1(40.125mm,49.625mm) on Signal Top And Text "C26" (40.386mm,49.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.003mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C25-1(40.125mm,49.625mm) on Signal Top And Track (40.125mm,48.989mm)(40.231mm,48.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C25-1(40.125mm,49.625mm) on Signal Top And Track (40.231mm,48.883mm)(40.867mm,49.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C25-1(40.125mm,49.625mm) on Signal Top And Track (40.761mm,49.625mm)(40.867mm,49.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C25-2(38.923mm,50.827mm) on Signal Top And Track (38.287mm,50.756mm)(38.287mm,51.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C25-2(38.923mm,50.827mm) on Signal Top And Track (38.287mm,51.039mm)(38.711mm,51.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C25-2(38.923mm,50.827mm) on Signal Top And Track (38.711mm,51.463mm)(38.994mm,51.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C26-2(41.15mm,48.45mm) on Signal Top And Track (40.514mm,48.379mm)(40.514mm,48.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C26-2(41.15mm,48.45mm) on Signal Top And Track (40.514mm,48.662mm)(40.938mm,49.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C26-2(41.15mm,48.45mm) on Signal Top And Track (40.938mm,49.086mm)(41.221mm,49.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C27-2(28.569mm,54.625mm) on Signal Top And Track (28.969mm,54.125mm)(29.169mm,54.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C27-2(28.569mm,54.625mm) on Signal Top And Track (28.969mm,55.125mm)(29.169mm,54.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C27-2(28.569mm,54.625mm) on Signal Top And Track (29.169mm,54.325mm)(29.169mm,54.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C28-1(36.26mm,69.075mm) on Signal Top And Track (36.71mm,68.625mm)(36.86mm,68.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C28-1(36.26mm,69.075mm) on Signal Top And Track (36.71mm,69.525mm)(36.86mm,69.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C28-1(36.26mm,69.075mm) on Signal Top And Track (36.86mm,68.625mm)(36.86mm,69.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C29-1(39.126mm,54.625mm) on Signal Top And Track (38.526mm,54.175mm)(38.526mm,55.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C29-1(39.126mm,54.625mm) on Signal Top And Track (38.526mm,54.175mm)(38.676mm,54.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C29-1(39.126mm,54.625mm) on Signal Top And Track (38.526mm,55.075mm)(38.676mm,55.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C30-2(48.518mm,69.05mm) on Signal Top And Track (48.918mm,69.55mm)(49.118mm,69.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C31-1(51.384mm,54.625mm) on Signal Top And Track (50.784mm,54.175mm)(50.784mm,55.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C31-1(51.384mm,54.625mm) on Signal Top And Track (50.784mm,54.175mm)(50.934mm,54.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C31-1(51.384mm,54.625mm) on Signal Top And Track (50.784mm,55.075mm)(50.934mm,55.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C32-2(59.075mm,69.05mm) on Signal Top And Track (58.475mm,68.75mm)(58.475mm,69.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C32-2(59.075mm,69.05mm) on Signal Top And Track (58.475mm,68.75mm)(58.675mm,68.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C32-2(59.075mm,69.05mm) on Signal Top And Track (58.475mm,69.35mm)(58.675mm,69.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C35A-1(99.199mm,101.687mm) on Signal Top And Track (100.154mm,102.325mm)(100.154mm,102.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C35A-1(99.199mm,101.687mm) on Signal Top And Track (98.275mm,102.325mm)(98.275mm,102.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C35A-1(99.199mm,101.687mm) on Signal Top And Track (98.275mm,102.575mm)(100.154mm,102.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C35A-2(99.199mm,99.787mm) on Signal Top And Text "C33A" (97.612mm,99.517mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad C35A-2(99.199mm,99.787mm) on Signal Top And Track (98.325mm,99.125mm)(98.527mm,98.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C35A-2(99.199mm,99.787mm) on Signal Top And Track (98.527mm,98.923mm)(99.923mm,98.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad C35A-2(99.199mm,99.787mm) on Signal Top And Track (99.923mm,98.923mm)(100.125mm,99.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C35B-2(54.874mm,108.262mm) on Signal Top And Text "C33B" (53.238mm,107.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C35B-2(54.874mm,108.262mm) on Signal Top And Track (54.202mm,107.398mm)(55.598mm,107.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad C35B-2(54.874mm,108.262mm) on Signal Top And Track (54mm,107.6mm)(54.202mm,107.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad C35B-2(54.874mm,108.262mm) on Signal Top And Track (55.598mm,107.398mm)(55.8mm,107.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C36A-1(128.513mm,92.648mm) on Signal Top And Track (128.963mm,92.198mm)(129.113mm,92.198mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C36A-1(128.513mm,92.648mm) on Signal Top And Track (128.963mm,93.098mm)(129.113mm,93.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C36A-1(128.513mm,92.648mm) on Signal Top And Track (129.113mm,92.198mm)(129.113mm,93.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C36A-2(126.813mm,92.648mm) on Signal Top And Track (126.213mm,92.348mm)(126.213mm,92.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C36A-2(126.813mm,92.648mm) on Signal Top And Track (126.213mm,92.348mm)(126.413mm,92.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C36A-2(126.813mm,92.648mm) on Signal Top And Track (126.213mm,92.948mm)(126.413mm,93.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C36B-1(83.863mm,100.673mm) on Signal Top And Track (84.313mm,100.223mm)(84.463mm,100.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C36B-1(83.863mm,100.673mm) on Signal Top And Track (84.313mm,101.123mm)(84.463mm,101.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C36B-1(83.863mm,100.673mm) on Signal Top And Track (84.463mm,100.223mm)(84.463mm,101.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C36B-2(82.163mm,100.673mm) on Signal Top And Track (81.563mm,100.373mm)(81.563mm,100.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C36B-2(82.163mm,100.673mm) on Signal Top And Track (81.563mm,100.373mm)(81.763mm,100.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C36B-2(82.163mm,100.673mm) on Signal Top And Track (81.563mm,100.973mm)(81.763mm,101.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C36C-1(128.363mm,110.923mm) on Signal Top And Track (128.813mm,110.473mm)(128.963mm,110.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C36C-1(128.363mm,110.923mm) on Signal Top And Track (128.813mm,111.373mm)(128.963mm,111.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C36C-1(128.363mm,110.923mm) on Signal Top And Track (128.963mm,110.473mm)(128.963mm,111.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C36C-2(126.663mm,110.923mm) on Signal Top And Track (126.063mm,110.623mm)(126.063mm,111.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C36C-2(126.663mm,110.923mm) on Signal Top And Track (126.063mm,110.623mm)(126.263mm,110.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C36C-2(126.663mm,110.923mm) on Signal Top And Track (126.063mm,111.223mm)(126.263mm,111.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C36D-1(84.213mm,118.248mm) on Signal Top And Track (84.663mm,117.798mm)(84.813mm,117.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C36D-1(84.213mm,118.248mm) on Signal Top And Track (84.663mm,118.698mm)(84.813mm,118.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C36D-1(84.213mm,118.248mm) on Signal Top And Track (84.813mm,117.798mm)(84.813mm,118.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C36D-2(82.513mm,118.248mm) on Signal Top And Track (81.913mm,117.948mm)(81.913mm,118.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C36D-2(82.513mm,118.248mm) on Signal Top And Track (81.913mm,117.948mm)(82.113mm,117.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C36D-2(82.513mm,118.248mm) on Signal Top And Track (81.913mm,118.548mm)(82.113mm,118.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C37B-2(63.288mm,99.298mm) on Signal Top And Track (62.788mm,99.698mm)(62.988mm,99.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C37B-2(63.288mm,99.298mm) on Signal Top And Track (62.988mm,99.898mm)(63.588mm,99.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C37B-2(63.288mm,99.298mm) on Signal Top And Track (63.588mm,99.898mm)(63.788mm,99.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C37D-1(63.638mm,115.173mm) on Signal Top And Track (63.188mm,114.573mm)(63.188mm,114.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C37D-1(63.638mm,115.173mm) on Signal Top And Track (63.188mm,114.573mm)(64.088mm,114.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C37D-1(63.638mm,115.173mm) on Signal Top And Track (64.088mm,114.573mm)(64.088mm,114.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C38A-1(128.55mm,95.325mm) on Signal Top And Track (129.15mm,94.875mm)(129.15mm,95.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C38A-1(128.55mm,95.325mm) on Signal Top And Track (129mm,94.875mm)(129.15mm,94.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C38A-1(128.55mm,95.325mm) on Signal Top And Track (129mm,95.775mm)(129.15mm,95.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C38A-2(126.85mm,95.325mm) on Signal Top And Track (126.25mm,95.025mm)(126.25mm,95.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C38A-2(126.85mm,95.325mm) on Signal Top And Track (126.25mm,95.025mm)(126.45mm,94.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C38A-2(126.85mm,95.325mm) on Signal Top And Track (126.25mm,95.625mm)(126.45mm,95.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C38B-2(82.2mm,103.35mm) on Signal Top And Track (81.6mm,103.05mm)(81.6mm,103.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C38B-2(82.2mm,103.35mm) on Signal Top And Track (81.6mm,103.05mm)(81.8mm,102.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C38B-2(82.2mm,103.35mm) on Signal Top And Track (81.6mm,103.65mm)(81.8mm,103.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C4-2(85.625mm,44.4mm) on Signal Top And Track (85.125mm,44mm)(85.325mm,43.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C4-2(85.625mm,44.4mm) on Signal Top And Track (85.325mm,43.8mm)(85.925mm,43.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C4-2(85.625mm,44.4mm) on Signal Top And Track (85.925mm,43.8mm)(86.125mm,44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C5-1(79.225mm,53.25mm) on Signal Top And Track (78.775mm,53.7mm)(78.775mm,53.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C5-1(79.225mm,53.25mm) on Signal Top And Track (78.775mm,53.85mm)(79.675mm,53.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C5-1(79.225mm,53.25mm) on Signal Top And Track (79.675mm,53.7mm)(79.675mm,53.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C6-2(85.5mm,51.575mm) on Signal Top And Track (85.2mm,50.975mm)(85.8mm,50.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C6-2(85.5mm,51.575mm) on Signal Top And Track (85.8mm,50.975mm)(86mm,51.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C6-2(85.5mm,51.575mm) on Signal Top And Track (85mm,51.175mm)(85.2mm,50.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad C7-2(107.4mm,54.715mm) on Signal Top And Track (108.062mm,53.841mm)(108.264mm,54.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad C7-2(107.4mm,54.715mm) on Signal Top And Track (108.062mm,55.641mm)(108.264mm,55.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C7-2(107.4mm,54.715mm) on Signal Top And Track (108.264mm,54.043mm)(108.264mm,55.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C8-1(108.363mm,62.166mm) on Signal Top And Track (107.475mm,61.243mm)(107.475mm,63.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C8-1(108.363mm,62.166mm) on Signal Top And Track (107.475mm,61.243mm)(107.725mm,61.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C8-1(108.363mm,62.166mm) on Signal Top And Track (107.475mm,63.121mm)(107.725mm,63.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad C8-2(110.263mm,62.166mm) on Signal Top And Track (110.925mm,61.293mm)(111.127mm,61.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad C8-2(110.263mm,62.166mm) on Signal Top And Track (110.925mm,63.093mm)(111.127mm,62.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C8-2(110.263mm,62.166mm) on Signal Top And Track (111.127mm,61.494mm)(111.127mm,62.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C9-2(115.35mm,62.193mm) on Signal Top And Track (115.75mm,61.693mm)(115.95mm,61.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad C9-2(115.35mm,62.193mm) on Signal Top And Track (115.75mm,62.693mm)(115.95mm,62.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C9-2(115.35mm,62.193mm) on Signal Top And Track (115.95mm,61.893mm)(115.95mm,62.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad D2-A(90.687mm,61.691mm) on Signal Top And Track (89.799mm,60.767mm)(89.799mm,62.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad D2-A(90.687mm,61.691mm) on Signal Top And Track (89.799mm,60.767mm)(90.049mm,60.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad D2-A(90.687mm,61.691mm) on Signal Top And Track (89.799mm,62.646mm)(90.049mm,62.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D2-K(92.587mm,61.691mm) on Signal Top And Track (93.249mm,60.817mm)(93.451mm,61.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad D2-K(92.587mm,61.691mm) on Signal Top And Track (93.249mm,62.617mm)(93.451mm,62.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad D2-K(92.587mm,61.691mm) on Signal Top And Track (93.451mm,61.019mm)(93.451mm,62.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad D3-A(145.625mm,46.6mm) on Signal Top And Track (144.055mm,44.52mm)(144.055mm,48.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad D4-A(138.463mm,42.339mm) on Signal Top And Track (137.575mm,41.415mm)(137.575mm,43.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad D4-A(138.463mm,42.339mm) on Signal Top And Track (137.575mm,41.415mm)(137.825mm,41.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad D4-A(138.463mm,42.339mm) on Signal Top And Track (137.575mm,43.294mm)(137.825mm,43.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D4-K(140.363mm,42.339mm) on Signal Top And Track (141.025mm,41.465mm)(141.227mm,41.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad D4-K(140.363mm,42.339mm) on Signal Top And Track (141.025mm,43.265mm)(141.227mm,43.063mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad D4-K(140.363mm,42.339mm) on Signal Top And Track (141.227mm,41.667mm)(141.227mm,43.063mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D5-K(62.049mm,29.687mm) on Signal Top And Track (61.175mm,29.025mm)(61.377mm,28.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad D5-K(62.049mm,29.687mm) on Signal Top And Track (61.377mm,28.823mm)(62.773mm,28.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad D5-K(62.049mm,29.687mm) on Signal Top And Track (62.773mm,28.823mm)(62.975mm,29.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad D6-A(44.512mm,43.601mm) on Signal Top And Track (45.15mm,42.646mm)(45.4mm,42.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad D6-A(44.512mm,43.601mm) on Signal Top And Track (45.15mm,44.525mm)(45.4mm,44.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad D6-A(44.512mm,43.601mm) on Signal Top And Track (45.4mm,42.646mm)(45.4mm,44.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D6-K(42.612mm,43.601mm) on Signal Top And Text "D8" (41.834mm,42.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad D6-K(42.612mm,43.601mm) on Signal Top And Track (41.748mm,42.877mm)(41.748mm,44.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad D6-K(42.612mm,43.601mm) on Signal Top And Track (41.748mm,42.877mm)(41.95mm,42.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D6-K(42.612mm,43.601mm) on Signal Top And Track (41.748mm,44.273mm)(41.95mm,44.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad D7-A(42.788mm,38.874mm) on Signal Top And Track (41.9mm,37.95mm)(41.9mm,39.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad D7-A(42.788mm,38.874mm) on Signal Top And Track (41.9mm,37.95mm)(42.15mm,37.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad D7-A(42.788mm,38.874mm) on Signal Top And Track (41.9mm,39.829mm)(42.15mm,39.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D7-K(44.688mm,38.874mm) on Signal Top And Track (45.35mm,38mm)(45.552mm,38.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad D7-K(44.688mm,38.874mm) on Signal Top And Track (45.35mm,39.8mm)(45.552mm,39.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad D7-K(44.688mm,38.874mm) on Signal Top And Track (45.552mm,38.202mm)(45.552mm,39.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D8-A(42.713mm,41.149mm) on Signal Top And Text "D7" (41.91mm,40.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad D8-A(42.713mm,41.149mm) on Signal Top And Track (41.825mm,40.225mm)(41.825mm,42.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad D8-A(42.713mm,41.149mm) on Signal Top And Track (41.825mm,40.225mm)(42.075mm,40.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad D8-A(42.713mm,41.149mm) on Signal Top And Track (41.825mm,42.104mm)(42.075mm,42.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D8-K(44.613mm,41.149mm) on Signal Top And Track (45.275mm,40.275mm)(45.477mm,40.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad D8-K(44.613mm,41.149mm) on Signal Top And Track (45.275mm,42.075mm)(45.477mm,41.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad D8-K(44.613mm,41.149mm) on Signal Top And Track (45.477mm,40.477mm)(45.477mm,41.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad F1-1(152.875mm,39.975mm) on Signal Top And Track (153.775mm,36.975mm)(154.275mm,36.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad F1-1(152.875mm,39.975mm) on Signal Top And Track (153.775mm,42.975mm)(154.275mm,42.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad F1-1(152.875mm,39.975mm) on Signal Top And Track (154.275mm,36.975mm)(154.275mm,42.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad ISO1-10(34.765mm,66.702mm) on Signal Top And Track (26.332mm,65.377mm)(36.797mm,65.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad ISO1-11(33.495mm,66.702mm) on Signal Top And Track (26.332mm,65.377mm)(36.797mm,65.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad ISO1-12(32.225mm,66.702mm) on Signal Top And Track (26.332mm,65.377mm)(36.797mm,65.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ISO1-15(28.415mm,66.754mm) on Signal Top And Track (26.332mm,65.377mm)(36.797mm,65.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad ISO1-3(29.685mm,57mm) on Signal Top And Track (26.332mm,58.377mm)(36.797mm,58.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad ISO1-6(33.495mm,57mm) on Signal Top And Track (26.332mm,58.377mm)(36.797mm,58.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad ISO2-11(45.752mm,66.702mm) on Signal Top And Track (38.59mm,65.377mm)(49.054mm,65.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad ISO2-12(44.482mm,66.702mm) on Signal Top And Track (38.59mm,65.377mm)(49.054mm,65.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad ISO2-13(43.212mm,66.702mm) on Signal Top And Track (38.59mm,65.377mm)(49.054mm,65.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad ISO2-3(41.942mm,57mm) on Signal Top And Track (38.59mm,58.377mm)(49.054mm,58.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad ISO2-4(43.212mm,57mm) on Signal Top And Track (38.59mm,58.377mm)(49.054mm,58.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad ISO2-7(47.022mm,57mm) on Signal Top And Track (38.59mm,58.377mm)(49.054mm,58.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad ISO2-8(48.292mm,57mm) on Signal Top And Track (38.59mm,58.377mm)(49.054mm,58.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad ISO3-10(59.28mm,66.702mm) on Signal Top And Track (50.847mm,65.377mm)(61.312mm,65.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad ISO3-13(55.47mm,66.702mm) on Signal Top And Track (50.847mm,65.377mm)(61.312mm,65.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad ISO3-4(55.47mm,57mm) on Signal Top And Track (50.847mm,58.377mm)(61.312mm,58.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad ISO3-5(56.74mm,57mm) on Signal Top And Track (50.847mm,58.377mm)(61.312mm,58.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad ISO3-6(58.01mm,57mm) on Signal Top And Track (50.847mm,58.377mm)(61.312mm,58.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad L1-1(95.475mm,29.275mm) on Signal Top And Track (94.025mm,27.525mm)(94.025mm,31.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.003mm < 0.254mm) Between Pad L1-1(95.475mm,29.275mm) on Signal Top And Track (94.025mm,27.525mm)(94.525mm,27.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.003mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.003mm < 0.254mm) Between Pad L1-1(95.475mm,29.275mm) on Signal Top And Track (94.025mm,31.025mm)(94.525mm,31.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.003mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-2(99.075mm,29.275mm) on Signal Top And Track (100.025mm,27.525mm)(100.525mm,28.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-2(99.075mm,29.275mm) on Signal Top And Track (100.025mm,31.025mm)(100.525mm,30.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad L1-2(99.075mm,29.275mm) on Signal Top And Track (100.525mm,28.025mm)(100.525mm,28.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad L1-2(99.075mm,29.275mm) on Signal Top And Track (100.525mm,28.025mm)(100.525mm,30.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad L1-2(99.075mm,29.275mm) on Signal Top And Track (100.525mm,30.525mm)(100.525mm,30.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.003mm < 0.254mm) Between Pad L3-1(78.2mm,31.2mm) on Signal Top And Track (76.45mm,32.15mm)(76.45mm,32.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.003mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad L3-1(78.2mm,31.2mm) on Signal Top And Track (76.45mm,32.65mm)(79.95mm,32.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.003mm < 0.254mm) Between Pad L3-1(78.2mm,31.2mm) on Signal Top And Track (79.95mm,32.15mm)(79.95mm,32.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.003mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R10-2(44.475mm,49.9mm) on Signal Top And Track (44.875mm,49.4mm)(45.075mm,49.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R10-2(44.475mm,49.9mm) on Signal Top And Track (44.875mm,50.4mm)(45.075mm,50.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R10-2(44.475mm,49.9mm) on Signal Top And Track (45.075mm,49.6mm)(45.075mm,50.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R1-1(122.537mm,33.316mm) on Signal Top And Track (120.914mm,32.628mm)(122.31mm,32.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R1-1(122.537mm,33.316mm) on Signal Top And Track (121.937mm,32.866mm)(121.937mm,33.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R1-1(122.537mm,33.316mm) on Signal Top And Track (121.937mm,32.866mm)(122.087mm,32.866mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R1-1(122.537mm,33.316mm) on Signal Top And Track (121.937mm,33.766mm)(122.087mm,33.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R1-1(122.537mm,33.316mm) on Signal Top And Track (122.31mm,32.628mm)(122.512mm,32.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R11-1(44.05mm,45.25mm) on Signal Top And Track (44.5mm,44.8mm)(44.65mm,44.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R11-1(44.05mm,45.25mm) on Signal Top And Track (44.5mm,45.7mm)(44.65mm,45.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R11-1(44.05mm,45.25mm) on Signal Top And Track (44.65mm,44.8mm)(44.65mm,45.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-2(124.237mm,33.316mm) on Signal Top And Text "C21" (123.292mm,32.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R1-2(124.237mm,33.316mm) on Signal Top And Track (124.637mm,32.816mm)(124.837mm,33.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R1-2(124.237mm,33.316mm) on Signal Top And Track (124.637mm,33.816mm)(124.837mm,33.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R1-2(124.237mm,33.316mm) on Signal Top And Track (124.837mm,33.016mm)(124.837mm,33.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R12A-1(92.475mm,100.775mm) on Signal Top And Text "ADCA" (92.278mm,100.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R12A-1(92.475mm,100.775mm) on Signal Top And Track (92.025mm,100.175mm)(92.025mm,100.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R12A-1(92.475mm,100.775mm) on Signal Top And Track (92.025mm,100.175mm)(92.925mm,100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R12A-1(92.475mm,100.775mm) on Signal Top And Track (92.925mm,100.175mm)(92.925mm,100.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R12B-2(48.7mm,111.225mm) on Signal Top And Track (48.2mm,111.625mm)(48.4mm,111.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R12B-2(48.7mm,111.225mm) on Signal Top And Track (48.4mm,111.825mm)(49mm,111.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R12B-2(48.7mm,111.225mm) on Signal Top And Track (49mm,111.825mm)(49.2mm,111.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R13B-1(65.038mm,107.773mm) on Signal Top And Text "R14B" (64.491mm,107.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R13B-1(65.038mm,107.773mm) on Signal Top And Track (64.438mm,107.323mm)(64.438mm,108.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R13B-1(65.038mm,107.773mm) on Signal Top And Track (64.438mm,107.323mm)(64.588mm,107.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R13B-1(65.038mm,107.773mm) on Signal Top And Track (64.438mm,108.223mm)(64.588mm,108.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R13C-2(111.238mm,118.023mm) on Signal Top And Track (111.638mm,118.523mm)(111.838mm,118.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R14A-1(109.688mm,98.435mm) on Signal Top And Text "R15A" (109.144mm,98.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R14A-1(109.688mm,98.435mm) on Signal Top And Track (109.088mm,97.985mm)(109.088mm,98.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R14A-1(109.688mm,98.435mm) on Signal Top And Track (109.088mm,97.985mm)(109.238mm,97.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R14A-1(109.688mm,98.435mm) on Signal Top And Track (109.088mm,98.885mm)(109.238mm,98.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R14A-2(111.388mm,98.435mm) on Signal Top And Track (111.788mm,97.935mm)(111.988mm,98.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R14A-2(111.388mm,98.435mm) on Signal Top And Track (111.788mm,98.935mm)(111.988mm,98.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R14A-2(111.388mm,98.435mm) on Signal Top And Track (111.988mm,98.135mm)(111.988mm,98.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R14C-1(109.538mm,116.71mm) on Signal Top And Text "R15C" (108.991mm,116.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R14C-1(109.538mm,116.71mm) on Signal Top And Track (108.938mm,116.26mm)(108.938mm,117.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R14C-1(109.538mm,116.71mm) on Signal Top And Track (108.938mm,116.26mm)(109.088mm,116.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R14C-1(109.538mm,116.71mm) on Signal Top And Track (108.938mm,117.16mm)(109.088mm,117.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R14C-2(111.238mm,116.71mm) on Signal Top And Track (111.638mm,116.21mm)(111.838mm,116.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R14C-2(111.238mm,116.71mm) on Signal Top And Track (111.638mm,117.21mm)(111.838mm,117.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R14C-2(111.238mm,116.71mm) on Signal Top And Track (111.838mm,116.41mm)(111.838mm,117.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R14D-2(67.088mm,124.035mm) on Signal Top And Track (67.488mm,123.535mm)(67.688mm,123.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R14D-2(67.088mm,124.035mm) on Signal Top And Track (67.488mm,124.535mm)(67.688mm,124.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R14D-2(67.088mm,124.035mm) on Signal Top And Track (67.688mm,123.735mm)(67.688mm,124.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R15A-2(111.388mm,97.123mm) on Signal Top And Track (111.788mm,96.623mm)(111.988mm,96.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R15A-2(111.388mm,97.123mm) on Signal Top And Track (111.788mm,97.623mm)(111.988mm,97.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R15A-2(111.388mm,97.123mm) on Signal Top And Track (111.988mm,96.823mm)(111.988mm,97.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R15C-2(111.238mm,115.398mm) on Signal Top And Track (111.638mm,114.898mm)(111.838mm,115.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R15C-2(111.238mm,115.398mm) on Signal Top And Track (111.638mm,115.898mm)(111.838mm,115.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R15C-2(111.238mm,115.398mm) on Signal Top And Track (111.838mm,115.098mm)(111.838mm,115.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R16A-1(113.188mm,92.948mm) on Signal Top And Text "R19A" (112.751mm,92.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R16A-1(113.188mm,92.948mm) on Signal Top And Track (112.738mm,92.348mm)(112.738mm,92.498mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R16A-1(113.188mm,92.948mm) on Signal Top And Track (112.738mm,92.348mm)(113.638mm,92.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R16A-1(113.188mm,92.948mm) on Signal Top And Track (113.638mm,92.348mm)(113.638mm,92.498mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R16C-1(113.038mm,111.223mm) on Signal Top And Text "R19C" (112.598mm,110.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R16C-1(113.038mm,111.223mm) on Signal Top And Track (112.588mm,110.623mm)(112.588mm,110.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R16C-1(113.038mm,111.223mm) on Signal Top And Track (112.588mm,110.623mm)(113.488mm,110.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R16C-1(113.038mm,111.223mm) on Signal Top And Track (113.488mm,110.623mm)(113.488mm,110.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R16D-2(68.888mm,120.248mm) on Signal Top And Track (68.388mm,120.648mm)(68.588mm,120.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R16D-2(68.888mm,120.248mm) on Signal Top And Track (68.588mm,120.848mm)(69.188mm,120.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R16D-2(68.888mm,120.248mm) on Signal Top And Track (69.188mm,120.848mm)(69.388mm,120.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R17B-1(65.038mm,100.798mm) on Signal Top And Text "R18B" (64.491mm,100.609mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R17B-1(65.038mm,100.798mm) on Signal Top And Track (64.438mm,100.348mm)(64.438mm,101.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R17B-1(65.038mm,100.798mm) on Signal Top And Track (64.438mm,100.348mm)(64.588mm,100.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R17B-1(65.038mm,100.798mm) on Signal Top And Track (64.438mm,101.248mm)(64.588mm,101.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R17C-1(109.538mm,111.048mm) on Signal Top And Text "R18C" (108.991mm,110.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R17C-1(109.538mm,111.048mm) on Signal Top And Track (108.938mm,110.598mm)(108.938mm,111.498mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R17C-1(109.538mm,111.048mm) on Signal Top And Track (108.938mm,110.598mm)(109.088mm,110.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R17C-1(109.538mm,111.048mm) on Signal Top And Track (108.938mm,111.498mm)(109.088mm,111.498mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R17C-2(111.238mm,111.048mm) on Signal Top And Track (111.638mm,110.548mm)(111.838mm,110.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R17C-2(111.238mm,111.048mm) on Signal Top And Track (111.638mm,111.548mm)(111.838mm,111.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R17C-2(111.238mm,111.048mm) on Signal Top And Track (111.838mm,110.748mm)(111.838mm,111.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R17D-1(65.388mm,118.373mm) on Signal Top And Text "R18D" (64.846mm,118.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R17D-1(65.388mm,118.373mm) on Signal Top And Track (64.788mm,117.923mm)(64.788mm,118.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R17D-1(65.388mm,118.373mm) on Signal Top And Track (64.788mm,117.923mm)(64.938mm,117.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R17D-1(65.388mm,118.373mm) on Signal Top And Track (64.788mm,118.823mm)(64.938mm,118.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R18A-1(109.688mm,91.373mm) on Signal Top And Track (109.088mm,90.923mm)(109.088mm,91.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R18A-1(109.688mm,91.373mm) on Signal Top And Track (109.088mm,90.923mm)(109.238mm,90.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R18A-1(109.688mm,91.373mm) on Signal Top And Track (109.088mm,91.823mm)(109.238mm,91.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R18A-2(111.388mm,91.373mm) on Signal Top And Track (111.788mm,90.873mm)(111.988mm,91.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R18A-2(111.388mm,91.373mm) on Signal Top And Track (111.788mm,91.873mm)(111.988mm,91.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R18A-2(111.388mm,91.373mm) on Signal Top And Track (111.988mm,91.073mm)(111.988mm,91.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R18C-1(109.538mm,109.648mm) on Signal Top And Track (108.938mm,109.198mm)(108.938mm,110.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R18C-1(109.538mm,109.648mm) on Signal Top And Track (108.938mm,109.198mm)(109.088mm,109.198mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R18C-1(109.538mm,109.648mm) on Signal Top And Track (108.938mm,110.098mm)(109.088mm,110.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R18D-2(67.088mm,116.973mm) on Signal Top And Track (67.488mm,116.473mm)(67.688mm,116.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R18D-2(67.088mm,116.973mm) on Signal Top And Track (67.488mm,117.473mm)(67.688mm,117.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R18D-2(67.088mm,116.973mm) on Signal Top And Track (67.688mm,116.673mm)(67.688mm,117.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R19C-1(113.038mm,107.848mm) on Signal Top And Track (112.588mm,107.248mm)(112.588mm,107.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R19C-1(113.038mm,107.848mm) on Signal Top And Track (112.588mm,107.248mm)(113.488mm,107.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R19C-1(113.038mm,107.848mm) on Signal Top And Track (113.488mm,107.248mm)(113.488mm,107.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R20B-2(70.4mm,99.2mm) on Signal Top And Track (69.9mm,99.6mm)(70.1mm,99.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R20B-2(70.4mm,99.2mm) on Signal Top And Track (70.1mm,99.8mm)(70.7mm,99.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R20B-2(70.4mm,99.2mm) on Signal Top And Track (70.7mm,99.8mm)(70.9mm,99.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R2-1(123.361mm,37.058mm) on Signal Top And Track (122.761mm,36.608mm)(122.761mm,37.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R2-1(123.361mm,37.058mm) on Signal Top And Track (122.761mm,36.608mm)(122.911mm,36.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R2-1(123.361mm,37.058mm) on Signal Top And Track (122.761mm,37.508mm)(122.911mm,37.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R21A-2(114.925mm,87.725mm) on Signal Top And Track (115.325mm,87.225mm)(115.525mm,87.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R21A-2(114.925mm,87.725mm) on Signal Top And Track (115.325mm,88.224mm)(115.525mm,88.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R21A-2(114.925mm,87.725mm) on Signal Top And Track (115.525mm,87.425mm)(115.525mm,88.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R21B-1(68.575mm,95.75mm) on Signal Top And Track (67.975mm,95.3mm)(67.975mm,96.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R21B-1(68.575mm,95.75mm) on Signal Top And Track (67.975mm,95.3mm)(68.125mm,95.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R21B-1(68.575mm,95.75mm) on Signal Top And Track (67.975mm,96.2mm)(68.125mm,96.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R21C-2(114.774mm,106mm) on Signal Top And Track (115.175mm,105.5mm)(115.375mm,105.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R21C-2(114.774mm,106mm) on Signal Top And Track (115.175mm,106.5mm)(115.375mm,106.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R21C-2(114.774mm,106mm) on Signal Top And Track (115.375mm,105.7mm)(115.375mm,106.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R21D-1(68.925mm,113.325mm) on Signal Top And Track (68.325mm,112.875mm)(68.325mm,113.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R21D-1(68.925mm,113.325mm) on Signal Top And Track (68.325mm,112.875mm)(68.475mm,112.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R21D-1(68.925mm,113.325mm) on Signal Top And Track (68.325mm,113.775mm)(68.475mm,113.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R2-2(125.061mm,37.058mm) on Signal Top And Track (125.461mm,36.558mm)(125.661mm,36.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R2-2(125.061mm,37.058mm) on Signal Top And Track (125.461mm,37.558mm)(125.661mm,37.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R2-2(125.061mm,37.058mm) on Signal Top And Track (125.661mm,36.758mm)(125.661mm,37.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R3-1(95.525mm,62.193mm) on Signal Top And Track (94.925mm,61.743mm)(94.925mm,62.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R3-1(95.525mm,62.193mm) on Signal Top And Track (94.925mm,61.743mm)(95.075mm,61.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R3-1(95.525mm,62.193mm) on Signal Top And Track (94.925mm,62.643mm)(95.075mm,62.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R4-1(64.275mm,31.7mm) on Signal Top And Track (63.825mm,32.3mm)(64.725mm,32.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R4-2(64.275mm,30mm) on Signal Top And Track (63.775mm,29.6mm)(63.975mm,29.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R4-2(64.275mm,30mm) on Signal Top And Track (63.975mm,29.4mm)(64.575mm,29.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R4-2(64.275mm,30mm) on Signal Top And Track (64.575mm,29.4mm)(64.775mm,29.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R5-1(46.625mm,43.525mm) on Signal Top And Track (46.175mm,43.975mm)(46.175mm,44.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R5-1(46.625mm,43.525mm) on Signal Top And Track (46.175mm,44.125mm)(47.075mm,44.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R5-1(46.625mm,43.525mm) on Signal Top And Track (47.075mm,43.975mm)(47.075mm,44.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R6-2(39.075mm,39.25mm) on Signal Top And Track (38.475mm,39.55mm)(38.675mm,39.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R7-2(39.075mm,40.725mm) on Signal Top And Text "R6" (38.532mm,40.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad R7-2(39.075mm,40.725mm) on Signal Top And Track (38.475mm,40.425mm)(38.475mm,41.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R7-2(39.075mm,40.725mm) on Signal Top And Track (38.475mm,40.425mm)(38.675mm,40.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad R7-2(39.075mm,40.725mm) on Signal Top And Track (38.475mm,41.025mm)(38.675mm,41.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R8-2(27.837mm,41.226mm) on Signal Top And Text "R9" (26.975mm,40.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad R8-2(27.837mm,41.226mm) on Signal Top And Track (26.973mm,40.502mm)(26.973mm,41.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad R8-2(27.837mm,41.226mm) on Signal Top And Track (26.973mm,40.502mm)(27.175mm,40.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R8-2(27.837mm,41.226mm) on Signal Top And Track (26.973mm,41.898mm)(27.175mm,42.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R9-1(29.737mm,39.076mm) on Signal Top And Track (30.375mm,38.121mm)(30.625mm,38.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R9-1(29.737mm,39.076mm) on Signal Top And Track (30.375mm,40mm)(30.625mm,40mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R9-1(29.737mm,39.076mm) on Signal Top And Track (30.625mm,38.121mm)(30.625mm,40mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad R9-2(27.837mm,39.076mm) on Signal Top And Track (26.973mm,38.352mm)(26.973mm,39.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad R9-2(27.837mm,39.076mm) on Signal Top And Track (26.973mm,38.352mm)(27.175mm,38.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R9-2(27.837mm,39.076mm) on Signal Top And Track (26.973mm,39.748mm)(27.175mm,39.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-1(81.325mm,51.3mm) on Signal Top And Text "U2" (80.543mm,50.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-1(81.325mm,51.3mm) on Signal Top And Track (80.525mm,51.65mm)(84.025mm,51.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-2(83.225mm,51.3mm) on Signal Top And Track (80.525mm,51.65mm)(84.025mm,51.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-3(82.275mm,53.3mm) on Signal Top And Track (80.525mm,53.05mm)(84.025mm,53.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad U4-2(113.8mm,54.85mm) on Signal Top And Track (112.1mm,46.83mm)(112.1mm,56.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-3(113.8mm,48.63mm) on Signal Top And Text "U5" (112.903mm,46.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad U4-3(113.8mm,48.63mm) on Signal Top And Track (112.1mm,46.83mm)(112.1mm,56.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-24(35.109mm,44.527mm) on Signal Top And Text "C24" (34.265mm,43.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad U7-26(35.816mm,43.82mm) on Signal Top And Text "C24" (34.265mm,43.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad U8B-7(73.875mm,100.2mm) on Signal Top And Text "D9B" (74.6mm,99.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad U8D-7(74.225mm,117.775mm) on Signal Top And Text "D9D" (74.955mm,117.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
Rule Violations :383

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Room HSD1 (Bounding Region = (107.1mm, 86.175mm, 129.475mm, 100.6mm) (InComponentClass('HSD1'))
Rule Violations :0

Processing Rule : Room HSD4 (Bounding Region = (62.8mm, 111.775mm, 85.175mm, 126.2mm) (InComponentClass('HSD4'))
Rule Violations :0

Processing Rule : Room HSD2 (Bounding Region = (62.45mm, 94.2mm, 84.825mm, 108.625mm) (InComponentClass('HSD2'))
Rule Violations :0

Processing Rule : Room HSD3 (Bounding Region = (106.95mm, 104.45mm, 129.325mm, 118.875mm) (InComponentClass('HSD3'))
Rule Violations :0

Processing Rule : Room Power Supply (Bounding Region = (58.392mm, 25.544mm, 154.656mm, 63.502mm) (InComponentClass('Power Supply'))
Rule Violations :0

Processing Rule : Room Microcontroller (Bounding Region = (25.625mm, 25.375mm, 51.8mm, 52.675mm) (InComponentClass('Microcontroller'))
Rule Violations :0

Processing Rule : Room CAN (Bounding Region = (61.475mm, 42.85mm, 86.475mm, 54.45mm) (InComponentClass('CAN'))
Rule Violations :0

Processing Rule : Room High-Side Driver Enable Pin Isolator (Bounding Region = (38.2mm, 53.775mm, 49.45mm, 69.9mm) (InComponentClass('High-Side Driver Enable Pin Isolator'))
Rule Violations :0

Processing Rule : Room ADC Chip Select Isolation (Bounding Region = (50.45mm, 53.775mm, 61.7mm, 69.9mm) (InComponentClass('ADC Chip Select Isolation'))
Rule Violations :0

Processing Rule : Room ADC1 (Bounding Region = (91.625mm, 95.125mm, 100.775mm, 103.425mm) (InComponentClass('ADC1'))
Rule Violations :0

Processing Rule : Room TopLevel (Bounding Region = (157.446mm, 25.17mm, 192.244mm, 108.624mm) (InComponentClass('TopLevel'))
Rule Violations :0

Processing Rule : Room Contoller Peripheral Comms Isolation (Bounding Region = (25.95mm, 53.775mm, 37.2mm, 69.925mm) (InComponentClass('Contoller Peripheral Comms Isolation'))
Rule Violations :0

Processing Rule : Room ADC2 (Bounding Region = (47.3mm, 103.6mm, 56.45mm, 111.9mm) (InComponentClass('ADC2'))
   Violation between Room Definition: Between LCC Component ADCB-ADS7028IRTER-Symbol-1 (48.925mm,106.2mm) on Signal Top And Room ADC2 (Bounding Region = (47.3mm, 103.6mm, 56.45mm, 111.9mm) (InComponentClass('ADC2')) 
   Violation between Room Definition: Between Room ADC2 (Bounding Region = (47.3mm, 103.6mm, 56.45mm, 111.9mm) (InComponentClass('ADC2')) And SMT Small Component R12B-100K (48.7mm,109.525mm) on Signal Top 
Rule Violations :2

Processing Rule : Height Constraint (Min=0mm) (Max=50mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02