
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001734                       # Number of seconds simulated
sim_ticks                                  1734283500                       # Number of ticks simulated
final_tick                                 1734283500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  89283                       # Simulator instruction rate (inst/s)
host_op_rate                                   153849                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               54939709                       # Simulator tick rate (ticks/s)
host_mem_usage                                4341436                       # Number of bytes of host memory used
host_seconds                                    31.57                       # Real time elapsed on the host
sim_insts                                     2818373                       # Number of instructions simulated
sim_ops                                       4856535                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1734283500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          129728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          108672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             238400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       129728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        129728                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             2027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3725                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           74802072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           62661036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             137463108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      74802072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         74802072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          74802072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          62661036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            137463108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3725                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3725                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 238400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  238400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                92                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1734170000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3725                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    281.995249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.783848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.620215                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          314     37.29%     37.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          218     25.89%     63.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           77      9.14%     72.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           47      5.58%     77.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           57      6.77%     84.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           36      4.28%     88.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           27      3.21%     92.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.95%     93.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           58      6.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          842                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     75535250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               145379000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   18625000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20277.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39027.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       137.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    137.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2874                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     465548.99                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2184840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1142295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 8639400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         56546880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             25671660                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2664480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       169039200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        65653920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        279885540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              611428215                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            352.553787                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1670994000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      4626500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      24016000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1129370750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    170969000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      34594750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    370706500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3891300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2053095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                17957100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         89122800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             46543920                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3464160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       309865680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        82898880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        184055280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              739852215                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            426.603964                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1623019000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      5239000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      37802000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    727778250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    215890250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      68019000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    679555000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1734283500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1237193                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1237193                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            107729                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1021671                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   62272                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               4675                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1021671                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             438243                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           583428                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        56973                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1734283500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      980233                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      420233                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          4780                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          2276                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1734283500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1734283500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      791017                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           519                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                  2414                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1734283500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3468568                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             941412                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        6632973                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1237193                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             500515                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2269784                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  216422                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  493                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1953                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          162                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    790653                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 29986                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            3322027                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.440393                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.567435                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1480007     44.55%     44.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   109799      3.31%     47.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   149744      4.51%     52.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    84789      2.55%     54.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   137581      4.14%     59.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   115327      3.47%     62.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    86470      2.60%     65.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   146834      4.42%     69.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1011476     30.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3322027                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.356687                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.912309                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   755210                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                898902                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1391013                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                168691                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 108211                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               10684239                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 108211                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   855131                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  533233                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          69988                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1443282                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                312182                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10182359                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   810                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 116058                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  16045                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 149040                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            12816606                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              25744495                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         15420298                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            110050                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6200077                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  6616529                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               3149                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3169                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    486097                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1159886                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              559014                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             85601                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            62207                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    9135829                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                4591                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7716800                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             59336                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4283884                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6208797                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1967                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3322027                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.322919                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.504869                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1357279     40.86%     40.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              308557      9.29%     50.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              299668      9.02%     59.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              265620      8.00%     67.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              304138      9.16%     76.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              267804      8.06%     84.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              262342      7.90%     92.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              170529      5.13%     97.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               86090      2.59%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3322027                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   79171     90.75%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   185      0.21%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   4739      5.43%     96.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1421      1.63%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               950      1.09%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              772      0.88%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            131977      1.71%      1.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5971044     77.38%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                38544      0.50%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 18953      0.25%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               37968      0.49%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  56      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1056651     13.69%     94.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              409812      5.31%     99.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           17485      0.23%     99.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          34310      0.44%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7716800                       # Type of FU issued
system.cpu.iq.rate                           2.224780                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       87238                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011305                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18705773                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13279354                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7172656                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              196428                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             145247                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        88569                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7573311                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   98750                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                   7776136                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads            72636                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads        10028                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       531219                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          861                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          437                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       252561                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          594                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           135                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 108211                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  503368                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 18113                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             9140420                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              9098                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1159886                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               559014                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               3533                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    375                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 17668                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            437                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          39189                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       104415                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               143604                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7366934                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                949410                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            275150                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1369582                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   700637                       # Number of branches executed
system.cpu.iew.exec_stores                     420172                       # Number of stores executed
system.cpu.iew.exec_rate                     2.123912                       # Inst execution rate
system.cpu.iew.wb_sent                        7302010                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7261225                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5401422                       # num instructions producing a value
system.cpu.iew.wb_consumers                   8902079                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.093436                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.606760                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         4284020                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            2624                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            107997                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations                213                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts        16203                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples      2713979                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.789452                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.450952                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1194960     44.03%     44.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       577796     21.29%     65.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       229685      8.46%     73.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       202028      7.44%     81.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       109793      4.05%     85.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       102559      3.78%     89.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        39738      1.46%     90.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        36470      1.34%     91.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       220950      8.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2713979                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2818373                       # Number of instructions committed
system.cpu.commit.committedOps                4856535                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         935120                       # Number of memory references committed
system.cpu.commit.loads                        628667                       # Number of loads committed
system.cpu.commit.membars                         140                       # Number of memory barriers committed
system.cpu.commit.branches                     501476                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      73979                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4786354                       # Number of committed integer instructions.
system.cpu.commit.function_calls                35445                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        48139      0.99%      0.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3800165     78.25%     79.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           30078      0.62%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            17838      0.37%     80.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          25195      0.52%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          616108     12.69%     93.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         276130      5.69%     99.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        12559      0.26%     99.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        30323      0.62%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4856535                       # Class of committed instruction
system.cpu.commit.bw_lim_events                220950                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11633584                       # The number of ROB reads
system.cpu.rob.rob_writes                    18895510                       # The number of ROB writes
system.cpu.timesIdled                            1935                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          146541                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2818373                       # Number of Instructions Simulated
system.cpu.committedOps                       4856535                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.230699                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.230699                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.812547                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.812547                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 10485236                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6081724                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     82341                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    55033                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3679358                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2895269                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 3038198                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1734283500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              2640                       # number of replacements
system.cpu.dcache.tags.tagsinuse           863.563226                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              376565                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2640                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            142.638258                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   863.563226                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.843323                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.843323                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          990                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          239                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          580                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2441660                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2441660                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1734283500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       907323                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          907323                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       304689                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         304689                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1212012                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1212012                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1212012                       # number of overall hits
system.cpu.dcache.overall_hits::total         1212012                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         5221                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5221                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1782                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1782                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         7003                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7003                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         7003                       # number of overall misses
system.cpu.dcache.overall_misses::total          7003                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    113896500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    113896500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    121891500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    121891500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    235788000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    235788000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    235788000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    235788000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       912544                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       912544                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       306471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       306471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1219015                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1219015                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1219015                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1219015                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.005721                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005721                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005815                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005815                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.005745                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005745                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.005745                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005745                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21815.073741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21815.073741                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 68401.515152                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68401.515152                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 33669.570184                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33669.570184                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 33669.570184                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33669.570184                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          846                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.214286                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         2221                       # number of writebacks
system.cpu.dcache.writebacks::total              2221                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         3367                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3367                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         3372                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3372                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         3372                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3372                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1854                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1854                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1777                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1777                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         3631                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3631                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         3631                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3631                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     54018500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     54018500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    119884000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    119884000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    173902500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    173902500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    173902500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    173902500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002032                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002032                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005798                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005798                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002979                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002979                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002979                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002979                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 29136.192017                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29136.192017                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 67464.265616                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67464.265616                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 47893.830901                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47893.830901                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 47893.830901                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47893.830901                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1734283500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1734283500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1734283500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              4477                       # number of replacements
system.cpu.icache.tags.tagsinuse           499.084875                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              659617                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4477                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            147.334599                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   499.084875                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.974775                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.974775                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          146                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1586292                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1586292                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1734283500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       784574                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          784574                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        784574                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           784574                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       784574                       # number of overall hits
system.cpu.icache.overall_hits::total          784574                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         6077                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6077                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         6077                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6077                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         6077                       # number of overall misses
system.cpu.icache.overall_misses::total          6077                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    286710998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    286710998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    286710998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    286710998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    286710998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    286710998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       790651                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       790651                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       790651                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       790651                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       790651                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       790651                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.007686                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007686                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.007686                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007686                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.007686                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007686                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 47179.693599                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47179.693599                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 47179.693599                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47179.693599                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 47179.693599                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47179.693599                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1809                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                62                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    29.177419                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         4477                       # number of writebacks
system.cpu.icache.writebacks::total              4477                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1086                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1086                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1086                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1086                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1086                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1086                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4991                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4991                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         4991                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4991                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         4991                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4991                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    226407498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    226407498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    226407498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    226407498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    226407498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    226407498                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.006313                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006313                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.006313                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006313                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.006313                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006313                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 45363.153276                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45363.153276                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 45363.153276                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45363.153276                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 45363.153276                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45363.153276                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1734283500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1734283500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1734283500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  2924.284109                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       1618.949209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1305.334900                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.049406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.039836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.089242                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3725                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3292                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.113678                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    129565                       # Number of tag accesses
system.l2.tags.data_accesses                   129565                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1734283500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         2221                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2221                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         4474                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4474                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                410                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   410                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            2962                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2962                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           1522                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1522                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  2962                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  1932                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4894                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 2962                       # number of overall hits
system.l2.overall_hits::cpu.data                 1932                       # number of overall hits
system.l2.overall_hits::total                    4894                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             1367                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1367                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2028                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2028                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          331                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             331                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2028                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1698                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3726                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2028                       # number of overall misses
system.l2.overall_misses::cpu.data               1698                       # number of overall misses
system.l2.overall_misses::total                  3726                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    112976500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     112976500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    187648500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    187648500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     35071500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     35071500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     187648500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     148048000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        335696500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    187648500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    148048000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       335696500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         2221                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2221                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         4474                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4474                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           1777                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1777                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         4990                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4990                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         1853                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1853                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              4990                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              3630                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8620                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             4990                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             3630                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8620                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.769274                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.769274                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.406413                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.406413                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.178629                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.178629                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.406413                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.467769                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.432251                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.406413                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.467769                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.432251                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 82645.574250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82645.574250                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 92528.846154                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92528.846154                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 105956.193353                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105956.193353                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 92528.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 87189.634865                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90095.679012                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 92528.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 87189.634865                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90095.679012                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data         1367                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1367                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2028                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2028                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          331                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          331                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2028                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1698                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3726                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2028                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1698                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3726                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     99306500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     99306500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    167378500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    167378500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     31761500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     31761500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    167378500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    131068000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    298446500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    167378500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    131068000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    298446500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.769274                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.769274                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.406413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.406413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.178629                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.178629                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.406413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.467769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.432251                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.406413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.467769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.432251                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 72645.574250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72645.574250                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 82533.777120                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82533.777120                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 95956.193353                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95956.193353                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 82533.777120                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 77189.634865                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80098.362856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 82533.777120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 77189.634865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80098.362856                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3725                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1734283500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2358                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1367                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1367                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2358                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         7450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       238400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       238400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  238400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3725                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3725    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3725                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4592500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19747000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        15739                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         7118                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1734283500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6843                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2221                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4477                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             419                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1777                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1777                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4991                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1853                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        14457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         9902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 24359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       605824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       374464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 980288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             8622                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001160                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034038                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   8612     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     10      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               8622                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           14567500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7485499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5446498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
