Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c14e011a11574383a71eb0547f3b31eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/work/vivado/tw_on_fly/tw_on_fly.srcs/sources_1/new/cos_lut_wr.v" Line 1. Module cos_lut_wr_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/work/vivado/tw_on_fly/tw_on_fly.srcs/sources_1/new/cos_lut.sv" Line 1. Module cos_lut(ROM_FILE="cos_table_64x8.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/work/crypto/twiddle_lut/files/rom_async.sv" Line 1. Module rom_async(DEPTH=64,INIT_F="cos_table_64x8.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/work/crypto/twiddle_lut/files/sine_lut_wr.v" Line 1. Module sine_lut_wr_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/work/crypto/twiddle_lut/files/sin_lut.sv" Line 1. Module sin_lut(ROM_FILE="sin_table_64x8.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/work/crypto/twiddle_lut/files/rom_async.sv" Line 1. Module rom_async(DEPTH=64,INIT_F="sin_table_64x8.mem") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rom_async(DEPTH=64,INIT_F="cos_t...
Compiling module xil_defaultlib.cos_lut(ROM_FILE="cos_table_64x8...
Compiling module xil_defaultlib.cos_lut_wr_default
Compiling module xil_defaultlib.rom_async(DEPTH=64,INIT_F="sin_t...
Compiling module xil_defaultlib.sin_lut(ROM_FILE="sin_table_64x8...
Compiling module xil_defaultlib.sine_lut_wr_default
Compiling module xil_defaultlib.tw_calc
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
