Library IEEE;
use IEEE.STD_Logic_1164.all;

entity SeqDet1001 is

	port(	reset	:	in		STD_Logic;
			clk	:	in		STD_Logic;
			xin	:	in		STD_Logic;
			xout	:	out	STD_Logic);
		  
end SeqDet1001;

architecture proc	of SeqDet1001 is

type fase is (E1,E2,E3,E4);
signal sel, mudar : fase;

begin
process(clk)
begin

if (rising_edge(clk))
	if(reset='1')
	sel<=E1;
	else
	sel<=mudar;
	
end if;
end if;
end process;

process(sel,mudar)
begin

case sel is

when E1  =>
	
	if (xin='1')
	mudar<=E2;
	xout='0';
	else 
	mudar<=E1;
	xout='0';
	
end if;

when E2 =>

	if (xin='1')
	mudar<=E2;
	xout='0';
	
	else
	mudar<=E3;
	xout='0';

when E3 =>
		
	if (xin='1')
	mudar<=E2;
	xout='0';
	
	else
	mudar<=E4;
	xout='0';
	
when E4 =>

	if (xin='1')
	mudar<=E5;
	xout='1';
	
	else
	mudar<=E2;
	xout='0';
	
when E5 =>

	if (xin='1')
	mudar<=E2;
	xout='0';
	
	else
	mudar<=E3;	
	xout='0';
	
end process

sel<=mudar;

end proc;	
		  