$date
	Tue Dec  6 04:19:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ram_tb $end
$var wire 16 ! tstdout [15:0] $end
$var reg 8 " tstadrs [7:0] $end
$var reg 1 # tstclk $end
$var reg 8 $ tstdin [7:0] $end
$var reg 1 % tstrw $end
$scope module dut $end
$var wire 8 & adrs [7:0] $end
$var wire 1 # clk $end
$var wire 8 ' din [7:0] $end
$var wire 16 ( dout [15:0] $end
$var wire 1 % rw $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000011111001 (
bx '
b0 &
0%
bx $
0#
b0 "
b1000011111001 !
$end
#5
b1000011110110 !
b1000011110110 (
b1 "
b1 &
1#
#10
0#
#15
b1000011010101 !
b1000011010101 (
b11 "
b11 &
1#
#20
0#
#25
1#
#30
0#
#35
1#
#40
0#
#45
1#
#50
0#
#55
1#
#60
0#
#65
b11111111 $
b11111111 '
1%
1#
#70
0#
#75
b11111111 !
b11111111 (
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
#105
1#
#110
0#
#115
0%
1#
#120
0#
#125
1#
#130
0#
#135
1#
#140
0#
#145
1#
#150
0#
#155
1#
#160
0#
#165
1#
#170
0#
#175
1#
#180
0#
#185
1#
#190
0#
#195
1#
#200
0#
#205
1#
#210
0#
#215
1#
#220
0#
#225
1#
#230
0#
#235
1#
#240
0#
#245
1#
#250
0#
#255
1#
#260
0#
#265
1#
#270
0#
#275
1#
#280
0#
#285
1#
#290
0#
#295
1#
#300
0#
#305
1#
#310
0#
#315
1#
#320
0#
#325
1#
#330
0#
#335
1#
#340
0#
#345
1#
