{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1424648841575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424648841579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 22 17:47:21 2015 " "Processing started: Sun Feb 22 17:47:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424648841579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1424648841579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE385Lab6 -c ECE385Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE385Lab6 -c ECE385Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1424648841579 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1424648841892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_buffer_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file tri_buffer_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tri_buffer_16 " "Found entity 1: tri_buffer_16" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424648855771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424648855771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424648855775 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/test_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424648855775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424648855775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file slc3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424648855777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SLC3 " "Found entity 1: SLC3" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424648855778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424648855778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "reg_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/reg_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424648855780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424648855780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424648855781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424648855781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "mux_4x1.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/mux_4x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424648855783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424648855783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/mux_2x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424648855784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424648855784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/Mem2IO.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424648855786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424648855786 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(68) " "Verilog HDL information at ISDU.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/ISDU.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1424648855787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424648855788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424648855788 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(26) " "Verilog HDL warning at HexDriver.sv(26): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/HexDriver.sv" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1424648855790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/HexDriver.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424648855790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424648855790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry_select_adder_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder_16 " "Found entity 1: carry_select_adder_16" {  } { { "carry_select_adder_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/carry_select_adder_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424648855792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424648855792 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SLC3 " "Elaborating entity \"SLC3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1424648855828 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "WTF_IS_A SLC3.sv(10) " "Verilog HDL warning at SLC3.sv(10): initial value for variable WTF_IS_A should be constant" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 10 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1424648855829 "|SLC3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "WTF_IS_A\[19..16\] 0 SLC3.sv(9) " "Net \"WTF_IS_A\[19..16\]\" at SLC3.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1424648855829 "|SLC3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:CPU " "Elaborating entity \"processor\" for hierarchy \"processor:CPU\"" {  } { { "SLC3.sv" "CPU" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424648855829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU processor:CPU\|ISDU:control " "Elaborating entity \"ISDU\" for hierarchy \"processor:CPU\|ISDU:control\"" {  } { { "processor.sv" "control" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424648855832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 processor:CPU\|reg_16:IR " "Elaborating entity \"reg_16\" for hierarchy \"processor:CPU\|reg_16:IR\"" {  } { { "processor.sv" "IR" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424648855835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 processor:CPU\|mux_4x1:PC_mux " "Elaborating entity \"mux_4x1\" for hierarchy \"processor:CPU\|mux_4x1:PC_mux\"" {  } { { "processor.sv" "PC_mux" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424648855836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_buffer_16 processor:CPU\|tri_buffer_16:pc_gate " "Elaborating entity \"tri_buffer_16\" for hierarchy \"processor:CPU\|tri_buffer_16:pc_gate\"" {  } { { "processor.sv" "pc_gate" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424648855838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select_adder_16 processor:CPU\|carry_select_adder_16:PC_adder " "Elaborating entity \"carry_select_adder_16\" for hierarchy \"processor:CPU\|carry_select_adder_16:PC_adder\"" {  } { { "processor.sv" "PC_adder" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424648855839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 processor:CPU\|mux_2x1:MDR_mux " "Elaborating entity \"mux_2x1\" for hierarchy \"processor:CPU\|mux_2x1:MDR_mux\"" {  } { { "processor.sv" "MDR_mux" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424648855883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver processor:CPU\|HexDriver:out0 " "Elaborating entity \"HexDriver\" for hierarchy \"processor:CPU\|HexDriver:out0\"" {  } { { "processor.sv" "out0" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424648855886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:MEMTEST " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:MEMTEST\"" {  } { { "SLC3.sv" "MEMTEST" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424648855889 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:CPU\|Bus\[15\]\" " "Converted tri-state node \"processor:CPU\|Bus\[15\]\" into a selector" {  } { { "reg_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/reg_16.sv" 3 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:CPU\|Bus\[14\]\" " "Converted tri-state node \"processor:CPU\|Bus\[14\]\" into a selector" {  } { { "reg_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/reg_16.sv" 3 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:CPU\|Bus\[13\]\" " "Converted tri-state node \"processor:CPU\|Bus\[13\]\" into a selector" {  } { { "reg_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/reg_16.sv" 3 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:CPU\|Bus\[12\]\" " "Converted tri-state node \"processor:CPU\|Bus\[12\]\" into a selector" {  } { { "reg_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/reg_16.sv" 3 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:CPU\|Bus\[11\]\" " "Converted tri-state node \"processor:CPU\|Bus\[11\]\" into a selector" {  } { { "reg_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/reg_16.sv" 3 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:CPU\|Bus\[10\]\" " "Converted tri-state node \"processor:CPU\|Bus\[10\]\" into a selector" {  } { { "reg_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/reg_16.sv" 3 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:CPU\|Bus\[9\]\" " "Converted tri-state node \"processor:CPU\|Bus\[9\]\" into a selector" {  } { { "reg_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/reg_16.sv" 3 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:CPU\|Bus\[8\]\" " "Converted tri-state node \"processor:CPU\|Bus\[8\]\" into a selector" {  } { { "reg_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/reg_16.sv" 3 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:CPU\|Bus\[7\]\" " "Converted tri-state node \"processor:CPU\|Bus\[7\]\" into a selector" {  } { { "reg_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/reg_16.sv" 3 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:CPU\|Bus\[6\]\" " "Converted tri-state node \"processor:CPU\|Bus\[6\]\" into a selector" {  } { { "reg_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/reg_16.sv" 3 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:CPU\|Bus\[5\]\" " "Converted tri-state node \"processor:CPU\|Bus\[5\]\" into a selector" {  } { { "reg_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/reg_16.sv" 3 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:CPU\|Bus\[4\]\" " "Converted tri-state node \"processor:CPU\|Bus\[4\]\" into a selector" {  } { { "reg_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/reg_16.sv" 3 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:CPU\|Bus\[3\]\" " "Converted tri-state node \"processor:CPU\|Bus\[3\]\" into a selector" {  } { { "reg_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/reg_16.sv" 3 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:CPU\|Bus\[2\]\" " "Converted tri-state node \"processor:CPU\|Bus\[2\]\" into a selector" {  } { { "reg_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/reg_16.sv" 3 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:CPU\|Bus\[1\]\" " "Converted tri-state node \"processor:CPU\|Bus\[1\]\" into a selector" {  } { { "reg_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/reg_16.sv" 3 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:CPU\|Bus\[0\]\" " "Converted tri-state node \"processor:CPU\|Bus\[0\]\" into a selector" {  } { { "reg_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/reg_16.sv" 3 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[0\] " "Converted tri-state buffer \"processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[0\]\" feeding internal logic into a wire" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[1\] " "Converted tri-state buffer \"processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[1\]\" feeding internal logic into a wire" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[2\] " "Converted tri-state buffer \"processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[2\]\" feeding internal logic into a wire" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[3\] " "Converted tri-state buffer \"processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[3\]\" feeding internal logic into a wire" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[4\] " "Converted tri-state buffer \"processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[4\]\" feeding internal logic into a wire" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[5\] " "Converted tri-state buffer \"processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[5\]\" feeding internal logic into a wire" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[6\] " "Converted tri-state buffer \"processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[6\]\" feeding internal logic into a wire" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[7\] " "Converted tri-state buffer \"processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[7\]\" feeding internal logic into a wire" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[8\] " "Converted tri-state buffer \"processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[8\]\" feeding internal logic into a wire" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[9\] " "Converted tri-state buffer \"processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[9\]\" feeding internal logic into a wire" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[10\] " "Converted tri-state buffer \"processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[10\]\" feeding internal logic into a wire" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[11\] " "Converted tri-state buffer \"processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[11\]\" feeding internal logic into a wire" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[12\] " "Converted tri-state buffer \"processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[12\]\" feeding internal logic into a wire" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[13\] " "Converted tri-state buffer \"processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[13\]\" feeding internal logic into a wire" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[14\] " "Converted tri-state buffer \"processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[14\]\" feeding internal logic into a wire" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1424648856302 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[15\] " "Converted tri-state buffer \"processor:CPU\|tri_buffer_16:mdr_gate_SRAM\|Out\[15\]\" feeding internal logic into a wire" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1424648856302 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1424648856302 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1424648856628 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424648856645 "|SLC3|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1424648856645 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1424648856654 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/output_files/ECE385Lab6.map.smsg " "Generated suppressed messages file C:/Users/Sunny/Documents/GitHub/ECE385Lab6/output_files/ECE385Lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1424648856704 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1424648856849 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424648856849 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[0\] " "No output dependent on input pin \"S\[0\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424648856905 "|SLC3|S[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[1\] " "No output dependent on input pin \"S\[1\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424648856905 "|SLC3|S[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[2\] " "No output dependent on input pin \"S\[2\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424648856905 "|SLC3|S[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[3\] " "No output dependent on input pin \"S\[3\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424648856905 "|SLC3|S[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[4\] " "No output dependent on input pin \"S\[4\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424648856905 "|SLC3|S[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[5\] " "No output dependent on input pin \"S\[5\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424648856905 "|SLC3|S[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[6\] " "No output dependent on input pin \"S\[6\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424648856905 "|SLC3|S[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[7\] " "No output dependent on input pin \"S\[7\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424648856905 "|SLC3|S[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[8\] " "No output dependent on input pin \"S\[8\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424648856905 "|SLC3|S[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[9\] " "No output dependent on input pin \"S\[9\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424648856905 "|SLC3|S[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[10\] " "No output dependent on input pin \"S\[10\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424648856905 "|SLC3|S[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[11\] " "No output dependent on input pin \"S\[11\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424648856905 "|SLC3|S[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[12\] " "No output dependent on input pin \"S\[12\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424648856905 "|SLC3|S[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[13\] " "No output dependent on input pin \"S\[13\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424648856905 "|SLC3|S[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[14\] " "No output dependent on input pin \"S\[14\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424648856905 "|SLC3|S[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[15\] " "No output dependent on input pin \"S\[15\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424648856905 "|SLC3|S[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Run " "No output dependent on input pin \"Run\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424648856905 "|SLC3|Run"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Continue " "No output dependent on input pin \"Continue\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424648856905 "|SLC3|Continue"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk " "No output dependent on input pin \"Clk\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424648856905 "|SLC3|Clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424648856905 "|SLC3|Reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1424648856905 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1424648856906 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1424648856906 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1424648856906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "613 " "Peak virtual memory: 613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424648856945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 22 17:47:36 2015 " "Processing ended: Sun Feb 22 17:47:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424648856945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424648856945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424648856945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1424648856945 ""}
