                System Verilog Parser                     
                Ver : v0.1.01

//# File = "port-3.sv"
module M(a, b, c); 
input wire a;
output reg b;
output time c;
endmodule

Compilation complete with 0 warnings and 0 errors.
