<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="description" content="Ming-Hong Lin - Graduate Student specializing in Digital IC Design and AI Accelerators at National Taiwan University of Science and Technology">
    <meta name="keywords" content="IC Design, AI Accelerator, VLSI, Digital IC, FPGA, Ming-Hong Lin">
    <meta name="author" content="Ming-Hong Lin">
    <title>Ming-Hong Lin | IC Design & AI Accelerators</title>

    <!-- Google Fonts -->
    <link rel="preconnect" href="https://fonts.googleapis.com">
    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
    <link href="https://fonts.googleapis.com/css2?family=Roboto:wght@300;400;500;700&family=Open+Sans:wght@300;400;600&display=swap" rel="stylesheet">

    <!-- Font Awesome for Icons -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css">

    <!-- Custom CSS -->
    <link rel="stylesheet" href="css/style.css">
</head>
<body>
    <!-- Navigation Bar -->
    <nav class="navbar" id="navbar">
        <div class="nav-container">
            <a href="#home" class="nav-logo">MH Lin</a>
            <ul class="nav-menu" id="navMenu">
                <li><a href="#home" class="nav-link">Home</a></li>
                <li><a href="#about" class="nav-link">About</a></li>
                <li><a href="#education" class="nav-link">Education</a></li>
                <li><a href="#publications" class="nav-link">Publications</a></li>
                <li><a href="#projects" class="nav-link">Projects</a></li>
                <li><a href="#skills" class="nav-link">Skills</a></li>
                <li><a href="#experience" class="nav-link">Experience</a></li>
                <li><a href="#contact" class="nav-link">Contact</a></li>
            </ul>
            <div class="hamburger" id="hamburger">
                <span class="bar"></span>
                <span class="bar"></span>
                <span class="bar"></span>
            </div>
        </div>
    </nav>

    <!-- Hero Section -->
    <section id="home" class="hero">
        <div class="hero-content">
            <h1 class="hero-title">Ming-Hong Lin</h1>
            <p class="hero-subtitle">Master Student | Digital IC Design & AI Accelerators</p>
            <p class="hero-description">
                Specializing in Low-Cost, High-Performance AI Accelerator Architecture Design
            </p>
            <div class="hero-buttons">
                <a href="assets/cv/Ming-Hong_Lin_CV.pdf" class="btn btn-primary" download>
                    <i class="fas fa-download"></i> Download CV
                </a>
                <a href="#contact" class="btn btn-secondary">
                    <i class="fas fa-envelope"></i> Contact Me
                </a>
            </div>
            <div class="social-links">
                <a href="mailto:harry2963753@gmail.com" target="_blank" aria-label="Email">
                    <i class="fas fa-envelope"></i>
                </a>
                <a href="https://www.linkedin.com/in/-marco-lin" target="_blank" aria-label="LinkedIn">
                    <i class="fab fa-linkedin"></i>
                </a>
                <a href="https://github.com/akira2963753" target="_blank" aria-label="GitHub">
                    <i class="fab fa-github"></i>
                </a>
            </div>
        </div>
    </section>

    <!-- About Section -->
    <section id="about" class="about section-light">
        <div class="container">
            <h2 class="section-title">About Me</h2>
            <div class="about-content">
                <div class="about-image">
                    <img src="assets/images/profile.jpg" alt="Ming-Hong Lin">
                </div>
                <div class="about-text">
                    <p>
                        I am a master student at the National Taiwan University of Science and Technology,
                        pursuing a Master's degree in Electrical Engineering with a focus on Integrated Circuits and Systems.
                    </p>
                    <p>
                        My research centers on developing innovative, low-cost AI accelerator architectures that achieve
                        superior performance while maintaining high accuracy. I am passionate about pushing the boundaries
                        of digital IC design, particularly in the areas of AI hardware acceleration and low-power design.
                    </p>
                    <h3>Research Interests</h3>
                    <ul class="research-interests">
                        <li><i class="fas fa-microchip"></i> AI Accelerator Design</li>
                        <li><i class="fas fa-dollar-sign"></i> Low-Cost IC Design</li>
                        <li><i class="fas fa-bolt"></i> Low-Power IC Design</li>
                        <li><i class="fas fa-code"></i> Error Correction Codes (LDPC)</li>
                    </ul>
                </div>
            </div>
        </div>
    </section>

    <!-- Education Section -->
    <section id="education" class="education section-dark">
        <div class="container">
            <h2 class="section-title">Education</h2>
            <div class="education-timeline">
                <div class="education-item">
                    <div class="education-header">
                        <h3>Master of Science in Electrical Engineering</h3>
                        <span class="education-date">Feb. 2026 - Present</span>
                    </div>
                    <h4>National Taiwan University of Science and Technology</h4>
                    <p class="education-focus">Integrated Circuits and Systems</p>
                    <p class="education-location">Taipei, Taiwan</p>
                </div>

                <div class="education-item">
                    <div class="education-header">
                        <h3>Bachelor of Science in Electrical Engineering</h3>
                        <span class="education-date">Sept. 2022 - Dec. 2025</span>
                    </div>
                    <h4>National Taiwan University of Science and Technology</h4>
                    <p class="education-focus">Integrated Circuits and Systems</p>
                    <div class="education-stats">
                        <div class="stat">
                            <span class="stat-label">GPA:</span>
                            <span class="stat-value">4.03 / 4.30</span>
                        </div>
                        <div class="stat">
                            <span class="stat-label">Rank:</span>
                            <span class="stat-value">28 / 158 (Top 18%)</span>
                        </div>
                    </div>
                    <div class="coursework">
                        <h5>Selected Coursework:</h5>
                        <ul>
                            <li>Digital System Design (A+)</li>
                            <li>Digital System Design Practicum (A+)</li>
                            <li>Introduction to VLSI Designs (A+)</li>
                            <li>Computer Organization (A+)</li>
                            <li>FPGA System Design and Practicum (A+)</li>
                        </ul>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <!-- Publications Section -->
    <section id="publications" class="publications section-light">
        <div class="container">
            <h2 class="section-title">Publications</h2>
            <div class="publications-list">
                <div class="publication-item">
                    <div class="publication-icon">
                        <i class="fas fa-file-alt"></i>
                    </div>
                    <div class="publication-content">
                        <h3>Weight-Aware and Reduced-Precision Architecture Designs for Low-Cost AI Accelerators</h3>
                        <p class="publication-authors">
                            Shyue-Kung Lu, Yu-Xian Huang, <strong>Ming-Hong Lin</strong>, and Chia-Hung Hsiao
                        </p>
                        <p class="publication-venue">
                            11th Taiwan and Japan Conference on Circuits and Systems (TJCAS 2025)
                        </p>
                    </div>
                </div>

                <div class="publication-item">
                    <div class="publication-icon">
                        <i class="fas fa-file-alt"></i>
                    </div>
                    <div class="publication-content">
                        <h3>Low-Cost and High-Performance AI Accelerator Architecture Design Based on Weight Characteristics</h3>
                        <p class="publication-authors">
                            <strong>Ming-Hong Lin</strong>, Chia-Hung Hsiao, and Shyue-Kung Lu
                        </p>
                        <p class="publication-venue">
                            4th International Practical Applications Seminar on Electrical Engineering and Computer Science
                        </p>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <!-- Projects Section -->
    <section id="projects" class="projects section-dark">
        <div class="container">
            <h2 class="section-title">Projects</h2>
            <div class="projects-grid">
                <!-- Project 1: AI Accelerator -->
                <div class="project-card">
                    <div class="project-header">
                        <h3>Low-Cost & High-Performance AI Accelerator</h3>
                        <span class="project-date">Feb. 2025 - Oct. 2025</span>
                    </div>
                    <p class="project-subtitle">Based on Google's TPU Architecture</p>
                    <p class="project-description">
                        Developed an innovative AI accelerator architecture that performs compression and compensation
                        based on bit-level weight distribution characteristics. The design achieves significant improvements
                        in hardware efficiency, power consumption, and computational performance.
                    </p>
                    <div class="project-images">
                        <div class="project-image">
                            <img src="assets/images/ai-accelerator-architecture.png" alt="AI Accelerator Architecture">
                            <p class="image-caption">Architecture Diagram</p>
                        </div>
                        <div class="project-image">
                            <img src="assets/images/ai-accelerator-floorplan.png" alt="AI Accelerator Floorplan">
                            <p class="image-caption">Floorplan</p>
                        </div>
                    </div>
                    <div class="project-achievements">
                        <h4>Key Achievements:</h4>
                        <ul>
                            <li>Reduced systolic array hardware cost by <strong>16.4%</strong></li>
                            <li>Decreased on-chip memory access by <strong>18.46%</strong></li>
                            <li>Achieved <strong>6.54 TOPS</strong> higher throughput</li>
                            <li>Improved accuracy by <strong>~1%</strong> over INT8 quantization for MLP and LeNet</li>
                        </ul>
                    </div>
                    <div class="project-tech">
                        <span class="tech-tag">Verilog</span>
                        <span class="tech-tag">Python</span>
                        <span class="tech-tag">AI Accelerator</span>
                        <span class="tech-tag">TPU</span>
                        <span class="tech-tag">Low-Power Design</span>
                    </div>
                    <div class="project-links">
                        <a href="https://github.com/akira2963753/Low-Cost-AI-Accelerator-Based-on-TPU" target="_blank" class="project-link">
                            <i class="fab fa-github"></i> View on GitHub
                        </a>
                    </div>
                </div>

                <!-- Project 2: RISC-V CPU -->
                <div class="project-card">
                    <div class="project-header">
                        <h3>Five-Stage Pipelined RISC-V CPU on FPGA</h3>
                    </div>
                    <p class="project-description">
                        Implemented a complete five-stage pipelined RISC-V processor supporting RV32I and RV32M instruction
                        sets. The design includes advanced features such as 2-way set-associative caches with AXI-to-BRAM
                        interface, data forwarding, hazard detection, and dynamic branch prediction.
                    </p>
                    <div class="project-achievements">
                        <h4>Key Features:</h4>
                        <ul>
                            <li>Full RV32I/RV32M instruction set support</li>
                            <li>2-way set-associative cache with AXI interface</li>
                            <li>Data forwarding and hazard detection units</li>
                            <li>Dynamic branch prediction for improved performance</li>
                        </ul>
                    </div>
                    <div class="project-tech">
                        <span class="tech-tag">Verilog</span>
                        <span class="tech-tag">RISC-V</span>
                        <span class="tech-tag">FPGA</span>
                        <span class="tech-tag">Vivado</span>
                        <span class="tech-tag">CPU Design</span>
                    </div>
                    <div class="project-links">
                        <a href="https://github.com/akira2963753/RISC-V-CPU-on-FPGA" target="_blank" class="project-link">
                            <i class="fab fa-github"></i> View on GitHub
                        </a>
                    </div>
                </div>

                <!-- Project 3: LDPC Encoder/Decoder -->
                <div class="project-card">
                    <div class="project-header">
                        <h3>LDPC Encoder & Decoder on FPGA</h3>
                    </div>
                    <p class="project-subtitle">Based on IEEE 802.11n Standard</p>
                    <p class="project-description">
                        Designed and implemented high-performance LDPC encoder and decoder IP cores compliant with the
                        IEEE 802.11n wireless communication standard. The encoder utilizes the Richardson–Urbanke algorithm
                        and achieves 250 MHz operating frequency.
                    </p>
                    <div class="project-achievements">
                        <h4>Key Features:</h4>
                        <ul>
                            <li>250 MHz LDPC Encoder using Richardson–Urbanke algorithm</li>
                            <li>Decoder supporting code rates 1/2 and 2/3</li>
                            <li>IEEE 802.11n compliant design</li>
                            <li>Optimized for FPGA implementation</li>
                        </ul>
                    </div>
                    <div class="project-tech">
                        <span class="tech-tag">Verilog</span>
                        <span class="tech-tag">LDPC</span>
                        <span class="tech-tag">FPGA</span>
                        <span class="tech-tag">IEEE 802.11n</span>
                        <span class="tech-tag">Error Correction</span>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <!-- Skills Section -->
    <section id="skills" class="skills section-light">
        <div class="container">
            <h2 class="section-title">Skills</h2>
            <div class="skills-grid">
                <div class="skill-category">
                    <div class="skill-icon">
                        <i class="fas fa-microchip"></i>
                    </div>
                    <h3>IC Design Skills</h3>
                    <ul>
                        <li>System Modeling & Algorithms</li>
                        <li>RTL Design</li>
                        <li>Logic Synthesis</li>
                        <li>APR (Automatic Place and Route)</li>
                        <li>FPGA System Design</li>
                    </ul>
                </div>

                <div class="skill-category">
                    <div class="skill-icon">
                        <i class="fas fa-tools"></i>
                    </div>
                    <h3>Design Tools</h3>
                    <ul>
                        <li>ModelSim</li>
                        <li>Vivado</li>
                        <li>Design Compiler</li>
                        <li>IC Compiler</li>
                    </ul>
                </div>

                <div class="skill-category">
                    <div class="skill-icon">
                        <i class="fas fa-code"></i>
                    </div>
                    <h3>Programming Languages</h3>
                    <ul>
                        <li>Verilog</li>
                        <li>SystemVerilog (Basic)</li>
                        <li>Python</li>
                        <li>C/C++ (Basic)</li>
                    </ul>
                </div>

                <div class="skill-category">
                    <div class="skill-icon">
                        <i class="fas fa-language"></i>
                    </div>
                    <h3>Languages</h3>
                    <ul>
                        <li>Mandarin (Native)</li>
                        <li>English (Professional)</li>
                    </ul>
                </div>
            </div>
        </div>
    </section>

    <!-- Experience Section -->
    <section id="experience" class="experience section-dark">
        <div class="container">
            <h2 class="section-title">Work Experience</h2>
            <div class="experience-timeline">
                <div class="experience-item">
                    <div class="experience-header">
                        <div>
                            <h3>FPGA Digital IC Design Intern</h3>
                            <h4>Ranictek</h4>
                        </div>
                        <span class="experience-date">Sept. 2025 - Present</span>
                    </div>
                    <div class="experience-description">
                        <p>
                            Developing advanced LDPC (Low-Density Parity-Check) algorithms and designing high-performance
                            encoder/decoder IP cores for error correction applications.
                        </p>
                        <h5>Key Achievements:</h5>
                        <ul>
                            <li>Designed 250 MHz LDPC Encoder using the Richardson–Urbanke algorithm</li>
                            <li>Developed LDPC Decoder supporting code rates 1/2 and 2/3</li>
                            <li>Implemented IP cores compliant with IEEE 802.11n standard</li>
                            <li>Optimized design for FPGA deployment and performance</li>
                        </ul>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <!-- Contact Section -->
    <section id="contact" class="contact section-light">
        <div class="container">
            <h2 class="section-title">Get In Touch</h2>
            <p class="contact-intro">
                I'm always open to discussing new opportunities, collaborations, or research ideas.
                Feel free to reach out!
            </p>
            <div class="contact-grid">
                <div class="contact-item">
                    <div class="contact-icon">
                        <i class="fas fa-envelope"></i>
                    </div>
                    <h3>Email</h3>
                    <a href="mailto:harry2963753@gmail.com">harry2963753@gmail.com</a>
                </div>

                <div class="contact-item">
                    <div class="contact-icon">
                        <i class="fas fa-map-marker-alt"></i>
                    </div>
                    <h3>Location</h3>
                    <p>Taipei, Taiwan</p>
                </div>

                <div class="contact-item">
                    <div class="contact-icon">
                        <i class="fab fa-linkedin"></i>
                    </div>
                    <h3>LinkedIn</h3>
                    <a href="https://www.linkedin.com/in/-marco-lin" target="_blank">linkedin.com/in/-marco-lin</a>
                </div>

                <div class="contact-item">
                    <div class="contact-icon">
                        <i class="fab fa-github"></i>
                    </div>
                    <h3>GitHub</h3>
                    <a href="https://github.com/akira2963753" target="_blank">github.com/akira2963753</a>
                </div>
            </div>

            <div class="contact-cta">
                <a href="assets/cv/Ming-Hong_Lin_CV.pdf" class="btn btn-primary" download>
                    <i class="fas fa-download"></i> Download My CV
                </a>
            </div>
        </div>
    </section>

    <!-- Footer -->
    <footer class="footer">
        <div class="container">
            <p>&copy; 2025 Ming-Hong Lin. All rights reserved.</p>
            <p>Designed and built with passion for Digital IC Design</p>
        </div>
    </footer>

    <!-- Scroll to Top Button -->
    <button id="scrollTopBtn" class="scroll-top-btn" aria-label="Scroll to top">
        <i class="fas fa-arrow-up"></i>
    </button>

    <!-- Custom JavaScript -->
    <script src="js/main.js"></script>
</body>
</html>
