# RISCV-MYTH-WORKSHOP Highlights

-  Introduction to the RISC-V Instruction Set Architecture (ISA)
-  Assembly language programming using RISC-V
-  Function calls and memory management using ABI
-  Introduction to digital design and logic gates
-  Hands-on experience with TL-Verilog and Makerchip IDE
-  Step-by-step processor construction: ALU, Register File, Pipeline
-  Full 5-stage pipelined RISC-V processor simulation

## 🛠 Tools & Platforms Used
🖥️ Makerchip IDE — Cloud-based platform for TL-Verilog simulation

🛠️ TL-Verilog — Timing-abstract and transaction-level hardware description

🧰 RISC-V GNU Toolchain

## Learning Objectives
1. Understand RISC-V architecture from scratch
2. Write and debug basic assembly code
3. Explore RTL design fundamentals and pipeline implementation
4. Simulate and verify a custom RISC-V processor

## 🙌 Acknowledgements
Kunal Ghosh – Founder, VSD Corp.
Steve Hoover – Founder, Redwood EDA 
