<stg><name>normalize<array<ap_ufixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5></name>


<trans_list>

<trans id="251" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="480" op_0_bw="480" op_1_bw="480">
<![CDATA[
entry:3 %layer4_out_read = read i480 @_ssdm_op_Read.ap_fifo.volatile.i480P0A, i480 %layer4_out

]]></Node>
<StgValue><ssdm name="layer4_out_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4 %a = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 15, i32 29

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:5 %a_1 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 30, i32 44

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:6 %a_2 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 45, i32 59

]]></Node>
<StgValue><ssdm name="a_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:7 %a_3 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 60, i32 74

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:8 %a_4 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 75, i32 89

]]></Node>
<StgValue><ssdm name="a_4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:9 %a_5 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 90, i32 104

]]></Node>
<StgValue><ssdm name="a_5"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:10 %a_6 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 105, i32 119

]]></Node>
<StgValue><ssdm name="a_6"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:11 %a_7 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 120, i32 134

]]></Node>
<StgValue><ssdm name="a_7"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:12 %a_8 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 135, i32 149

]]></Node>
<StgValue><ssdm name="a_8"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:13 %a_9 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 150, i32 164

]]></Node>
<StgValue><ssdm name="a_9"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:14 %a_28 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 165, i32 179

]]></Node>
<StgValue><ssdm name="a_28"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:15 %a_10 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 180, i32 194

]]></Node>
<StgValue><ssdm name="a_10"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:16 %a_11 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 195, i32 209

]]></Node>
<StgValue><ssdm name="a_11"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:17 %a_12 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 210, i32 224

]]></Node>
<StgValue><ssdm name="a_12"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:18 %a_13 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 225, i32 239

]]></Node>
<StgValue><ssdm name="a_13"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:19 %a_14 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 240, i32 254

]]></Node>
<StgValue><ssdm name="a_14"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:20 %a_15 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 255, i32 269

]]></Node>
<StgValue><ssdm name="a_15"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:21 %a_16 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 270, i32 284

]]></Node>
<StgValue><ssdm name="a_16"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:22 %a_17 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 285, i32 299

]]></Node>
<StgValue><ssdm name="a_17"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:23 %a_18 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 300, i32 314

]]></Node>
<StgValue><ssdm name="a_18"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:24 %a_19 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 315, i32 329

]]></Node>
<StgValue><ssdm name="a_19"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:25 %a_20 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 330, i32 344

]]></Node>
<StgValue><ssdm name="a_20"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:26 %a_21 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 345, i32 359

]]></Node>
<StgValue><ssdm name="a_21"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:27 %a_22 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 360, i32 374

]]></Node>
<StgValue><ssdm name="a_22"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:28 %a_23 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 375, i32 389

]]></Node>
<StgValue><ssdm name="a_23"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:29 %a_24 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 390, i32 404

]]></Node>
<StgValue><ssdm name="a_24"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:30 %a_25 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 405, i32 419

]]></Node>
<StgValue><ssdm name="a_25"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:31 %a_26 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 420, i32 434

]]></Node>
<StgValue><ssdm name="a_26"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:32 %a_27 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 435, i32 449

]]></Node>
<StgValue><ssdm name="a_27"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="15" op_0_bw="480">
<![CDATA[
entry:33 %trunc_ln73 = trunc i480 %layer4_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln73"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="26" op_0_bw="26" op_1_bw="15" op_2_bw="11">
<![CDATA[
entry:34 %shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i15.i11, i15 %trunc_ln73, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="27" op_0_bw="26">
<![CDATA[
entry:35 %zext_ln73 = zext i26 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="23" op_0_bw="23" op_1_bw="15" op_2_bw="8">
<![CDATA[
entry:36 %shl_ln73_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %trunc_ln73, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="27" op_0_bw="23">
<![CDATA[
entry:37 %zext_ln73_1 = zext i23 %shl_ln73_1

]]></Node>
<StgValue><ssdm name="zext_ln73_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:38 %add_ln42_32 = add i27 %zext_ln73, i27 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="add_ln42_32"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:39 %add_ln42 = add i27 %add_ln42_32, i27 117407744

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:40 %trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i27.i32.i32, i27 %add_ln42, i32 15, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="26" op_0_bw="15">
<![CDATA[
entry:42 %zext_ln73_2 = zext i15 %a

]]></Node>
<StgValue><ssdm name="zext_ln73_2"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:43 %mul_ln73 = mul i26 %zext_ln73_2, i26 1855

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="27" op_0_bw="26">
<![CDATA[
entry:44 %zext_ln42 = zext i26 %mul_ln73

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:45 %add_ln42_1 = add i27 %zext_ln42, i27 122519552

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:46 %trunc_ln41_1 = partselect i12 @_ssdm_op_PartSelect.i12.i27.i32.i32, i27 %add_ln42_1, i32 15, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln41_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:203 %trunc_ln3 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 450, i32 464

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="15" op_0_bw="15" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:209 %trunc_ln73_1 = partselect i15 @_ssdm_op_PartSelect.i15.i480.i32.i32, i480 %layer4_out_read, i32 465, i32 479

]]></Node>
<StgValue><ssdm name="trunc_ln73_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="26" op_0_bw="15">
<![CDATA[
entry:48 %zext_ln73_3 = zext i15 %a_1

]]></Node>
<StgValue><ssdm name="zext_ln73_3"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:49 %mul_ln73_1 = mul i26 %zext_ln73_3, i26 1901

]]></Node>
<StgValue><ssdm name="mul_ln73_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="27" op_0_bw="26">
<![CDATA[
entry:50 %zext_ln42_1 = zext i26 %mul_ln73_1

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:51 %add_ln42_2 = add i27 %zext_ln42_1, i27 124551168

]]></Node>
<StgValue><ssdm name="add_ln42_2"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="12" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:52 %trunc_ln41_2 = partselect i12 @_ssdm_op_PartSelect.i12.i27.i32.i32, i27 %add_ln42_2, i32 15, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln41_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="26" op_0_bw="15">
<![CDATA[
entry:54 %zext_ln73_4 = zext i15 %a_2

]]></Node>
<StgValue><ssdm name="zext_ln73_4"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:55 %mul_ln73_2 = mul i26 %zext_ln73_4, i26 1831

]]></Node>
<StgValue><ssdm name="mul_ln73_2"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="27" op_0_bw="26">
<![CDATA[
entry:56 %zext_ln42_2 = zext i26 %mul_ln73_2

]]></Node>
<StgValue><ssdm name="zext_ln42_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:57 %add_ln42_3 = add i27 %zext_ln42_2, i27 126582784

]]></Node>
<StgValue><ssdm name="add_ln42_3"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="12" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:58 %trunc_ln41_3 = partselect i12 @_ssdm_op_PartSelect.i12.i27.i32.i32, i27 %add_ln42_3, i32 15, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln41_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="26" op_0_bw="15">
<![CDATA[
entry:60 %zext_ln73_5 = zext i15 %a_3

]]></Node>
<StgValue><ssdm name="zext_ln73_5"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:61 %mul_ln73_3 = mul i26 %zext_ln73_5, i26 1468

]]></Node>
<StgValue><ssdm name="mul_ln73_3"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:62 %add_ln42_4 = add i26 %mul_ln73_3, i26 38273024

]]></Node>
<StgValue><ssdm name="add_ln42_4"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:63 %trunc_ln41_4 = partselect i11 @_ssdm_op_PartSelect.i11.i26.i32.i32, i26 %add_ln42_4, i32 15, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln41_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="26" op_0_bw="15">
<![CDATA[
entry:65 %zext_ln73_7 = zext i15 %a_4

]]></Node>
<StgValue><ssdm name="zext_ln73_7"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:66 %mul_ln73_4 = mul i26 %zext_ln73_7, i26 1781

]]></Node>
<StgValue><ssdm name="mul_ln73_4"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="27" op_0_bw="26">
<![CDATA[
entry:67 %zext_ln42_3 = zext i26 %mul_ln73_4

]]></Node>
<StgValue><ssdm name="zext_ln42_3"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:68 %add_ln42_5 = add i27 %zext_ln42_3, i27 78807040

]]></Node>
<StgValue><ssdm name="add_ln42_5"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="12" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:69 %trunc_ln41_5 = partselect i12 @_ssdm_op_PartSelect.i12.i27.i32.i32, i27 %add_ln42_5, i32 15, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln41_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="31" op_0_bw="15">
<![CDATA[
entry:71 %zext_ln73_6 = zext i15 %a_5

]]></Node>
<StgValue><ssdm name="zext_ln73_6"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:72 %mul_ln73_5 = mul i31 %zext_ln73_6, i31 2147451362

]]></Node>
<StgValue><ssdm name="mul_ln73_5"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:73 %add_ln42_6 = add i31 %mul_ln73_5, i31 2141618176

]]></Node>
<StgValue><ssdm name="add_ln42_6"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:74 %trunc_ln41_6 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln42_6, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln41_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="30" op_0_bw="15">
<![CDATA[
entry:75 %zext_ln73_8 = zext i15 %a_6

]]></Node>
<StgValue><ssdm name="zext_ln73_8"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:76 %mul_ln73_6 = mul i30 %zext_ln73_8, i30 16808

]]></Node>
<StgValue><ssdm name="mul_ln73_6"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="31" op_0_bw="30">
<![CDATA[
entry:77 %zext_ln42_4 = zext i30 %mul_ln73_6

]]></Node>
<StgValue><ssdm name="zext_ln42_4"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:78 %add_ln42_7 = add i31 %zext_ln42_4, i31 2145976320

]]></Node>
<StgValue><ssdm name="add_ln42_7"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:79 %trunc_ln41_7 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln42_7, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln41_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="27" op_0_bw="15">
<![CDATA[
entry:80 %zext_ln73_10 = zext i15 %a_7

]]></Node>
<StgValue><ssdm name="zext_ln73_10"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:81 %mul_ln73_7 = mul i27 %zext_ln73_10, i27 3005

]]></Node>
<StgValue><ssdm name="mul_ln73_7"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="28" op_0_bw="27">
<![CDATA[
entry:82 %zext_ln42_5 = zext i27 %mul_ln73_7

]]></Node>
<StgValue><ssdm name="zext_ln42_5"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:83 %add_ln42_8 = add i28 %zext_ln42_5, i28 172883968

]]></Node>
<StgValue><ssdm name="add_ln42_8"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="13" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:84 %trunc_ln41_8 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln42_8, i32 15, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln41_8"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="31" op_0_bw="15">
<![CDATA[
entry:86 %zext_ln73_9 = zext i15 %a_8

]]></Node>
<StgValue><ssdm name="zext_ln73_9"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:87 %mul_ln73_8 = mul i31 %zext_ln73_9, i31 2147452396

]]></Node>
<StgValue><ssdm name="mul_ln73_8"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:88 %add_ln42_9 = add i31 %mul_ln73_8, i31 2147385344

]]></Node>
<StgValue><ssdm name="add_ln42_9"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:89 %trunc_ln41_9 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln42_9, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln41_9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="27" op_0_bw="15">
<![CDATA[
entry:90 %zext_ln73_11 = zext i15 %a_9

]]></Node>
<StgValue><ssdm name="zext_ln73_11"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:91 %mul_ln73_9 = mul i27 %zext_ln73_11, i27 2295

]]></Node>
<StgValue><ssdm name="mul_ln73_9"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:92 %add_ln42_10 = add i27 %mul_ln73_9, i27 72417280

]]></Node>
<StgValue><ssdm name="add_ln42_10"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="12" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:93 %trunc_ln41_s = partselect i12 @_ssdm_op_PartSelect.i12.i27.i32.i32, i27 %add_ln42_10, i32 15, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln41_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="26" op_0_bw="15">
<![CDATA[
entry:95 %zext_ln73_12 = zext i15 %a_28

]]></Node>
<StgValue><ssdm name="zext_ln73_12"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:96 %mul_ln73_10 = mul i26 %zext_ln73_12, i26 1552

]]></Node>
<StgValue><ssdm name="mul_ln73_10"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:97 %add_ln42_11 = add i26 %mul_ln73_10, i26 33652736

]]></Node>
<StgValue><ssdm name="add_ln42_11"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="11" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:98 %trunc_ln41_10 = partselect i11 @_ssdm_op_PartSelect.i11.i26.i32.i32, i26 %add_ln42_11, i32 15, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln41_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="26" op_0_bw="15">
<![CDATA[
entry:100 %zext_ln73_13 = zext i15 %a_10

]]></Node>
<StgValue><ssdm name="zext_ln73_13"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:101 %mul_ln73_11 = mul i26 %zext_ln73_13, i26 1702

]]></Node>
<StgValue><ssdm name="mul_ln73_11"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="27" op_0_bw="26">
<![CDATA[
entry:102 %zext_ln42_6 = zext i26 %mul_ln73_11

]]></Node>
<StgValue><ssdm name="zext_ln42_6"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:103 %add_ln42_12 = add i27 %zext_ln42_6, i27 123174912

]]></Node>
<StgValue><ssdm name="add_ln42_12"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:104 %trunc_ln41_11 = partselect i12 @_ssdm_op_PartSelect.i12.i27.i32.i32, i27 %add_ln42_12, i32 15, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln41_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="127" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="26" op_0_bw="15">
<![CDATA[
entry:106 %zext_ln73_14 = zext i15 %a_11

]]></Node>
<StgValue><ssdm name="zext_ln73_14"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:107 %mul_ln73_12 = mul i26 %zext_ln73_14, i26 1878

]]></Node>
<StgValue><ssdm name="mul_ln73_12"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:108 %add_ln42_13 = add i26 %mul_ln73_12, i26 34275328

]]></Node>
<StgValue><ssdm name="add_ln42_13"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="11" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:109 %trunc_ln41_12 = partselect i11 @_ssdm_op_PartSelect.i11.i26.i32.i32, i26 %add_ln42_13, i32 15, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln41_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="25" op_0_bw="15">
<![CDATA[
entry:111 %zext_ln73_15 = zext i15 %a_12

]]></Node>
<StgValue><ssdm name="zext_ln73_15"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:112 %mul_ln73_13 = mul i25 %zext_ln73_15, i25 889

]]></Node>
<StgValue><ssdm name="mul_ln73_13"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="26" op_0_bw="25">
<![CDATA[
entry:113 %zext_ln42_7 = zext i25 %mul_ln73_13

]]></Node>
<StgValue><ssdm name="zext_ln42_7"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:114 %add_ln42_14 = add i26 %zext_ln42_7, i26 65306624

]]></Node>
<StgValue><ssdm name="add_ln42_14"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="11" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:115 %trunc_ln41_13 = partselect i11 @_ssdm_op_PartSelect.i11.i26.i32.i32, i26 %add_ln42_14, i32 15, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln41_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="136" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="27" op_0_bw="15">
<![CDATA[
entry:117 %zext_ln73_16 = zext i15 %a_13

]]></Node>
<StgValue><ssdm name="zext_ln73_16"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:118 %mul_ln73_14 = mul i27 %zext_ln73_16, i27 2275

]]></Node>
<StgValue><ssdm name="mul_ln73_14"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="28" op_0_bw="27">
<![CDATA[
entry:119 %zext_ln42_8 = zext i27 %mul_ln73_14

]]></Node>
<StgValue><ssdm name="zext_ln42_8"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:120 %add_ln42_15 = add i28 %zext_ln42_8, i28 197787648

]]></Node>
<StgValue><ssdm name="add_ln42_15"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="13" op_0_bw="13" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:121 %trunc_ln41_14 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln42_15, i32 15, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln41_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="141" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="27" op_0_bw="15">
<![CDATA[
entry:123 %zext_ln73_17 = zext i15 %a_14

]]></Node>
<StgValue><ssdm name="zext_ln73_17"/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:124 %mul_ln73_15 = mul i27 %zext_ln73_17, i27 3074

]]></Node>
<StgValue><ssdm name="mul_ln73_15"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="28" op_0_bw="27">
<![CDATA[
entry:125 %zext_ln42_9 = zext i27 %mul_ln73_15

]]></Node>
<StgValue><ssdm name="zext_ln42_9"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:126 %add_ln42_16 = add i28 %zext_ln42_9, i28 255098880

]]></Node>
<StgValue><ssdm name="add_ln42_16"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="13" op_0_bw="13" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:127 %trunc_ln41_15 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln42_16, i32 15, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln41_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="146" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="26" op_0_bw="15">
<![CDATA[
entry:129 %zext_ln73_18 = zext i15 %a_15

]]></Node>
<StgValue><ssdm name="zext_ln73_18"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:130 %mul_ln73_16 = mul i26 %zext_ln73_18, i26 1779

]]></Node>
<StgValue><ssdm name="mul_ln73_16"/></StgValue>
</operation>

<operation id="148" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="27" op_0_bw="26">
<![CDATA[
entry:131 %zext_ln42_10 = zext i26 %mul_ln73_16

]]></Node>
<StgValue><ssdm name="zext_ln42_10"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:132 %add_ln42_17 = add i27 %zext_ln42_10, i27 78184448

]]></Node>
<StgValue><ssdm name="add_ln42_17"/></StgValue>
</operation>

<operation id="150" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="12" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:133 %trunc_ln41_16 = partselect i12 @_ssdm_op_PartSelect.i12.i27.i32.i32, i27 %add_ln42_17, i32 15, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln41_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="151" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="15">
<![CDATA[
entry:135 %zext_ln73_19 = zext i15 %a_16

]]></Node>
<StgValue><ssdm name="zext_ln73_19"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:136 %mul_ln73_17 = mul i27 %zext_ln73_19, i27 2553

]]></Node>
<StgValue><ssdm name="mul_ln73_17"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="28" op_0_bw="27">
<![CDATA[
entry:137 %zext_ln42_11 = zext i27 %mul_ln73_17

]]></Node>
<StgValue><ssdm name="zext_ln42_11"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:138 %add_ln42_18 = add i28 %zext_ln42_11, i28 260276224

]]></Node>
<StgValue><ssdm name="add_ln42_18"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="13" op_0_bw="13" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:139 %trunc_ln41_17 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln42_18, i32 15, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln41_17"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="156" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="26" op_0_bw="15">
<![CDATA[
entry:141 %zext_ln73_20 = zext i15 %a_17

]]></Node>
<StgValue><ssdm name="zext_ln73_20"/></StgValue>
</operation>

<operation id="157" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:142 %mul_ln73_18 = mul i26 %zext_ln73_20, i26 1636

]]></Node>
<StgValue><ssdm name="mul_ln73_18"/></StgValue>
</operation>

<operation id="158" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="27" op_0_bw="26">
<![CDATA[
entry:143 %zext_ln42_12 = zext i26 %mul_ln73_18

]]></Node>
<StgValue><ssdm name="zext_ln42_12"/></StgValue>
</operation>

<operation id="159" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:144 %add_ln42_19 = add i27 %zext_ln42_12, i27 88047616

]]></Node>
<StgValue><ssdm name="add_ln42_19"/></StgValue>
</operation>

<operation id="160" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="12" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:145 %trunc_ln41_18 = partselect i12 @_ssdm_op_PartSelect.i12.i27.i32.i32, i27 %add_ln42_19, i32 15, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln41_18"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="161" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="27" op_0_bw="15">
<![CDATA[
entry:147 %zext_ln73_21 = zext i15 %a_18

]]></Node>
<StgValue><ssdm name="zext_ln73_21"/></StgValue>
</operation>

<operation id="162" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:148 %mul_ln73_19 = mul i27 %zext_ln73_21, i27 2835

]]></Node>
<StgValue><ssdm name="mul_ln73_19"/></StgValue>
</operation>

<operation id="163" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="28" op_0_bw="27">
<![CDATA[
entry:149 %zext_ln42_13 = zext i27 %mul_ln73_19

]]></Node>
<StgValue><ssdm name="zext_ln42_13"/></StgValue>
</operation>

<operation id="164" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:150 %add_ln42_20 = add i28 %zext_ln42_13, i28 262373376

]]></Node>
<StgValue><ssdm name="add_ln42_20"/></StgValue>
</operation>

<operation id="165" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="13" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:151 %trunc_ln41_19 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln42_20, i32 15, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln41_19"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="166" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="27" op_0_bw="15">
<![CDATA[
entry:153 %zext_ln73_22 = zext i15 %a_19

]]></Node>
<StgValue><ssdm name="zext_ln73_22"/></StgValue>
</operation>

<operation id="167" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:154 %mul_ln73_20 = mul i27 %zext_ln73_22, i27 3575

]]></Node>
<StgValue><ssdm name="mul_ln73_20"/></StgValue>
</operation>

<operation id="168" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="28" op_0_bw="27">
<![CDATA[
entry:155 %zext_ln42_14 = zext i27 %mul_ln73_20

]]></Node>
<StgValue><ssdm name="zext_ln42_14"/></StgValue>
</operation>

<operation id="169" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:156 %add_ln42_21 = add i28 %zext_ln42_14, i28 262701056

]]></Node>
<StgValue><ssdm name="add_ln42_21"/></StgValue>
</operation>

<operation id="170" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="13" op_0_bw="13" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:157 %trunc_ln41_20 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln42_21, i32 15, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln41_20"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="171" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="25" op_0_bw="15">
<![CDATA[
entry:159 %zext_ln73_23 = zext i15 %a_20

]]></Node>
<StgValue><ssdm name="zext_ln73_23"/></StgValue>
</operation>

<operation id="172" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:160 %mul_ln73_21 = mul i25 %zext_ln73_23, i25 972

]]></Node>
<StgValue><ssdm name="mul_ln73_21"/></StgValue>
</operation>

<operation id="173" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="26" op_0_bw="25">
<![CDATA[
entry:161 %zext_ln42_15 = zext i25 %mul_ln73_21

]]></Node>
<StgValue><ssdm name="zext_ln42_15"/></StgValue>
</operation>

<operation id="174" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:162 %add_ln42_22 = add i26 %zext_ln42_15, i26 37912576

]]></Node>
<StgValue><ssdm name="add_ln42_22"/></StgValue>
</operation>

<operation id="175" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="11" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:163 %trunc_ln41_21 = partselect i11 @_ssdm_op_PartSelect.i11.i26.i32.i32, i26 %add_ln42_22, i32 15, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln41_21"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="176" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="26" op_0_bw="15">
<![CDATA[
entry:165 %zext_ln73_24 = zext i15 %a_21

]]></Node>
<StgValue><ssdm name="zext_ln73_24"/></StgValue>
</operation>

<operation id="177" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:166 %mul_ln73_22 = mul i26 %zext_ln73_24, i26 1128

]]></Node>
<StgValue><ssdm name="mul_ln73_22"/></StgValue>
</operation>

<operation id="178" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:167 %add_ln42_23 = add i26 %mul_ln73_22, i26 33947648

]]></Node>
<StgValue><ssdm name="add_ln42_23"/></StgValue>
</operation>

<operation id="179" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="11" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:168 %trunc_ln41_22 = partselect i11 @_ssdm_op_PartSelect.i11.i26.i32.i32, i26 %add_ln42_23, i32 15, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln41_22"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="180" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="27" op_0_bw="15">
<![CDATA[
entry:170 %zext_ln73_25 = zext i15 %a_22

]]></Node>
<StgValue><ssdm name="zext_ln73_25"/></StgValue>
</operation>

<operation id="181" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:171 %mul_ln73_23 = mul i27 %zext_ln73_25, i27 2133

]]></Node>
<StgValue><ssdm name="mul_ln73_23"/></StgValue>
</operation>

<operation id="182" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:172 %add_ln42_24 = add i27 %mul_ln73_23, i27 117964800

]]></Node>
<StgValue><ssdm name="add_ln42_24"/></StgValue>
</operation>

<operation id="183" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="12" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:173 %trunc_ln41_23 = partselect i12 @_ssdm_op_PartSelect.i12.i27.i32.i32, i27 %add_ln42_24, i32 15, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln41_23"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="184" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="28" op_0_bw="15">
<![CDATA[
entry:175 %zext_ln73_26 = zext i15 %a_23

]]></Node>
<StgValue><ssdm name="zext_ln73_26"/></StgValue>
</operation>

<operation id="185" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:176 %mul_ln73_24 = mul i28 %zext_ln73_26, i28 5466

]]></Node>
<StgValue><ssdm name="mul_ln73_24"/></StgValue>
</operation>

<operation id="186" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="29" op_0_bw="28">
<![CDATA[
entry:177 %zext_ln42_16 = zext i28 %mul_ln73_24

]]></Node>
<StgValue><ssdm name="zext_ln42_16"/></StgValue>
</operation>

<operation id="187" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:178 %add_ln42_25 = add i29 %zext_ln42_16, i29 360972288

]]></Node>
<StgValue><ssdm name="add_ln42_25"/></StgValue>
</operation>

<operation id="188" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:179 %trunc_ln41_24 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %add_ln42_25, i32 15, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln41_24"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="189" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="26" op_0_bw="15">
<![CDATA[
entry:181 %zext_ln73_27 = zext i15 %a_24

]]></Node>
<StgValue><ssdm name="zext_ln73_27"/></StgValue>
</operation>

<operation id="190" st_id="26" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:182 %mul_ln73_25 = mul i26 %zext_ln73_27, i26 1105

]]></Node>
<StgValue><ssdm name="mul_ln73_25"/></StgValue>
</operation>

<operation id="191" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:183 %add_ln42_26 = add i26 %mul_ln73_25, i26 45645824

]]></Node>
<StgValue><ssdm name="add_ln42_26"/></StgValue>
</operation>

<operation id="192" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="11" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:184 %trunc_ln41_25 = partselect i11 @_ssdm_op_PartSelect.i11.i26.i32.i32, i26 %add_ln42_26, i32 15, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln41_25"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="193" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="27" op_0_bw="15">
<![CDATA[
entry:186 %zext_ln73_28 = zext i15 %a_25

]]></Node>
<StgValue><ssdm name="zext_ln73_28"/></StgValue>
</operation>

<operation id="194" st_id="27" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:187 %mul_ln73_26 = mul i27 %zext_ln73_28, i27 2644

]]></Node>
<StgValue><ssdm name="mul_ln73_26"/></StgValue>
</operation>

<operation id="195" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="28" op_0_bw="27">
<![CDATA[
entry:188 %zext_ln42_17 = zext i27 %mul_ln73_26

]]></Node>
<StgValue><ssdm name="zext_ln42_17"/></StgValue>
</operation>

<operation id="196" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:189 %add_ln42_27 = add i28 %zext_ln42_17, i28 193462272

]]></Node>
<StgValue><ssdm name="add_ln42_27"/></StgValue>
</operation>

<operation id="197" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="13" op_0_bw="13" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:190 %trunc_ln41_26 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln42_27, i32 15, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln41_26"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="198" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="26" op_0_bw="15">
<![CDATA[
entry:192 %zext_ln73_29 = zext i15 %a_26

]]></Node>
<StgValue><ssdm name="zext_ln73_29"/></StgValue>
</operation>

<operation id="199" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:193 %mul_ln73_27 = mul i26 %zext_ln73_29, i26 1492

]]></Node>
<StgValue><ssdm name="mul_ln73_27"/></StgValue>
</operation>

<operation id="200" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="27" op_0_bw="26">
<![CDATA[
entry:194 %zext_ln42_18 = zext i26 %mul_ln73_27

]]></Node>
<StgValue><ssdm name="zext_ln42_18"/></StgValue>
</operation>

<operation id="201" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:195 %add_ln42_28 = add i27 %zext_ln42_18, i27 96501760

]]></Node>
<StgValue><ssdm name="add_ln42_28"/></StgValue>
</operation>

<operation id="202" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="12" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:196 %trunc_ln41_27 = partselect i12 @_ssdm_op_PartSelect.i12.i27.i32.i32, i27 %add_ln42_28, i32 15, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln41_27"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="203" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="26" op_0_bw="15">
<![CDATA[
entry:198 %zext_ln73_30 = zext i15 %a_27

]]></Node>
<StgValue><ssdm name="zext_ln73_30"/></StgValue>
</operation>

<operation id="204" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:199 %mul_ln73_28 = mul i26 %zext_ln73_30, i26 1470

]]></Node>
<StgValue><ssdm name="mul_ln73_28"/></StgValue>
</operation>

<operation id="205" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:200 %add_ln42_29 = add i26 %mul_ln73_28, i26 49119232

]]></Node>
<StgValue><ssdm name="add_ln42_29"/></StgValue>
</operation>

<operation id="206" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="11" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:201 %trunc_ln41_28 = partselect i11 @_ssdm_op_PartSelect.i11.i26.i32.i32, i26 %add_ln42_29, i32 15, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln41_28"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="207" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="30" op_0_bw="15">
<![CDATA[
entry:204 %zext_ln73_31 = zext i15 %trunc_ln3

]]></Node>
<StgValue><ssdm name="zext_ln73_31"/></StgValue>
</operation>

<operation id="208" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:205 %mul_ln73_29 = mul i30 %zext_ln73_31, i30 32437

]]></Node>
<StgValue><ssdm name="mul_ln73_29"/></StgValue>
</operation>

<operation id="209" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:206 %add_ln42_30 = add i30 %mul_ln73_29, i30 131072

]]></Node>
<StgValue><ssdm name="add_ln42_30"/></StgValue>
</operation>

<operation id="210" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="15" op_0_bw="15" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:207 %tmp_s = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %add_ln42_30, i32 15, i32 29

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="211" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %layer5_out, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="212" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="480" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i480 %layer4_out, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="213" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:2 %specresourcelimit_ln22 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_5, void @empty, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln22"/></StgValue>
</operation>

<operation id="214" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="12">
<![CDATA[
entry:41 %sext_ln41 = sext i12 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="215" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="12">
<![CDATA[
entry:47 %sext_ln41_1 = sext i12 %trunc_ln41_1

]]></Node>
<StgValue><ssdm name="sext_ln41_1"/></StgValue>
</operation>

<operation id="216" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="12">
<![CDATA[
entry:53 %sext_ln41_2 = sext i12 %trunc_ln41_2

]]></Node>
<StgValue><ssdm name="sext_ln41_2"/></StgValue>
</operation>

<operation id="217" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="12">
<![CDATA[
entry:59 %sext_ln41_3 = sext i12 %trunc_ln41_3

]]></Node>
<StgValue><ssdm name="sext_ln41_3"/></StgValue>
</operation>

<operation id="218" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="11">
<![CDATA[
entry:64 %sext_ln41_4 = sext i11 %trunc_ln41_4

]]></Node>
<StgValue><ssdm name="sext_ln41_4"/></StgValue>
</operation>

<operation id="219" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="12">
<![CDATA[
entry:70 %sext_ln41_5 = sext i12 %trunc_ln41_5

]]></Node>
<StgValue><ssdm name="sext_ln41_5"/></StgValue>
</operation>

<operation id="220" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="13">
<![CDATA[
entry:85 %sext_ln41_6 = sext i13 %trunc_ln41_8

]]></Node>
<StgValue><ssdm name="sext_ln41_6"/></StgValue>
</operation>

<operation id="221" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="12">
<![CDATA[
entry:94 %sext_ln41_7 = sext i12 %trunc_ln41_s

]]></Node>
<StgValue><ssdm name="sext_ln41_7"/></StgValue>
</operation>

<operation id="222" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="11">
<![CDATA[
entry:99 %sext_ln41_8 = sext i11 %trunc_ln41_10

]]></Node>
<StgValue><ssdm name="sext_ln41_8"/></StgValue>
</operation>

<operation id="223" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="12">
<![CDATA[
entry:105 %sext_ln41_9 = sext i12 %trunc_ln41_11

]]></Node>
<StgValue><ssdm name="sext_ln41_9"/></StgValue>
</operation>

<operation id="224" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="11">
<![CDATA[
entry:110 %sext_ln41_10 = sext i11 %trunc_ln41_12

]]></Node>
<StgValue><ssdm name="sext_ln41_10"/></StgValue>
</operation>

<operation id="225" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="11">
<![CDATA[
entry:116 %sext_ln41_11 = sext i11 %trunc_ln41_13

]]></Node>
<StgValue><ssdm name="sext_ln41_11"/></StgValue>
</operation>

<operation id="226" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="13">
<![CDATA[
entry:122 %sext_ln41_12 = sext i13 %trunc_ln41_14

]]></Node>
<StgValue><ssdm name="sext_ln41_12"/></StgValue>
</operation>

<operation id="227" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="13">
<![CDATA[
entry:128 %sext_ln41_13 = sext i13 %trunc_ln41_15

]]></Node>
<StgValue><ssdm name="sext_ln41_13"/></StgValue>
</operation>

<operation id="228" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="12">
<![CDATA[
entry:134 %sext_ln41_14 = sext i12 %trunc_ln41_16

]]></Node>
<StgValue><ssdm name="sext_ln41_14"/></StgValue>
</operation>

<operation id="229" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="13">
<![CDATA[
entry:140 %sext_ln41_15 = sext i13 %trunc_ln41_17

]]></Node>
<StgValue><ssdm name="sext_ln41_15"/></StgValue>
</operation>

<operation id="230" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="12">
<![CDATA[
entry:146 %sext_ln41_16 = sext i12 %trunc_ln41_18

]]></Node>
<StgValue><ssdm name="sext_ln41_16"/></StgValue>
</operation>

<operation id="231" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="13">
<![CDATA[
entry:152 %sext_ln41_17 = sext i13 %trunc_ln41_19

]]></Node>
<StgValue><ssdm name="sext_ln41_17"/></StgValue>
</operation>

<operation id="232" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="13">
<![CDATA[
entry:158 %sext_ln41_18 = sext i13 %trunc_ln41_20

]]></Node>
<StgValue><ssdm name="sext_ln41_18"/></StgValue>
</operation>

<operation id="233" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="11">
<![CDATA[
entry:164 %sext_ln41_19 = sext i11 %trunc_ln41_21

]]></Node>
<StgValue><ssdm name="sext_ln41_19"/></StgValue>
</operation>

<operation id="234" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="11">
<![CDATA[
entry:169 %sext_ln41_20 = sext i11 %trunc_ln41_22

]]></Node>
<StgValue><ssdm name="sext_ln41_20"/></StgValue>
</operation>

<operation id="235" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="12">
<![CDATA[
entry:174 %sext_ln41_21 = sext i12 %trunc_ln41_23

]]></Node>
<StgValue><ssdm name="sext_ln41_21"/></StgValue>
</operation>

<operation id="236" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="14">
<![CDATA[
entry:180 %sext_ln41_22 = sext i14 %trunc_ln41_24

]]></Node>
<StgValue><ssdm name="sext_ln41_22"/></StgValue>
</operation>

<operation id="237" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="11">
<![CDATA[
entry:185 %sext_ln41_23 = sext i11 %trunc_ln41_25

]]></Node>
<StgValue><ssdm name="sext_ln41_23"/></StgValue>
</operation>

<operation id="238" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="13">
<![CDATA[
entry:191 %sext_ln41_24 = sext i13 %trunc_ln41_26

]]></Node>
<StgValue><ssdm name="sext_ln41_24"/></StgValue>
</operation>

<operation id="239" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="12">
<![CDATA[
entry:197 %sext_ln41_25 = sext i12 %trunc_ln41_27

]]></Node>
<StgValue><ssdm name="sext_ln41_25"/></StgValue>
</operation>

<operation id="240" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="11">
<![CDATA[
entry:202 %sext_ln41_26 = sext i11 %trunc_ln41_28

]]></Node>
<StgValue><ssdm name="sext_ln41_26"/></StgValue>
</operation>

<operation id="241" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="15">
<![CDATA[
entry:208 %zext_ln41 = zext i15 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="242" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="26" op_0_bw="15">
<![CDATA[
entry:210 %zext_ln73_32 = zext i15 %trunc_ln73_1

]]></Node>
<StgValue><ssdm name="zext_ln73_32"/></StgValue>
</operation>

<operation id="243" st_id="31" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:211 %mul_ln73_30 = mul i26 %zext_ln73_32, i26 1997

]]></Node>
<StgValue><ssdm name="mul_ln73_30"/></StgValue>
</operation>

<operation id="244" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="27" op_0_bw="26">
<![CDATA[
entry:212 %zext_ln42_19 = zext i26 %mul_ln73_30

]]></Node>
<StgValue><ssdm name="zext_ln42_19"/></StgValue>
</operation>

<operation id="245" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:213 %add_ln42_31 = add i27 %zext_ln42_19, i27 112787456

]]></Node>
<StgValue><ssdm name="add_ln42_31"/></StgValue>
</operation>

<operation id="246" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="12" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:214 %trunc_ln41_29 = partselect i12 @_ssdm_op_PartSelect.i12.i27.i32.i32, i27 %add_ln42_31, i32 15, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln41_29"/></StgValue>
</operation>

<operation id="247" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="508" op_0_bw="508" op_1_bw="12" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16">
<![CDATA[
entry:215 %tmp = bitconcatenate i508 @_ssdm_op_BitConcatenate.i508.i12.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i12 %trunc_ln41_29, i16 %zext_ln41, i16 %sext_ln41_26, i16 %sext_ln41_25, i16 %sext_ln41_24, i16 %sext_ln41_23, i16 %sext_ln41_22, i16 %sext_ln41_21, i16 %sext_ln41_20, i16 %sext_ln41_19, i16 %sext_ln41_18, i16 %sext_ln41_17, i16 %sext_ln41_16, i16 %sext_ln41_15, i16 %sext_ln41_14, i16 %sext_ln41_13, i16 %sext_ln41_12, i16 %sext_ln41_11, i16 %sext_ln41_10, i16 %sext_ln41_9, i16 %sext_ln41_8, i16 %sext_ln41_7, i16 %trunc_ln41_9, i16 %sext_ln41_6, i16 %trunc_ln41_7, i16 %trunc_ln41_6, i16 %sext_ln41_5, i16 %sext_ln41_4, i16 %sext_ln41_3, i16 %sext_ln41_2, i16 %sext_ln41_1, i16 %sext_ln41

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="248" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="512" op_0_bw="508">
<![CDATA[
entry:216 %sext_ln46 = sext i508 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</operation>

<operation id="249" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
entry:217 %write_ln46 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer5_out, i512 %sext_ln46

]]></Node>
<StgValue><ssdm name="write_ln46"/></StgValue>
</operation>

<operation id="250" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0">
<![CDATA[
entry:218 %ret_ln48 = ret

]]></Node>
<StgValue><ssdm name="ret_ln48"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
