
Selected circuits
===================
 - **Circuit**: 7-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mre parameters
 - **References**: V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, "Design of power-efficient approximate multipliers for approximate artificial neural networks," 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021


Parameters of selected circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul7u_pwr_0_277_mre_00_0000 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog generic](mul7u_pwr_0_277_mre_00_0000_gen.v) [Verilog PDK45](mul7u_pwr_0_277_mre_00_0000_pdk45.v)  [C](mul7u_pwr_0_277_mre_00_0000.c) |
| mul7u_pwr_0_252_mre_00_9761 | 4.9032 | 15 | 82.6110839844 | 0.9761128765 |  [Verilog generic](mul7u_pwr_0_252_mre_00_9761_gen.v) [Verilog PDK45](mul7u_pwr_0_252_mre_00_9761_pdk45.v)  [C](mul7u_pwr_0_252_mre_00_9761.c) |
| mul7u_pwr_0_235_mre_01_4440 | 8.43427 | 31 | 87.3474121094 | 1.444038235 |  [Verilog generic](mul7u_pwr_0_235_mre_01_4440_gen.v) [Verilog PDK45](mul7u_pwr_0_235_mre_01_4440_pdk45.v)  [C](mul7u_pwr_0_235_mre_01_4440.c) |
| mul7u_pwr_0_207_mre_02_8449 | 19.69788 | 80 | 92.5964355469 | 2.8449478503 |  [Verilog generic](mul7u_pwr_0_207_mre_02_8449_gen.v) [Verilog PDK45](mul7u_pwr_0_207_mre_02_8449_pdk45.v)  [C](mul7u_pwr_0_207_mre_02_8449.c) |
| mul7u_pwr_0_180_mre_04_9072 | 37.67749 | 158 | 96.044921875 | 4.9072201363 |  [Verilog generic](mul7u_pwr_0_180_mre_04_9072_gen.v) [Verilog PDK45](mul7u_pwr_0_180_mre_04_9072_pdk45.v)  [C](mul7u_pwr_0_180_mre_04_9072.c) |
| mul7u_pwr_0_152_mre_08_2291 | 73.60522 | 314 | 97.3083496094 | 8.2290801755 |  [Verilog generic](mul7u_pwr_0_152_mre_08_2291_gen.v) [Verilog PDK45](mul7u_pwr_0_152_mre_08_2291_pdk45.v)  [C](mul7u_pwr_0_152_mre_08_2291.c) |
| mul7u_pwr_0_123_mre_10_1233 | 75.07788 | 317 | 97.5280761719 | 10.1232678879 |  [Verilog generic](mul7u_pwr_0_123_mre_10_1233_gen.v) [Verilog PDK45](mul7u_pwr_0_123_mre_10_1233_pdk45.v)  [C](mul7u_pwr_0_123_mre_10_1233.c) |
| mul7u_pwr_0_065_mre_17_6838 | 185.62512 | 812 | 98.2299804688 | 17.6837764993 |  [Verilog generic](mul7u_pwr_0_065_mre_17_6838_gen.v) [Verilog PDK45](mul7u_pwr_0_065_mre_17_6838_pdk45.v)  [C](mul7u_pwr_0_065_mre_17_6838.c) |
| mul7u_pwr_0_019_mre_36_9782 | 595.27014 | 2366 | 98.4069824219 | 36.9781702841 |  [Verilog generic](mul7u_pwr_0_019_mre_36_9782_gen.v) [Verilog PDK45](mul7u_pwr_0_019_mre_36_9782_pdk45.v)  [C](mul7u_pwr_0_019_mre_36_9782.c) |
| mul7u_pwr_0_007_mre_46_8309 | 834.51025 | 3121 | 98.4130859375 | 46.830856844 |  [Verilog generic](mul7u_pwr_0_007_mre_46_8309_gen.v) [Verilog PDK45](mul7u_pwr_0_007_mre_46_8309_pdk45.v)  [C](mul7u_pwr_0_007_mre_46_8309.c) |
    
Parameters
--------------
![Parameters figure](fig.png)
             