|Processor
alu_arg <= controller:inst3.ALUArg
reset => Clock1Hz:inst21.reset
on-board_oscillator => Clock1Hz:inst21.clk
left_in => read_mux:inst34.left_in
right_in => read_mux:inst34.right_in
dip_in[0] => read_mux:inst34.dip_in[0]
dip_in[1] => read_mux:inst34.dip_in[1]
dip_in[2] => read_mux:inst34.dip_in[2]
dip_in[3] => read_mux:inst34.dip_in[3]
dip_in[4] => read_mux:inst34.dip_in[4]
dip_in[5] => read_mux:inst34.dip_in[5]
dip_in[6] => read_mux:inst34.dip_in[6]
dip_in[7] => read_mux:inst34.dip_in[7]
mux_read <= controller:inst3.RegDest
dec_1 <= mem_intercept:inst27.decimal_1
dec_2 <= mem_intercept:inst27.decimal_2
store_word <= controller:inst3.MemWrite
load_word <= controller:inst3.MemtoReg
zero <= alu:inst12.zero
adder_output[0] <= adder:inst4.adder_out[0]
adder_output[1] <= adder:inst4.adder_out[1]
adder_output[2] <= adder:inst4.adder_out[2]
adder_output[3] <= adder:inst4.adder_out[3]
adder_output[4] <= adder:inst4.adder_out[4]
adder_output[5] <= adder:inst4.adder_out[5]
adder_output[6] <= adder:inst4.adder_out[6]
adder_output[7] <= adder:inst4.adder_out[7]
alu_mux_out[0] <= mux:inst14.mux1_out[0]
alu_mux_out[1] <= mux:inst14.mux1_out[1]
alu_mux_out[2] <= mux:inst14.mux1_out[2]
alu_mux_out[3] <= mux:inst14.mux1_out[3]
alu_mux_out[4] <= mux:inst14.mux1_out[4]
alu_mux_out[5] <= mux:inst14.mux1_out[5]
alu_mux_out[6] <= mux:inst14.mux1_out[6]
alu_mux_out[7] <= mux:inst14.mux1_out[7]
alu_op_code[0] <= alu_control:inst1.result[0]
alu_op_code[1] <= alu_control:inst1.result[1]
alu_op_code[2] <= alu_control:inst1.result[2]
alu_out[0] <= alu:inst12.output[0]
alu_out[1] <= alu:inst12.output[1]
alu_out[2] <= alu:inst12.output[2]
alu_out[3] <= alu:inst12.output[3]
alu_out[4] <= alu:inst12.output[4]
alu_out[5] <= alu:inst12.output[5]
alu_out[6] <= alu:inst12.output[6]
alu_out[7] <= alu:inst12.output[7]
jump_dest[0] <= mux:inst11.mux1_out[0]
jump_dest[1] <= mux:inst11.mux1_out[1]
jump_dest[2] <= mux:inst11.mux1_out[2]
jump_dest[3] <= mux:inst11.mux1_out[3]
jump_dest[4] <= mux:inst11.mux1_out[4]
jump_dest[5] <= mux:inst11.mux1_out[5]
jump_dest[6] <= mux:inst11.mux1_out[6]
jump_dest[7] <= mux:inst11.mux1_out[7]
led_1[0] <= lpm_rom2:inst28.q[0]
led_1[1] <= lpm_rom2:inst28.q[1]
led_1[2] <= lpm_rom2:inst28.q[2]
led_1[3] <= lpm_rom2:inst28.q[3]
led_1[4] <= lpm_rom2:inst28.q[4]
led_1[5] <= lpm_rom2:inst28.q[5]
led_1[6] <= lpm_rom2:inst28.q[6]
led_2[0] <= lpm_rom2:inst31.q[0]
led_2[1] <= lpm_rom2:inst31.q[1]
led_2[2] <= lpm_rom2:inst31.q[2]
led_2[3] <= lpm_rom2:inst31.q[3]
led_2[4] <= lpm_rom2:inst31.q[4]
led_2[5] <= lpm_rom2:inst31.q[5]
led_2[6] <= lpm_rom2:inst31.q[6]
mem_alu_mux[0] <= mux:inst16.mux1_out[0]
mem_alu_mux[1] <= mux:inst16.mux1_out[1]
mem_alu_mux[2] <= mux:inst16.mux1_out[2]
mem_alu_mux[3] <= mux:inst16.mux1_out[3]
mem_alu_mux[4] <= mux:inst16.mux1_out[4]
mem_alu_mux[5] <= mux:inst16.mux1_out[5]
mem_alu_mux[6] <= mux:inst16.mux1_out[6]
mem_alu_mux[7] <= mux:inst16.mux1_out[7]
mux_less_than[0] <= mux:inst17.mux1_out[0]
mux_less_than[1] <= mux:inst17.mux1_out[1]
mux_less_than[2] <= mux:inst17.mux1_out[2]
mux_less_than[3] <= mux:inst17.mux1_out[3]
mux_less_than[4] <= mux:inst17.mux1_out[4]
mux_less_than[5] <= mux:inst17.mux1_out[5]
mux_less_than[6] <= mux:inst17.mux1_out[6]
mux_less_than[7] <= mux:inst17.mux1_out[7]
mux_output[0] <= mux:inst5.mux1_out[0]
mux_output[1] <= mux:inst5.mux1_out[1]
mux_output[2] <= mux:inst5.mux1_out[2]
mux_output[3] <= mux:inst5.mux1_out[3]
mux_output[4] <= mux:inst5.mux1_out[4]
mux_output[5] <= mux:inst5.mux1_out[5]
mux_output[6] <= mux:inst5.mux1_out[6]
mux_output[7] <= mux:inst5.mux1_out[7]
pc[0] <= program_counter:inst.a_out[0]
pc[1] <= program_counter:inst.a_out[1]
pc[2] <= program_counter:inst.a_out[2]
pc[3] <= program_counter:inst.a_out[3]
pc[4] <= program_counter:inst.a_out[4]
pc[5] <= program_counter:inst.a_out[5]
pc[6] <= program_counter:inst.a_out[6]
pc[7] <= program_counter:inst.a_out[7]
reg_two_read[0] <= mux_3bit:inst10.mux2_out[0]
reg_two_read[1] <= mux_3bit:inst10.mux2_out[1]
reg_two_read[2] <= mux_3bit:inst10.mux2_out[2]
register_one[0] <= eightbit_register_file:inst9.out1[0]
register_one[1] <= eightbit_register_file:inst9.out1[1]
register_one[2] <= eightbit_register_file:inst9.out1[2]
register_one[3] <= eightbit_register_file:inst9.out1[3]
register_one[4] <= eightbit_register_file:inst9.out1[4]
register_one[5] <= eightbit_register_file:inst9.out1[5]
register_one[6] <= eightbit_register_file:inst9.out1[6]
register_one[7] <= eightbit_register_file:inst9.out1[7]
register_two[0] <= eightbit_register_file:inst9.out2[0]
register_two[1] <= eightbit_register_file:inst9.out2[1]
register_two[2] <= eightbit_register_file:inst9.out2[2]
register_two[3] <= eightbit_register_file:inst9.out2[3]
register_two[4] <= eightbit_register_file:inst9.out2[4]
register_two[5] <= eightbit_register_file:inst9.out2[5]
register_two[6] <= eightbit_register_file:inst9.out2[6]
register_two[7] <= eightbit_register_file:inst9.out2[7]
rom_output[0] <= lpm_rom0:inst2.q[0]
rom_output[1] <= lpm_rom0:inst2.q[1]
rom_output[2] <= lpm_rom0:inst2.q[2]
rom_output[3] <= lpm_rom0:inst2.q[3]
rom_output[4] <= lpm_rom0:inst2.q[4]
rom_output[5] <= lpm_rom0:inst2.q[5]
rom_output[6] <= lpm_rom0:inst2.q[6]
rom_output[7] <= lpm_rom0:inst2.q[7]
rom_output[8] <= lpm_rom0:inst2.q[8]
rom_output[9] <= lpm_rom0:inst2.q[9]
rom_output[10] <= lpm_rom0:inst2.q[10]
rom_output[11] <= lpm_rom0:inst2.q[11]
rom_output[12] <= lpm_rom0:inst2.q[12]
rom_output[13] <= lpm_rom0:inst2.q[13]
rom_output[14] <= lpm_rom0:inst2.q[14]
rom_output[15] <= lpm_rom0:inst2.q[15]


|Processor|controller:inst3
op_code[0] => Mux11.IN19
op_code[0] => Mux10.IN19
op_code[0] => Mux9.IN19
op_code[0] => Mux8.IN19
op_code[0] => Mux7.IN19
op_code[0] => Mux6.IN10
op_code[0] => Mux5.IN19
op_code[0] => Mux4.IN19
op_code[0] => Mux3.IN19
op_code[0] => Mux2.IN19
op_code[0] => Mux1.IN19
op_code[0] => Mux0.IN19
op_code[1] => Mux11.IN18
op_code[1] => Mux10.IN18
op_code[1] => Mux9.IN18
op_code[1] => Mux8.IN18
op_code[1] => Mux7.IN18
op_code[1] => Mux5.IN18
op_code[1] => Mux4.IN18
op_code[1] => Mux3.IN18
op_code[1] => Mux2.IN18
op_code[1] => Mux1.IN18
op_code[1] => Mux0.IN18
op_code[2] => Mux11.IN17
op_code[2] => Mux10.IN17
op_code[2] => Mux9.IN17
op_code[2] => Mux8.IN17
op_code[2] => Mux7.IN17
op_code[2] => Mux6.IN9
op_code[2] => Mux5.IN17
op_code[2] => Mux4.IN17
op_code[2] => Mux3.IN17
op_code[2] => Mux2.IN17
op_code[2] => Mux1.IN17
op_code[2] => Mux0.IN17
op_code[3] => Mux11.IN16
op_code[3] => Mux10.IN16
op_code[3] => Mux9.IN16
op_code[3] => Mux8.IN16
op_code[3] => Mux7.IN16
op_code[3] => Mux6.IN8
op_code[3] => Mux5.IN16
op_code[3] => Mux4.IN16
op_code[3] => Mux3.IN16
op_code[3] => Mux2.IN16
op_code[3] => Mux1.IN16
op_code[3] => Mux0.IN16
clk_in => Beq~reg0.CLK
clk_in => Bne~reg0.CLK
clk_in => RegDest~reg0.CLK
clk_in => MemRead~reg0.CLK
clk_in => MemtoReg~reg0.CLK
clk_in => ALUOp[2]~reg0.CLK
clk_in => ALUOp[1]~reg0.CLK
clk_in => ALUOp[0]~reg0.CLK
clk_in => RegWrite~reg0.CLK
clk_in => ALUSrc~reg0.CLK
clk_in => JumpDest~reg0.CLK
clk_in => LessThan~reg0.CLK
clk_in => MemWrite~reg0.CLK
clk_in => ALUArg~reg0.CLK
Beq <= Beq~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bne <= Bne~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegDest <= RegDest~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= MemRead~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= MemtoReg~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= ALUOp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= ALUOp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[2] <= ALUOp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
JumpDest <= JumpDest~reg0.DB_MAX_OUTPUT_PORT_TYPE
LessThan <= LessThan~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUArg <= ALUArg~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|Clock1Hz:inst21
reset => cnt[2].ACLR
reset => cnt[1].ACLR
reset => cnt[0].ACLR
reset => clock7~reg0.ENA
reset => big_count[6].ENA
reset => big_count[5].ENA
reset => big_count[4].ENA
reset => big_count[3].ENA
reset => big_count[2].ENA
reset => big_count[1].ENA
reset => big_count[0].ENA
reset => clock0~reg0.ENA
reset => clock2~reg0.ENA
reset => clock1~reg0.ENA
reset => clock3~reg0.ENA
reset => clock4~reg0.ENA
reset => clock5~reg0.ENA
reset => clock6~reg0.ENA
clk => cnt[2].CLK
clk => cnt[1].CLK
clk => cnt[0].CLK
clk => big_count[6].CLK
clk => big_count[5].CLK
clk => big_count[4].CLK
clk => big_count[3].CLK
clk => big_count[2].CLK
clk => big_count[1].CLK
clk => big_count[0].CLK
clk => clock0~reg0.CLK
clk => clock2~reg0.CLK
clk => clock1~reg0.CLK
clk => clock3~reg0.CLK
clk => clock4~reg0.CLK
clk => clock5~reg0.CLK
clk => clock6~reg0.CLK
clk => clock7~reg0.CLK
clock0 <= clock0~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock1 <= clock1~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock2 <= clock2~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock3 <= clock3~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock4 <= clock4~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock5 <= clock5~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock6 <= clock6~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock7 <= clock7~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|q_splitter:inst19
q_in[0] => out5[0].DATAIN
q_in[1] => out5[1].DATAIN
q_in[2] => out5[2].DATAIN
q_in[3] => out5[3].DATAIN
q_in[3] => out4[0].DATAIN
q_in[4] => out5[4].DATAIN
q_in[4] => out4[1].DATAIN
q_in[5] => out5[5].DATAIN
q_in[5] => out4[2].DATAIN
q_in[6] => out3[0].DATAIN
q_in[7] => out3[1].DATAIN
q_in[8] => out3[2].DATAIN
q_in[9] => out2[0].DATAIN
q_in[10] => out2[1].DATAIN
q_in[11] => out2[2].DATAIN
q_in[12] => out1[0].DATAIN
q_in[13] => out1[1].DATAIN
q_in[14] => out1[2].DATAIN
q_in[15] => out1[3].DATAIN
out1[0] <= q_in[12].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= q_in[13].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= q_in[14].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= q_in[15].DB_MAX_OUTPUT_PORT_TYPE
out2[0] <= q_in[9].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= q_in[10].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= q_in[11].DB_MAX_OUTPUT_PORT_TYPE
out3[0] <= q_in[6].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= q_in[7].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= q_in[8].DB_MAX_OUTPUT_PORT_TYPE
out4[0] <= q_in[3].DB_MAX_OUTPUT_PORT_TYPE
out4[1] <= q_in[4].DB_MAX_OUTPUT_PORT_TYPE
out4[2] <= q_in[5].DB_MAX_OUTPUT_PORT_TYPE
out5[0] <= q_in[0].DB_MAX_OUTPUT_PORT_TYPE
out5[1] <= q_in[1].DB_MAX_OUTPUT_PORT_TYPE
out5[2] <= q_in[2].DB_MAX_OUTPUT_PORT_TYPE
out5[3] <= q_in[3].DB_MAX_OUTPUT_PORT_TYPE
out5[4] <= q_in[4].DB_MAX_OUTPUT_PORT_TYPE
out5[5] <= q_in[5].DB_MAX_OUTPUT_PORT_TYPE


|Processor|lpm_rom0:inst2
address[0] => lpm_rom:lpm_rom_component.address[0]
address[1] => lpm_rom:lpm_rom_component.address[1]
address[2] => lpm_rom:lpm_rom_component.address[2]
address[3] => lpm_rom:lpm_rom_component.address[3]
address[4] => lpm_rom:lpm_rom_component.address[4]
address[5] => lpm_rom:lpm_rom_component.address[5]
address[6] => lpm_rom:lpm_rom_component.address[6]
address[7] => lpm_rom:lpm_rom_component.address[7]
inclock => lpm_rom:lpm_rom_component.inclock
outclock => lpm_rom:lpm_rom_component.outclock
q[0] <= lpm_rom:lpm_rom_component.q[0]
q[1] <= lpm_rom:lpm_rom_component.q[1]
q[2] <= lpm_rom:lpm_rom_component.q[2]
q[3] <= lpm_rom:lpm_rom_component.q[3]
q[4] <= lpm_rom:lpm_rom_component.q[4]
q[5] <= lpm_rom:lpm_rom_component.q[5]
q[6] <= lpm_rom:lpm_rom_component.q[6]
q[7] <= lpm_rom:lpm_rom_component.q[7]
q[8] <= lpm_rom:lpm_rom_component.q[8]
q[9] <= lpm_rom:lpm_rom_component.q[9]
q[10] <= lpm_rom:lpm_rom_component.q[10]
q[11] <= lpm_rom:lpm_rom_component.q[11]
q[12] <= lpm_rom:lpm_rom_component.q[12]
q[13] <= lpm_rom:lpm_rom_component.q[13]
q[14] <= lpm_rom:lpm_rom_component.q[14]
q[15] <= lpm_rom:lpm_rom_component.q[15]


|Processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component
address[0] => altrom:srom.address[0]
address[1] => altrom:srom.address[1]
address[2] => altrom:srom.address[2]
address[3] => altrom:srom.address[3]
address[4] => altrom:srom.address[4]
address[5] => altrom:srom.address[5]
address[6] => altrom:srom.address[6]
address[7] => altrom:srom.address[7]
inclock => altrom:srom.clocki
outclock => altrom:srom.clocko
memenab => otri[15].OE
memenab => otri[14].OE
memenab => otri[13].OE
memenab => otri[12].OE
memenab => otri[11].OE
memenab => otri[10].OE
memenab => otri[9].OE
memenab => otri[8].OE
memenab => otri[7].OE
memenab => otri[6].OE
memenab => otri[5].OE
memenab => otri[4].OE
memenab => otri[3].OE
memenab => otri[2].OE
memenab => otri[1].OE
memenab => otri[0].OE
q[0] <= otri[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= otri[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= otri[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= otri[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= otri[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= otri[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= otri[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= otri[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= otri[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= otri[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= otri[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= otri[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= otri[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= otri[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= otri[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= otri[15].DB_MAX_OUTPUT_PORT_TYPE


|Processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom
address[0] => segment[0][15].WADDR
address[0] => segment[0][15].RADDR
address[0] => segment[0][14].WADDR
address[0] => segment[0][14].RADDR
address[0] => segment[0][13].WADDR
address[0] => segment[0][13].RADDR
address[0] => segment[0][12].WADDR
address[0] => segment[0][12].RADDR
address[0] => segment[0][11].WADDR
address[0] => segment[0][11].RADDR
address[0] => segment[0][10].WADDR
address[0] => segment[0][10].RADDR
address[0] => segment[0][9].WADDR
address[0] => segment[0][9].RADDR
address[0] => segment[0][8].WADDR
address[0] => segment[0][8].RADDR
address[0] => segment[0][7].WADDR
address[0] => segment[0][7].RADDR
address[0] => segment[0][6].WADDR
address[0] => segment[0][6].RADDR
address[0] => segment[0][5].WADDR
address[0] => segment[0][5].RADDR
address[0] => segment[0][4].WADDR
address[0] => segment[0][4].RADDR
address[0] => segment[0][3].WADDR
address[0] => segment[0][3].RADDR
address[0] => segment[0][2].WADDR
address[0] => segment[0][2].RADDR
address[0] => segment[0][1].WADDR
address[0] => segment[0][1].RADDR
address[0] => segment[0][0].WADDR
address[0] => segment[0][0].RADDR
address[1] => segment[0][15].WADDR1
address[1] => segment[0][15].RADDR1
address[1] => segment[0][14].WADDR1
address[1] => segment[0][14].RADDR1
address[1] => segment[0][13].WADDR1
address[1] => segment[0][13].RADDR1
address[1] => segment[0][12].WADDR1
address[1] => segment[0][12].RADDR1
address[1] => segment[0][11].WADDR1
address[1] => segment[0][11].RADDR1
address[1] => segment[0][10].WADDR1
address[1] => segment[0][10].RADDR1
address[1] => segment[0][9].WADDR1
address[1] => segment[0][9].RADDR1
address[1] => segment[0][8].WADDR1
address[1] => segment[0][8].RADDR1
address[1] => segment[0][7].WADDR1
address[1] => segment[0][7].RADDR1
address[1] => segment[0][6].WADDR1
address[1] => segment[0][6].RADDR1
address[1] => segment[0][5].WADDR1
address[1] => segment[0][5].RADDR1
address[1] => segment[0][4].WADDR1
address[1] => segment[0][4].RADDR1
address[1] => segment[0][3].WADDR1
address[1] => segment[0][3].RADDR1
address[1] => segment[0][2].WADDR1
address[1] => segment[0][2].RADDR1
address[1] => segment[0][1].WADDR1
address[1] => segment[0][1].RADDR1
address[1] => segment[0][0].WADDR1
address[1] => segment[0][0].RADDR1
address[2] => segment[0][15].WADDR2
address[2] => segment[0][15].RADDR2
address[2] => segment[0][14].WADDR2
address[2] => segment[0][14].RADDR2
address[2] => segment[0][13].WADDR2
address[2] => segment[0][13].RADDR2
address[2] => segment[0][12].WADDR2
address[2] => segment[0][12].RADDR2
address[2] => segment[0][11].WADDR2
address[2] => segment[0][11].RADDR2
address[2] => segment[0][10].WADDR2
address[2] => segment[0][10].RADDR2
address[2] => segment[0][9].WADDR2
address[2] => segment[0][9].RADDR2
address[2] => segment[0][8].WADDR2
address[2] => segment[0][8].RADDR2
address[2] => segment[0][7].WADDR2
address[2] => segment[0][7].RADDR2
address[2] => segment[0][6].WADDR2
address[2] => segment[0][6].RADDR2
address[2] => segment[0][5].WADDR2
address[2] => segment[0][5].RADDR2
address[2] => segment[0][4].WADDR2
address[2] => segment[0][4].RADDR2
address[2] => segment[0][3].WADDR2
address[2] => segment[0][3].RADDR2
address[2] => segment[0][2].WADDR2
address[2] => segment[0][2].RADDR2
address[2] => segment[0][1].WADDR2
address[2] => segment[0][1].RADDR2
address[2] => segment[0][0].WADDR2
address[2] => segment[0][0].RADDR2
address[3] => segment[0][15].WADDR3
address[3] => segment[0][15].RADDR3
address[3] => segment[0][14].WADDR3
address[3] => segment[0][14].RADDR3
address[3] => segment[0][13].WADDR3
address[3] => segment[0][13].RADDR3
address[3] => segment[0][12].WADDR3
address[3] => segment[0][12].RADDR3
address[3] => segment[0][11].WADDR3
address[3] => segment[0][11].RADDR3
address[3] => segment[0][10].WADDR3
address[3] => segment[0][10].RADDR3
address[3] => segment[0][9].WADDR3
address[3] => segment[0][9].RADDR3
address[3] => segment[0][8].WADDR3
address[3] => segment[0][8].RADDR3
address[3] => segment[0][7].WADDR3
address[3] => segment[0][7].RADDR3
address[3] => segment[0][6].WADDR3
address[3] => segment[0][6].RADDR3
address[3] => segment[0][5].WADDR3
address[3] => segment[0][5].RADDR3
address[3] => segment[0][4].WADDR3
address[3] => segment[0][4].RADDR3
address[3] => segment[0][3].WADDR3
address[3] => segment[0][3].RADDR3
address[3] => segment[0][2].WADDR3
address[3] => segment[0][2].RADDR3
address[3] => segment[0][1].WADDR3
address[3] => segment[0][1].RADDR3
address[3] => segment[0][0].WADDR3
address[3] => segment[0][0].RADDR3
address[4] => segment[0][15].WADDR4
address[4] => segment[0][15].RADDR4
address[4] => segment[0][14].WADDR4
address[4] => segment[0][14].RADDR4
address[4] => segment[0][13].WADDR4
address[4] => segment[0][13].RADDR4
address[4] => segment[0][12].WADDR4
address[4] => segment[0][12].RADDR4
address[4] => segment[0][11].WADDR4
address[4] => segment[0][11].RADDR4
address[4] => segment[0][10].WADDR4
address[4] => segment[0][10].RADDR4
address[4] => segment[0][9].WADDR4
address[4] => segment[0][9].RADDR4
address[4] => segment[0][8].WADDR4
address[4] => segment[0][8].RADDR4
address[4] => segment[0][7].WADDR4
address[4] => segment[0][7].RADDR4
address[4] => segment[0][6].WADDR4
address[4] => segment[0][6].RADDR4
address[4] => segment[0][5].WADDR4
address[4] => segment[0][5].RADDR4
address[4] => segment[0][4].WADDR4
address[4] => segment[0][4].RADDR4
address[4] => segment[0][3].WADDR4
address[4] => segment[0][3].RADDR4
address[4] => segment[0][2].WADDR4
address[4] => segment[0][2].RADDR4
address[4] => segment[0][1].WADDR4
address[4] => segment[0][1].RADDR4
address[4] => segment[0][0].WADDR4
address[4] => segment[0][0].RADDR4
address[5] => segment[0][15].WADDR5
address[5] => segment[0][15].RADDR5
address[5] => segment[0][14].WADDR5
address[5] => segment[0][14].RADDR5
address[5] => segment[0][13].WADDR5
address[5] => segment[0][13].RADDR5
address[5] => segment[0][12].WADDR5
address[5] => segment[0][12].RADDR5
address[5] => segment[0][11].WADDR5
address[5] => segment[0][11].RADDR5
address[5] => segment[0][10].WADDR5
address[5] => segment[0][10].RADDR5
address[5] => segment[0][9].WADDR5
address[5] => segment[0][9].RADDR5
address[5] => segment[0][8].WADDR5
address[5] => segment[0][8].RADDR5
address[5] => segment[0][7].WADDR5
address[5] => segment[0][7].RADDR5
address[5] => segment[0][6].WADDR5
address[5] => segment[0][6].RADDR5
address[5] => segment[0][5].WADDR5
address[5] => segment[0][5].RADDR5
address[5] => segment[0][4].WADDR5
address[5] => segment[0][4].RADDR5
address[5] => segment[0][3].WADDR5
address[5] => segment[0][3].RADDR5
address[5] => segment[0][2].WADDR5
address[5] => segment[0][2].RADDR5
address[5] => segment[0][1].WADDR5
address[5] => segment[0][1].RADDR5
address[5] => segment[0][0].WADDR5
address[5] => segment[0][0].RADDR5
address[6] => segment[0][15].WADDR6
address[6] => segment[0][15].RADDR6
address[6] => segment[0][14].WADDR6
address[6] => segment[0][14].RADDR6
address[6] => segment[0][13].WADDR6
address[6] => segment[0][13].RADDR6
address[6] => segment[0][12].WADDR6
address[6] => segment[0][12].RADDR6
address[6] => segment[0][11].WADDR6
address[6] => segment[0][11].RADDR6
address[6] => segment[0][10].WADDR6
address[6] => segment[0][10].RADDR6
address[6] => segment[0][9].WADDR6
address[6] => segment[0][9].RADDR6
address[6] => segment[0][8].WADDR6
address[6] => segment[0][8].RADDR6
address[6] => segment[0][7].WADDR6
address[6] => segment[0][7].RADDR6
address[6] => segment[0][6].WADDR6
address[6] => segment[0][6].RADDR6
address[6] => segment[0][5].WADDR6
address[6] => segment[0][5].RADDR6
address[6] => segment[0][4].WADDR6
address[6] => segment[0][4].RADDR6
address[6] => segment[0][3].WADDR6
address[6] => segment[0][3].RADDR6
address[6] => segment[0][2].WADDR6
address[6] => segment[0][2].RADDR6
address[6] => segment[0][1].WADDR6
address[6] => segment[0][1].RADDR6
address[6] => segment[0][0].WADDR6
address[6] => segment[0][0].RADDR6
address[7] => segment[0][15].WADDR7
address[7] => segment[0][15].RADDR7
address[7] => segment[0][14].WADDR7
address[7] => segment[0][14].RADDR7
address[7] => segment[0][13].WADDR7
address[7] => segment[0][13].RADDR7
address[7] => segment[0][12].WADDR7
address[7] => segment[0][12].RADDR7
address[7] => segment[0][11].WADDR7
address[7] => segment[0][11].RADDR7
address[7] => segment[0][10].WADDR7
address[7] => segment[0][10].RADDR7
address[7] => segment[0][9].WADDR7
address[7] => segment[0][9].RADDR7
address[7] => segment[0][8].WADDR7
address[7] => segment[0][8].RADDR7
address[7] => segment[0][7].WADDR7
address[7] => segment[0][7].RADDR7
address[7] => segment[0][6].WADDR7
address[7] => segment[0][6].RADDR7
address[7] => segment[0][5].WADDR7
address[7] => segment[0][5].RADDR7
address[7] => segment[0][4].WADDR7
address[7] => segment[0][4].RADDR7
address[7] => segment[0][3].WADDR7
address[7] => segment[0][3].RADDR7
address[7] => segment[0][2].WADDR7
address[7] => segment[0][2].RADDR7
address[7] => segment[0][1].WADDR7
address[7] => segment[0][1].RADDR7
address[7] => segment[0][0].WADDR7
address[7] => segment[0][0].RADDR7
clocki => segment[0][15].CLK0
clocki => segment[0][14].CLK0
clocki => segment[0][13].CLK0
clocki => segment[0][12].CLK0
clocki => segment[0][11].CLK0
clocki => segment[0][10].CLK0
clocki => segment[0][9].CLK0
clocki => segment[0][8].CLK0
clocki => segment[0][7].CLK0
clocki => segment[0][6].CLK0
clocki => segment[0][5].CLK0
clocki => segment[0][4].CLK0
clocki => segment[0][3].CLK0
clocki => segment[0][2].CLK0
clocki => segment[0][1].CLK0
clocki => segment[0][0].CLK0
clocko => segment[0][15].CLK1
clocko => segment[0][14].CLK1
clocko => segment[0][13].CLK1
clocko => segment[0][12].CLK1
clocko => segment[0][11].CLK1
clocko => segment[0][10].CLK1
clocko => segment[0][9].CLK1
clocko => segment[0][8].CLK1
clocko => segment[0][7].CLK1
clocko => segment[0][6].CLK1
clocko => segment[0][5].CLK1
clocko => segment[0][4].CLK1
clocko => segment[0][3].CLK1
clocko => segment[0][2].CLK1
clocko => segment[0][1].CLK1
clocko => segment[0][0].CLK1
q[0] <= segment[0][0].DATAOUT
q[1] <= segment[0][1].DATAOUT
q[2] <= segment[0][2].DATAOUT
q[3] <= segment[0][3].DATAOUT
q[4] <= segment[0][4].DATAOUT
q[5] <= segment[0][5].DATAOUT
q[6] <= segment[0][6].DATAOUT
q[7] <= segment[0][7].DATAOUT
q[8] <= segment[0][8].DATAOUT
q[9] <= segment[0][9].DATAOUT
q[10] <= segment[0][10].DATAOUT
q[11] <= segment[0][11].DATAOUT
q[12] <= segment[0][12].DATAOUT
q[13] <= segment[0][13].DATAOUT
q[14] <= segment[0][14].DATAOUT
q[15] <= segment[0][15].DATAOUT


|Processor|program_counter:inst
a_in[0] => a_out[0]~reg0.DATAIN
a_in[1] => a_out[1]~reg0.DATAIN
a_in[2] => a_out[2]~reg0.DATAIN
a_in[3] => a_out[3]~reg0.DATAIN
a_in[4] => a_out[4]~reg0.DATAIN
a_in[5] => a_out[5]~reg0.DATAIN
a_in[6] => a_out[6]~reg0.DATAIN
a_in[7] => a_out[7]~reg0.DATAIN
clk_in => a_out[7]~reg0.CLK
clk_in => a_out[6]~reg0.CLK
clk_in => a_out[5]~reg0.CLK
clk_in => a_out[4]~reg0.CLK
clk_in => a_out[3]~reg0.CLK
clk_in => a_out[2]~reg0.CLK
clk_in => a_out[1]~reg0.CLK
clk_in => a_out[0]~reg0.CLK
a_out[0] <= a_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[1] <= a_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[2] <= a_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[3] <= a_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[4] <= a_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[5] <= a_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[6] <= a_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[7] <= a_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|mux:inst5
mux1_a[0] => mux1_out~7.DATAB
mux1_a[1] => mux1_out~6.DATAB
mux1_a[2] => mux1_out~5.DATAB
mux1_a[3] => mux1_out~4.DATAB
mux1_a[4] => mux1_out~3.DATAB
mux1_a[5] => mux1_out~2.DATAB
mux1_a[6] => mux1_out~1.DATAB
mux1_a[7] => mux1_out~0.DATAB
mux1_b[0] => mux1_out~7.DATAA
mux1_b[1] => mux1_out~6.DATAA
mux1_b[2] => mux1_out~5.DATAA
mux1_b[3] => mux1_out~4.DATAA
mux1_b[4] => mux1_out~3.DATAA
mux1_b[5] => mux1_out~2.DATAA
mux1_b[6] => mux1_out~1.DATAA
mux1_b[7] => mux1_out~0.DATAA
mux1_choice => mux1_out~7.OUTPUTSELECT
mux1_choice => mux1_out~6.OUTPUTSELECT
mux1_choice => mux1_out~5.OUTPUTSELECT
mux1_choice => mux1_out~4.OUTPUTSELECT
mux1_choice => mux1_out~3.OUTPUTSELECT
mux1_choice => mux1_out~2.OUTPUTSELECT
mux1_choice => mux1_out~1.OUTPUTSELECT
mux1_choice => mux1_out~0.OUTPUTSELECT
mux1_out[0] <= mux1_out~7.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[1] <= mux1_out~6.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[2] <= mux1_out~5.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[3] <= mux1_out~4.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[4] <= mux1_out~3.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[5] <= mux1_out~2.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[6] <= mux1_out~1.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[7] <= mux1_out~0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|alu:inst12
x[0] => Add1.IN16
x[0] => Add0.IN8
x[0] => ShiftRight0.IN8
x[0] => ShiftLeft0.IN8
x[0] => output~16.IN1
x[0] => output~8.IN1
x[0] => output~0.IN1
x[1] => Add1.IN15
x[1] => Add0.IN7
x[1] => ShiftRight0.IN7
x[1] => ShiftLeft0.IN7
x[1] => output~17.IN1
x[1] => output~9.IN1
x[1] => output~1.IN1
x[2] => Add1.IN14
x[2] => Add0.IN6
x[2] => ShiftRight0.IN6
x[2] => ShiftLeft0.IN6
x[2] => output~18.IN1
x[2] => output~10.IN1
x[2] => output~2.IN1
x[3] => Add1.IN13
x[3] => Add0.IN5
x[3] => ShiftRight0.IN5
x[3] => ShiftLeft0.IN5
x[3] => output~19.IN1
x[3] => output~11.IN1
x[3] => output~3.IN1
x[4] => Add1.IN12
x[4] => Add0.IN4
x[4] => ShiftRight0.IN4
x[4] => ShiftLeft0.IN4
x[4] => output~20.IN1
x[4] => output~12.IN1
x[4] => output~4.IN1
x[5] => Add1.IN11
x[5] => Add0.IN3
x[5] => ShiftRight0.IN3
x[5] => ShiftLeft0.IN3
x[5] => output~21.IN1
x[5] => output~13.IN1
x[5] => output~5.IN1
x[6] => Add1.IN10
x[6] => Add0.IN2
x[6] => ShiftRight0.IN2
x[6] => ShiftLeft0.IN2
x[6] => output~22.IN1
x[6] => output~14.IN1
x[6] => output~6.IN1
x[7] => Add1.IN9
x[7] => Add0.IN1
x[7] => ShiftRight0.IN1
x[7] => ShiftLeft0.IN1
x[7] => output~23.IN1
x[7] => output~15.IN1
x[7] => output~7.IN1
y[0] => Add0.IN16
y[0] => ShiftRight0.IN16
y[0] => ShiftLeft0.IN16
y[0] => output~16.IN0
y[0] => output~8.IN0
y[0] => output~0.IN0
y[0] => Add1.IN8
y[1] => Add0.IN15
y[1] => ShiftRight0.IN15
y[1] => ShiftLeft0.IN15
y[1] => output~17.IN0
y[1] => output~9.IN0
y[1] => output~1.IN0
y[1] => Add1.IN7
y[2] => Add0.IN14
y[2] => ShiftRight0.IN14
y[2] => ShiftLeft0.IN14
y[2] => output~18.IN0
y[2] => output~10.IN0
y[2] => output~2.IN0
y[2] => Add1.IN6
y[3] => Add0.IN13
y[3] => ShiftRight0.IN13
y[3] => ShiftLeft0.IN13
y[3] => output~19.IN0
y[3] => output~11.IN0
y[3] => output~3.IN0
y[3] => Add1.IN5
y[4] => Add0.IN12
y[4] => ShiftRight0.IN12
y[4] => ShiftLeft0.IN12
y[4] => output~20.IN0
y[4] => output~12.IN0
y[4] => output~4.IN0
y[4] => Add1.IN4
y[5] => Add0.IN11
y[5] => ShiftRight0.IN11
y[5] => ShiftLeft0.IN11
y[5] => output~21.IN0
y[5] => output~13.IN0
y[5] => output~5.IN0
y[5] => Add1.IN3
y[6] => Add0.IN10
y[6] => ShiftRight0.IN10
y[6] => ShiftLeft0.IN10
y[6] => output~22.IN0
y[6] => output~14.IN0
y[6] => output~6.IN0
y[6] => Add1.IN2
y[7] => Add0.IN9
y[7] => ShiftRight0.IN9
y[7] => ShiftLeft0.IN9
y[7] => output~23.IN0
y[7] => output~15.IN0
y[7] => output~7.IN0
y[7] => Add1.IN1
opcode[0] => Mux16.IN3
opcode[0] => Mux15.IN3
opcode[0] => Mux14.IN3
opcode[0] => Mux13.IN3
opcode[0] => Mux12.IN3
opcode[0] => Mux11.IN3
opcode[0] => Mux10.IN3
opcode[0] => Mux9.IN3
opcode[0] => Mux8.IN3
opcode[0] => Mux7.IN10
opcode[0] => Mux6.IN10
opcode[0] => Mux5.IN10
opcode[0] => Mux4.IN10
opcode[0] => Mux3.IN10
opcode[0] => Mux2.IN10
opcode[0] => Mux1.IN10
opcode[0] => Mux0.IN10
opcode[1] => Mux16.IN2
opcode[1] => Mux15.IN2
opcode[1] => Mux14.IN2
opcode[1] => Mux13.IN2
opcode[1] => Mux12.IN2
opcode[1] => Mux11.IN2
opcode[1] => Mux10.IN2
opcode[1] => Mux9.IN2
opcode[1] => Mux8.IN2
opcode[1] => Mux7.IN9
opcode[1] => Mux6.IN9
opcode[1] => Mux5.IN9
opcode[1] => Mux4.IN9
opcode[1] => Mux3.IN9
opcode[1] => Mux2.IN9
opcode[1] => Mux1.IN9
opcode[1] => Mux0.IN9
opcode[2] => Mux16.IN1
opcode[2] => Mux15.IN1
opcode[2] => Mux14.IN1
opcode[2] => Mux13.IN1
opcode[2] => Mux12.IN1
opcode[2] => Mux11.IN1
opcode[2] => Mux10.IN1
opcode[2] => Mux9.IN1
opcode[2] => Mux8.IN1
opcode[2] => Mux7.IN8
opcode[2] => Mux6.IN8
opcode[2] => Mux5.IN8
opcode[2] => Mux4.IN8
opcode[2] => Mux3.IN8
opcode[2] => Mux2.IN8
opcode[2] => Mux1.IN8
opcode[2] => Mux0.IN8
clk_in => output[7]~reg0.CLK
clk_in => output[6]~reg0.CLK
clk_in => output[5]~reg0.CLK
clk_in => output[4]~reg0.CLK
clk_in => output[3]~reg0.CLK
clk_in => output[2]~reg0.CLK
clk_in => output[1]~reg0.CLK
clk_in => output[0]~reg0.CLK
clk_in => zero~reg0.CLK
clk_in => less_than[7]~reg0.CLK
clk_in => less_than[6]~reg0.CLK
clk_in => less_than[5]~reg0.CLK
clk_in => less_than[4]~reg0.CLK
clk_in => less_than[3]~reg0.CLK
clk_in => less_than[2]~reg0.CLK
clk_in => less_than[1]~reg0.CLK
clk_in => less_than[0]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than[0] <= less_than[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than[1] <= less_than[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than[2] <= less_than[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than[3] <= less_than[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than[4] <= less_than[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than[5] <= less_than[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than[6] <= less_than[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than[7] <= less_than[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|alu_control:inst1
immediate_op[0] => result~2.DATAA
immediate_op[1] => result~1.DATAA
immediate_op[2] => result~0.DATAA
immediate_op[3] => ~NO_FANOUT~
immediate_op[4] => ~NO_FANOUT~
immediate_op[5] => ~NO_FANOUT~
control_op[0] => result~2.DATAB
control_op[1] => result~1.DATAB
control_op[2] => result~0.DATAB
alu_src => result~2.OUTPUTSELECT
alu_src => result~1.OUTPUTSELECT
alu_src => result~0.OUTPUTSELECT
result[0] <= result~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result~0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9
data_in[0] => regfile~63.DATAB
data_in[0] => regfile~55.DATAB
data_in[0] => regfile~47.DATAB
data_in[0] => regfile~39.DATAB
data_in[0] => regfile~31.DATAB
data_in[0] => regfile~23.DATAB
data_in[0] => regfile~15.DATAB
data_in[0] => regfile~7.DATAB
data_in[0] => altdpram:regfile[0][7]__1.data[1]
data_in[0] => altdpram:regfile[0][7]__2.data[1]
data_in[1] => regfile~62.DATAB
data_in[1] => regfile~54.DATAB
data_in[1] => regfile~46.DATAB
data_in[1] => regfile~38.DATAB
data_in[1] => regfile~30.DATAB
data_in[1] => regfile~22.DATAB
data_in[1] => regfile~14.DATAB
data_in[1] => regfile~6.DATAB
data_in[1] => altdpram:regfile[0][7]__1.data[2]
data_in[1] => altdpram:regfile[0][7]__2.data[2]
data_in[2] => regfile~61.DATAB
data_in[2] => regfile~53.DATAB
data_in[2] => regfile~45.DATAB
data_in[2] => regfile~37.DATAB
data_in[2] => regfile~29.DATAB
data_in[2] => regfile~21.DATAB
data_in[2] => regfile~13.DATAB
data_in[2] => regfile~5.DATAB
data_in[2] => altdpram:regfile[0][7]__1.data[3]
data_in[2] => altdpram:regfile[0][7]__2.data[3]
data_in[3] => regfile~60.DATAB
data_in[3] => regfile~52.DATAB
data_in[3] => regfile~44.DATAB
data_in[3] => regfile~36.DATAB
data_in[3] => regfile~28.DATAB
data_in[3] => regfile~20.DATAB
data_in[3] => regfile~12.DATAB
data_in[3] => regfile~4.DATAB
data_in[3] => altdpram:regfile[0][7]__1.data[4]
data_in[3] => altdpram:regfile[0][7]__2.data[4]
data_in[4] => regfile~59.DATAB
data_in[4] => regfile~51.DATAB
data_in[4] => regfile~43.DATAB
data_in[4] => regfile~35.DATAB
data_in[4] => regfile~27.DATAB
data_in[4] => regfile~19.DATAB
data_in[4] => regfile~11.DATAB
data_in[4] => regfile~3.DATAB
data_in[4] => altdpram:regfile[0][7]__1.data[5]
data_in[4] => altdpram:regfile[0][7]__2.data[5]
data_in[5] => regfile~58.DATAB
data_in[5] => regfile~50.DATAB
data_in[5] => regfile~42.DATAB
data_in[5] => regfile~34.DATAB
data_in[5] => regfile~26.DATAB
data_in[5] => regfile~18.DATAB
data_in[5] => regfile~10.DATAB
data_in[5] => regfile~2.DATAB
data_in[5] => altdpram:regfile[0][7]__1.data[6]
data_in[5] => altdpram:regfile[0][7]__2.data[6]
data_in[6] => regfile~57.DATAB
data_in[6] => regfile~49.DATAB
data_in[6] => regfile~41.DATAB
data_in[6] => regfile~33.DATAB
data_in[6] => regfile~25.DATAB
data_in[6] => regfile~17.DATAB
data_in[6] => regfile~9.DATAB
data_in[6] => regfile~1.DATAB
data_in[6] => altdpram:regfile[0][7]__1.data[7]
data_in[6] => altdpram:regfile[0][7]__2.data[7]
data_in[7] => regfile~56.DATAB
data_in[7] => regfile~48.DATAB
data_in[7] => regfile~40.DATAB
data_in[7] => regfile~32.DATAB
data_in[7] => regfile~24.DATAB
data_in[7] => regfile~16.DATAB
data_in[7] => regfile~8.DATAB
data_in[7] => regfile~0.DATAB
data_in[7] => altdpram:regfile[0][7]__1.data[0]
data_in[7] => altdpram:regfile[0][7]__2.data[0]
write_reg[0] => savedWriteRegister[0].DATAIN
write_reg[1] => savedWriteRegister[1].DATAIN
write_reg[2] => savedWriteRegister[2].DATAIN
read_reg1[0] => altdpram:regfile[0][7]__1.rdaddress[0]
read_reg1[1] => altdpram:regfile[0][7]__1.rdaddress[1]
read_reg1[2] => altdpram:regfile[0][7]__1.rdaddress[2]
read_reg2[0] => altdpram:regfile[0][7]__2.rdaddress[0]
read_reg2[1] => altdpram:regfile[0][7]__2.rdaddress[1]
read_reg2[2] => altdpram:regfile[0][7]__2.rdaddress[2]
reg_write => regfile[7][0].ENA
reg_write => regfile[7][1].ENA
reg_write => regfile[7][2].ENA
reg_write => regfile[7][3].ENA
reg_write => regfile[7][4].ENA
reg_write => regfile[7][5].ENA
reg_write => regfile[7][6].ENA
reg_write => regfile[7][7].ENA
reg_write => regfile[6][0].ENA
reg_write => regfile[6][1].ENA
reg_write => regfile[6][2].ENA
reg_write => regfile[6][3].ENA
reg_write => regfile[6][4].ENA
reg_write => regfile[6][5].ENA
reg_write => regfile[6][6].ENA
reg_write => regfile[6][7].ENA
reg_write => regfile[5][0].ENA
reg_write => regfile[5][1].ENA
reg_write => regfile[5][2].ENA
reg_write => regfile[5][3].ENA
reg_write => regfile[5][4].ENA
reg_write => regfile[5][5].ENA
reg_write => regfile[5][6].ENA
reg_write => regfile[5][7].ENA
reg_write => regfile[4][0].ENA
reg_write => regfile[4][1].ENA
reg_write => regfile[4][2].ENA
reg_write => regfile[4][3].ENA
reg_write => regfile[4][4].ENA
reg_write => regfile[4][5].ENA
reg_write => regfile[4][6].ENA
reg_write => regfile[4][7].ENA
reg_write => regfile[3][0].ENA
reg_write => regfile[3][1].ENA
reg_write => regfile[3][2].ENA
reg_write => regfile[3][3].ENA
reg_write => regfile[3][4].ENA
reg_write => regfile[3][5].ENA
reg_write => regfile[3][6].ENA
reg_write => regfile[3][7].ENA
reg_write => regfile[2][0].ENA
reg_write => regfile[2][1].ENA
reg_write => regfile[2][2].ENA
reg_write => regfile[2][3].ENA
reg_write => regfile[2][4].ENA
reg_write => regfile[2][5].ENA
reg_write => regfile[2][6].ENA
reg_write => regfile[2][7].ENA
reg_write => regfile[1][0].ENA
reg_write => regfile[1][1].ENA
reg_write => regfile[1][2].ENA
reg_write => regfile[1][3].ENA
reg_write => regfile[1][4].ENA
reg_write => regfile[1][5].ENA
reg_write => regfile[1][6].ENA
reg_write => regfile[1][7].ENA
reg_write => regfile[0][0].ENA
reg_write => regfile[0][1].ENA
reg_write => regfile[0][2].ENA
reg_write => regfile[0][3].ENA
reg_write => regfile[0][4].ENA
reg_write => regfile[0][5].ENA
reg_write => regfile[0][6].ENA
reg_write => regfile[0][7].ENA
reg_write => altdpram:regfile[0][7]__1.wren
reg_write => altdpram:regfile[0][7]__2.wren
clk_in => savedWriteRegister[2].CLK
clk_in => savedWriteRegister[1].CLK
clk_in => savedWriteRegister[0].CLK
clk_in => altdpram:regfile[0][7]__1.outclock
clk_in => altdpram:regfile[0][7]__2.outclock
clk_write => regfile[0][7].CLK
clk_write => regfile[0][6].CLK
clk_write => regfile[0][5].CLK
clk_write => regfile[0][4].CLK
clk_write => regfile[0][3].CLK
clk_write => regfile[0][2].CLK
clk_write => regfile[0][1].CLK
clk_write => regfile[0][0].CLK
clk_write => regfile[1][7].CLK
clk_write => regfile[1][6].CLK
clk_write => regfile[1][5].CLK
clk_write => regfile[1][4].CLK
clk_write => regfile[1][3].CLK
clk_write => regfile[1][2].CLK
clk_write => regfile[1][1].CLK
clk_write => regfile[1][0].CLK
clk_write => regfile[2][7].CLK
clk_write => regfile[2][6].CLK
clk_write => regfile[2][5].CLK
clk_write => regfile[2][4].CLK
clk_write => regfile[2][3].CLK
clk_write => regfile[2][2].CLK
clk_write => regfile[2][1].CLK
clk_write => regfile[2][0].CLK
clk_write => regfile[3][7].CLK
clk_write => regfile[3][6].CLK
clk_write => regfile[3][5].CLK
clk_write => regfile[3][4].CLK
clk_write => regfile[3][3].CLK
clk_write => regfile[3][2].CLK
clk_write => regfile[3][1].CLK
clk_write => regfile[3][0].CLK
clk_write => regfile[4][7].CLK
clk_write => regfile[4][6].CLK
clk_write => regfile[4][5].CLK
clk_write => regfile[4][4].CLK
clk_write => regfile[4][3].CLK
clk_write => regfile[4][2].CLK
clk_write => regfile[4][1].CLK
clk_write => regfile[4][0].CLK
clk_write => regfile[5][7].CLK
clk_write => regfile[5][6].CLK
clk_write => regfile[5][5].CLK
clk_write => regfile[5][4].CLK
clk_write => regfile[5][3].CLK
clk_write => regfile[5][2].CLK
clk_write => regfile[5][1].CLK
clk_write => regfile[5][0].CLK
clk_write => regfile[6][7].CLK
clk_write => regfile[6][6].CLK
clk_write => regfile[6][5].CLK
clk_write => regfile[6][4].CLK
clk_write => regfile[6][3].CLK
clk_write => regfile[6][2].CLK
clk_write => regfile[6][1].CLK
clk_write => regfile[6][0].CLK
clk_write => regfile[7][7].CLK
clk_write => regfile[7][6].CLK
clk_write => regfile[7][5].CLK
clk_write => regfile[7][4].CLK
clk_write => regfile[7][3].CLK
clk_write => regfile[7][2].CLK
clk_write => regfile[7][1].CLK
clk_write => regfile[7][0].CLK
clk_write => altdpram:regfile[0][7]__1.inclock
clk_write => altdpram:regfile[0][7]__2.inclock
out1[0] <= altdpram:regfile[0][7]__1.q[1]
out1[1] <= altdpram:regfile[0][7]__1.q[2]
out1[2] <= altdpram:regfile[0][7]__1.q[3]
out1[3] <= altdpram:regfile[0][7]__1.q[4]
out1[4] <= altdpram:regfile[0][7]__1.q[5]
out1[5] <= altdpram:regfile[0][7]__1.q[6]
out1[6] <= altdpram:regfile[0][7]__1.q[7]
out1[7] <= altdpram:regfile[0][7]__1.q[0]
out2[0] <= altdpram:regfile[0][7]__2.q[1]
out2[1] <= altdpram:regfile[0][7]__2.q[2]
out2[2] <= altdpram:regfile[0][7]__2.q[3]
out2[3] <= altdpram:regfile[0][7]__2.q[4]
out2[4] <= altdpram:regfile[0][7]__2.q[5]
out2[5] <= altdpram:regfile[0][7]__2.q[6]
out2[6] <= altdpram:regfile[0][7]__2.q[7]
out2[7] <= altdpram:regfile[0][7]__2.q[0]


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1
data[0] => cells[7][0].DATAIN
data[0] => cells[6][0].DATAIN
data[0] => cells[5][0].DATAIN
data[0] => cells[4][0].DATAIN
data[0] => cells[3][0].DATAIN
data[0] => cells[2][0].DATAIN
data[0] => cells[1][0].DATAIN
data[0] => cells[0][0].DATAIN
data[1] => cells[7][1].DATAIN
data[1] => cells[6][1].DATAIN
data[1] => cells[5][1].DATAIN
data[1] => cells[4][1].DATAIN
data[1] => cells[3][1].DATAIN
data[1] => cells[2][1].DATAIN
data[1] => cells[1][1].DATAIN
data[1] => cells[0][1].DATAIN
data[2] => cells[7][2].DATAIN
data[2] => cells[6][2].DATAIN
data[2] => cells[5][2].DATAIN
data[2] => cells[4][2].DATAIN
data[2] => cells[3][2].DATAIN
data[2] => cells[2][2].DATAIN
data[2] => cells[1][2].DATAIN
data[2] => cells[0][2].DATAIN
data[3] => cells[7][3].DATAIN
data[3] => cells[6][3].DATAIN
data[3] => cells[5][3].DATAIN
data[3] => cells[4][3].DATAIN
data[3] => cells[3][3].DATAIN
data[3] => cells[2][3].DATAIN
data[3] => cells[1][3].DATAIN
data[3] => cells[0][3].DATAIN
data[4] => cells[7][4].DATAIN
data[4] => cells[6][4].DATAIN
data[4] => cells[5][4].DATAIN
data[4] => cells[4][4].DATAIN
data[4] => cells[3][4].DATAIN
data[4] => cells[2][4].DATAIN
data[4] => cells[1][4].DATAIN
data[4] => cells[0][4].DATAIN
data[5] => cells[7][5].DATAIN
data[5] => cells[6][5].DATAIN
data[5] => cells[5][5].DATAIN
data[5] => cells[4][5].DATAIN
data[5] => cells[3][5].DATAIN
data[5] => cells[2][5].DATAIN
data[5] => cells[1][5].DATAIN
data[5] => cells[0][5].DATAIN
data[6] => cells[7][6].DATAIN
data[6] => cells[6][6].DATAIN
data[6] => cells[5][6].DATAIN
data[6] => cells[4][6].DATAIN
data[6] => cells[3][6].DATAIN
data[6] => cells[2][6].DATAIN
data[6] => cells[1][6].DATAIN
data[6] => cells[0][6].DATAIN
data[7] => cells[7][7].DATAIN
data[7] => cells[6][7].DATAIN
data[7] => cells[5][7].DATAIN
data[7] => cells[4][7].DATAIN
data[7] => cells[3][7].DATAIN
data[7] => cells[2][7].DATAIN
data[7] => cells[1][7].DATAIN
data[7] => cells[0][7].DATAIN
wraddress[0] => lpm_decode:wdecoder.data[0]
wraddress[1] => lpm_decode:wdecoder.data[1]
wraddress[2] => lpm_decode:wdecoder.data[2]
inclock => cells[7][7].CLK
inclock => cells[7][6].CLK
inclock => cells[7][5].CLK
inclock => cells[7][4].CLK
inclock => cells[7][3].CLK
inclock => cells[7][2].CLK
inclock => cells[7][1].CLK
inclock => cells[7][0].CLK
inclock => cells[6][7].CLK
inclock => cells[6][6].CLK
inclock => cells[6][5].CLK
inclock => cells[6][4].CLK
inclock => cells[6][3].CLK
inclock => cells[6][2].CLK
inclock => cells[6][1].CLK
inclock => cells[6][0].CLK
inclock => cells[5][7].CLK
inclock => cells[5][6].CLK
inclock => cells[5][5].CLK
inclock => cells[5][4].CLK
inclock => cells[5][3].CLK
inclock => cells[5][2].CLK
inclock => cells[5][1].CLK
inclock => cells[5][0].CLK
inclock => cells[4][7].CLK
inclock => cells[4][6].CLK
inclock => cells[4][5].CLK
inclock => cells[4][4].CLK
inclock => cells[4][3].CLK
inclock => cells[4][2].CLK
inclock => cells[4][1].CLK
inclock => cells[4][0].CLK
inclock => cells[3][7].CLK
inclock => cells[3][6].CLK
inclock => cells[3][5].CLK
inclock => cells[3][4].CLK
inclock => cells[3][3].CLK
inclock => cells[3][2].CLK
inclock => cells[3][1].CLK
inclock => cells[3][0].CLK
inclock => cells[2][7].CLK
inclock => cells[2][6].CLK
inclock => cells[2][5].CLK
inclock => cells[2][4].CLK
inclock => cells[2][3].CLK
inclock => cells[2][2].CLK
inclock => cells[2][1].CLK
inclock => cells[2][0].CLK
inclock => cells[1][7].CLK
inclock => cells[1][6].CLK
inclock => cells[1][5].CLK
inclock => cells[1][4].CLK
inclock => cells[1][3].CLK
inclock => cells[1][2].CLK
inclock => cells[1][1].CLK
inclock => cells[1][0].CLK
inclock => cells[0][7].CLK
inclock => cells[0][6].CLK
inclock => cells[0][5].CLK
inclock => cells[0][4].CLK
inclock => cells[0][3].CLK
inclock => cells[0][2].CLK
inclock => cells[0][1].CLK
inclock => cells[0][0].CLK
rden => ~NO_FANOUT~
rdaddress[0] => lpm_mux:mux.sel[0]
rdaddress[1] => lpm_mux:mux.sel[1]
rdaddress[2] => lpm_mux:mux.sel[2]
outclock => xq[7].CLK
outclock => xq[6].CLK
outclock => xq[5].CLK
outclock => xq[4].CLK
outclock => xq[3].CLK
outclock => xq[2].CLK
outclock => xq[1].CLK
outclock => xq[0].CLK
outclocken => xq[7].ENA
outclocken => xq[6].ENA
outclocken => xq[5].ENA
outclocken => xq[4].ENA
outclocken => xq[3].ENA
outclocken => xq[2].ENA
outclocken => xq[1].ENA
outclocken => xq[0].ENA
aclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= xq[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= xq[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= xq[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= xq[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= xq[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= xq[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= xq[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= xq[7].DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux
data[0][0] => muxlut:$00010.data[0]
data[0][1] => muxlut:$00012.data[0]
data[0][2] => muxlut:$00014.data[0]
data[0][3] => muxlut:$00016.data[0]
data[0][4] => muxlut:$00018.data[0]
data[0][5] => muxlut:$00020.data[0]
data[0][6] => muxlut:$00022.data[0]
data[0][7] => muxlut:$00024.data[0]
data[1][0] => muxlut:$00010.data[1]
data[1][1] => muxlut:$00012.data[1]
data[1][2] => muxlut:$00014.data[1]
data[1][3] => muxlut:$00016.data[1]
data[1][4] => muxlut:$00018.data[1]
data[1][5] => muxlut:$00020.data[1]
data[1][6] => muxlut:$00022.data[1]
data[1][7] => muxlut:$00024.data[1]
data[2][0] => muxlut:$00010.data[2]
data[2][1] => muxlut:$00012.data[2]
data[2][2] => muxlut:$00014.data[2]
data[2][3] => muxlut:$00016.data[2]
data[2][4] => muxlut:$00018.data[2]
data[2][5] => muxlut:$00020.data[2]
data[2][6] => muxlut:$00022.data[2]
data[2][7] => muxlut:$00024.data[2]
data[3][0] => muxlut:$00010.data[3]
data[3][1] => muxlut:$00012.data[3]
data[3][2] => muxlut:$00014.data[3]
data[3][3] => muxlut:$00016.data[3]
data[3][4] => muxlut:$00018.data[3]
data[3][5] => muxlut:$00020.data[3]
data[3][6] => muxlut:$00022.data[3]
data[3][7] => muxlut:$00024.data[3]
data[4][0] => muxlut:$00010.data[4]
data[4][1] => muxlut:$00012.data[4]
data[4][2] => muxlut:$00014.data[4]
data[4][3] => muxlut:$00016.data[4]
data[4][4] => muxlut:$00018.data[4]
data[4][5] => muxlut:$00020.data[4]
data[4][6] => muxlut:$00022.data[4]
data[4][7] => muxlut:$00024.data[4]
data[5][0] => muxlut:$00010.data[5]
data[5][1] => muxlut:$00012.data[5]
data[5][2] => muxlut:$00014.data[5]
data[5][3] => muxlut:$00016.data[5]
data[5][4] => muxlut:$00018.data[5]
data[5][5] => muxlut:$00020.data[5]
data[5][6] => muxlut:$00022.data[5]
data[5][7] => muxlut:$00024.data[5]
data[6][0] => muxlut:$00010.data[6]
data[6][1] => muxlut:$00012.data[6]
data[6][2] => muxlut:$00014.data[6]
data[6][3] => muxlut:$00016.data[6]
data[6][4] => muxlut:$00018.data[6]
data[6][5] => muxlut:$00020.data[6]
data[6][6] => muxlut:$00022.data[6]
data[6][7] => muxlut:$00024.data[6]
data[7][0] => muxlut:$00010.data[7]
data[7][1] => muxlut:$00012.data[7]
data[7][2] => muxlut:$00014.data[7]
data[7][3] => muxlut:$00016.data[7]
data[7][4] => muxlut:$00018.data[7]
data[7][5] => muxlut:$00020.data[7]
data[7][6] => muxlut:$00022.data[7]
data[7][7] => muxlut:$00024.data[7]
sel[0] => bypassff:sel_latency_ff[0].d[0]
sel[0] => muxlut:$00024.select[0]
sel[0] => muxlut:$00022.select[0]
sel[0] => muxlut:$00020.select[0]
sel[0] => muxlut:$00018.select[0]
sel[0] => muxlut:$00016.select[0]
sel[0] => muxlut:$00014.select[0]
sel[0] => muxlut:$00012.select[0]
sel[0] => muxlut:$00010.select[0]
sel[1] => bypassff:sel_latency_ff[0].d[1]
sel[1] => muxlut:$00024.select[1]
sel[1] => muxlut:$00022.select[1]
sel[1] => muxlut:$00020.select[1]
sel[1] => muxlut:$00018.select[1]
sel[1] => muxlut:$00016.select[1]
sel[1] => muxlut:$00014.select[1]
sel[1] => muxlut:$00012.select[1]
sel[1] => muxlut:$00010.select[1]
sel[2] => bypassff:sel_latency_ff[0].d[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|bypassff:sel_latency_ff[0]
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00010
data[0] => muxlut:$00012.data[0]
data[1] => muxlut:$00012.data[1]
data[2] => muxlut:$00012.data[2]
data[3] => muxlut:$00012.data[3]
data[4] => muxlut:$00014.data[0]
data[5] => muxlut:$00014.data[1]
data[6] => muxlut:$00014.data[2]
data[7] => muxlut:$00014.data[3]
select[0] => muxlut:$00014.select[0]
select[0] => muxlut:$00012.select[0]
select[1] => muxlut:$00014.select[1]
select[1] => muxlut:$00012.select[1]
select[2] => muxlut:$00016.select[0]
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00010|muxlut:$00012
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00010|muxlut:$00014
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00010|muxlut:$00016
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00012
data[0] => muxlut:$00012.data[0]
data[1] => muxlut:$00012.data[1]
data[2] => muxlut:$00012.data[2]
data[3] => muxlut:$00012.data[3]
data[4] => muxlut:$00014.data[0]
data[5] => muxlut:$00014.data[1]
data[6] => muxlut:$00014.data[2]
data[7] => muxlut:$00014.data[3]
select[0] => muxlut:$00014.select[0]
select[0] => muxlut:$00012.select[0]
select[1] => muxlut:$00014.select[1]
select[1] => muxlut:$00012.select[1]
select[2] => muxlut:$00016.select[0]
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00012|muxlut:$00012
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00012|muxlut:$00014
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00012|muxlut:$00016
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00014
data[0] => muxlut:$00012.data[0]
data[1] => muxlut:$00012.data[1]
data[2] => muxlut:$00012.data[2]
data[3] => muxlut:$00012.data[3]
data[4] => muxlut:$00014.data[0]
data[5] => muxlut:$00014.data[1]
data[6] => muxlut:$00014.data[2]
data[7] => muxlut:$00014.data[3]
select[0] => muxlut:$00014.select[0]
select[0] => muxlut:$00012.select[0]
select[1] => muxlut:$00014.select[1]
select[1] => muxlut:$00012.select[1]
select[2] => muxlut:$00016.select[0]
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00014|muxlut:$00012
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00014|muxlut:$00014
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00014|muxlut:$00016
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00016
data[0] => muxlut:$00012.data[0]
data[1] => muxlut:$00012.data[1]
data[2] => muxlut:$00012.data[2]
data[3] => muxlut:$00012.data[3]
data[4] => muxlut:$00014.data[0]
data[5] => muxlut:$00014.data[1]
data[6] => muxlut:$00014.data[2]
data[7] => muxlut:$00014.data[3]
select[0] => muxlut:$00014.select[0]
select[0] => muxlut:$00012.select[0]
select[1] => muxlut:$00014.select[1]
select[1] => muxlut:$00012.select[1]
select[2] => muxlut:$00016.select[0]
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00016|muxlut:$00012
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00016|muxlut:$00014
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00016|muxlut:$00016
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00018
data[0] => muxlut:$00012.data[0]
data[1] => muxlut:$00012.data[1]
data[2] => muxlut:$00012.data[2]
data[3] => muxlut:$00012.data[3]
data[4] => muxlut:$00014.data[0]
data[5] => muxlut:$00014.data[1]
data[6] => muxlut:$00014.data[2]
data[7] => muxlut:$00014.data[3]
select[0] => muxlut:$00014.select[0]
select[0] => muxlut:$00012.select[0]
select[1] => muxlut:$00014.select[1]
select[1] => muxlut:$00012.select[1]
select[2] => muxlut:$00016.select[0]
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00018|muxlut:$00012
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00018|muxlut:$00014
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00018|muxlut:$00016
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00020
data[0] => muxlut:$00012.data[0]
data[1] => muxlut:$00012.data[1]
data[2] => muxlut:$00012.data[2]
data[3] => muxlut:$00012.data[3]
data[4] => muxlut:$00014.data[0]
data[5] => muxlut:$00014.data[1]
data[6] => muxlut:$00014.data[2]
data[7] => muxlut:$00014.data[3]
select[0] => muxlut:$00014.select[0]
select[0] => muxlut:$00012.select[0]
select[1] => muxlut:$00014.select[1]
select[1] => muxlut:$00012.select[1]
select[2] => muxlut:$00016.select[0]
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00020|muxlut:$00012
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00020|muxlut:$00014
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00020|muxlut:$00016
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00022
data[0] => muxlut:$00012.data[0]
data[1] => muxlut:$00012.data[1]
data[2] => muxlut:$00012.data[2]
data[3] => muxlut:$00012.data[3]
data[4] => muxlut:$00014.data[0]
data[5] => muxlut:$00014.data[1]
data[6] => muxlut:$00014.data[2]
data[7] => muxlut:$00014.data[3]
select[0] => muxlut:$00014.select[0]
select[0] => muxlut:$00012.select[0]
select[1] => muxlut:$00014.select[1]
select[1] => muxlut:$00012.select[1]
select[2] => muxlut:$00016.select[0]
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00022|muxlut:$00012
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00022|muxlut:$00014
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00022|muxlut:$00016
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00024
data[0] => muxlut:$00012.data[0]
data[1] => muxlut:$00012.data[1]
data[2] => muxlut:$00012.data[2]
data[3] => muxlut:$00012.data[3]
data[4] => muxlut:$00014.data[0]
data[5] => muxlut:$00014.data[1]
data[6] => muxlut:$00014.data[2]
data[7] => muxlut:$00014.data[3]
select[0] => muxlut:$00014.select[0]
select[0] => muxlut:$00012.select[0]
select[1] => muxlut:$00014.select[1]
select[1] => muxlut:$00012.select[1]
select[2] => muxlut:$00016.select[0]
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00024|muxlut:$00012
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00024|muxlut:$00014
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00024|muxlut:$00016
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_decode:wdecoder
data[0] => decode_off:auto_generated.data[0]
data[1] => decode_off:auto_generated.data[1]
data[2] => decode_off:auto_generated.data[2]
enable => decode_off:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_off:auto_generated.eq[0]
eq[1] <= decode_off:auto_generated.eq[1]
eq[2] <= decode_off:auto_generated.eq[2]
eq[3] <= decode_off:auto_generated.eq[3]
eq[4] <= decode_off:auto_generated.eq[4]
eq[5] <= decode_off:auto_generated.eq[5]
eq[6] <= decode_off:auto_generated.eq[6]
eq[7] <= decode_off:auto_generated.eq[7]


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_decode:wdecoder|decode_off:auto_generated
data[0] => cmpr_vlc:cmpr1.dataa[0]
data[0] => cmpr_vlc:cmpr2.dataa[0]
data[0] => cmpr_vlc:cmpr3.dataa[0]
data[0] => cmpr_vlc:cmpr4.dataa[0]
data[0] => cmpr_vlc:cmpr5.dataa[0]
data[0] => cmpr_vlc:cmpr6.dataa[0]
data[0] => cmpr_vlc:cmpr7.dataa[0]
data[0] => cmpr_vlc:cmpr8.dataa[0]
data[1] => cmpr_vlc:cmpr1.dataa[1]
data[1] => cmpr_vlc:cmpr2.dataa[1]
data[1] => cmpr_vlc:cmpr3.dataa[1]
data[1] => cmpr_vlc:cmpr4.dataa[1]
data[1] => cmpr_vlc:cmpr5.dataa[1]
data[1] => cmpr_vlc:cmpr6.dataa[1]
data[1] => cmpr_vlc:cmpr7.dataa[1]
data[1] => cmpr_vlc:cmpr8.dataa[1]
data[2] => cmpr_vlc:cmpr1.dataa[2]
data[2] => cmpr_vlc:cmpr2.dataa[2]
data[2] => cmpr_vlc:cmpr3.dataa[2]
data[2] => cmpr_vlc:cmpr4.dataa[2]
data[2] => cmpr_vlc:cmpr5.dataa[2]
data[2] => cmpr_vlc:cmpr6.dataa[2]
data[2] => cmpr_vlc:cmpr7.dataa[2]
data[2] => cmpr_vlc:cmpr8.dataa[2]
enable => cmpr_vlc:cmpr1.dataa[3]
enable => cmpr_vlc:cmpr2.dataa[3]
enable => cmpr_vlc:cmpr3.dataa[3]
enable => cmpr_vlc:cmpr4.dataa[3]
enable => cmpr_vlc:cmpr5.dataa[3]
enable => cmpr_vlc:cmpr6.dataa[3]
enable => cmpr_vlc:cmpr7.dataa[3]
enable => cmpr_vlc:cmpr8.dataa[3]
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= eq_node[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= eq_node[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= eq_node[4].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= eq_node[5].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= eq_node[6].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= eq_node[7].DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_decode:wdecoder|decode_off:auto_generated|cmpr_vlc:cmpr1
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_decode:wdecoder|decode_off:auto_generated|cmpr_vlc:cmpr2
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_decode:wdecoder|decode_off:auto_generated|cmpr_vlc:cmpr3
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_decode:wdecoder|decode_off:auto_generated|cmpr_vlc:cmpr4
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_decode:wdecoder|decode_off:auto_generated|cmpr_vlc:cmpr5
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_decode:wdecoder|decode_off:auto_generated|cmpr_vlc:cmpr6
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_decode:wdecoder|decode_off:auto_generated|cmpr_vlc:cmpr7
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_decode:wdecoder|decode_off:auto_generated|cmpr_vlc:cmpr8
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2
data[0] => cells[7][0].DATAIN
data[0] => cells[6][0].DATAIN
data[0] => cells[5][0].DATAIN
data[0] => cells[4][0].DATAIN
data[0] => cells[3][0].DATAIN
data[0] => cells[2][0].DATAIN
data[0] => cells[1][0].DATAIN
data[0] => cells[0][0].DATAIN
data[1] => cells[7][1].DATAIN
data[1] => cells[6][1].DATAIN
data[1] => cells[5][1].DATAIN
data[1] => cells[4][1].DATAIN
data[1] => cells[3][1].DATAIN
data[1] => cells[2][1].DATAIN
data[1] => cells[1][1].DATAIN
data[1] => cells[0][1].DATAIN
data[2] => cells[7][2].DATAIN
data[2] => cells[6][2].DATAIN
data[2] => cells[5][2].DATAIN
data[2] => cells[4][2].DATAIN
data[2] => cells[3][2].DATAIN
data[2] => cells[2][2].DATAIN
data[2] => cells[1][2].DATAIN
data[2] => cells[0][2].DATAIN
data[3] => cells[7][3].DATAIN
data[3] => cells[6][3].DATAIN
data[3] => cells[5][3].DATAIN
data[3] => cells[4][3].DATAIN
data[3] => cells[3][3].DATAIN
data[3] => cells[2][3].DATAIN
data[3] => cells[1][3].DATAIN
data[3] => cells[0][3].DATAIN
data[4] => cells[7][4].DATAIN
data[4] => cells[6][4].DATAIN
data[4] => cells[5][4].DATAIN
data[4] => cells[4][4].DATAIN
data[4] => cells[3][4].DATAIN
data[4] => cells[2][4].DATAIN
data[4] => cells[1][4].DATAIN
data[4] => cells[0][4].DATAIN
data[5] => cells[7][5].DATAIN
data[5] => cells[6][5].DATAIN
data[5] => cells[5][5].DATAIN
data[5] => cells[4][5].DATAIN
data[5] => cells[3][5].DATAIN
data[5] => cells[2][5].DATAIN
data[5] => cells[1][5].DATAIN
data[5] => cells[0][5].DATAIN
data[6] => cells[7][6].DATAIN
data[6] => cells[6][6].DATAIN
data[6] => cells[5][6].DATAIN
data[6] => cells[4][6].DATAIN
data[6] => cells[3][6].DATAIN
data[6] => cells[2][6].DATAIN
data[6] => cells[1][6].DATAIN
data[6] => cells[0][6].DATAIN
data[7] => cells[7][7].DATAIN
data[7] => cells[6][7].DATAIN
data[7] => cells[5][7].DATAIN
data[7] => cells[4][7].DATAIN
data[7] => cells[3][7].DATAIN
data[7] => cells[2][7].DATAIN
data[7] => cells[1][7].DATAIN
data[7] => cells[0][7].DATAIN
wraddress[0] => lpm_decode:wdecoder.data[0]
wraddress[1] => lpm_decode:wdecoder.data[1]
wraddress[2] => lpm_decode:wdecoder.data[2]
inclock => cells[7][7].CLK
inclock => cells[7][6].CLK
inclock => cells[7][5].CLK
inclock => cells[7][4].CLK
inclock => cells[7][3].CLK
inclock => cells[7][2].CLK
inclock => cells[7][1].CLK
inclock => cells[7][0].CLK
inclock => cells[6][7].CLK
inclock => cells[6][6].CLK
inclock => cells[6][5].CLK
inclock => cells[6][4].CLK
inclock => cells[6][3].CLK
inclock => cells[6][2].CLK
inclock => cells[6][1].CLK
inclock => cells[6][0].CLK
inclock => cells[5][7].CLK
inclock => cells[5][6].CLK
inclock => cells[5][5].CLK
inclock => cells[5][4].CLK
inclock => cells[5][3].CLK
inclock => cells[5][2].CLK
inclock => cells[5][1].CLK
inclock => cells[5][0].CLK
inclock => cells[4][7].CLK
inclock => cells[4][6].CLK
inclock => cells[4][5].CLK
inclock => cells[4][4].CLK
inclock => cells[4][3].CLK
inclock => cells[4][2].CLK
inclock => cells[4][1].CLK
inclock => cells[4][0].CLK
inclock => cells[3][7].CLK
inclock => cells[3][6].CLK
inclock => cells[3][5].CLK
inclock => cells[3][4].CLK
inclock => cells[3][3].CLK
inclock => cells[3][2].CLK
inclock => cells[3][1].CLK
inclock => cells[3][0].CLK
inclock => cells[2][7].CLK
inclock => cells[2][6].CLK
inclock => cells[2][5].CLK
inclock => cells[2][4].CLK
inclock => cells[2][3].CLK
inclock => cells[2][2].CLK
inclock => cells[2][1].CLK
inclock => cells[2][0].CLK
inclock => cells[1][7].CLK
inclock => cells[1][6].CLK
inclock => cells[1][5].CLK
inclock => cells[1][4].CLK
inclock => cells[1][3].CLK
inclock => cells[1][2].CLK
inclock => cells[1][1].CLK
inclock => cells[1][0].CLK
inclock => cells[0][7].CLK
inclock => cells[0][6].CLK
inclock => cells[0][5].CLK
inclock => cells[0][4].CLK
inclock => cells[0][3].CLK
inclock => cells[0][2].CLK
inclock => cells[0][1].CLK
inclock => cells[0][0].CLK
rden => ~NO_FANOUT~
rdaddress[0] => lpm_mux:mux.sel[0]
rdaddress[1] => lpm_mux:mux.sel[1]
rdaddress[2] => lpm_mux:mux.sel[2]
outclock => xq[7].CLK
outclock => xq[6].CLK
outclock => xq[5].CLK
outclock => xq[4].CLK
outclock => xq[3].CLK
outclock => xq[2].CLK
outclock => xq[1].CLK
outclock => xq[0].CLK
outclocken => xq[7].ENA
outclocken => xq[6].ENA
outclocken => xq[5].ENA
outclocken => xq[4].ENA
outclocken => xq[3].ENA
outclocken => xq[2].ENA
outclocken => xq[1].ENA
outclocken => xq[0].ENA
aclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= xq[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= xq[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= xq[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= xq[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= xq[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= xq[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= xq[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= xq[7].DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux
data[0][0] => muxlut:$00010.data[0]
data[0][1] => muxlut:$00012.data[0]
data[0][2] => muxlut:$00014.data[0]
data[0][3] => muxlut:$00016.data[0]
data[0][4] => muxlut:$00018.data[0]
data[0][5] => muxlut:$00020.data[0]
data[0][6] => muxlut:$00022.data[0]
data[0][7] => muxlut:$00024.data[0]
data[1][0] => muxlut:$00010.data[1]
data[1][1] => muxlut:$00012.data[1]
data[1][2] => muxlut:$00014.data[1]
data[1][3] => muxlut:$00016.data[1]
data[1][4] => muxlut:$00018.data[1]
data[1][5] => muxlut:$00020.data[1]
data[1][6] => muxlut:$00022.data[1]
data[1][7] => muxlut:$00024.data[1]
data[2][0] => muxlut:$00010.data[2]
data[2][1] => muxlut:$00012.data[2]
data[2][2] => muxlut:$00014.data[2]
data[2][3] => muxlut:$00016.data[2]
data[2][4] => muxlut:$00018.data[2]
data[2][5] => muxlut:$00020.data[2]
data[2][6] => muxlut:$00022.data[2]
data[2][7] => muxlut:$00024.data[2]
data[3][0] => muxlut:$00010.data[3]
data[3][1] => muxlut:$00012.data[3]
data[3][2] => muxlut:$00014.data[3]
data[3][3] => muxlut:$00016.data[3]
data[3][4] => muxlut:$00018.data[3]
data[3][5] => muxlut:$00020.data[3]
data[3][6] => muxlut:$00022.data[3]
data[3][7] => muxlut:$00024.data[3]
data[4][0] => muxlut:$00010.data[4]
data[4][1] => muxlut:$00012.data[4]
data[4][2] => muxlut:$00014.data[4]
data[4][3] => muxlut:$00016.data[4]
data[4][4] => muxlut:$00018.data[4]
data[4][5] => muxlut:$00020.data[4]
data[4][6] => muxlut:$00022.data[4]
data[4][7] => muxlut:$00024.data[4]
data[5][0] => muxlut:$00010.data[5]
data[5][1] => muxlut:$00012.data[5]
data[5][2] => muxlut:$00014.data[5]
data[5][3] => muxlut:$00016.data[5]
data[5][4] => muxlut:$00018.data[5]
data[5][5] => muxlut:$00020.data[5]
data[5][6] => muxlut:$00022.data[5]
data[5][7] => muxlut:$00024.data[5]
data[6][0] => muxlut:$00010.data[6]
data[6][1] => muxlut:$00012.data[6]
data[6][2] => muxlut:$00014.data[6]
data[6][3] => muxlut:$00016.data[6]
data[6][4] => muxlut:$00018.data[6]
data[6][5] => muxlut:$00020.data[6]
data[6][6] => muxlut:$00022.data[6]
data[6][7] => muxlut:$00024.data[6]
data[7][0] => muxlut:$00010.data[7]
data[7][1] => muxlut:$00012.data[7]
data[7][2] => muxlut:$00014.data[7]
data[7][3] => muxlut:$00016.data[7]
data[7][4] => muxlut:$00018.data[7]
data[7][5] => muxlut:$00020.data[7]
data[7][6] => muxlut:$00022.data[7]
data[7][7] => muxlut:$00024.data[7]
sel[0] => bypassff:sel_latency_ff[0].d[0]
sel[0] => muxlut:$00024.select[0]
sel[0] => muxlut:$00022.select[0]
sel[0] => muxlut:$00020.select[0]
sel[0] => muxlut:$00018.select[0]
sel[0] => muxlut:$00016.select[0]
sel[0] => muxlut:$00014.select[0]
sel[0] => muxlut:$00012.select[0]
sel[0] => muxlut:$00010.select[0]
sel[1] => bypassff:sel_latency_ff[0].d[1]
sel[1] => muxlut:$00024.select[1]
sel[1] => muxlut:$00022.select[1]
sel[1] => muxlut:$00020.select[1]
sel[1] => muxlut:$00018.select[1]
sel[1] => muxlut:$00016.select[1]
sel[1] => muxlut:$00014.select[1]
sel[1] => muxlut:$00012.select[1]
sel[1] => muxlut:$00010.select[1]
sel[2] => bypassff:sel_latency_ff[0].d[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|bypassff:sel_latency_ff[0]
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00010
data[0] => muxlut:$00012.data[0]
data[1] => muxlut:$00012.data[1]
data[2] => muxlut:$00012.data[2]
data[3] => muxlut:$00012.data[3]
data[4] => muxlut:$00014.data[0]
data[5] => muxlut:$00014.data[1]
data[6] => muxlut:$00014.data[2]
data[7] => muxlut:$00014.data[3]
select[0] => muxlut:$00014.select[0]
select[0] => muxlut:$00012.select[0]
select[1] => muxlut:$00014.select[1]
select[1] => muxlut:$00012.select[1]
select[2] => muxlut:$00016.select[0]
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00010|muxlut:$00012
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00010|muxlut:$00014
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00010|muxlut:$00016
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00012
data[0] => muxlut:$00012.data[0]
data[1] => muxlut:$00012.data[1]
data[2] => muxlut:$00012.data[2]
data[3] => muxlut:$00012.data[3]
data[4] => muxlut:$00014.data[0]
data[5] => muxlut:$00014.data[1]
data[6] => muxlut:$00014.data[2]
data[7] => muxlut:$00014.data[3]
select[0] => muxlut:$00014.select[0]
select[0] => muxlut:$00012.select[0]
select[1] => muxlut:$00014.select[1]
select[1] => muxlut:$00012.select[1]
select[2] => muxlut:$00016.select[0]
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00012|muxlut:$00012
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00012|muxlut:$00014
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00012|muxlut:$00016
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00014
data[0] => muxlut:$00012.data[0]
data[1] => muxlut:$00012.data[1]
data[2] => muxlut:$00012.data[2]
data[3] => muxlut:$00012.data[3]
data[4] => muxlut:$00014.data[0]
data[5] => muxlut:$00014.data[1]
data[6] => muxlut:$00014.data[2]
data[7] => muxlut:$00014.data[3]
select[0] => muxlut:$00014.select[0]
select[0] => muxlut:$00012.select[0]
select[1] => muxlut:$00014.select[1]
select[1] => muxlut:$00012.select[1]
select[2] => muxlut:$00016.select[0]
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00014|muxlut:$00012
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00014|muxlut:$00014
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00014|muxlut:$00016
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00016
data[0] => muxlut:$00012.data[0]
data[1] => muxlut:$00012.data[1]
data[2] => muxlut:$00012.data[2]
data[3] => muxlut:$00012.data[3]
data[4] => muxlut:$00014.data[0]
data[5] => muxlut:$00014.data[1]
data[6] => muxlut:$00014.data[2]
data[7] => muxlut:$00014.data[3]
select[0] => muxlut:$00014.select[0]
select[0] => muxlut:$00012.select[0]
select[1] => muxlut:$00014.select[1]
select[1] => muxlut:$00012.select[1]
select[2] => muxlut:$00016.select[0]
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00016|muxlut:$00012
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00016|muxlut:$00014
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00016|muxlut:$00016
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00018
data[0] => muxlut:$00012.data[0]
data[1] => muxlut:$00012.data[1]
data[2] => muxlut:$00012.data[2]
data[3] => muxlut:$00012.data[3]
data[4] => muxlut:$00014.data[0]
data[5] => muxlut:$00014.data[1]
data[6] => muxlut:$00014.data[2]
data[7] => muxlut:$00014.data[3]
select[0] => muxlut:$00014.select[0]
select[0] => muxlut:$00012.select[0]
select[1] => muxlut:$00014.select[1]
select[1] => muxlut:$00012.select[1]
select[2] => muxlut:$00016.select[0]
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00018|muxlut:$00012
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00018|muxlut:$00014
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00018|muxlut:$00016
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00020
data[0] => muxlut:$00012.data[0]
data[1] => muxlut:$00012.data[1]
data[2] => muxlut:$00012.data[2]
data[3] => muxlut:$00012.data[3]
data[4] => muxlut:$00014.data[0]
data[5] => muxlut:$00014.data[1]
data[6] => muxlut:$00014.data[2]
data[7] => muxlut:$00014.data[3]
select[0] => muxlut:$00014.select[0]
select[0] => muxlut:$00012.select[0]
select[1] => muxlut:$00014.select[1]
select[1] => muxlut:$00012.select[1]
select[2] => muxlut:$00016.select[0]
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00020|muxlut:$00012
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00020|muxlut:$00014
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00020|muxlut:$00016
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00022
data[0] => muxlut:$00012.data[0]
data[1] => muxlut:$00012.data[1]
data[2] => muxlut:$00012.data[2]
data[3] => muxlut:$00012.data[3]
data[4] => muxlut:$00014.data[0]
data[5] => muxlut:$00014.data[1]
data[6] => muxlut:$00014.data[2]
data[7] => muxlut:$00014.data[3]
select[0] => muxlut:$00014.select[0]
select[0] => muxlut:$00012.select[0]
select[1] => muxlut:$00014.select[1]
select[1] => muxlut:$00012.select[1]
select[2] => muxlut:$00016.select[0]
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00022|muxlut:$00012
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00022|muxlut:$00014
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00022|muxlut:$00016
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00024
data[0] => muxlut:$00012.data[0]
data[1] => muxlut:$00012.data[1]
data[2] => muxlut:$00012.data[2]
data[3] => muxlut:$00012.data[3]
data[4] => muxlut:$00014.data[0]
data[5] => muxlut:$00014.data[1]
data[6] => muxlut:$00014.data[2]
data[7] => muxlut:$00014.data[3]
select[0] => muxlut:$00014.select[0]
select[0] => muxlut:$00012.select[0]
select[1] => muxlut:$00014.select[1]
select[1] => muxlut:$00012.select[1]
select[2] => muxlut:$00016.select[0]
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00024|muxlut:$00012
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00024|muxlut:$00014
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00024|muxlut:$00016
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.DATAIN
result <= result_node.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_decode:wdecoder
data[0] => decode_off:auto_generated.data[0]
data[1] => decode_off:auto_generated.data[1]
data[2] => decode_off:auto_generated.data[2]
enable => decode_off:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_off:auto_generated.eq[0]
eq[1] <= decode_off:auto_generated.eq[1]
eq[2] <= decode_off:auto_generated.eq[2]
eq[3] <= decode_off:auto_generated.eq[3]
eq[4] <= decode_off:auto_generated.eq[4]
eq[5] <= decode_off:auto_generated.eq[5]
eq[6] <= decode_off:auto_generated.eq[6]
eq[7] <= decode_off:auto_generated.eq[7]


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_decode:wdecoder|decode_off:auto_generated
data[0] => cmpr_vlc:cmpr1.dataa[0]
data[0] => cmpr_vlc:cmpr2.dataa[0]
data[0] => cmpr_vlc:cmpr3.dataa[0]
data[0] => cmpr_vlc:cmpr4.dataa[0]
data[0] => cmpr_vlc:cmpr5.dataa[0]
data[0] => cmpr_vlc:cmpr6.dataa[0]
data[0] => cmpr_vlc:cmpr7.dataa[0]
data[0] => cmpr_vlc:cmpr8.dataa[0]
data[1] => cmpr_vlc:cmpr1.dataa[1]
data[1] => cmpr_vlc:cmpr2.dataa[1]
data[1] => cmpr_vlc:cmpr3.dataa[1]
data[1] => cmpr_vlc:cmpr4.dataa[1]
data[1] => cmpr_vlc:cmpr5.dataa[1]
data[1] => cmpr_vlc:cmpr6.dataa[1]
data[1] => cmpr_vlc:cmpr7.dataa[1]
data[1] => cmpr_vlc:cmpr8.dataa[1]
data[2] => cmpr_vlc:cmpr1.dataa[2]
data[2] => cmpr_vlc:cmpr2.dataa[2]
data[2] => cmpr_vlc:cmpr3.dataa[2]
data[2] => cmpr_vlc:cmpr4.dataa[2]
data[2] => cmpr_vlc:cmpr5.dataa[2]
data[2] => cmpr_vlc:cmpr6.dataa[2]
data[2] => cmpr_vlc:cmpr7.dataa[2]
data[2] => cmpr_vlc:cmpr8.dataa[2]
enable => cmpr_vlc:cmpr1.dataa[3]
enable => cmpr_vlc:cmpr2.dataa[3]
enable => cmpr_vlc:cmpr3.dataa[3]
enable => cmpr_vlc:cmpr4.dataa[3]
enable => cmpr_vlc:cmpr5.dataa[3]
enable => cmpr_vlc:cmpr6.dataa[3]
enable => cmpr_vlc:cmpr7.dataa[3]
enable => cmpr_vlc:cmpr8.dataa[3]
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= eq_node[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= eq_node[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= eq_node[4].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= eq_node[5].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= eq_node[6].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= eq_node[7].DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_decode:wdecoder|decode_off:auto_generated|cmpr_vlc:cmpr1
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_decode:wdecoder|decode_off:auto_generated|cmpr_vlc:cmpr2
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_decode:wdecoder|decode_off:auto_generated|cmpr_vlc:cmpr3
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_decode:wdecoder|decode_off:auto_generated|cmpr_vlc:cmpr4
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_decode:wdecoder|decode_off:auto_generated|cmpr_vlc:cmpr5
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_decode:wdecoder|decode_off:auto_generated|cmpr_vlc:cmpr6
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_decode:wdecoder|decode_off:auto_generated|cmpr_vlc:cmpr7
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|Processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_decode:wdecoder|decode_off:auto_generated|cmpr_vlc:cmpr8
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|Processor|mux:inst17
mux1_a[0] => mux1_out~7.DATAB
mux1_a[1] => mux1_out~6.DATAB
mux1_a[2] => mux1_out~5.DATAB
mux1_a[3] => mux1_out~4.DATAB
mux1_a[4] => mux1_out~3.DATAB
mux1_a[5] => mux1_out~2.DATAB
mux1_a[6] => mux1_out~1.DATAB
mux1_a[7] => mux1_out~0.DATAB
mux1_b[0] => mux1_out~7.DATAA
mux1_b[1] => mux1_out~6.DATAA
mux1_b[2] => mux1_out~5.DATAA
mux1_b[3] => mux1_out~4.DATAA
mux1_b[4] => mux1_out~3.DATAA
mux1_b[5] => mux1_out~2.DATAA
mux1_b[6] => mux1_out~1.DATAA
mux1_b[7] => mux1_out~0.DATAA
mux1_choice => mux1_out~7.OUTPUTSELECT
mux1_choice => mux1_out~6.OUTPUTSELECT
mux1_choice => mux1_out~5.OUTPUTSELECT
mux1_choice => mux1_out~4.OUTPUTSELECT
mux1_choice => mux1_out~3.OUTPUTSELECT
mux1_choice => mux1_out~2.OUTPUTSELECT
mux1_choice => mux1_out~1.OUTPUTSELECT
mux1_choice => mux1_out~0.OUTPUTSELECT
mux1_out[0] <= mux1_out~7.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[1] <= mux1_out~6.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[2] <= mux1_out~5.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[3] <= mux1_out~4.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[4] <= mux1_out~3.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[5] <= mux1_out~2.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[6] <= mux1_out~1.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[7] <= mux1_out~0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|mux:inst16
mux1_a[0] => mux1_out~7.DATAB
mux1_a[1] => mux1_out~6.DATAB
mux1_a[2] => mux1_out~5.DATAB
mux1_a[3] => mux1_out~4.DATAB
mux1_a[4] => mux1_out~3.DATAB
mux1_a[5] => mux1_out~2.DATAB
mux1_a[6] => mux1_out~1.DATAB
mux1_a[7] => mux1_out~0.DATAB
mux1_b[0] => mux1_out~7.DATAA
mux1_b[1] => mux1_out~6.DATAA
mux1_b[2] => mux1_out~5.DATAA
mux1_b[3] => mux1_out~4.DATAA
mux1_b[4] => mux1_out~3.DATAA
mux1_b[5] => mux1_out~2.DATAA
mux1_b[6] => mux1_out~1.DATAA
mux1_b[7] => mux1_out~0.DATAA
mux1_choice => mux1_out~7.OUTPUTSELECT
mux1_choice => mux1_out~6.OUTPUTSELECT
mux1_choice => mux1_out~5.OUTPUTSELECT
mux1_choice => mux1_out~4.OUTPUTSELECT
mux1_choice => mux1_out~3.OUTPUTSELECT
mux1_choice => mux1_out~2.OUTPUTSELECT
mux1_choice => mux1_out~1.OUTPUTSELECT
mux1_choice => mux1_out~0.OUTPUTSELECT
mux1_out[0] <= mux1_out~7.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[1] <= mux1_out~6.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[2] <= mux1_out~5.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[3] <= mux1_out~4.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[4] <= mux1_out~3.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[5] <= mux1_out~2.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[6] <= mux1_out~1.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[7] <= mux1_out~0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|read_mux:inst34
read_in[0] => Mux7.IN1
read_in[0] => Mux6.IN3
read_in[0] => Mux5.IN3
read_in[0] => Mux4.IN3
read_in[0] => Mux3.IN3
read_in[0] => Mux2.IN3
read_in[0] => Mux1.IN3
read_in[0] => Mux0.IN3
read_in[1] => Mux7.IN0
read_in[1] => Mux6.IN2
read_in[1] => Mux5.IN2
read_in[1] => Mux4.IN2
read_in[1] => Mux3.IN2
read_in[1] => Mux2.IN2
read_in[1] => Mux1.IN2
read_in[1] => Mux0.IN2
dip_in[0] => Mux7.IN2
dip_in[1] => Mux6.IN4
dip_in[2] => Mux5.IN4
dip_in[3] => Mux4.IN4
dip_in[4] => Mux3.IN4
dip_in[5] => Mux2.IN4
dip_in[6] => Mux1.IN4
dip_in[7] => Mux0.IN4
left_in => Mux7.IN3
right_in => Mux7.IN4
ram_in[0] => Mux7.IN5
ram_in[1] => Mux6.IN5
ram_in[2] => Mux5.IN5
ram_in[3] => Mux4.IN5
ram_in[4] => Mux3.IN5
ram_in[5] => Mux2.IN5
ram_in[6] => Mux1.IN5
ram_in[7] => Mux0.IN5
mux_out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|lpm_ram_dq0:inst13
address[0] => lpm_ram_dq:lpm_ram_dq_component.address[0]
address[1] => lpm_ram_dq:lpm_ram_dq_component.address[1]
address[2] => lpm_ram_dq:lpm_ram_dq_component.address[2]
address[3] => lpm_ram_dq:lpm_ram_dq_component.address[3]
address[4] => lpm_ram_dq:lpm_ram_dq_component.address[4]
address[5] => lpm_ram_dq:lpm_ram_dq_component.address[5]
address[6] => lpm_ram_dq:lpm_ram_dq_component.address[6]
address[7] => lpm_ram_dq:lpm_ram_dq_component.address[7]
data[0] => lpm_ram_dq:lpm_ram_dq_component.data[0]
data[1] => lpm_ram_dq:lpm_ram_dq_component.data[1]
data[2] => lpm_ram_dq:lpm_ram_dq_component.data[2]
data[3] => lpm_ram_dq:lpm_ram_dq_component.data[3]
data[4] => lpm_ram_dq:lpm_ram_dq_component.data[4]
data[5] => lpm_ram_dq:lpm_ram_dq_component.data[5]
data[6] => lpm_ram_dq:lpm_ram_dq_component.data[6]
data[7] => lpm_ram_dq:lpm_ram_dq_component.data[7]
inclock => lpm_ram_dq:lpm_ram_dq_component.inclock
outclock => lpm_ram_dq:lpm_ram_dq_component.outclock
we => lpm_ram_dq:lpm_ram_dq_component.we
q[0] <= lpm_ram_dq:lpm_ram_dq_component.q[0]
q[1] <= lpm_ram_dq:lpm_ram_dq_component.q[1]
q[2] <= lpm_ram_dq:lpm_ram_dq_component.q[2]
q[3] <= lpm_ram_dq:lpm_ram_dq_component.q[3]
q[4] <= lpm_ram_dq:lpm_ram_dq_component.q[4]
q[5] <= lpm_ram_dq:lpm_ram_dq_component.q[5]
q[6] <= lpm_ram_dq:lpm_ram_dq_component.q[6]
q[7] <= lpm_ram_dq:lpm_ram_dq_component.q[7]


|Processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component
data[0] => altram:sram.data[0]
data[1] => altram:sram.data[1]
data[2] => altram:sram.data[2]
data[3] => altram:sram.data[3]
data[4] => altram:sram.data[4]
data[5] => altram:sram.data[5]
data[6] => altram:sram.data[6]
data[7] => altram:sram.data[7]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
address[7] => altram:sram.address[7]
inclock => altram:sram.clocki
outclock => altram:sram.clocko
we => altram:sram.we
q[0] <= altram:sram.q[0]
q[1] <= altram:sram.q[1]
q[2] <= altram:sram.q[2]
q[3] <= altram:sram.q[3]
q[4] <= altram:sram.q[4]
q[5] <= altram:sram.q[5]
q[6] <= altram:sram.q[6]
q[7] <= altram:sram.q[7]


|Processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram
we => segment[0][7].WE
we => segment[0][6].WE
we => segment[0][5].WE
we => segment[0][4].WE
we => segment[0][3].WE
we => segment[0][2].WE
we => segment[0][1].WE
we => segment[0][0].WE
data[0] => segment[0][0].DATAIN
data[1] => segment[0][1].DATAIN
data[2] => segment[0][2].DATAIN
data[3] => segment[0][3].DATAIN
data[4] => segment[0][4].DATAIN
data[5] => segment[0][5].DATAIN
data[6] => segment[0][6].DATAIN
data[7] => segment[0][7].DATAIN
address[0] => segment[0][7].WADDR
address[0] => segment[0][7].RADDR
address[0] => segment[0][6].WADDR
address[0] => segment[0][6].RADDR
address[0] => segment[0][5].WADDR
address[0] => segment[0][5].RADDR
address[0] => segment[0][4].WADDR
address[0] => segment[0][4].RADDR
address[0] => segment[0][3].WADDR
address[0] => segment[0][3].RADDR
address[0] => segment[0][2].WADDR
address[0] => segment[0][2].RADDR
address[0] => segment[0][1].WADDR
address[0] => segment[0][1].RADDR
address[0] => segment[0][0].WADDR
address[0] => segment[0][0].RADDR
address[1] => segment[0][7].WADDR1
address[1] => segment[0][7].RADDR1
address[1] => segment[0][6].WADDR1
address[1] => segment[0][6].RADDR1
address[1] => segment[0][5].WADDR1
address[1] => segment[0][5].RADDR1
address[1] => segment[0][4].WADDR1
address[1] => segment[0][4].RADDR1
address[1] => segment[0][3].WADDR1
address[1] => segment[0][3].RADDR1
address[1] => segment[0][2].WADDR1
address[1] => segment[0][2].RADDR1
address[1] => segment[0][1].WADDR1
address[1] => segment[0][1].RADDR1
address[1] => segment[0][0].WADDR1
address[1] => segment[0][0].RADDR1
address[2] => segment[0][7].WADDR2
address[2] => segment[0][7].RADDR2
address[2] => segment[0][6].WADDR2
address[2] => segment[0][6].RADDR2
address[2] => segment[0][5].WADDR2
address[2] => segment[0][5].RADDR2
address[2] => segment[0][4].WADDR2
address[2] => segment[0][4].RADDR2
address[2] => segment[0][3].WADDR2
address[2] => segment[0][3].RADDR2
address[2] => segment[0][2].WADDR2
address[2] => segment[0][2].RADDR2
address[2] => segment[0][1].WADDR2
address[2] => segment[0][1].RADDR2
address[2] => segment[0][0].WADDR2
address[2] => segment[0][0].RADDR2
address[3] => segment[0][7].WADDR3
address[3] => segment[0][7].RADDR3
address[3] => segment[0][6].WADDR3
address[3] => segment[0][6].RADDR3
address[3] => segment[0][5].WADDR3
address[3] => segment[0][5].RADDR3
address[3] => segment[0][4].WADDR3
address[3] => segment[0][4].RADDR3
address[3] => segment[0][3].WADDR3
address[3] => segment[0][3].RADDR3
address[3] => segment[0][2].WADDR3
address[3] => segment[0][2].RADDR3
address[3] => segment[0][1].WADDR3
address[3] => segment[0][1].RADDR3
address[3] => segment[0][0].WADDR3
address[3] => segment[0][0].RADDR3
address[4] => segment[0][7].WADDR4
address[4] => segment[0][7].RADDR4
address[4] => segment[0][6].WADDR4
address[4] => segment[0][6].RADDR4
address[4] => segment[0][5].WADDR4
address[4] => segment[0][5].RADDR4
address[4] => segment[0][4].WADDR4
address[4] => segment[0][4].RADDR4
address[4] => segment[0][3].WADDR4
address[4] => segment[0][3].RADDR4
address[4] => segment[0][2].WADDR4
address[4] => segment[0][2].RADDR4
address[4] => segment[0][1].WADDR4
address[4] => segment[0][1].RADDR4
address[4] => segment[0][0].WADDR4
address[4] => segment[0][0].RADDR4
address[5] => segment[0][7].WADDR5
address[5] => segment[0][7].RADDR5
address[5] => segment[0][6].WADDR5
address[5] => segment[0][6].RADDR5
address[5] => segment[0][5].WADDR5
address[5] => segment[0][5].RADDR5
address[5] => segment[0][4].WADDR5
address[5] => segment[0][4].RADDR5
address[5] => segment[0][3].WADDR5
address[5] => segment[0][3].RADDR5
address[5] => segment[0][2].WADDR5
address[5] => segment[0][2].RADDR5
address[5] => segment[0][1].WADDR5
address[5] => segment[0][1].RADDR5
address[5] => segment[0][0].WADDR5
address[5] => segment[0][0].RADDR5
address[6] => segment[0][7].WADDR6
address[6] => segment[0][7].RADDR6
address[6] => segment[0][6].WADDR6
address[6] => segment[0][6].RADDR6
address[6] => segment[0][5].WADDR6
address[6] => segment[0][5].RADDR6
address[6] => segment[0][4].WADDR6
address[6] => segment[0][4].RADDR6
address[6] => segment[0][3].WADDR6
address[6] => segment[0][3].RADDR6
address[6] => segment[0][2].WADDR6
address[6] => segment[0][2].RADDR6
address[6] => segment[0][1].WADDR6
address[6] => segment[0][1].RADDR6
address[6] => segment[0][0].WADDR6
address[6] => segment[0][0].RADDR6
address[7] => segment[0][7].WADDR7
address[7] => segment[0][7].RADDR7
address[7] => segment[0][6].WADDR7
address[7] => segment[0][6].RADDR7
address[7] => segment[0][5].WADDR7
address[7] => segment[0][5].RADDR7
address[7] => segment[0][4].WADDR7
address[7] => segment[0][4].RADDR7
address[7] => segment[0][3].WADDR7
address[7] => segment[0][3].RADDR7
address[7] => segment[0][2].WADDR7
address[7] => segment[0][2].RADDR7
address[7] => segment[0][1].WADDR7
address[7] => segment[0][1].RADDR7
address[7] => segment[0][0].WADDR7
address[7] => segment[0][0].RADDR7
clocki => segment[0][7].CLK0
clocki => segment[0][6].CLK0
clocki => segment[0][5].CLK0
clocki => segment[0][4].CLK0
clocki => segment[0][3].CLK0
clocki => segment[0][2].CLK0
clocki => segment[0][1].CLK0
clocki => segment[0][0].CLK0
clocko => segment[0][7].CLK1
clocko => segment[0][6].CLK1
clocko => segment[0][5].CLK1
clocko => segment[0][4].CLK1
clocko => segment[0][3].CLK1
clocko => segment[0][2].CLK1
clocko => segment[0][1].CLK1
clocko => segment[0][0].CLK1
be => ~NO_FANOUT~
q[0] <= segment[0][0].DATAOUT
q[1] <= segment[0][1].DATAOUT
q[2] <= segment[0][2].DATAOUT
q[3] <= segment[0][3].DATAOUT
q[4] <= segment[0][4].DATAOUT
q[5] <= segment[0][5].DATAOUT
q[6] <= segment[0][6].DATAOUT
q[7] <= segment[0][7].DATAOUT


|Processor|mem_intercept:inst27
address_in[0] => ram_a_out[0]~reg0.DATAIN
address_in[0] => Mux11.IN7
address_in[0] => Mux10.IN7
address_in[0] => Mux9.IN7
address_in[0] => Mux8.IN7
address_in[0] => Mux7.IN7
address_in[0] => Mux6.IN7
address_in[0] => Mux5.IN7
address_in[0] => Mux4.IN7
address_in[0] => Mux3.IN7
address_in[0] => Mux2.IN7
address_in[0] => Mux1.IN134
address_in[1] => ram_a_out[1]~reg0.DATAIN
address_in[1] => Mux11.IN6
address_in[1] => Mux10.IN6
address_in[1] => Mux9.IN6
address_in[1] => Mux8.IN6
address_in[1] => Mux7.IN6
address_in[1] => Mux6.IN6
address_in[1] => Mux5.IN6
address_in[1] => Mux4.IN6
address_in[1] => Mux3.IN6
address_in[1] => Mux2.IN6
address_in[1] => Mux0.IN134
address_in[2] => ram_a_out[2]~reg0.DATAIN
address_in[2] => Mux11.IN5
address_in[2] => Mux10.IN5
address_in[2] => Mux9.IN5
address_in[2] => Mux8.IN5
address_in[2] => Mux7.IN5
address_in[2] => Mux6.IN5
address_in[2] => Mux5.IN5
address_in[2] => Mux4.IN5
address_in[2] => Mux3.IN5
address_in[2] => Mux2.IN5
address_in[2] => Mux1.IN133
address_in[2] => Mux0.IN133
address_in[3] => ram_a_out[3]~reg0.DATAIN
address_in[3] => Mux11.IN4
address_in[3] => Mux10.IN4
address_in[3] => Mux9.IN4
address_in[3] => Mux8.IN4
address_in[3] => Mux7.IN4
address_in[3] => Mux6.IN4
address_in[3] => Mux5.IN4
address_in[3] => Mux4.IN4
address_in[3] => Mux3.IN4
address_in[3] => Mux2.IN4
address_in[3] => Mux1.IN132
address_in[3] => Mux0.IN132
address_in[4] => ram_a_out[4]~reg0.DATAIN
address_in[4] => Mux11.IN3
address_in[4] => Mux10.IN3
address_in[4] => Mux9.IN3
address_in[4] => Mux8.IN3
address_in[4] => Mux7.IN3
address_in[4] => Mux6.IN3
address_in[4] => Mux5.IN3
address_in[4] => Mux4.IN3
address_in[4] => Mux3.IN3
address_in[4] => Mux2.IN3
address_in[4] => Mux1.IN131
address_in[4] => Mux0.IN131
address_in[5] => ram_a_out[5]~reg0.DATAIN
address_in[5] => Mux11.IN2
address_in[5] => Mux10.IN2
address_in[5] => Mux9.IN2
address_in[5] => Mux8.IN2
address_in[5] => Mux7.IN2
address_in[5] => Mux6.IN2
address_in[5] => Mux5.IN2
address_in[5] => Mux4.IN2
address_in[5] => Mux3.IN2
address_in[5] => Mux2.IN2
address_in[5] => Mux1.IN130
address_in[5] => Mux0.IN130
address_in[6] => ram_a_out[6]~reg0.DATAIN
address_in[6] => Mux11.IN1
address_in[6] => Mux10.IN1
address_in[6] => Mux9.IN1
address_in[6] => Mux8.IN1
address_in[6] => Mux7.IN1
address_in[6] => Mux6.IN1
address_in[6] => Mux5.IN1
address_in[6] => Mux4.IN1
address_in[6] => Mux3.IN1
address_in[6] => Mux2.IN1
address_in[6] => Mux1.IN129
address_in[6] => Mux0.IN129
address_in[7] => ram_a_out[7]~reg0.DATAIN
address_in[7] => Mux11.IN0
address_in[7] => Mux10.IN0
address_in[7] => Mux9.IN0
address_in[7] => Mux8.IN0
address_in[7] => Mux7.IN0
address_in[7] => Mux6.IN0
address_in[7] => Mux5.IN0
address_in[7] => Mux4.IN0
address_in[7] => Mux3.IN0
address_in[7] => Mux2.IN0
address_in[7] => Mux1.IN128
address_in[7] => Mux0.IN128
data_in[0] => ram_d_out[0]~reg0.DATAIN
data_in[0] => Mux11.IN8
data_in[0] => Mux10.IN8
data_in[0] => Mux9.IN8
data_in[1] => ram_d_out[1]~reg0.DATAIN
data_in[1] => Mux8.IN8
data_in[2] => ram_d_out[2]~reg0.DATAIN
data_in[2] => Mux7.IN8
data_in[3] => ram_d_out[3]~reg0.DATAIN
data_in[3] => Mux6.IN8
data_in[4] => ram_d_out[4]~reg0.DATAIN
data_in[4] => Mux5.IN8
data_in[5] => ram_d_out[5]~reg0.DATAIN
data_in[5] => Mux4.IN8
data_in[6] => ram_d_out[6]~reg0.DATAIN
data_in[6] => Mux3.IN8
data_in[7] => ram_d_out[7]~reg0.DATAIN
data_in[7] => Mux2.IN8
sw => process_0~1.IN1
sw => process_0~0.IN1
lw => process_0~0.IN0
lw => process_0~1.IN0
clk_in => read_switch[1]~reg0.CLK
clk_in => read_switch[0]~reg0.CLK
clk_in => display_1_out[3]~reg0.CLK
clk_in => display_1_out[2]~reg0.CLK
clk_in => display_1_out[1]~reg0.CLK
clk_in => display_1_out[0]~reg0.CLK
clk_in => display_2_out[3]~reg0.CLK
clk_in => display_2_out[2]~reg0.CLK
clk_in => display_2_out[1]~reg0.CLK
clk_in => display_2_out[0]~reg0.CLK
clk_in => decimal_1~reg0.CLK
clk_in => decimal_2~reg0.CLK
clk_in => ram_a_out[7]~reg0.CLK
clk_in => ram_a_out[6]~reg0.CLK
clk_in => ram_a_out[5]~reg0.CLK
clk_in => ram_a_out[4]~reg0.CLK
clk_in => ram_a_out[3]~reg0.CLK
clk_in => ram_a_out[2]~reg0.CLK
clk_in => ram_a_out[1]~reg0.CLK
clk_in => ram_a_out[0]~reg0.CLK
clk_in => ram_d_out[7]~reg0.CLK
clk_in => ram_d_out[6]~reg0.CLK
clk_in => ram_d_out[5]~reg0.CLK
clk_in => ram_d_out[4]~reg0.CLK
clk_in => ram_d_out[3]~reg0.CLK
clk_in => ram_d_out[2]~reg0.CLK
clk_in => ram_d_out[1]~reg0.CLK
clk_in => ram_d_out[0]~reg0.CLK
display_1_out[0] <= display_1_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_1_out[1] <= display_1_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_1_out[2] <= display_1_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_1_out[3] <= display_1_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_2_out[0] <= display_2_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_2_out[1] <= display_2_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_2_out[2] <= display_2_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_2_out[3] <= display_2_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_a_out[0] <= ram_a_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_a_out[1] <= ram_a_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_a_out[2] <= ram_a_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_a_out[3] <= ram_a_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_a_out[4] <= ram_a_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_a_out[5] <= ram_a_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_a_out[6] <= ram_a_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_a_out[7] <= ram_a_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_d_out[0] <= ram_d_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_d_out[1] <= ram_d_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_d_out[2] <= ram_d_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_d_out[3] <= ram_d_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_d_out[4] <= ram_d_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_d_out[5] <= ram_d_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_d_out[6] <= ram_d_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_d_out[7] <= ram_d_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_switch[0] <= read_switch[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_switch[1] <= read_switch[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decimal_1 <= decimal_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
decimal_2 <= decimal_2~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|mux_3bit:inst10
mux2_a[0] => mux2_out~2.DATAB
mux2_a[1] => mux2_out~1.DATAB
mux2_a[2] => mux2_out~0.DATAB
mux2_b[0] => mux2_out~2.DATAA
mux2_b[1] => mux2_out~1.DATAA
mux2_b[2] => mux2_out~0.DATAA
mux2_choice => mux2_out~2.OUTPUTSELECT
mux2_choice => mux2_out~1.OUTPUTSELECT
mux2_choice => mux2_out~0.OUTPUTSELECT
mux2_out[0] <= mux2_out~2.DB_MAX_OUTPUT_PORT_TYPE
mux2_out[1] <= mux2_out~1.DB_MAX_OUTPUT_PORT_TYPE
mux2_out[2] <= mux2_out~0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|mux:inst14
mux1_a[0] => mux1_out~7.DATAB
mux1_a[1] => mux1_out~6.DATAB
mux1_a[2] => mux1_out~5.DATAB
mux1_a[3] => mux1_out~4.DATAB
mux1_a[4] => mux1_out~3.DATAB
mux1_a[5] => mux1_out~2.DATAB
mux1_a[6] => mux1_out~1.DATAB
mux1_a[7] => mux1_out~0.DATAB
mux1_b[0] => mux1_out~7.DATAA
mux1_b[1] => mux1_out~6.DATAA
mux1_b[2] => mux1_out~5.DATAA
mux1_b[3] => mux1_out~4.DATAA
mux1_b[4] => mux1_out~3.DATAA
mux1_b[5] => mux1_out~2.DATAA
mux1_b[6] => mux1_out~1.DATAA
mux1_b[7] => mux1_out~0.DATAA
mux1_choice => mux1_out~7.OUTPUTSELECT
mux1_choice => mux1_out~6.OUTPUTSELECT
mux1_choice => mux1_out~5.OUTPUTSELECT
mux1_choice => mux1_out~4.OUTPUTSELECT
mux1_choice => mux1_out~3.OUTPUTSELECT
mux1_choice => mux1_out~2.OUTPUTSELECT
mux1_choice => mux1_out~1.OUTPUTSELECT
mux1_choice => mux1_out~0.OUTPUTSELECT
mux1_out[0] <= mux1_out~7.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[1] <= mux1_out~6.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[2] <= mux1_out~5.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[3] <= mux1_out~4.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[4] <= mux1_out~3.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[5] <= mux1_out~2.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[6] <= mux1_out~1.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[7] <= mux1_out~0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|sign_extender:inst15
immediate6[0] => immediate8[0].DATAIN
immediate6[1] => immediate8[1].DATAIN
immediate6[2] => immediate8[2].DATAIN
immediate6[3] => immediate8[3].DATAIN
immediate6[4] => immediate8[4].DATAIN
immediate6[5] => immediate8[5].DATAIN
immediate6[5] => immediate8[7].DATAIN
immediate6[5] => immediate8[6].DATAIN
immediate8[0] <= immediate6[0].DB_MAX_OUTPUT_PORT_TYPE
immediate8[1] <= immediate6[1].DB_MAX_OUTPUT_PORT_TYPE
immediate8[2] <= immediate6[2].DB_MAX_OUTPUT_PORT_TYPE
immediate8[3] <= immediate6[3].DB_MAX_OUTPUT_PORT_TYPE
immediate8[4] <= immediate6[4].DB_MAX_OUTPUT_PORT_TYPE
immediate8[5] <= immediate6[5].DB_MAX_OUTPUT_PORT_TYPE
immediate8[6] <= immediate6[5].DB_MAX_OUTPUT_PORT_TYPE
immediate8[7] <= immediate6[5].DB_MAX_OUTPUT_PORT_TYPE


|Processor|adder:inst4
adder_in[0] => Add0.IN16
adder_in[1] => Add0.IN15
adder_in[2] => Add0.IN14
adder_in[3] => Add0.IN13
adder_in[4] => Add0.IN12
adder_in[5] => Add0.IN11
adder_in[6] => Add0.IN10
adder_in[7] => Add0.IN9
adder_out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adder_out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adder_out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adder_out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adder_out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adder_out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adder_out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adder_out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|mux:inst11
mux1_a[0] => mux1_out~7.DATAB
mux1_a[1] => mux1_out~6.DATAB
mux1_a[2] => mux1_out~5.DATAB
mux1_a[3] => mux1_out~4.DATAB
mux1_a[4] => mux1_out~3.DATAB
mux1_a[5] => mux1_out~2.DATAB
mux1_a[6] => mux1_out~1.DATAB
mux1_a[7] => mux1_out~0.DATAB
mux1_b[0] => mux1_out~7.DATAA
mux1_b[1] => mux1_out~6.DATAA
mux1_b[2] => mux1_out~5.DATAA
mux1_b[3] => mux1_out~4.DATAA
mux1_b[4] => mux1_out~3.DATAA
mux1_b[5] => mux1_out~2.DATAA
mux1_b[6] => mux1_out~1.DATAA
mux1_b[7] => mux1_out~0.DATAA
mux1_choice => mux1_out~7.OUTPUTSELECT
mux1_choice => mux1_out~6.OUTPUTSELECT
mux1_choice => mux1_out~5.OUTPUTSELECT
mux1_choice => mux1_out~4.OUTPUTSELECT
mux1_choice => mux1_out~3.OUTPUTSELECT
mux1_choice => mux1_out~2.OUTPUTSELECT
mux1_choice => mux1_out~1.OUTPUTSELECT
mux1_choice => mux1_out~0.OUTPUTSELECT
mux1_out[0] <= mux1_out~7.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[1] <= mux1_out~6.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[2] <= mux1_out~5.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[3] <= mux1_out~4.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[4] <= mux1_out~3.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[5] <= mux1_out~2.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[6] <= mux1_out~1.DB_MAX_OUTPUT_PORT_TYPE
mux1_out[7] <= mux1_out~0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|lpm_rom2:inst28
address[0] => lpm_rom:lpm_rom_component.address[0]
address[1] => lpm_rom:lpm_rom_component.address[1]
address[2] => lpm_rom:lpm_rom_component.address[2]
address[3] => lpm_rom:lpm_rom_component.address[3]
inclock => lpm_rom:lpm_rom_component.inclock
outclock => lpm_rom:lpm_rom_component.outclock
q[0] <= lpm_rom:lpm_rom_component.q[0]
q[1] <= lpm_rom:lpm_rom_component.q[1]
q[2] <= lpm_rom:lpm_rom_component.q[2]
q[3] <= lpm_rom:lpm_rom_component.q[3]
q[4] <= lpm_rom:lpm_rom_component.q[4]
q[5] <= lpm_rom:lpm_rom_component.q[5]
q[6] <= lpm_rom:lpm_rom_component.q[6]


|Processor|lpm_rom2:inst28|lpm_rom:lpm_rom_component
address[0] => altrom:srom.address[0]
address[1] => altrom:srom.address[1]
address[2] => altrom:srom.address[2]
address[3] => altrom:srom.address[3]
inclock => altrom:srom.clocki
outclock => altrom:srom.clocko
memenab => otri[6].OE
memenab => otri[5].OE
memenab => otri[4].OE
memenab => otri[3].OE
memenab => otri[2].OE
memenab => otri[1].OE
memenab => otri[0].OE
q[0] <= otri[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= otri[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= otri[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= otri[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= otri[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= otri[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= otri[6].DB_MAX_OUTPUT_PORT_TYPE


|Processor|lpm_rom2:inst28|lpm_rom:lpm_rom_component|altrom:srom
address[0] => segment[0][6].WADDR
address[0] => segment[0][6].RADDR
address[0] => segment[0][5].WADDR
address[0] => segment[0][5].RADDR
address[0] => segment[0][4].WADDR
address[0] => segment[0][4].RADDR
address[0] => segment[0][3].WADDR
address[0] => segment[0][3].RADDR
address[0] => segment[0][2].WADDR
address[0] => segment[0][2].RADDR
address[0] => segment[0][1].WADDR
address[0] => segment[0][1].RADDR
address[0] => segment[0][0].WADDR
address[0] => segment[0][0].RADDR
address[1] => segment[0][6].WADDR1
address[1] => segment[0][6].RADDR1
address[1] => segment[0][5].WADDR1
address[1] => segment[0][5].RADDR1
address[1] => segment[0][4].WADDR1
address[1] => segment[0][4].RADDR1
address[1] => segment[0][3].WADDR1
address[1] => segment[0][3].RADDR1
address[1] => segment[0][2].WADDR1
address[1] => segment[0][2].RADDR1
address[1] => segment[0][1].WADDR1
address[1] => segment[0][1].RADDR1
address[1] => segment[0][0].WADDR1
address[1] => segment[0][0].RADDR1
address[2] => segment[0][6].WADDR2
address[2] => segment[0][6].RADDR2
address[2] => segment[0][5].WADDR2
address[2] => segment[0][5].RADDR2
address[2] => segment[0][4].WADDR2
address[2] => segment[0][4].RADDR2
address[2] => segment[0][3].WADDR2
address[2] => segment[0][3].RADDR2
address[2] => segment[0][2].WADDR2
address[2] => segment[0][2].RADDR2
address[2] => segment[0][1].WADDR2
address[2] => segment[0][1].RADDR2
address[2] => segment[0][0].WADDR2
address[2] => segment[0][0].RADDR2
address[3] => segment[0][6].WADDR3
address[3] => segment[0][6].RADDR3
address[3] => segment[0][5].WADDR3
address[3] => segment[0][5].RADDR3
address[3] => segment[0][4].WADDR3
address[3] => segment[0][4].RADDR3
address[3] => segment[0][3].WADDR3
address[3] => segment[0][3].RADDR3
address[3] => segment[0][2].WADDR3
address[3] => segment[0][2].RADDR3
address[3] => segment[0][1].WADDR3
address[3] => segment[0][1].RADDR3
address[3] => segment[0][0].WADDR3
address[3] => segment[0][0].RADDR3
clocki => segment[0][6].CLK0
clocki => segment[0][5].CLK0
clocki => segment[0][4].CLK0
clocki => segment[0][3].CLK0
clocki => segment[0][2].CLK0
clocki => segment[0][1].CLK0
clocki => segment[0][0].CLK0
clocko => segment[0][6].CLK1
clocko => segment[0][5].CLK1
clocko => segment[0][4].CLK1
clocko => segment[0][3].CLK1
clocko => segment[0][2].CLK1
clocko => segment[0][1].CLK1
clocko => segment[0][0].CLK1
q[0] <= segment[0][0].DATAOUT
q[1] <= segment[0][1].DATAOUT
q[2] <= segment[0][2].DATAOUT
q[3] <= segment[0][3].DATAOUT
q[4] <= segment[0][4].DATAOUT
q[5] <= segment[0][5].DATAOUT
q[6] <= segment[0][6].DATAOUT


|Processor|lpm_rom2:inst31
address[0] => lpm_rom:lpm_rom_component.address[0]
address[1] => lpm_rom:lpm_rom_component.address[1]
address[2] => lpm_rom:lpm_rom_component.address[2]
address[3] => lpm_rom:lpm_rom_component.address[3]
inclock => lpm_rom:lpm_rom_component.inclock
outclock => lpm_rom:lpm_rom_component.outclock
q[0] <= lpm_rom:lpm_rom_component.q[0]
q[1] <= lpm_rom:lpm_rom_component.q[1]
q[2] <= lpm_rom:lpm_rom_component.q[2]
q[3] <= lpm_rom:lpm_rom_component.q[3]
q[4] <= lpm_rom:lpm_rom_component.q[4]
q[5] <= lpm_rom:lpm_rom_component.q[5]
q[6] <= lpm_rom:lpm_rom_component.q[6]


|Processor|lpm_rom2:inst31|lpm_rom:lpm_rom_component
address[0] => altrom:srom.address[0]
address[1] => altrom:srom.address[1]
address[2] => altrom:srom.address[2]
address[3] => altrom:srom.address[3]
inclock => altrom:srom.clocki
outclock => altrom:srom.clocko
memenab => otri[6].OE
memenab => otri[5].OE
memenab => otri[4].OE
memenab => otri[3].OE
memenab => otri[2].OE
memenab => otri[1].OE
memenab => otri[0].OE
q[0] <= otri[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= otri[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= otri[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= otri[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= otri[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= otri[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= otri[6].DB_MAX_OUTPUT_PORT_TYPE


|Processor|lpm_rom2:inst31|lpm_rom:lpm_rom_component|altrom:srom
address[0] => segment[0][6].WADDR
address[0] => segment[0][6].RADDR
address[0] => segment[0][5].WADDR
address[0] => segment[0][5].RADDR
address[0] => segment[0][4].WADDR
address[0] => segment[0][4].RADDR
address[0] => segment[0][3].WADDR
address[0] => segment[0][3].RADDR
address[0] => segment[0][2].WADDR
address[0] => segment[0][2].RADDR
address[0] => segment[0][1].WADDR
address[0] => segment[0][1].RADDR
address[0] => segment[0][0].WADDR
address[0] => segment[0][0].RADDR
address[1] => segment[0][6].WADDR1
address[1] => segment[0][6].RADDR1
address[1] => segment[0][5].WADDR1
address[1] => segment[0][5].RADDR1
address[1] => segment[0][4].WADDR1
address[1] => segment[0][4].RADDR1
address[1] => segment[0][3].WADDR1
address[1] => segment[0][3].RADDR1
address[1] => segment[0][2].WADDR1
address[1] => segment[0][2].RADDR1
address[1] => segment[0][1].WADDR1
address[1] => segment[0][1].RADDR1
address[1] => segment[0][0].WADDR1
address[1] => segment[0][0].RADDR1
address[2] => segment[0][6].WADDR2
address[2] => segment[0][6].RADDR2
address[2] => segment[0][5].WADDR2
address[2] => segment[0][5].RADDR2
address[2] => segment[0][4].WADDR2
address[2] => segment[0][4].RADDR2
address[2] => segment[0][3].WADDR2
address[2] => segment[0][3].RADDR2
address[2] => segment[0][2].WADDR2
address[2] => segment[0][2].RADDR2
address[2] => segment[0][1].WADDR2
address[2] => segment[0][1].RADDR2
address[2] => segment[0][0].WADDR2
address[2] => segment[0][0].RADDR2
address[3] => segment[0][6].WADDR3
address[3] => segment[0][6].RADDR3
address[3] => segment[0][5].WADDR3
address[3] => segment[0][5].RADDR3
address[3] => segment[0][4].WADDR3
address[3] => segment[0][4].RADDR3
address[3] => segment[0][3].WADDR3
address[3] => segment[0][3].RADDR3
address[3] => segment[0][2].WADDR3
address[3] => segment[0][2].RADDR3
address[3] => segment[0][1].WADDR3
address[3] => segment[0][1].RADDR3
address[3] => segment[0][0].WADDR3
address[3] => segment[0][0].RADDR3
clocki => segment[0][6].CLK0
clocki => segment[0][5].CLK0
clocki => segment[0][4].CLK0
clocki => segment[0][3].CLK0
clocki => segment[0][2].CLK0
clocki => segment[0][1].CLK0
clocki => segment[0][0].CLK0
clocko => segment[0][6].CLK1
clocko => segment[0][5].CLK1
clocko => segment[0][4].CLK1
clocko => segment[0][3].CLK1
clocko => segment[0][2].CLK1
clocko => segment[0][1].CLK1
clocko => segment[0][0].CLK1
q[0] <= segment[0][0].DATAOUT
q[1] <= segment[0][1].DATAOUT
q[2] <= segment[0][2].DATAOUT
q[3] <= segment[0][3].DATAOUT
q[4] <= segment[0][4].DATAOUT
q[5] <= segment[0][5].DATAOUT
q[6] <= segment[0][6].DATAOUT


