FINAL REPORTS AFTER IMPLEMENTING THIS PROJECT IN BOTH VERILOG HDL AND MATLAB
