// Seed: 2633337542
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input wire id_2,
    input tri1 id_3
);
  wire id_5;
  always @(posedge 1) begin
    #1;
  end
  integer id_6 (
      .id_0(1 - 1'b0),
      .id_1(1),
      .id_2(1)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    output supply0 id_3,
    output wand id_4
);
  assign id_4 = 1;
  module_0(
      id_0, id_2, id_2, id_0
  );
endmodule
