// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module ShuttleTile(	// @[generators/shuttle/src/main/scala/common/Tile.scala:261:7]
  input          clock,	// @[generators/shuttle/src/main/scala/common/Tile.scala:261:7]
  input          reset,	// @[generators/shuttle/src/main/scala/common/Tile.scala:261:7]
  input          auto_buffer_out_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_buffer_out_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]   auto_buffer_out_a_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]   auto_buffer_out_a_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]   auto_buffer_out_a_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [5:0]   auto_buffer_out_a_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [31:0]  auto_buffer_out_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [15:0]  auto_buffer_out_a_bits_mask,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [127:0] auto_buffer_out_a_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_buffer_out_a_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_buffer_out_b_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_buffer_out_b_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]   auto_buffer_out_b_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]   auto_buffer_out_b_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]   auto_buffer_out_b_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [5:0]   auto_buffer_out_b_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [31:0]  auto_buffer_out_b_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [15:0]  auto_buffer_out_b_bits_mask,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [127:0] auto_buffer_out_b_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_buffer_out_b_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_buffer_out_c_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_buffer_out_c_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]   auto_buffer_out_c_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]   auto_buffer_out_c_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]   auto_buffer_out_c_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [5:0]   auto_buffer_out_c_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [31:0]  auto_buffer_out_c_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [127:0] auto_buffer_out_c_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_buffer_out_c_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_buffer_out_d_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_buffer_out_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]   auto_buffer_out_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]   auto_buffer_out_d_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]   auto_buffer_out_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [5:0]   auto_buffer_out_d_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]   auto_buffer_out_d_bits_sink,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_buffer_out_d_bits_denied,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [127:0] auto_buffer_out_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_buffer_out_d_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_buffer_out_e_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_buffer_out_e_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]   auto_buffer_out_e_bits_sink,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_int_local_in_3_0,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_int_local_in_2_0,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_int_local_in_1_0,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_int_local_in_1_1,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_int_local_in_0_0,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_hartid_in	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
);

  wire         _dcacheArb_io_requestor_0_req_ready;	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
  wire         _dcacheArb_io_requestor_0_s2_nack;	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
  wire         _dcacheArb_io_requestor_0_resp_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
  wire [63:0]  _dcacheArb_io_requestor_0_resp_bits_data;	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
  wire         _dcacheArb_io_requestor_1_req_ready;	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
  wire         _dcacheArb_io_requestor_1_s2_nack;	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
  wire         _dcacheArb_io_requestor_1_resp_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
  wire         _dcacheArb_io_requestor_1_resp_bits_has_data;	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
  wire [6:0]   _dcacheArb_io_requestor_1_resp_bits_tag;	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
  wire [63:0]  _dcacheArb_io_requestor_1_resp_bits_data;	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
  wire [1:0]   _dcacheArb_io_requestor_1_resp_bits_size;	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
  wire         _dcacheArb_io_requestor_1_ordered;	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
  wire         _dcacheArb_io_requestor_1_store_pending;	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
  wire         _dcacheArb_io_mem_req_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
  wire [39:0]  _dcacheArb_io_mem_req_bits_addr;	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
  wire [6:0]   _dcacheArb_io_mem_req_bits_tag;	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
  wire [4:0]   _dcacheArb_io_mem_req_bits_cmd;	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
  wire [1:0]   _dcacheArb_io_mem_req_bits_size;	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
  wire         _dcacheArb_io_mem_req_bits_signed;	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
  wire [31:0]  _dcacheArb_io_mem_s1_paddr;	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
  wire         _dcacheArb_io_mem_s1_kill;	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
  wire [63:0]  _dcacheArb_io_mem_s1_data_data;	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
  wire         _dcacheArb_io_mem_s2_kill;	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
  wire         _ptw_io_requestor_0_req_ready;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_0_resp_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_0_resp_bits_ae_ptw;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_0_resp_bits_ae_final;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_0_resp_bits_pf;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_0_resp_bits_gf;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_0_resp_bits_hr;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_0_resp_bits_hw;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_0_resp_bits_hx;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire [43:0]  _ptw_io_requestor_0_resp_bits_pte_ppn;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_0_resp_bits_pte_d;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_0_resp_bits_pte_a;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_0_resp_bits_pte_g;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_0_resp_bits_pte_u;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_0_resp_bits_pte_x;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_0_resp_bits_pte_w;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_0_resp_bits_pte_r;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_0_resp_bits_pte_v;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire [1:0]   _ptw_io_requestor_0_resp_bits_level;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire [3:0]   _ptw_io_requestor_0_ptbr_mode;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_0_status_debug;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_0_status_mxr;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_0_status_sum;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_1_req_ready;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_1_resp_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_1_resp_bits_ae_ptw;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_1_resp_bits_ae_final;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_1_resp_bits_pf;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_1_resp_bits_gf;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_1_resp_bits_hr;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_1_resp_bits_hw;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_1_resp_bits_hx;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire [43:0]  _ptw_io_requestor_1_resp_bits_pte_ppn;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_1_resp_bits_pte_d;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_1_resp_bits_pte_a;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_1_resp_bits_pte_g;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_1_resp_bits_pte_u;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_1_resp_bits_pte_x;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_1_resp_bits_pte_w;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_1_resp_bits_pte_r;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_1_resp_bits_pte_v;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire [1:0]   _ptw_io_requestor_1_resp_bits_level;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_1_resp_bits_homogeneous;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire [3:0]   _ptw_io_requestor_1_ptbr_mode;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_requestor_1_status_debug;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire [1:0]   _ptw_io_requestor_1_status_prv;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_mem_req_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire [39:0]  _ptw_io_mem_req_bits_addr;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _ptw_io_mem_s1_kill;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  wire         _core_io_imem_redirect_flush;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_imem_redirect_val;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [39:0]  _core_io_imem_redirect_pc;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [2:0]   _core_io_imem_redirect_ras_head;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_imem_sfence_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_imem_sfence_bits_rs1;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_imem_sfence_bits_rs2;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [38:0]  _core_io_imem_sfence_bits_addr;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_imem_flush_icache;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_imem_resp_0_ready;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_imem_resp_1_ready;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_imem_btb_update_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [5:0]   _core_io_imem_btb_update_bits_prediction_entry;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [38:0]  _core_io_imem_btb_update_bits_pc;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [38:0]  _core_io_imem_btb_update_bits_target;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_imem_btb_update_bits_isValid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [38:0]  _core_io_imem_btb_update_bits_br_pc;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [1:0]   _core_io_imem_btb_update_bits_cfiType;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_imem_btb_update_bits_mispredict;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_imem_bht_update_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [7:0]   _core_io_imem_bht_update_bits_prediction_history;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [38:0]  _core_io_imem_bht_update_bits_pc;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_imem_bht_update_bits_branch;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_imem_bht_update_bits_taken;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_imem_bht_update_bits_mispredict;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_imem_ras_update_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [2:0]   _core_io_imem_ras_update_bits_head;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [39:0]  _core_io_imem_ras_update_bits_addr;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_dmem_req_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [39:0]  _core_io_dmem_req_bits_addr;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [6:0]   _core_io_dmem_req_bits_tag;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [4:0]   _core_io_dmem_req_bits_cmd;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [1:0]   _core_io_dmem_req_bits_size;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_dmem_req_bits_signed;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [31:0]  _core_io_dmem_s1_paddr;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_dmem_s1_kill;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [63:0]  _core_io_dmem_s1_data_data;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_dmem_s2_kill;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [3:0]   _core_io_ptw_ptbr_mode;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [43:0]  _core_io_ptw_ptbr_ppn;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_ptw_sfence_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_ptw_sfence_bits_rs1;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_ptw_sfence_bits_rs2;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [38:0]  _core_io_ptw_sfence_bits_addr;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_ptw_status_debug;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [1:0]   _core_io_ptw_status_prv;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_ptw_status_mxr;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_ptw_status_sum;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_ptw_tlb_req_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [26:0]  _core_io_ptw_tlb_req_bits_bits_addr;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [1:0]   _core_io_vector_status_prv;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_vector_ex_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [31:0]  _core_io_vector_ex_uop_inst;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [39:0]  _core_io_vector_ex_uop_pc;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [63:0]  _core_io_vector_ex_uop_rs1_data;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [63:0]  _core_io_vector_ex_uop_rs2_data;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [8:0]   _core_io_vector_ex_vconfig_vl;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_vector_ex_vconfig_vtype_vill;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [54:0]  _core_io_vector_ex_vconfig_vtype_reserved;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_vector_ex_vconfig_vtype_vma;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_vector_ex_vconfig_vtype_vta;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [2:0]   _core_io_vector_ex_vconfig_vtype_vsew;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_vector_ex_vconfig_vtype_vlmul_sign;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [1:0]   _core_io_vector_ex_vconfig_vtype_vlmul_mag;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [7:0]   _core_io_vector_ex_vstart;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_vector_ex_fire;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_vector_mem_kill;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_vector_mem_tlb_req_ready;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_vector_mem_tlb_resp_miss;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [31:0]  _core_io_vector_mem_tlb_resp_paddr;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_vector_mem_tlb_resp_pf_ld;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_vector_mem_tlb_resp_pf_st;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_vector_mem_tlb_resp_ae_ld;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_vector_mem_tlb_resp_ae_st;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_vector_mem_tlb_resp_ma_ld;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_vector_mem_tlb_resp_ma_st;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [63:0]  _core_io_vector_mem_frs1;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_vector_wb_store_pending;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [1:0]   _core_io_vector_wb_vxrm;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [2:0]   _core_io_vector_wb_frm;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire [31:0]  _core_io_vector_wb_scalar_check_bits_addr;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_vector_wb_scalar_check_bits_store;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _core_io_vector_resp_ready;	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  wire         _buffer_3_auto_in_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_3_auto_in_b_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [2:0]   _buffer_3_auto_in_b_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [1:0]   _buffer_3_auto_in_b_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [3:0]   _buffer_3_auto_in_b_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [5:0]   _buffer_3_auto_in_b_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [31:0]  _buffer_3_auto_in_b_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [15:0]  _buffer_3_auto_in_b_bits_mask;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [127:0] _buffer_3_auto_in_b_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_3_auto_in_b_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_3_auto_in_c_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_3_auto_in_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [2:0]   _buffer_3_auto_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [1:0]   _buffer_3_auto_in_d_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [3:0]   _buffer_3_auto_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [5:0]   _buffer_3_auto_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [3:0]   _buffer_3_auto_in_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_3_auto_in_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [127:0] _buffer_3_auto_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_3_auto_in_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_3_auto_in_e_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_2_auto_in_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_2_auto_in_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [2:0]   _buffer_2_auto_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [1:0]   _buffer_2_auto_in_d_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [3:0]   _buffer_2_auto_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [4:0]   _buffer_2_auto_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [3:0]   _buffer_2_auto_in_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_2_auto_in_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [127:0] _buffer_2_auto_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_2_auto_in_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_2_auto_out_a_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [2:0]   _buffer_2_auto_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [2:0]   _buffer_2_auto_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [3:0]   _buffer_2_auto_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [4:0]   _buffer_2_auto_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [31:0]  _buffer_2_auto_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [15:0]  _buffer_2_auto_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [127:0] _buffer_2_auto_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_2_auto_out_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_2_auto_out_d_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _vector_unit_auto_atl_out_a_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire [2:0]   _vector_unit_auto_atl_out_a_bits_opcode;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire [2:0]   _vector_unit_auto_atl_out_a_bits_param;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire [3:0]   _vector_unit_auto_atl_out_a_bits_size;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire [4:0]   _vector_unit_auto_atl_out_a_bits_source;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire [31:0]  _vector_unit_auto_atl_out_a_bits_address;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire [15:0]  _vector_unit_auto_atl_out_a_bits_mask;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire [127:0] _vector_unit_auto_atl_out_a_bits_data;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire         _vector_unit_auto_atl_out_a_bits_corrupt;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire         _vector_unit_auto_atl_out_d_ready;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire         _vector_unit_io_ex_ready;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire         _vector_unit_io_mem_tlb_req_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire [39:0]  _vector_unit_io_mem_tlb_req_bits_vaddr;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire [1:0]   _vector_unit_io_mem_tlb_req_bits_size;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire [4:0]   _vector_unit_io_mem_tlb_req_bits_cmd;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire [1:0]   _vector_unit_io_mem_tlb_req_bits_prv;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire         _vector_unit_io_wb_retire_late;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire [39:0]  _vector_unit_io_wb_pc;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire         _vector_unit_io_wb_xcpt;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire [4:0]   _vector_unit_io_wb_cause;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire [39:0]  _vector_unit_io_wb_tval;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire         _vector_unit_io_wb_scalar_check_ready;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire         _vector_unit_io_wb_internal_replay;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire         _vector_unit_io_wb_block_all;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire         _vector_unit_io_resp_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire         _vector_unit_io_resp_bits_fp;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire [1:0]   _vector_unit_io_resp_bits_size;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire [4:0]   _vector_unit_io_resp_bits_rd;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire [63:0]  _vector_unit_io_resp_bits_data;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire         _vector_unit_io_set_vstart_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire [7:0]   _vector_unit_io_set_vstart_bits;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire         _vector_unit_io_set_vxsat;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire         _vector_unit_io_set_vconfig_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire [8:0]   _vector_unit_io_set_vconfig_bits_vl;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire         _vector_unit_io_set_vconfig_bits_vtype_vill;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire [54:0]  _vector_unit_io_set_vconfig_bits_vtype_reserved;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire         _vector_unit_io_set_vconfig_bits_vtype_vma;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire         _vector_unit_io_set_vconfig_bits_vtype_vta;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire [2:0]   _vector_unit_io_set_vconfig_bits_vtype_vsew;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire         _vector_unit_io_set_vconfig_bits_vtype_vlmul_sign;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire [1:0]   _vector_unit_io_set_vconfig_bits_vtype_vlmul_mag;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire         _vector_unit_io_set_fflags_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire [4:0]   _vector_unit_io_set_fflags_bits;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire         _vector_unit_io_trap_check_busy;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire         _vector_unit_io_backend_busy;	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  wire         _widget_1_auto_anon_in_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire         _widget_1_auto_anon_in_b_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [1:0]   _widget_1_auto_anon_in_b_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [3:0]   _widget_1_auto_anon_in_b_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [2:0]   _widget_1_auto_anon_in_b_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [31:0]  _widget_1_auto_anon_in_b_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire         _widget_1_auto_anon_in_c_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire         _widget_1_auto_anon_in_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [2:0]   _widget_1_auto_anon_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [1:0]   _widget_1_auto_anon_in_d_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [3:0]   _widget_1_auto_anon_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [2:0]   _widget_1_auto_anon_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [3:0]   _widget_1_auto_anon_in_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [63:0]  _widget_1_auto_anon_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire         _widget_1_auto_anon_in_e_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire         _widget_1_auto_anon_out_a_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [2:0]   _widget_1_auto_anon_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [2:0]   _widget_1_auto_anon_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [3:0]   _widget_1_auto_anon_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [2:0]   _widget_1_auto_anon_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [31:0]  _widget_1_auto_anon_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [15:0]  _widget_1_auto_anon_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [127:0] _widget_1_auto_anon_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire         _widget_1_auto_anon_out_b_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire         _widget_1_auto_anon_out_c_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [2:0]   _widget_1_auto_anon_out_c_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [2:0]   _widget_1_auto_anon_out_c_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [3:0]   _widget_1_auto_anon_out_c_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [2:0]   _widget_1_auto_anon_out_c_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [31:0]  _widget_1_auto_anon_out_c_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [127:0] _widget_1_auto_anon_out_c_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire         _widget_1_auto_anon_out_d_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire         _widget_1_auto_anon_out_e_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [3:0]   _widget_1_auto_anon_out_e_bits_sink;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire         _buffer_1_auto_in_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_1_auto_in_b_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [2:0]   _buffer_1_auto_in_b_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [1:0]   _buffer_1_auto_in_b_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [3:0]   _buffer_1_auto_in_b_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [2:0]   _buffer_1_auto_in_b_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [31:0]  _buffer_1_auto_in_b_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [15:0]  _buffer_1_auto_in_b_bits_mask;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_1_auto_in_b_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_1_auto_in_c_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_1_auto_in_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [2:0]   _buffer_1_auto_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [1:0]   _buffer_1_auto_in_d_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [3:0]   _buffer_1_auto_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [2:0]   _buffer_1_auto_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [3:0]   _buffer_1_auto_in_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_1_auto_in_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [127:0] _buffer_1_auto_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_1_auto_in_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_1_auto_in_e_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_1_auto_out_a_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [2:0]   _buffer_1_auto_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [2:0]   _buffer_1_auto_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [3:0]   _buffer_1_auto_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [2:0]   _buffer_1_auto_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [31:0]  _buffer_1_auto_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [15:0]  _buffer_1_auto_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [127:0] _buffer_1_auto_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_1_auto_out_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_1_auto_out_b_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_1_auto_out_c_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [2:0]   _buffer_1_auto_out_c_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [2:0]   _buffer_1_auto_out_c_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [3:0]   _buffer_1_auto_out_c_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [2:0]   _buffer_1_auto_out_c_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [31:0]  _buffer_1_auto_out_c_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [127:0] _buffer_1_auto_out_c_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_1_auto_out_c_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_1_auto_out_d_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_1_auto_out_e_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [3:0]   _buffer_1_auto_out_e_bits_sink;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _dcache_auto_out_a_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire [2:0]   _dcache_auto_out_a_bits_opcode;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire [2:0]   _dcache_auto_out_a_bits_param;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire [3:0]   _dcache_auto_out_a_bits_size;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire [2:0]   _dcache_auto_out_a_bits_source;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire [31:0]  _dcache_auto_out_a_bits_address;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire [7:0]   _dcache_auto_out_a_bits_mask;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire [63:0]  _dcache_auto_out_a_bits_data;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire         _dcache_auto_out_b_ready;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire         _dcache_auto_out_c_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire [2:0]   _dcache_auto_out_c_bits_opcode;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire [2:0]   _dcache_auto_out_c_bits_param;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire [3:0]   _dcache_auto_out_c_bits_size;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire [2:0]   _dcache_auto_out_c_bits_source;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire [31:0]  _dcache_auto_out_c_bits_address;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire [63:0]  _dcache_auto_out_c_bits_data;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire         _dcache_auto_out_d_ready;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire         _dcache_auto_out_e_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire [3:0]   _dcache_auto_out_e_bits_sink;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire         _dcache_io_req_ready;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire         _dcache_io_s2_nack;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire         _dcache_io_resp_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire         _dcache_io_resp_bits_has_data;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire [6:0]   _dcache_io_resp_bits_tag;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire [63:0]  _dcache_io_resp_bits_data;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire [1:0]   _dcache_io_resp_bits_size;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire         _dcache_io_ordered;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire         _dcache_io_store_pending;	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  wire         _widget_auto_anon_in_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire         _widget_auto_anon_in_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [2:0]   _widget_auto_anon_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [3:0]   _widget_auto_anon_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [63:0]  _widget_auto_anon_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire         _widget_auto_anon_out_a_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [31:0]  _widget_auto_anon_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire         _widget_auto_anon_out_d_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire         _buffer_auto_in_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_auto_in_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [2:0]   _buffer_auto_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [1:0]   _buffer_auto_in_d_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [3:0]   _buffer_auto_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_auto_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [3:0]   _buffer_auto_in_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_auto_in_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [127:0] _buffer_auto_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_auto_in_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_auto_out_a_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [2:0]   _buffer_auto_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [2:0]   _buffer_auto_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [3:0]   _buffer_auto_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_auto_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [31:0]  _buffer_auto_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [15:0]  _buffer_auto_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [127:0] _buffer_auto_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_auto_out_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_auto_out_d_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _frontend_auto_icache_master_out_a_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire [31:0]  _frontend_auto_icache_master_out_a_bits_address;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire         _frontend_io_cpu_resp_0_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire [31:0]  _frontend_io_cpu_resp_0_bits_inst;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire [31:0]  _frontend_io_cpu_resp_0_bits_raw_inst;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire [39:0]  _frontend_io_cpu_resp_0_bits_pc;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire         _frontend_io_cpu_resp_0_bits_edge_inst;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire         _frontend_io_cpu_resp_0_bits_rvc;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire         _frontend_io_cpu_resp_0_bits_btb_resp_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire [5:0]   _frontend_io_cpu_resp_0_bits_btb_resp_bits_entry;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire [7:0]   _frontend_io_cpu_resp_0_bits_btb_resp_bits_bht_history;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire         _frontend_io_cpu_resp_0_bits_sfb_br;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire         _frontend_io_cpu_resp_0_bits_next_pc_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire [39:0]  _frontend_io_cpu_resp_0_bits_next_pc_bits;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire [2:0]   _frontend_io_cpu_resp_0_bits_ras_head;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire         _frontend_io_cpu_resp_0_bits_xcpt;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire [63:0]  _frontend_io_cpu_resp_0_bits_xcpt_cause;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire [1:0]   _frontend_io_cpu_resp_0_bits_mem_size;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire         _frontend_io_cpu_resp_1_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire [31:0]  _frontend_io_cpu_resp_1_bits_inst;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire [31:0]  _frontend_io_cpu_resp_1_bits_raw_inst;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire [39:0]  _frontend_io_cpu_resp_1_bits_pc;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire         _frontend_io_cpu_resp_1_bits_edge_inst;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire         _frontend_io_cpu_resp_1_bits_rvc;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire         _frontend_io_cpu_resp_1_bits_btb_resp_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire [5:0]   _frontend_io_cpu_resp_1_bits_btb_resp_bits_entry;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire [7:0]   _frontend_io_cpu_resp_1_bits_btb_resp_bits_bht_history;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire         _frontend_io_cpu_resp_1_bits_sfb_br;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire         _frontend_io_cpu_resp_1_bits_next_pc_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire [39:0]  _frontend_io_cpu_resp_1_bits_next_pc_bits;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire [2:0]   _frontend_io_cpu_resp_1_bits_ras_head;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire         _frontend_io_cpu_resp_1_bits_xcpt;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire [63:0]  _frontend_io_cpu_resp_1_bits_xcpt_cause;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire [1:0]   _frontend_io_cpu_resp_1_bits_mem_size;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire         _frontend_io_ptw_req_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire [26:0]  _frontend_io_ptw_req_bits_bits_addr;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire         _frontend_io_ptw_req_bits_bits_need_gpa;	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
  wire         _intXbar_auto_anon_out_0;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
  wire         _intXbar_auto_anon_out_1;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
  wire         _intXbar_auto_anon_out_2;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
  wire         _intXbar_auto_anon_out_3;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
  wire         _intXbar_auto_anon_out_4;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
  wire         _tlMasterXbar_auto_anon_in_2_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire         _tlMasterXbar_auto_anon_in_2_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [2:0]   _tlMasterXbar_auto_anon_in_2_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [1:0]   _tlMasterXbar_auto_anon_in_2_d_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [3:0]   _tlMasterXbar_auto_anon_in_2_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [4:0]   _tlMasterXbar_auto_anon_in_2_d_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [3:0]   _tlMasterXbar_auto_anon_in_2_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire         _tlMasterXbar_auto_anon_in_2_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [127:0] _tlMasterXbar_auto_anon_in_2_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire         _tlMasterXbar_auto_anon_in_2_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire         _tlMasterXbar_auto_anon_in_1_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire         _tlMasterXbar_auto_anon_in_1_b_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [2:0]   _tlMasterXbar_auto_anon_in_1_b_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [1:0]   _tlMasterXbar_auto_anon_in_1_b_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [3:0]   _tlMasterXbar_auto_anon_in_1_b_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [2:0]   _tlMasterXbar_auto_anon_in_1_b_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [31:0]  _tlMasterXbar_auto_anon_in_1_b_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [15:0]  _tlMasterXbar_auto_anon_in_1_b_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [127:0] _tlMasterXbar_auto_anon_in_1_b_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire         _tlMasterXbar_auto_anon_in_1_b_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire         _tlMasterXbar_auto_anon_in_1_c_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire         _tlMasterXbar_auto_anon_in_1_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [2:0]   _tlMasterXbar_auto_anon_in_1_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [1:0]   _tlMasterXbar_auto_anon_in_1_d_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [3:0]   _tlMasterXbar_auto_anon_in_1_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [2:0]   _tlMasterXbar_auto_anon_in_1_d_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [3:0]   _tlMasterXbar_auto_anon_in_1_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire         _tlMasterXbar_auto_anon_in_1_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [127:0] _tlMasterXbar_auto_anon_in_1_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire         _tlMasterXbar_auto_anon_in_1_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire         _tlMasterXbar_auto_anon_in_1_e_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire         _tlMasterXbar_auto_anon_in_0_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire         _tlMasterXbar_auto_anon_in_0_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [2:0]   _tlMasterXbar_auto_anon_in_0_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [1:0]   _tlMasterXbar_auto_anon_in_0_d_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [3:0]   _tlMasterXbar_auto_anon_in_0_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [3:0]   _tlMasterXbar_auto_anon_in_0_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire         _tlMasterXbar_auto_anon_in_0_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [127:0] _tlMasterXbar_auto_anon_in_0_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire         _tlMasterXbar_auto_anon_in_0_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire         _tlMasterXbar_auto_anon_out_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [2:0]   _tlMasterXbar_auto_anon_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [2:0]   _tlMasterXbar_auto_anon_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [3:0]   _tlMasterXbar_auto_anon_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [5:0]   _tlMasterXbar_auto_anon_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [31:0]  _tlMasterXbar_auto_anon_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [15:0]  _tlMasterXbar_auto_anon_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [127:0] _tlMasterXbar_auto_anon_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire         _tlMasterXbar_auto_anon_out_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire         _tlMasterXbar_auto_anon_out_b_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire         _tlMasterXbar_auto_anon_out_c_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [2:0]   _tlMasterXbar_auto_anon_out_c_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [2:0]   _tlMasterXbar_auto_anon_out_c_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [3:0]   _tlMasterXbar_auto_anon_out_c_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [5:0]   _tlMasterXbar_auto_anon_out_c_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [31:0]  _tlMasterXbar_auto_anon_out_c_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [127:0] _tlMasterXbar_auto_anon_out_c_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire         _tlMasterXbar_auto_anon_out_c_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire         _tlMasterXbar_auto_anon_out_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire         _tlMasterXbar_auto_anon_out_e_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [3:0]   _tlMasterXbar_auto_anon_out_e_bits_sink;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  reg  [39:0]  dcachePorts_0_s1_paddr_r;	// @[generators/shuttle/src/main/scala/common/Tile.scala:291:41]
  reg          ptw_s2_addr_pipe_v;	// @[src/main/scala/chisel3/util/Valid.scala:141:24]
  reg  [39:0]  ptw_s2_addr_pipe_b;	// @[src/main/scala/chisel3/util/Valid.scala:142:26]
  reg  [39:0]  ptw_s2_addr_pipe_pipe_b;	// @[src/main/scala/chisel3/util/Valid.scala:142:26]
  wire         _ptw_s2_addr_T = _dcacheArb_io_requestor_0_req_ready & _ptw_io_mem_req_valid;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19, :393:25, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  always @(posedge clock) begin	// @[generators/shuttle/src/main/scala/common/Tile.scala:261:7]
    if (_ptw_io_mem_req_valid)	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
      dcachePorts_0_s1_paddr_r <= _ptw_io_mem_req_bits_addr;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19, :291:41]
    if (_ptw_s2_addr_T)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ptw_s2_addr_pipe_b <= _ptw_io_mem_req_bits_addr;	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19, src/main/scala/chisel3/util/Valid.scala:142:26]
    if (ptw_s2_addr_pipe_v)	// @[src/main/scala/chisel3/util/Valid.scala:141:24]
      ptw_s2_addr_pipe_pipe_b <= ptw_s2_addr_pipe_b;	// @[src/main/scala/chisel3/util/Valid.scala:142:26]
    if (reset)	// @[generators/shuttle/src/main/scala/common/Tile.scala:261:7]
      ptw_s2_addr_pipe_v <= 1'h0;	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:160:25, src/main/scala/chisel3/util/Valid.scala:141:24]
    else	// @[generators/shuttle/src/main/scala/common/Tile.scala:261:7]
      ptw_s2_addr_pipe_v <= _ptw_s2_addr_T;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Valid.scala:141:24]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/shuttle/src/main/scala/common/Tile.scala:261:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/shuttle/src/main/scala/common/Tile.scala:261:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/shuttle/src/main/scala/common/Tile.scala:261:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:3];	// @[generators/shuttle/src/main/scala/common/Tile.scala:261:7]
    initial begin	// @[generators/shuttle/src/main/scala/common/Tile.scala:261:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/shuttle/src/main/scala/common/Tile.scala:261:7]
        `INIT_RANDOM_PROLOG_	// @[generators/shuttle/src/main/scala/common/Tile.scala:261:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/shuttle/src/main/scala/common/Tile.scala:261:7]
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// @[generators/shuttle/src/main/scala/common/Tile.scala:261:7]
        end	// @[generators/shuttle/src/main/scala/common/Tile.scala:261:7]
        dcachePorts_0_s1_paddr_r = {_RANDOM[2'h0], _RANDOM[2'h1][7:0]};	// @[generators/shuttle/src/main/scala/common/Tile.scala:261:7, :291:41]
        ptw_s2_addr_pipe_v = _RANDOM[2'h1][8];	// @[generators/shuttle/src/main/scala/common/Tile.scala:261:7, :291:41, src/main/scala/chisel3/util/Valid.scala:141:24]
        ptw_s2_addr_pipe_b = {_RANDOM[2'h1][31:9], _RANDOM[2'h2][16:0]};	// @[generators/shuttle/src/main/scala/common/Tile.scala:261:7, :291:41, src/main/scala/chisel3/util/Valid.scala:142:26]
        ptw_s2_addr_pipe_pipe_b = {_RANDOM[2'h2][31:18], _RANDOM[2'h3][25:0]};	// @[generators/shuttle/src/main/scala/common/Tile.scala:261:7, src/main/scala/chisel3/util/Valid.scala:142:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/shuttle/src/main/scala/common/Tile.scala:261:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/shuttle/src/main/scala/common/Tile.scala:261:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TLXbar_MasterXbar_ShuttleTile_i3_o1_a32d128s6k4z4c tlMasterXbar (	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .clock                         (clock),
    .reset                         (reset),
    .auto_anon_in_2_a_ready        (_tlMasterXbar_auto_anon_in_2_a_ready),
    .auto_anon_in_2_a_valid        (_buffer_2_auto_out_a_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_2_a_bits_opcode  (_buffer_2_auto_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_2_a_bits_param   (_buffer_2_auto_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_2_a_bits_size    (_buffer_2_auto_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_2_a_bits_source  (_buffer_2_auto_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_2_a_bits_address (_buffer_2_auto_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_2_a_bits_mask    (_buffer_2_auto_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_2_a_bits_data    (_buffer_2_auto_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_2_a_bits_corrupt (_buffer_2_auto_out_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_2_d_ready        (_buffer_2_auto_out_d_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_2_d_valid        (_tlMasterXbar_auto_anon_in_2_d_valid),
    .auto_anon_in_2_d_bits_opcode  (_tlMasterXbar_auto_anon_in_2_d_bits_opcode),
    .auto_anon_in_2_d_bits_param   (_tlMasterXbar_auto_anon_in_2_d_bits_param),
    .auto_anon_in_2_d_bits_size    (_tlMasterXbar_auto_anon_in_2_d_bits_size),
    .auto_anon_in_2_d_bits_source  (_tlMasterXbar_auto_anon_in_2_d_bits_source),
    .auto_anon_in_2_d_bits_sink    (_tlMasterXbar_auto_anon_in_2_d_bits_sink),
    .auto_anon_in_2_d_bits_denied  (_tlMasterXbar_auto_anon_in_2_d_bits_denied),
    .auto_anon_in_2_d_bits_data    (_tlMasterXbar_auto_anon_in_2_d_bits_data),
    .auto_anon_in_2_d_bits_corrupt (_tlMasterXbar_auto_anon_in_2_d_bits_corrupt),
    .auto_anon_in_1_a_ready        (_tlMasterXbar_auto_anon_in_1_a_ready),
    .auto_anon_in_1_a_valid        (_buffer_1_auto_out_a_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_1_a_bits_opcode  (_buffer_1_auto_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_1_a_bits_param   (_buffer_1_auto_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_1_a_bits_size    (_buffer_1_auto_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_1_a_bits_source  (_buffer_1_auto_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_1_a_bits_address (_buffer_1_auto_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_1_a_bits_mask    (_buffer_1_auto_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_1_a_bits_data    (_buffer_1_auto_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_1_a_bits_corrupt (_buffer_1_auto_out_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_1_b_ready        (_buffer_1_auto_out_b_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_1_b_valid        (_tlMasterXbar_auto_anon_in_1_b_valid),
    .auto_anon_in_1_b_bits_opcode  (_tlMasterXbar_auto_anon_in_1_b_bits_opcode),
    .auto_anon_in_1_b_bits_param   (_tlMasterXbar_auto_anon_in_1_b_bits_param),
    .auto_anon_in_1_b_bits_size    (_tlMasterXbar_auto_anon_in_1_b_bits_size),
    .auto_anon_in_1_b_bits_source  (_tlMasterXbar_auto_anon_in_1_b_bits_source),
    .auto_anon_in_1_b_bits_address (_tlMasterXbar_auto_anon_in_1_b_bits_address),
    .auto_anon_in_1_b_bits_mask    (_tlMasterXbar_auto_anon_in_1_b_bits_mask),
    .auto_anon_in_1_b_bits_data    (_tlMasterXbar_auto_anon_in_1_b_bits_data),
    .auto_anon_in_1_b_bits_corrupt (_tlMasterXbar_auto_anon_in_1_b_bits_corrupt),
    .auto_anon_in_1_c_ready        (_tlMasterXbar_auto_anon_in_1_c_ready),
    .auto_anon_in_1_c_valid        (_buffer_1_auto_out_c_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_1_c_bits_opcode  (_buffer_1_auto_out_c_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_1_c_bits_param   (_buffer_1_auto_out_c_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_1_c_bits_size    (_buffer_1_auto_out_c_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_1_c_bits_source  (_buffer_1_auto_out_c_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_1_c_bits_address (_buffer_1_auto_out_c_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_1_c_bits_data    (_buffer_1_auto_out_c_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_1_c_bits_corrupt (_buffer_1_auto_out_c_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_1_d_ready        (_buffer_1_auto_out_d_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_1_d_valid        (_tlMasterXbar_auto_anon_in_1_d_valid),
    .auto_anon_in_1_d_bits_opcode  (_tlMasterXbar_auto_anon_in_1_d_bits_opcode),
    .auto_anon_in_1_d_bits_param   (_tlMasterXbar_auto_anon_in_1_d_bits_param),
    .auto_anon_in_1_d_bits_size    (_tlMasterXbar_auto_anon_in_1_d_bits_size),
    .auto_anon_in_1_d_bits_source  (_tlMasterXbar_auto_anon_in_1_d_bits_source),
    .auto_anon_in_1_d_bits_sink    (_tlMasterXbar_auto_anon_in_1_d_bits_sink),
    .auto_anon_in_1_d_bits_denied  (_tlMasterXbar_auto_anon_in_1_d_bits_denied),
    .auto_anon_in_1_d_bits_data    (_tlMasterXbar_auto_anon_in_1_d_bits_data),
    .auto_anon_in_1_d_bits_corrupt (_tlMasterXbar_auto_anon_in_1_d_bits_corrupt),
    .auto_anon_in_1_e_ready        (_tlMasterXbar_auto_anon_in_1_e_ready),
    .auto_anon_in_1_e_valid        (_buffer_1_auto_out_e_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_1_e_bits_sink    (_buffer_1_auto_out_e_bits_sink),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_0_a_ready        (_tlMasterXbar_auto_anon_in_0_a_ready),
    .auto_anon_in_0_a_valid        (_buffer_auto_out_a_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_0_a_bits_opcode  (_buffer_auto_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_0_a_bits_param   (_buffer_auto_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_0_a_bits_size    (_buffer_auto_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_0_a_bits_source  (_buffer_auto_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_0_a_bits_address (_buffer_auto_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_0_a_bits_mask    (_buffer_auto_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_0_a_bits_data    (_buffer_auto_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_0_a_bits_corrupt (_buffer_auto_out_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_0_d_ready        (_buffer_auto_out_d_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_in_0_d_valid        (_tlMasterXbar_auto_anon_in_0_d_valid),
    .auto_anon_in_0_d_bits_opcode  (_tlMasterXbar_auto_anon_in_0_d_bits_opcode),
    .auto_anon_in_0_d_bits_param   (_tlMasterXbar_auto_anon_in_0_d_bits_param),
    .auto_anon_in_0_d_bits_size    (_tlMasterXbar_auto_anon_in_0_d_bits_size),
    .auto_anon_in_0_d_bits_sink    (_tlMasterXbar_auto_anon_in_0_d_bits_sink),
    .auto_anon_in_0_d_bits_denied  (_tlMasterXbar_auto_anon_in_0_d_bits_denied),
    .auto_anon_in_0_d_bits_data    (_tlMasterXbar_auto_anon_in_0_d_bits_data),
    .auto_anon_in_0_d_bits_corrupt (_tlMasterXbar_auto_anon_in_0_d_bits_corrupt),
    .auto_anon_out_a_ready         (_buffer_3_auto_in_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_a_valid         (_tlMasterXbar_auto_anon_out_a_valid),
    .auto_anon_out_a_bits_opcode   (_tlMasterXbar_auto_anon_out_a_bits_opcode),
    .auto_anon_out_a_bits_param    (_tlMasterXbar_auto_anon_out_a_bits_param),
    .auto_anon_out_a_bits_size     (_tlMasterXbar_auto_anon_out_a_bits_size),
    .auto_anon_out_a_bits_source   (_tlMasterXbar_auto_anon_out_a_bits_source),
    .auto_anon_out_a_bits_address  (_tlMasterXbar_auto_anon_out_a_bits_address),
    .auto_anon_out_a_bits_mask     (_tlMasterXbar_auto_anon_out_a_bits_mask),
    .auto_anon_out_a_bits_data     (_tlMasterXbar_auto_anon_out_a_bits_data),
    .auto_anon_out_a_bits_corrupt  (_tlMasterXbar_auto_anon_out_a_bits_corrupt),
    .auto_anon_out_b_ready         (_tlMasterXbar_auto_anon_out_b_ready),
    .auto_anon_out_b_valid         (_buffer_3_auto_in_b_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_b_bits_opcode   (_buffer_3_auto_in_b_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_b_bits_param    (_buffer_3_auto_in_b_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_b_bits_size     (_buffer_3_auto_in_b_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_b_bits_source   (_buffer_3_auto_in_b_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_b_bits_address  (_buffer_3_auto_in_b_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_b_bits_mask     (_buffer_3_auto_in_b_bits_mask),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_b_bits_data     (_buffer_3_auto_in_b_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_b_bits_corrupt  (_buffer_3_auto_in_b_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_c_ready         (_buffer_3_auto_in_c_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_c_valid         (_tlMasterXbar_auto_anon_out_c_valid),
    .auto_anon_out_c_bits_opcode   (_tlMasterXbar_auto_anon_out_c_bits_opcode),
    .auto_anon_out_c_bits_param    (_tlMasterXbar_auto_anon_out_c_bits_param),
    .auto_anon_out_c_bits_size     (_tlMasterXbar_auto_anon_out_c_bits_size),
    .auto_anon_out_c_bits_source   (_tlMasterXbar_auto_anon_out_c_bits_source),
    .auto_anon_out_c_bits_address  (_tlMasterXbar_auto_anon_out_c_bits_address),
    .auto_anon_out_c_bits_data     (_tlMasterXbar_auto_anon_out_c_bits_data),
    .auto_anon_out_c_bits_corrupt  (_tlMasterXbar_auto_anon_out_c_bits_corrupt),
    .auto_anon_out_d_ready         (_tlMasterXbar_auto_anon_out_d_ready),
    .auto_anon_out_d_valid         (_buffer_3_auto_in_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_opcode   (_buffer_3_auto_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_param    (_buffer_3_auto_in_d_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_size     (_buffer_3_auto_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_source   (_buffer_3_auto_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_sink     (_buffer_3_auto_in_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_denied   (_buffer_3_auto_in_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_data     (_buffer_3_auto_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_corrupt  (_buffer_3_auto_in_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_e_ready         (_buffer_3_auto_in_e_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_e_valid         (_tlMasterXbar_auto_anon_out_e_valid),
    .auto_anon_out_e_bits_sink     (_tlMasterXbar_auto_anon_out_e_bits_sink)
  );
  IntXbar_i4_o1 intXbar (	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
    .auto_anon_in_3_0 (auto_int_local_in_3_0),
    .auto_anon_in_2_0 (auto_int_local_in_2_0),
    .auto_anon_in_1_0 (auto_int_local_in_1_0),
    .auto_anon_in_1_1 (auto_int_local_in_1_1),
    .auto_anon_in_0_0 (auto_int_local_in_0_0),
    .auto_anon_out_0  (_intXbar_auto_anon_out_0),
    .auto_anon_out_1  (_intXbar_auto_anon_out_1),
    .auto_anon_out_2  (_intXbar_auto_anon_out_2),
    .auto_anon_out_3  (_intXbar_auto_anon_out_3),
    .auto_anon_out_4  (_intXbar_auto_anon_out_4)
  );
  ShuttleFrontend frontend (	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .clock                                        (clock),
    .reset                                        (reset),
    .auto_icache_master_out_a_ready               (_widget_auto_anon_in_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_icache_master_out_a_valid               (_frontend_auto_icache_master_out_a_valid),
    .auto_icache_master_out_a_bits_address        (_frontend_auto_icache_master_out_a_bits_address),
    .auto_icache_master_out_d_valid               (_widget_auto_anon_in_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_icache_master_out_d_bits_opcode         (_widget_auto_anon_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_icache_master_out_d_bits_size           (_widget_auto_anon_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_icache_master_out_d_bits_data           (_widget_auto_anon_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .io_cpu_redirect_flush                        (_core_io_imem_redirect_flush),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_cpu_redirect_val                          (_core_io_imem_redirect_val),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_cpu_redirect_pc                           (_core_io_imem_redirect_pc),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_cpu_redirect_ras_head                     (_core_io_imem_redirect_ras_head),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_cpu_sfence_valid                          (_core_io_imem_sfence_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_cpu_sfence_bits_rs1                       (_core_io_imem_sfence_bits_rs1),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_cpu_sfence_bits_rs2                       (_core_io_imem_sfence_bits_rs2),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_cpu_sfence_bits_addr                      (_core_io_imem_sfence_bits_addr),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_cpu_flush_icache                          (_core_io_imem_flush_icache),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_cpu_resp_0_ready                          (_core_io_imem_resp_0_ready),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_cpu_resp_0_valid                          (_frontend_io_cpu_resp_0_valid),
    .io_cpu_resp_0_bits_inst                      (_frontend_io_cpu_resp_0_bits_inst),
    .io_cpu_resp_0_bits_raw_inst                  (_frontend_io_cpu_resp_0_bits_raw_inst),
    .io_cpu_resp_0_bits_pc                        (_frontend_io_cpu_resp_0_bits_pc),
    .io_cpu_resp_0_bits_edge_inst                 (_frontend_io_cpu_resp_0_bits_edge_inst),
    .io_cpu_resp_0_bits_rvc                       (_frontend_io_cpu_resp_0_bits_rvc),
    .io_cpu_resp_0_bits_btb_resp_valid            (_frontend_io_cpu_resp_0_bits_btb_resp_valid),
    .io_cpu_resp_0_bits_btb_resp_bits_entry       (_frontend_io_cpu_resp_0_bits_btb_resp_bits_entry),
    .io_cpu_resp_0_bits_btb_resp_bits_bht_history (_frontend_io_cpu_resp_0_bits_btb_resp_bits_bht_history),
    .io_cpu_resp_0_bits_sfb_br                    (_frontend_io_cpu_resp_0_bits_sfb_br),
    .io_cpu_resp_0_bits_next_pc_valid             (_frontend_io_cpu_resp_0_bits_next_pc_valid),
    .io_cpu_resp_0_bits_next_pc_bits              (_frontend_io_cpu_resp_0_bits_next_pc_bits),
    .io_cpu_resp_0_bits_ras_head                  (_frontend_io_cpu_resp_0_bits_ras_head),
    .io_cpu_resp_0_bits_xcpt                      (_frontend_io_cpu_resp_0_bits_xcpt),
    .io_cpu_resp_0_bits_xcpt_cause                (_frontend_io_cpu_resp_0_bits_xcpt_cause),
    .io_cpu_resp_0_bits_mem_size                  (_frontend_io_cpu_resp_0_bits_mem_size),
    .io_cpu_resp_1_ready                          (_core_io_imem_resp_1_ready),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_cpu_resp_1_valid                          (_frontend_io_cpu_resp_1_valid),
    .io_cpu_resp_1_bits_inst                      (_frontend_io_cpu_resp_1_bits_inst),
    .io_cpu_resp_1_bits_raw_inst                  (_frontend_io_cpu_resp_1_bits_raw_inst),
    .io_cpu_resp_1_bits_pc                        (_frontend_io_cpu_resp_1_bits_pc),
    .io_cpu_resp_1_bits_edge_inst                 (_frontend_io_cpu_resp_1_bits_edge_inst),
    .io_cpu_resp_1_bits_rvc                       (_frontend_io_cpu_resp_1_bits_rvc),
    .io_cpu_resp_1_bits_btb_resp_valid            (_frontend_io_cpu_resp_1_bits_btb_resp_valid),
    .io_cpu_resp_1_bits_btb_resp_bits_entry       (_frontend_io_cpu_resp_1_bits_btb_resp_bits_entry),
    .io_cpu_resp_1_bits_btb_resp_bits_bht_history (_frontend_io_cpu_resp_1_bits_btb_resp_bits_bht_history),
    .io_cpu_resp_1_bits_sfb_br                    (_frontend_io_cpu_resp_1_bits_sfb_br),
    .io_cpu_resp_1_bits_next_pc_valid             (_frontend_io_cpu_resp_1_bits_next_pc_valid),
    .io_cpu_resp_1_bits_next_pc_bits              (_frontend_io_cpu_resp_1_bits_next_pc_bits),
    .io_cpu_resp_1_bits_ras_head                  (_frontend_io_cpu_resp_1_bits_ras_head),
    .io_cpu_resp_1_bits_xcpt                      (_frontend_io_cpu_resp_1_bits_xcpt),
    .io_cpu_resp_1_bits_xcpt_cause                (_frontend_io_cpu_resp_1_bits_xcpt_cause),
    .io_cpu_resp_1_bits_mem_size                  (_frontend_io_cpu_resp_1_bits_mem_size),
    .io_cpu_btb_update_valid                      (_core_io_imem_btb_update_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_cpu_btb_update_bits_prediction_entry      (_core_io_imem_btb_update_bits_prediction_entry),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_cpu_btb_update_bits_pc                    (_core_io_imem_btb_update_bits_pc),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_cpu_btb_update_bits_target                (_core_io_imem_btb_update_bits_target),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_cpu_btb_update_bits_isValid               (_core_io_imem_btb_update_bits_isValid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_cpu_btb_update_bits_br_pc                 (_core_io_imem_btb_update_bits_br_pc),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_cpu_btb_update_bits_cfiType               (_core_io_imem_btb_update_bits_cfiType),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_cpu_btb_update_bits_mispredict            (_core_io_imem_btb_update_bits_mispredict),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_cpu_bht_update_valid                      (_core_io_imem_bht_update_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_cpu_bht_update_bits_prediction_history    (_core_io_imem_bht_update_bits_prediction_history),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_cpu_bht_update_bits_pc                    (_core_io_imem_bht_update_bits_pc),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_cpu_bht_update_bits_branch                (_core_io_imem_bht_update_bits_branch),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_cpu_bht_update_bits_taken                 (_core_io_imem_bht_update_bits_taken),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_cpu_bht_update_bits_mispredict            (_core_io_imem_bht_update_bits_mispredict),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_cpu_ras_update_valid                      (_core_io_imem_ras_update_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_cpu_ras_update_bits_head                  (_core_io_imem_ras_update_bits_head),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_cpu_ras_update_bits_addr                  (_core_io_imem_ras_update_bits_addr),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_ptw_req_ready                             (_ptw_io_requestor_1_req_ready),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_req_valid                             (_frontend_io_ptw_req_valid),
    .io_ptw_req_bits_bits_addr                    (_frontend_io_ptw_req_bits_bits_addr),
    .io_ptw_req_bits_bits_need_gpa                (_frontend_io_ptw_req_bits_bits_need_gpa),
    .io_ptw_resp_valid                            (_ptw_io_requestor_1_resp_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_resp_bits_ae_ptw                      (_ptw_io_requestor_1_resp_bits_ae_ptw),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_resp_bits_ae_final                    (_ptw_io_requestor_1_resp_bits_ae_final),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_resp_bits_pf                          (_ptw_io_requestor_1_resp_bits_pf),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_resp_bits_gf                          (_ptw_io_requestor_1_resp_bits_gf),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_resp_bits_hr                          (_ptw_io_requestor_1_resp_bits_hr),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_resp_bits_hw                          (_ptw_io_requestor_1_resp_bits_hw),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_resp_bits_hx                          (_ptw_io_requestor_1_resp_bits_hx),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_resp_bits_pte_ppn                     (_ptw_io_requestor_1_resp_bits_pte_ppn),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_resp_bits_pte_d                       (_ptw_io_requestor_1_resp_bits_pte_d),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_resp_bits_pte_a                       (_ptw_io_requestor_1_resp_bits_pte_a),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_resp_bits_pte_g                       (_ptw_io_requestor_1_resp_bits_pte_g),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_resp_bits_pte_u                       (_ptw_io_requestor_1_resp_bits_pte_u),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_resp_bits_pte_x                       (_ptw_io_requestor_1_resp_bits_pte_x),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_resp_bits_pte_w                       (_ptw_io_requestor_1_resp_bits_pte_w),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_resp_bits_pte_r                       (_ptw_io_requestor_1_resp_bits_pte_r),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_resp_bits_pte_v                       (_ptw_io_requestor_1_resp_bits_pte_v),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_resp_bits_level                       (_ptw_io_requestor_1_resp_bits_level),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_resp_bits_homogeneous                 (_ptw_io_requestor_1_resp_bits_homogeneous),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_ptbr_mode                             (_ptw_io_requestor_1_ptbr_mode),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_status_debug                          (_ptw_io_requestor_1_status_debug),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_status_prv                            (_ptw_io_requestor_1_status_prv)	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
  );
  TLBuffer_a32d128s1k4z4u buffer (	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .clock                   (clock),
    .reset                   (reset),
    .auto_in_a_ready         (_buffer_auto_in_a_ready),
    .auto_in_a_valid         (_widget_auto_anon_out_a_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_in_a_bits_address  (_widget_auto_anon_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_in_d_ready         (_widget_auto_anon_out_d_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_in_d_valid         (_buffer_auto_in_d_valid),
    .auto_in_d_bits_opcode   (_buffer_auto_in_d_bits_opcode),
    .auto_in_d_bits_param    (_buffer_auto_in_d_bits_param),
    .auto_in_d_bits_size     (_buffer_auto_in_d_bits_size),
    .auto_in_d_bits_source   (_buffer_auto_in_d_bits_source),
    .auto_in_d_bits_sink     (_buffer_auto_in_d_bits_sink),
    .auto_in_d_bits_denied   (_buffer_auto_in_d_bits_denied),
    .auto_in_d_bits_data     (_buffer_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt  (_buffer_auto_in_d_bits_corrupt),
    .auto_out_a_ready        (_tlMasterXbar_auto_anon_in_0_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_a_valid        (_buffer_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_buffer_auto_out_a_bits_opcode),
    .auto_out_a_bits_param   (_buffer_auto_out_a_bits_param),
    .auto_out_a_bits_size    (_buffer_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_buffer_auto_out_a_bits_source),
    .auto_out_a_bits_address (_buffer_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_buffer_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_buffer_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt (_buffer_auto_out_a_bits_corrupt),
    .auto_out_d_ready        (_buffer_auto_out_d_ready),
    .auto_out_d_valid        (_tlMasterXbar_auto_anon_in_0_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_opcode  (_tlMasterXbar_auto_anon_in_0_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_param   (_tlMasterXbar_auto_anon_in_0_d_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_size    (_tlMasterXbar_auto_anon_in_0_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_sink    (_tlMasterXbar_auto_anon_in_0_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_denied  (_tlMasterXbar_auto_anon_in_0_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_data    (_tlMasterXbar_auto_anon_in_0_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_corrupt (_tlMasterXbar_auto_anon_in_0_d_bits_corrupt)	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  );
  TLWidthWidget8_5 widget (	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .clock                        (clock),
    .reset                        (reset),
    .auto_anon_in_a_ready         (_widget_auto_anon_in_a_ready),
    .auto_anon_in_a_valid         (_frontend_auto_icache_master_out_a_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .auto_anon_in_a_bits_address  (_frontend_auto_icache_master_out_a_bits_address),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .auto_anon_in_d_valid         (_widget_auto_anon_in_d_valid),
    .auto_anon_in_d_bits_opcode   (_widget_auto_anon_in_d_bits_opcode),
    .auto_anon_in_d_bits_size     (_widget_auto_anon_in_d_bits_size),
    .auto_anon_in_d_bits_data     (_widget_auto_anon_in_d_bits_data),
    .auto_anon_out_a_ready        (_buffer_auto_in_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_a_valid        (_widget_auto_anon_out_a_valid),
    .auto_anon_out_a_bits_address (_widget_auto_anon_out_a_bits_address),
    .auto_anon_out_d_ready        (_widget_auto_anon_out_d_ready),
    .auto_anon_out_d_valid        (_buffer_auto_in_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_opcode  (_buffer_auto_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_param   (_buffer_auto_in_d_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_size    (_buffer_auto_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_source  (_buffer_auto_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_sink    (_buffer_auto_in_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_denied  (_buffer_auto_in_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_data    (_buffer_auto_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_corrupt (_buffer_auto_in_d_bits_corrupt)	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  );
  ShuttleDCache dcache (	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .clock                   (clock),
    .reset                   (reset),
    .auto_out_a_ready        (_widget_1_auto_anon_in_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_out_a_valid        (_dcache_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_dcache_auto_out_a_bits_opcode),
    .auto_out_a_bits_param   (_dcache_auto_out_a_bits_param),
    .auto_out_a_bits_size    (_dcache_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_dcache_auto_out_a_bits_source),
    .auto_out_a_bits_address (_dcache_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_dcache_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_dcache_auto_out_a_bits_data),
    .auto_out_b_ready        (_dcache_auto_out_b_ready),
    .auto_out_b_valid        (_widget_1_auto_anon_in_b_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_out_b_bits_param   (_widget_1_auto_anon_in_b_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_out_b_bits_size    (_widget_1_auto_anon_in_b_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_out_b_bits_source  (_widget_1_auto_anon_in_b_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_out_b_bits_address (_widget_1_auto_anon_in_b_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_out_c_ready        (_widget_1_auto_anon_in_c_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_out_c_valid        (_dcache_auto_out_c_valid),
    .auto_out_c_bits_opcode  (_dcache_auto_out_c_bits_opcode),
    .auto_out_c_bits_param   (_dcache_auto_out_c_bits_param),
    .auto_out_c_bits_size    (_dcache_auto_out_c_bits_size),
    .auto_out_c_bits_source  (_dcache_auto_out_c_bits_source),
    .auto_out_c_bits_address (_dcache_auto_out_c_bits_address),
    .auto_out_c_bits_data    (_dcache_auto_out_c_bits_data),
    .auto_out_d_ready        (_dcache_auto_out_d_ready),
    .auto_out_d_valid        (_widget_1_auto_anon_in_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_out_d_bits_opcode  (_widget_1_auto_anon_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_out_d_bits_param   (_widget_1_auto_anon_in_d_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_out_d_bits_size    (_widget_1_auto_anon_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_out_d_bits_source  (_widget_1_auto_anon_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_out_d_bits_sink    (_widget_1_auto_anon_in_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_out_d_bits_data    (_widget_1_auto_anon_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_out_e_ready        (_widget_1_auto_anon_in_e_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_out_e_valid        (_dcache_auto_out_e_valid),
    .auto_out_e_bits_sink    (_dcache_auto_out_e_bits_sink),
    .io_req_ready            (_dcache_io_req_ready),
    .io_req_valid            (_dcacheArb_io_mem_req_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
    .io_req_bits_addr        (_dcacheArb_io_mem_req_bits_addr),	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
    .io_req_bits_tag         (_dcacheArb_io_mem_req_bits_tag),	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
    .io_req_bits_cmd         (_dcacheArb_io_mem_req_bits_cmd),	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
    .io_req_bits_size        (_dcacheArb_io_mem_req_bits_size),	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
    .io_req_bits_signed      (_dcacheArb_io_mem_req_bits_signed),	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
    .io_s1_paddr             (_dcacheArb_io_mem_s1_paddr),	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
    .io_s1_kill              (_dcacheArb_io_mem_s1_kill),	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
    .io_s1_data_data         (_dcacheArb_io_mem_s1_data_data),	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
    .io_s2_nack              (_dcache_io_s2_nack),
    .io_s2_kill              (_dcacheArb_io_mem_s2_kill),	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
    .io_resp_valid           (_dcache_io_resp_valid),
    .io_resp_bits_has_data   (_dcache_io_resp_bits_has_data),
    .io_resp_bits_tag        (_dcache_io_resp_bits_tag),
    .io_resp_bits_data       (_dcache_io_resp_bits_data),
    .io_resp_bits_size       (_dcache_io_resp_bits_size),
    .io_ordered              (_dcache_io_ordered),
    .io_store_pending        (_dcache_io_store_pending)
  );
  TLBuffer_a32d128s3k4z4c buffer_1 (	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .clock                   (clock),
    .reset                   (reset),
    .auto_in_a_ready         (_buffer_1_auto_in_a_ready),
    .auto_in_a_valid         (_widget_1_auto_anon_out_a_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_in_a_bits_opcode   (_widget_1_auto_anon_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_in_a_bits_param    (_widget_1_auto_anon_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_in_a_bits_size     (_widget_1_auto_anon_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_in_a_bits_source   (_widget_1_auto_anon_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_in_a_bits_address  (_widget_1_auto_anon_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_in_a_bits_mask     (_widget_1_auto_anon_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_in_a_bits_data     (_widget_1_auto_anon_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_in_b_ready         (_widget_1_auto_anon_out_b_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_in_b_valid         (_buffer_1_auto_in_b_valid),
    .auto_in_b_bits_opcode   (_buffer_1_auto_in_b_bits_opcode),
    .auto_in_b_bits_param    (_buffer_1_auto_in_b_bits_param),
    .auto_in_b_bits_size     (_buffer_1_auto_in_b_bits_size),
    .auto_in_b_bits_source   (_buffer_1_auto_in_b_bits_source),
    .auto_in_b_bits_address  (_buffer_1_auto_in_b_bits_address),
    .auto_in_b_bits_mask     (_buffer_1_auto_in_b_bits_mask),
    .auto_in_b_bits_corrupt  (_buffer_1_auto_in_b_bits_corrupt),
    .auto_in_c_ready         (_buffer_1_auto_in_c_ready),
    .auto_in_c_valid         (_widget_1_auto_anon_out_c_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_in_c_bits_opcode   (_widget_1_auto_anon_out_c_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_in_c_bits_param    (_widget_1_auto_anon_out_c_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_in_c_bits_size     (_widget_1_auto_anon_out_c_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_in_c_bits_source   (_widget_1_auto_anon_out_c_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_in_c_bits_address  (_widget_1_auto_anon_out_c_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_in_c_bits_data     (_widget_1_auto_anon_out_c_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_in_d_ready         (_widget_1_auto_anon_out_d_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_in_d_valid         (_buffer_1_auto_in_d_valid),
    .auto_in_d_bits_opcode   (_buffer_1_auto_in_d_bits_opcode),
    .auto_in_d_bits_param    (_buffer_1_auto_in_d_bits_param),
    .auto_in_d_bits_size     (_buffer_1_auto_in_d_bits_size),
    .auto_in_d_bits_source   (_buffer_1_auto_in_d_bits_source),
    .auto_in_d_bits_sink     (_buffer_1_auto_in_d_bits_sink),
    .auto_in_d_bits_denied   (_buffer_1_auto_in_d_bits_denied),
    .auto_in_d_bits_data     (_buffer_1_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt  (_buffer_1_auto_in_d_bits_corrupt),
    .auto_in_e_ready         (_buffer_1_auto_in_e_ready),
    .auto_in_e_valid         (_widget_1_auto_anon_out_e_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_in_e_bits_sink     (_widget_1_auto_anon_out_e_bits_sink),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_out_a_ready        (_tlMasterXbar_auto_anon_in_1_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_a_valid        (_buffer_1_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_buffer_1_auto_out_a_bits_opcode),
    .auto_out_a_bits_param   (_buffer_1_auto_out_a_bits_param),
    .auto_out_a_bits_size    (_buffer_1_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_buffer_1_auto_out_a_bits_source),
    .auto_out_a_bits_address (_buffer_1_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_buffer_1_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_buffer_1_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt (_buffer_1_auto_out_a_bits_corrupt),
    .auto_out_b_ready        (_buffer_1_auto_out_b_ready),
    .auto_out_b_valid        (_tlMasterXbar_auto_anon_in_1_b_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_b_bits_opcode  (_tlMasterXbar_auto_anon_in_1_b_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_b_bits_param   (_tlMasterXbar_auto_anon_in_1_b_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_b_bits_size    (_tlMasterXbar_auto_anon_in_1_b_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_b_bits_source  (_tlMasterXbar_auto_anon_in_1_b_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_b_bits_address (_tlMasterXbar_auto_anon_in_1_b_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_b_bits_mask    (_tlMasterXbar_auto_anon_in_1_b_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_b_bits_data    (_tlMasterXbar_auto_anon_in_1_b_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_b_bits_corrupt (_tlMasterXbar_auto_anon_in_1_b_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_c_ready        (_tlMasterXbar_auto_anon_in_1_c_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_c_valid        (_buffer_1_auto_out_c_valid),
    .auto_out_c_bits_opcode  (_buffer_1_auto_out_c_bits_opcode),
    .auto_out_c_bits_param   (_buffer_1_auto_out_c_bits_param),
    .auto_out_c_bits_size    (_buffer_1_auto_out_c_bits_size),
    .auto_out_c_bits_source  (_buffer_1_auto_out_c_bits_source),
    .auto_out_c_bits_address (_buffer_1_auto_out_c_bits_address),
    .auto_out_c_bits_data    (_buffer_1_auto_out_c_bits_data),
    .auto_out_c_bits_corrupt (_buffer_1_auto_out_c_bits_corrupt),
    .auto_out_d_ready        (_buffer_1_auto_out_d_ready),
    .auto_out_d_valid        (_tlMasterXbar_auto_anon_in_1_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_opcode  (_tlMasterXbar_auto_anon_in_1_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_param   (_tlMasterXbar_auto_anon_in_1_d_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_size    (_tlMasterXbar_auto_anon_in_1_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_source  (_tlMasterXbar_auto_anon_in_1_d_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_sink    (_tlMasterXbar_auto_anon_in_1_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_denied  (_tlMasterXbar_auto_anon_in_1_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_data    (_tlMasterXbar_auto_anon_in_1_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_corrupt (_tlMasterXbar_auto_anon_in_1_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_e_ready        (_tlMasterXbar_auto_anon_in_1_e_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_e_valid        (_buffer_1_auto_out_e_valid),
    .auto_out_e_bits_sink    (_buffer_1_auto_out_e_bits_sink)
  );
  TLWidthWidget8_6 widget_1 (	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .clock                        (clock),
    .reset                        (reset),
    .auto_anon_in_a_ready         (_widget_1_auto_anon_in_a_ready),
    .auto_anon_in_a_valid         (_dcache_auto_out_a_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .auto_anon_in_a_bits_opcode   (_dcache_auto_out_a_bits_opcode),	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .auto_anon_in_a_bits_param    (_dcache_auto_out_a_bits_param),	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .auto_anon_in_a_bits_size     (_dcache_auto_out_a_bits_size),	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .auto_anon_in_a_bits_source   (_dcache_auto_out_a_bits_source),	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .auto_anon_in_a_bits_address  (_dcache_auto_out_a_bits_address),	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .auto_anon_in_a_bits_mask     (_dcache_auto_out_a_bits_mask),	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .auto_anon_in_a_bits_data     (_dcache_auto_out_a_bits_data),	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .auto_anon_in_b_ready         (_dcache_auto_out_b_ready),	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .auto_anon_in_b_valid         (_widget_1_auto_anon_in_b_valid),
    .auto_anon_in_b_bits_param    (_widget_1_auto_anon_in_b_bits_param),
    .auto_anon_in_b_bits_size     (_widget_1_auto_anon_in_b_bits_size),
    .auto_anon_in_b_bits_source   (_widget_1_auto_anon_in_b_bits_source),
    .auto_anon_in_b_bits_address  (_widget_1_auto_anon_in_b_bits_address),
    .auto_anon_in_c_ready         (_widget_1_auto_anon_in_c_ready),
    .auto_anon_in_c_valid         (_dcache_auto_out_c_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .auto_anon_in_c_bits_opcode   (_dcache_auto_out_c_bits_opcode),	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .auto_anon_in_c_bits_param    (_dcache_auto_out_c_bits_param),	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .auto_anon_in_c_bits_size     (_dcache_auto_out_c_bits_size),	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .auto_anon_in_c_bits_source   (_dcache_auto_out_c_bits_source),	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .auto_anon_in_c_bits_address  (_dcache_auto_out_c_bits_address),	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .auto_anon_in_c_bits_data     (_dcache_auto_out_c_bits_data),	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .auto_anon_in_d_ready         (_dcache_auto_out_d_ready),	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .auto_anon_in_d_valid         (_widget_1_auto_anon_in_d_valid),
    .auto_anon_in_d_bits_opcode   (_widget_1_auto_anon_in_d_bits_opcode),
    .auto_anon_in_d_bits_param    (_widget_1_auto_anon_in_d_bits_param),
    .auto_anon_in_d_bits_size     (_widget_1_auto_anon_in_d_bits_size),
    .auto_anon_in_d_bits_source   (_widget_1_auto_anon_in_d_bits_source),
    .auto_anon_in_d_bits_sink     (_widget_1_auto_anon_in_d_bits_sink),
    .auto_anon_in_d_bits_data     (_widget_1_auto_anon_in_d_bits_data),
    .auto_anon_in_e_ready         (_widget_1_auto_anon_in_e_ready),
    .auto_anon_in_e_valid         (_dcache_auto_out_e_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .auto_anon_in_e_bits_sink     (_dcache_auto_out_e_bits_sink),	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .auto_anon_out_a_ready        (_buffer_1_auto_in_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_a_valid        (_widget_1_auto_anon_out_a_valid),
    .auto_anon_out_a_bits_opcode  (_widget_1_auto_anon_out_a_bits_opcode),
    .auto_anon_out_a_bits_param   (_widget_1_auto_anon_out_a_bits_param),
    .auto_anon_out_a_bits_size    (_widget_1_auto_anon_out_a_bits_size),
    .auto_anon_out_a_bits_source  (_widget_1_auto_anon_out_a_bits_source),
    .auto_anon_out_a_bits_address (_widget_1_auto_anon_out_a_bits_address),
    .auto_anon_out_a_bits_mask    (_widget_1_auto_anon_out_a_bits_mask),
    .auto_anon_out_a_bits_data    (_widget_1_auto_anon_out_a_bits_data),
    .auto_anon_out_b_ready        (_widget_1_auto_anon_out_b_ready),
    .auto_anon_out_b_valid        (_buffer_1_auto_in_b_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_b_bits_opcode  (_buffer_1_auto_in_b_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_b_bits_param   (_buffer_1_auto_in_b_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_b_bits_size    (_buffer_1_auto_in_b_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_b_bits_source  (_buffer_1_auto_in_b_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_b_bits_address (_buffer_1_auto_in_b_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_b_bits_mask    (_buffer_1_auto_in_b_bits_mask),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_b_bits_corrupt (_buffer_1_auto_in_b_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_c_ready        (_buffer_1_auto_in_c_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_c_valid        (_widget_1_auto_anon_out_c_valid),
    .auto_anon_out_c_bits_opcode  (_widget_1_auto_anon_out_c_bits_opcode),
    .auto_anon_out_c_bits_param   (_widget_1_auto_anon_out_c_bits_param),
    .auto_anon_out_c_bits_size    (_widget_1_auto_anon_out_c_bits_size),
    .auto_anon_out_c_bits_source  (_widget_1_auto_anon_out_c_bits_source),
    .auto_anon_out_c_bits_address (_widget_1_auto_anon_out_c_bits_address),
    .auto_anon_out_c_bits_data    (_widget_1_auto_anon_out_c_bits_data),
    .auto_anon_out_d_ready        (_widget_1_auto_anon_out_d_ready),
    .auto_anon_out_d_valid        (_buffer_1_auto_in_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_opcode  (_buffer_1_auto_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_param   (_buffer_1_auto_in_d_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_size    (_buffer_1_auto_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_source  (_buffer_1_auto_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_sink    (_buffer_1_auto_in_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_denied  (_buffer_1_auto_in_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_data    (_buffer_1_auto_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_corrupt (_buffer_1_auto_in_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_e_ready        (_buffer_1_auto_in_e_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_e_valid        (_widget_1_auto_anon_out_e_valid),
    .auto_anon_out_e_bits_sink    (_widget_1_auto_anon_out_e_bits_sink)
  );
  SaturnShuttleUnit vector_unit (	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .clock                                (clock),
    .reset                                (reset),
    .auto_atl_out_a_ready                 (_buffer_2_auto_in_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_atl_out_a_valid                 (_vector_unit_auto_atl_out_a_valid),
    .auto_atl_out_a_bits_opcode           (_vector_unit_auto_atl_out_a_bits_opcode),
    .auto_atl_out_a_bits_param            (_vector_unit_auto_atl_out_a_bits_param),
    .auto_atl_out_a_bits_size             (_vector_unit_auto_atl_out_a_bits_size),
    .auto_atl_out_a_bits_source           (_vector_unit_auto_atl_out_a_bits_source),
    .auto_atl_out_a_bits_address          (_vector_unit_auto_atl_out_a_bits_address),
    .auto_atl_out_a_bits_mask             (_vector_unit_auto_atl_out_a_bits_mask),
    .auto_atl_out_a_bits_data             (_vector_unit_auto_atl_out_a_bits_data),
    .auto_atl_out_a_bits_corrupt          (_vector_unit_auto_atl_out_a_bits_corrupt),
    .auto_atl_out_d_ready                 (_vector_unit_auto_atl_out_d_ready),
    .auto_atl_out_d_valid                 (_buffer_2_auto_in_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_atl_out_d_bits_opcode           (_buffer_2_auto_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_atl_out_d_bits_param            (_buffer_2_auto_in_d_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_atl_out_d_bits_size             (_buffer_2_auto_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_atl_out_d_bits_source           (_buffer_2_auto_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_atl_out_d_bits_sink             (_buffer_2_auto_in_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_atl_out_d_bits_denied           (_buffer_2_auto_in_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_atl_out_d_bits_data             (_buffer_2_auto_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_atl_out_d_bits_corrupt          (_buffer_2_auto_in_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .io_status_prv                        (_core_io_vector_status_prv),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_ex_valid                          (_core_io_vector_ex_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_ex_uop_inst                       (_core_io_vector_ex_uop_inst),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_ex_uop_pc                         (_core_io_vector_ex_uop_pc),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_ex_uop_rs1_data                   (_core_io_vector_ex_uop_rs1_data),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_ex_uop_rs2_data                   (_core_io_vector_ex_uop_rs2_data),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_ex_vconfig_vl                     (_core_io_vector_ex_vconfig_vl),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_ex_vconfig_vtype_vill             (_core_io_vector_ex_vconfig_vtype_vill),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_ex_vconfig_vtype_reserved         (_core_io_vector_ex_vconfig_vtype_reserved),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_ex_vconfig_vtype_vma              (_core_io_vector_ex_vconfig_vtype_vma),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_ex_vconfig_vtype_vta              (_core_io_vector_ex_vconfig_vtype_vta),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_ex_vconfig_vtype_vsew             (_core_io_vector_ex_vconfig_vtype_vsew),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_ex_vconfig_vtype_vlmul_sign       (_core_io_vector_ex_vconfig_vtype_vlmul_sign),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_ex_vconfig_vtype_vlmul_mag        (_core_io_vector_ex_vconfig_vtype_vlmul_mag),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_ex_vstart                         (_core_io_vector_ex_vstart),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_ex_ready                          (_vector_unit_io_ex_ready),
    .io_ex_fire                           (_core_io_vector_ex_fire),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_mem_kill                          (_core_io_vector_mem_kill),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_mem_tlb_req_ready                 (_core_io_vector_mem_tlb_req_ready),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_mem_tlb_req_valid                 (_vector_unit_io_mem_tlb_req_valid),
    .io_mem_tlb_req_bits_vaddr            (_vector_unit_io_mem_tlb_req_bits_vaddr),
    .io_mem_tlb_req_bits_size             (_vector_unit_io_mem_tlb_req_bits_size),
    .io_mem_tlb_req_bits_cmd              (_vector_unit_io_mem_tlb_req_bits_cmd),
    .io_mem_tlb_req_bits_prv              (_vector_unit_io_mem_tlb_req_bits_prv),
    .io_mem_tlb_resp_miss                 (_core_io_vector_mem_tlb_resp_miss),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_mem_tlb_resp_paddr                (_core_io_vector_mem_tlb_resp_paddr),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_mem_tlb_resp_pf_ld                (_core_io_vector_mem_tlb_resp_pf_ld),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_mem_tlb_resp_pf_st                (_core_io_vector_mem_tlb_resp_pf_st),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_mem_tlb_resp_ae_ld                (_core_io_vector_mem_tlb_resp_ae_ld),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_mem_tlb_resp_ae_st                (_core_io_vector_mem_tlb_resp_ae_st),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_mem_tlb_resp_ma_ld                (_core_io_vector_mem_tlb_resp_ma_ld),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_mem_tlb_resp_ma_st                (_core_io_vector_mem_tlb_resp_ma_st),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_mem_frs1                          (_core_io_vector_mem_frs1),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_wb_store_pending                  (_core_io_vector_wb_store_pending),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_wb_retire_late                    (_vector_unit_io_wb_retire_late),
    .io_wb_pc                             (_vector_unit_io_wb_pc),
    .io_wb_xcpt                           (_vector_unit_io_wb_xcpt),
    .io_wb_cause                          (_vector_unit_io_wb_cause),
    .io_wb_tval                           (_vector_unit_io_wb_tval),
    .io_wb_vxrm                           (_core_io_vector_wb_vxrm),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_wb_frm                            (_core_io_vector_wb_frm),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_wb_scalar_check_ready             (_vector_unit_io_wb_scalar_check_ready),
    .io_wb_scalar_check_bits_addr         (_core_io_vector_wb_scalar_check_bits_addr),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_wb_scalar_check_bits_store        (_core_io_vector_wb_scalar_check_bits_store),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_wb_internal_replay                (_vector_unit_io_wb_internal_replay),
    .io_wb_block_all                      (_vector_unit_io_wb_block_all),
    .io_resp_ready                        (_core_io_vector_resp_ready),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_resp_valid                        (_vector_unit_io_resp_valid),
    .io_resp_bits_fp                      (_vector_unit_io_resp_bits_fp),
    .io_resp_bits_size                    (_vector_unit_io_resp_bits_size),
    .io_resp_bits_rd                      (_vector_unit_io_resp_bits_rd),
    .io_resp_bits_data                    (_vector_unit_io_resp_bits_data),
    .io_set_vstart_valid                  (_vector_unit_io_set_vstart_valid),
    .io_set_vstart_bits                   (_vector_unit_io_set_vstart_bits),
    .io_set_vxsat                         (_vector_unit_io_set_vxsat),
    .io_set_vconfig_valid                 (_vector_unit_io_set_vconfig_valid),
    .io_set_vconfig_bits_vl               (_vector_unit_io_set_vconfig_bits_vl),
    .io_set_vconfig_bits_vtype_vill       (_vector_unit_io_set_vconfig_bits_vtype_vill),
    .io_set_vconfig_bits_vtype_reserved   (_vector_unit_io_set_vconfig_bits_vtype_reserved),
    .io_set_vconfig_bits_vtype_vma        (_vector_unit_io_set_vconfig_bits_vtype_vma),
    .io_set_vconfig_bits_vtype_vta        (_vector_unit_io_set_vconfig_bits_vtype_vta),
    .io_set_vconfig_bits_vtype_vsew       (_vector_unit_io_set_vconfig_bits_vtype_vsew),
    .io_set_vconfig_bits_vtype_vlmul_sign (_vector_unit_io_set_vconfig_bits_vtype_vlmul_sign),
    .io_set_vconfig_bits_vtype_vlmul_mag  (_vector_unit_io_set_vconfig_bits_vtype_vlmul_mag),
    .io_set_fflags_valid                  (_vector_unit_io_set_fflags_valid),
    .io_set_fflags_bits                   (_vector_unit_io_set_fflags_bits),
    .io_trap_check_busy                   (_vector_unit_io_trap_check_busy),
    .io_backend_busy                      (_vector_unit_io_backend_busy)
  );
  TLBuffer_a32d128s5k4z4u_1 buffer_2 (	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .clock                   (clock),
    .reset                   (reset),
    .auto_in_a_ready         (_buffer_2_auto_in_a_ready),
    .auto_in_a_valid         (_vector_unit_auto_atl_out_a_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .auto_in_a_bits_opcode   (_vector_unit_auto_atl_out_a_bits_opcode),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .auto_in_a_bits_param    (_vector_unit_auto_atl_out_a_bits_param),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .auto_in_a_bits_size     (_vector_unit_auto_atl_out_a_bits_size),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .auto_in_a_bits_source   (_vector_unit_auto_atl_out_a_bits_source),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .auto_in_a_bits_address  (_vector_unit_auto_atl_out_a_bits_address),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .auto_in_a_bits_mask     (_vector_unit_auto_atl_out_a_bits_mask),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .auto_in_a_bits_data     (_vector_unit_auto_atl_out_a_bits_data),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .auto_in_a_bits_corrupt  (_vector_unit_auto_atl_out_a_bits_corrupt),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .auto_in_d_ready         (_vector_unit_auto_atl_out_d_ready),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .auto_in_d_valid         (_buffer_2_auto_in_d_valid),
    .auto_in_d_bits_opcode   (_buffer_2_auto_in_d_bits_opcode),
    .auto_in_d_bits_param    (_buffer_2_auto_in_d_bits_param),
    .auto_in_d_bits_size     (_buffer_2_auto_in_d_bits_size),
    .auto_in_d_bits_source   (_buffer_2_auto_in_d_bits_source),
    .auto_in_d_bits_sink     (_buffer_2_auto_in_d_bits_sink),
    .auto_in_d_bits_denied   (_buffer_2_auto_in_d_bits_denied),
    .auto_in_d_bits_data     (_buffer_2_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt  (_buffer_2_auto_in_d_bits_corrupt),
    .auto_out_a_ready        (_tlMasterXbar_auto_anon_in_2_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_a_valid        (_buffer_2_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_buffer_2_auto_out_a_bits_opcode),
    .auto_out_a_bits_param   (_buffer_2_auto_out_a_bits_param),
    .auto_out_a_bits_size    (_buffer_2_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_buffer_2_auto_out_a_bits_source),
    .auto_out_a_bits_address (_buffer_2_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_buffer_2_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_buffer_2_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt (_buffer_2_auto_out_a_bits_corrupt),
    .auto_out_d_ready        (_buffer_2_auto_out_d_ready),
    .auto_out_d_valid        (_tlMasterXbar_auto_anon_in_2_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_opcode  (_tlMasterXbar_auto_anon_in_2_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_param   (_tlMasterXbar_auto_anon_in_2_d_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_size    (_tlMasterXbar_auto_anon_in_2_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_source  (_tlMasterXbar_auto_anon_in_2_d_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_sink    (_tlMasterXbar_auto_anon_in_2_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_denied  (_tlMasterXbar_auto_anon_in_2_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_data    (_tlMasterXbar_auto_anon_in_2_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_corrupt (_tlMasterXbar_auto_anon_in_2_d_bits_corrupt)	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  );
  TLBuffer_a32d128s6k4z4c buffer_3 (	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .clock                   (clock),
    .reset                   (reset),
    .auto_in_a_ready         (_buffer_3_auto_in_a_ready),
    .auto_in_a_valid         (_tlMasterXbar_auto_anon_out_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_in_a_bits_opcode   (_tlMasterXbar_auto_anon_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_in_a_bits_param    (_tlMasterXbar_auto_anon_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_in_a_bits_size     (_tlMasterXbar_auto_anon_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_in_a_bits_source   (_tlMasterXbar_auto_anon_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_in_a_bits_address  (_tlMasterXbar_auto_anon_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_in_a_bits_mask     (_tlMasterXbar_auto_anon_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_in_a_bits_data     (_tlMasterXbar_auto_anon_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_in_a_bits_corrupt  (_tlMasterXbar_auto_anon_out_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_in_b_ready         (_tlMasterXbar_auto_anon_out_b_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_in_b_valid         (_buffer_3_auto_in_b_valid),
    .auto_in_b_bits_opcode   (_buffer_3_auto_in_b_bits_opcode),
    .auto_in_b_bits_param    (_buffer_3_auto_in_b_bits_param),
    .auto_in_b_bits_size     (_buffer_3_auto_in_b_bits_size),
    .auto_in_b_bits_source   (_buffer_3_auto_in_b_bits_source),
    .auto_in_b_bits_address  (_buffer_3_auto_in_b_bits_address),
    .auto_in_b_bits_mask     (_buffer_3_auto_in_b_bits_mask),
    .auto_in_b_bits_data     (_buffer_3_auto_in_b_bits_data),
    .auto_in_b_bits_corrupt  (_buffer_3_auto_in_b_bits_corrupt),
    .auto_in_c_ready         (_buffer_3_auto_in_c_ready),
    .auto_in_c_valid         (_tlMasterXbar_auto_anon_out_c_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_in_c_bits_opcode   (_tlMasterXbar_auto_anon_out_c_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_in_c_bits_param    (_tlMasterXbar_auto_anon_out_c_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_in_c_bits_size     (_tlMasterXbar_auto_anon_out_c_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_in_c_bits_source   (_tlMasterXbar_auto_anon_out_c_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_in_c_bits_address  (_tlMasterXbar_auto_anon_out_c_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_in_c_bits_data     (_tlMasterXbar_auto_anon_out_c_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_in_c_bits_corrupt  (_tlMasterXbar_auto_anon_out_c_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_in_d_ready         (_tlMasterXbar_auto_anon_out_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_in_d_valid         (_buffer_3_auto_in_d_valid),
    .auto_in_d_bits_opcode   (_buffer_3_auto_in_d_bits_opcode),
    .auto_in_d_bits_param    (_buffer_3_auto_in_d_bits_param),
    .auto_in_d_bits_size     (_buffer_3_auto_in_d_bits_size),
    .auto_in_d_bits_source   (_buffer_3_auto_in_d_bits_source),
    .auto_in_d_bits_sink     (_buffer_3_auto_in_d_bits_sink),
    .auto_in_d_bits_denied   (_buffer_3_auto_in_d_bits_denied),
    .auto_in_d_bits_data     (_buffer_3_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt  (_buffer_3_auto_in_d_bits_corrupt),
    .auto_in_e_ready         (_buffer_3_auto_in_e_ready),
    .auto_in_e_valid         (_tlMasterXbar_auto_anon_out_e_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_in_e_bits_sink     (_tlMasterXbar_auto_anon_out_e_bits_sink),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_a_ready        (auto_buffer_out_a_ready),
    .auto_out_a_valid        (auto_buffer_out_a_valid),
    .auto_out_a_bits_opcode  (auto_buffer_out_a_bits_opcode),
    .auto_out_a_bits_param   (auto_buffer_out_a_bits_param),
    .auto_out_a_bits_size    (auto_buffer_out_a_bits_size),
    .auto_out_a_bits_source  (auto_buffer_out_a_bits_source),
    .auto_out_a_bits_address (auto_buffer_out_a_bits_address),
    .auto_out_a_bits_mask    (auto_buffer_out_a_bits_mask),
    .auto_out_a_bits_data    (auto_buffer_out_a_bits_data),
    .auto_out_a_bits_corrupt (auto_buffer_out_a_bits_corrupt),
    .auto_out_b_ready        (auto_buffer_out_b_ready),
    .auto_out_b_valid        (auto_buffer_out_b_valid),
    .auto_out_b_bits_opcode  (auto_buffer_out_b_bits_opcode),
    .auto_out_b_bits_param   (auto_buffer_out_b_bits_param),
    .auto_out_b_bits_size    (auto_buffer_out_b_bits_size),
    .auto_out_b_bits_source  (auto_buffer_out_b_bits_source),
    .auto_out_b_bits_address (auto_buffer_out_b_bits_address),
    .auto_out_b_bits_mask    (auto_buffer_out_b_bits_mask),
    .auto_out_b_bits_data    (auto_buffer_out_b_bits_data),
    .auto_out_b_bits_corrupt (auto_buffer_out_b_bits_corrupt),
    .auto_out_c_ready        (auto_buffer_out_c_ready),
    .auto_out_c_valid        (auto_buffer_out_c_valid),
    .auto_out_c_bits_opcode  (auto_buffer_out_c_bits_opcode),
    .auto_out_c_bits_param   (auto_buffer_out_c_bits_param),
    .auto_out_c_bits_size    (auto_buffer_out_c_bits_size),
    .auto_out_c_bits_source  (auto_buffer_out_c_bits_source),
    .auto_out_c_bits_address (auto_buffer_out_c_bits_address),
    .auto_out_c_bits_data    (auto_buffer_out_c_bits_data),
    .auto_out_c_bits_corrupt (auto_buffer_out_c_bits_corrupt),
    .auto_out_d_ready        (auto_buffer_out_d_ready),
    .auto_out_d_valid        (auto_buffer_out_d_valid),
    .auto_out_d_bits_opcode  (auto_buffer_out_d_bits_opcode),
    .auto_out_d_bits_param   (auto_buffer_out_d_bits_param),
    .auto_out_d_bits_size    (auto_buffer_out_d_bits_size),
    .auto_out_d_bits_source  (auto_buffer_out_d_bits_source),
    .auto_out_d_bits_sink    (auto_buffer_out_d_bits_sink),
    .auto_out_d_bits_denied  (auto_buffer_out_d_bits_denied),
    .auto_out_d_bits_data    (auto_buffer_out_d_bits_data),
    .auto_out_d_bits_corrupt (auto_buffer_out_d_bits_corrupt),
    .auto_out_e_ready        (auto_buffer_out_e_ready),
    .auto_out_e_valid        (auto_buffer_out_e_valid),
    .auto_out_e_bits_sink    (auto_buffer_out_e_bits_sink)
  );
  ShuttleCore core (	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .clock                                         (clock),
    .reset                                         (reset),
    .io_hartid                                     (auto_hartid_in),
    .io_interrupts_debug                           (_intXbar_auto_anon_out_0),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
    .io_interrupts_mtip                            (_intXbar_auto_anon_out_2),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
    .io_interrupts_msip                            (_intXbar_auto_anon_out_1),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
    .io_interrupts_meip                            (_intXbar_auto_anon_out_3),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
    .io_interrupts_seip                            (_intXbar_auto_anon_out_4),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
    .io_imem_redirect_flush                        (_core_io_imem_redirect_flush),
    .io_imem_redirect_val                          (_core_io_imem_redirect_val),
    .io_imem_redirect_pc                           (_core_io_imem_redirect_pc),
    .io_imem_redirect_ras_head                     (_core_io_imem_redirect_ras_head),
    .io_imem_sfence_valid                          (_core_io_imem_sfence_valid),
    .io_imem_sfence_bits_rs1                       (_core_io_imem_sfence_bits_rs1),
    .io_imem_sfence_bits_rs2                       (_core_io_imem_sfence_bits_rs2),
    .io_imem_sfence_bits_addr                      (_core_io_imem_sfence_bits_addr),
    .io_imem_flush_icache                          (_core_io_imem_flush_icache),
    .io_imem_resp_0_ready                          (_core_io_imem_resp_0_ready),
    .io_imem_resp_0_valid                          (_frontend_io_cpu_resp_0_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_0_bits_inst                      (_frontend_io_cpu_resp_0_bits_inst),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_0_bits_raw_inst                  (_frontend_io_cpu_resp_0_bits_raw_inst),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_0_bits_pc                        (_frontend_io_cpu_resp_0_bits_pc),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_0_bits_edge_inst                 (_frontend_io_cpu_resp_0_bits_edge_inst),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_0_bits_rvc                       (_frontend_io_cpu_resp_0_bits_rvc),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_0_bits_btb_resp_valid            (_frontend_io_cpu_resp_0_bits_btb_resp_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_0_bits_btb_resp_bits_entry       (_frontend_io_cpu_resp_0_bits_btb_resp_bits_entry),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_0_bits_btb_resp_bits_bht_history (_frontend_io_cpu_resp_0_bits_btb_resp_bits_bht_history),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_0_bits_sfb_br                    (_frontend_io_cpu_resp_0_bits_sfb_br),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_0_bits_next_pc_valid             (_frontend_io_cpu_resp_0_bits_next_pc_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_0_bits_next_pc_bits              (_frontend_io_cpu_resp_0_bits_next_pc_bits),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_0_bits_ras_head                  (_frontend_io_cpu_resp_0_bits_ras_head),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_0_bits_xcpt                      (_frontend_io_cpu_resp_0_bits_xcpt),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_0_bits_xcpt_cause                (_frontend_io_cpu_resp_0_bits_xcpt_cause),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_0_bits_mem_size                  (_frontend_io_cpu_resp_0_bits_mem_size),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_1_ready                          (_core_io_imem_resp_1_ready),
    .io_imem_resp_1_valid                          (_frontend_io_cpu_resp_1_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_1_bits_inst                      (_frontend_io_cpu_resp_1_bits_inst),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_1_bits_raw_inst                  (_frontend_io_cpu_resp_1_bits_raw_inst),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_1_bits_pc                        (_frontend_io_cpu_resp_1_bits_pc),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_1_bits_edge_inst                 (_frontend_io_cpu_resp_1_bits_edge_inst),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_1_bits_rvc                       (_frontend_io_cpu_resp_1_bits_rvc),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_1_bits_btb_resp_valid            (_frontend_io_cpu_resp_1_bits_btb_resp_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_1_bits_btb_resp_bits_entry       (_frontend_io_cpu_resp_1_bits_btb_resp_bits_entry),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_1_bits_btb_resp_bits_bht_history (_frontend_io_cpu_resp_1_bits_btb_resp_bits_bht_history),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_1_bits_sfb_br                    (_frontend_io_cpu_resp_1_bits_sfb_br),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_1_bits_next_pc_valid             (_frontend_io_cpu_resp_1_bits_next_pc_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_1_bits_next_pc_bits              (_frontend_io_cpu_resp_1_bits_next_pc_bits),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_1_bits_ras_head                  (_frontend_io_cpu_resp_1_bits_ras_head),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_1_bits_xcpt                      (_frontend_io_cpu_resp_1_bits_xcpt),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_1_bits_xcpt_cause                (_frontend_io_cpu_resp_1_bits_xcpt_cause),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_resp_1_bits_mem_size                  (_frontend_io_cpu_resp_1_bits_mem_size),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_imem_btb_update_valid                      (_core_io_imem_btb_update_valid),
    .io_imem_btb_update_bits_prediction_entry      (_core_io_imem_btb_update_bits_prediction_entry),
    .io_imem_btb_update_bits_pc                    (_core_io_imem_btb_update_bits_pc),
    .io_imem_btb_update_bits_target                (_core_io_imem_btb_update_bits_target),
    .io_imem_btb_update_bits_isValid               (_core_io_imem_btb_update_bits_isValid),
    .io_imem_btb_update_bits_br_pc                 (_core_io_imem_btb_update_bits_br_pc),
    .io_imem_btb_update_bits_cfiType               (_core_io_imem_btb_update_bits_cfiType),
    .io_imem_btb_update_bits_mispredict            (_core_io_imem_btb_update_bits_mispredict),
    .io_imem_bht_update_valid                      (_core_io_imem_bht_update_valid),
    .io_imem_bht_update_bits_prediction_history    (_core_io_imem_bht_update_bits_prediction_history),
    .io_imem_bht_update_bits_pc                    (_core_io_imem_bht_update_bits_pc),
    .io_imem_bht_update_bits_branch                (_core_io_imem_bht_update_bits_branch),
    .io_imem_bht_update_bits_taken                 (_core_io_imem_bht_update_bits_taken),
    .io_imem_bht_update_bits_mispredict            (_core_io_imem_bht_update_bits_mispredict),
    .io_imem_ras_update_valid                      (_core_io_imem_ras_update_valid),
    .io_imem_ras_update_bits_head                  (_core_io_imem_ras_update_bits_head),
    .io_imem_ras_update_bits_addr                  (_core_io_imem_ras_update_bits_addr),
    .io_dmem_req_ready                             (_dcacheArb_io_requestor_1_req_ready),	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
    .io_dmem_req_valid                             (_core_io_dmem_req_valid),
    .io_dmem_req_bits_addr                         (_core_io_dmem_req_bits_addr),
    .io_dmem_req_bits_tag                          (_core_io_dmem_req_bits_tag),
    .io_dmem_req_bits_cmd                          (_core_io_dmem_req_bits_cmd),
    .io_dmem_req_bits_size                         (_core_io_dmem_req_bits_size),
    .io_dmem_req_bits_signed                       (_core_io_dmem_req_bits_signed),
    .io_dmem_s1_paddr                              (_core_io_dmem_s1_paddr),
    .io_dmem_s1_kill                               (_core_io_dmem_s1_kill),
    .io_dmem_s1_data_data                          (_core_io_dmem_s1_data_data),
    .io_dmem_s2_nack                               (_dcacheArb_io_requestor_1_s2_nack),	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
    .io_dmem_s2_kill                               (_core_io_dmem_s2_kill),
    .io_dmem_resp_valid                            (_dcacheArb_io_requestor_1_resp_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
    .io_dmem_resp_bits_has_data                    (_dcacheArb_io_requestor_1_resp_bits_has_data),	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
    .io_dmem_resp_bits_tag                         (_dcacheArb_io_requestor_1_resp_bits_tag),	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
    .io_dmem_resp_bits_data                        (_dcacheArb_io_requestor_1_resp_bits_data),	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
    .io_dmem_resp_bits_size                        (_dcacheArb_io_requestor_1_resp_bits_size),	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
    .io_dmem_ordered                               (_dcacheArb_io_requestor_1_ordered),	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
    .io_dmem_store_pending                         (_dcacheArb_io_requestor_1_store_pending),	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
    .io_ptw_ptbr_mode                              (_core_io_ptw_ptbr_mode),
    .io_ptw_ptbr_ppn                               (_core_io_ptw_ptbr_ppn),
    .io_ptw_sfence_valid                           (_core_io_ptw_sfence_valid),
    .io_ptw_sfence_bits_rs1                        (_core_io_ptw_sfence_bits_rs1),
    .io_ptw_sfence_bits_rs2                        (_core_io_ptw_sfence_bits_rs2),
    .io_ptw_sfence_bits_addr                       (_core_io_ptw_sfence_bits_addr),
    .io_ptw_status_debug                           (_core_io_ptw_status_debug),
    .io_ptw_status_prv                             (_core_io_ptw_status_prv),
    .io_ptw_status_mxr                             (_core_io_ptw_status_mxr),
    .io_ptw_status_sum                             (_core_io_ptw_status_sum),
    .io_ptw_tlb_req_ready                          (_ptw_io_requestor_0_req_ready),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_tlb_req_valid                          (_core_io_ptw_tlb_req_valid),
    .io_ptw_tlb_req_bits_bits_addr                 (_core_io_ptw_tlb_req_bits_bits_addr),
    .io_ptw_tlb_resp_valid                         (_ptw_io_requestor_0_resp_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_tlb_resp_bits_ae_ptw                   (_ptw_io_requestor_0_resp_bits_ae_ptw),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_tlb_resp_bits_ae_final                 (_ptw_io_requestor_0_resp_bits_ae_final),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_tlb_resp_bits_pf                       (_ptw_io_requestor_0_resp_bits_pf),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_tlb_resp_bits_gf                       (_ptw_io_requestor_0_resp_bits_gf),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_tlb_resp_bits_hr                       (_ptw_io_requestor_0_resp_bits_hr),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_tlb_resp_bits_hw                       (_ptw_io_requestor_0_resp_bits_hw),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_tlb_resp_bits_hx                       (_ptw_io_requestor_0_resp_bits_hx),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_tlb_resp_bits_pte_ppn                  (_ptw_io_requestor_0_resp_bits_pte_ppn),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_tlb_resp_bits_pte_d                    (_ptw_io_requestor_0_resp_bits_pte_d),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_tlb_resp_bits_pte_a                    (_ptw_io_requestor_0_resp_bits_pte_a),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_tlb_resp_bits_pte_g                    (_ptw_io_requestor_0_resp_bits_pte_g),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_tlb_resp_bits_pte_u                    (_ptw_io_requestor_0_resp_bits_pte_u),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_tlb_resp_bits_pte_x                    (_ptw_io_requestor_0_resp_bits_pte_x),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_tlb_resp_bits_pte_w                    (_ptw_io_requestor_0_resp_bits_pte_w),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_tlb_resp_bits_pte_r                    (_ptw_io_requestor_0_resp_bits_pte_r),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_tlb_resp_bits_pte_v                    (_ptw_io_requestor_0_resp_bits_pte_v),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_tlb_resp_bits_level                    (_ptw_io_requestor_0_resp_bits_level),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_tlb_ptbr_mode                          (_ptw_io_requestor_0_ptbr_mode),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_tlb_status_debug                       (_ptw_io_requestor_0_status_debug),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_tlb_status_mxr                         (_ptw_io_requestor_0_status_mxr),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_ptw_tlb_status_sum                         (_ptw_io_requestor_0_status_sum),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_vector_status_prv                          (_core_io_vector_status_prv),
    .io_vector_ex_valid                            (_core_io_vector_ex_valid),
    .io_vector_ex_uop_inst                         (_core_io_vector_ex_uop_inst),
    .io_vector_ex_uop_pc                           (_core_io_vector_ex_uop_pc),
    .io_vector_ex_uop_rs1_data                     (_core_io_vector_ex_uop_rs1_data),
    .io_vector_ex_uop_rs2_data                     (_core_io_vector_ex_uop_rs2_data),
    .io_vector_ex_vconfig_vl                       (_core_io_vector_ex_vconfig_vl),
    .io_vector_ex_vconfig_vtype_vill               (_core_io_vector_ex_vconfig_vtype_vill),
    .io_vector_ex_vconfig_vtype_reserved           (_core_io_vector_ex_vconfig_vtype_reserved),
    .io_vector_ex_vconfig_vtype_vma                (_core_io_vector_ex_vconfig_vtype_vma),
    .io_vector_ex_vconfig_vtype_vta                (_core_io_vector_ex_vconfig_vtype_vta),
    .io_vector_ex_vconfig_vtype_vsew               (_core_io_vector_ex_vconfig_vtype_vsew),
    .io_vector_ex_vconfig_vtype_vlmul_sign         (_core_io_vector_ex_vconfig_vtype_vlmul_sign),
    .io_vector_ex_vconfig_vtype_vlmul_mag          (_core_io_vector_ex_vconfig_vtype_vlmul_mag),
    .io_vector_ex_vstart                           (_core_io_vector_ex_vstart),
    .io_vector_ex_ready                            (_vector_unit_io_ex_ready),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_ex_fire                             (_core_io_vector_ex_fire),
    .io_vector_mem_kill                            (_core_io_vector_mem_kill),
    .io_vector_mem_tlb_req_ready                   (_core_io_vector_mem_tlb_req_ready),
    .io_vector_mem_tlb_req_valid                   (_vector_unit_io_mem_tlb_req_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_mem_tlb_req_bits_vaddr              (_vector_unit_io_mem_tlb_req_bits_vaddr),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_mem_tlb_req_bits_size               (_vector_unit_io_mem_tlb_req_bits_size),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_mem_tlb_req_bits_cmd                (_vector_unit_io_mem_tlb_req_bits_cmd),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_mem_tlb_req_bits_prv                (_vector_unit_io_mem_tlb_req_bits_prv),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_mem_tlb_resp_miss                   (_core_io_vector_mem_tlb_resp_miss),
    .io_vector_mem_tlb_resp_paddr                  (_core_io_vector_mem_tlb_resp_paddr),
    .io_vector_mem_tlb_resp_pf_ld                  (_core_io_vector_mem_tlb_resp_pf_ld),
    .io_vector_mem_tlb_resp_pf_st                  (_core_io_vector_mem_tlb_resp_pf_st),
    .io_vector_mem_tlb_resp_ae_ld                  (_core_io_vector_mem_tlb_resp_ae_ld),
    .io_vector_mem_tlb_resp_ae_st                  (_core_io_vector_mem_tlb_resp_ae_st),
    .io_vector_mem_tlb_resp_ma_ld                  (_core_io_vector_mem_tlb_resp_ma_ld),
    .io_vector_mem_tlb_resp_ma_st                  (_core_io_vector_mem_tlb_resp_ma_st),
    .io_vector_mem_frs1                            (_core_io_vector_mem_frs1),
    .io_vector_wb_store_pending                    (_core_io_vector_wb_store_pending),
    .io_vector_wb_retire_late                      (_vector_unit_io_wb_retire_late),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_wb_pc                               (_vector_unit_io_wb_pc),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_wb_xcpt                             (_vector_unit_io_wb_xcpt),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_wb_cause                            (_vector_unit_io_wb_cause),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_wb_tval                             (_vector_unit_io_wb_tval),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_wb_vxrm                             (_core_io_vector_wb_vxrm),
    .io_vector_wb_frm                              (_core_io_vector_wb_frm),
    .io_vector_wb_scalar_check_ready               (_vector_unit_io_wb_scalar_check_ready),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_wb_scalar_check_bits_addr           (_core_io_vector_wb_scalar_check_bits_addr),
    .io_vector_wb_scalar_check_bits_store          (_core_io_vector_wb_scalar_check_bits_store),
    .io_vector_wb_internal_replay                  (_vector_unit_io_wb_internal_replay),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_wb_block_all                        (_vector_unit_io_wb_block_all),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_resp_ready                          (_core_io_vector_resp_ready),
    .io_vector_resp_valid                          (_vector_unit_io_resp_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_resp_bits_fp                        (_vector_unit_io_resp_bits_fp),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_resp_bits_size                      (_vector_unit_io_resp_bits_size),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_resp_bits_rd                        (_vector_unit_io_resp_bits_rd),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_resp_bits_data                      (_vector_unit_io_resp_bits_data),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_set_vstart_valid                    (_vector_unit_io_set_vstart_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_set_vstart_bits                     (_vector_unit_io_set_vstart_bits),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_set_vxsat                           (_vector_unit_io_set_vxsat),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_set_vconfig_valid                   (_vector_unit_io_set_vconfig_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_set_vconfig_bits_vl                 (_vector_unit_io_set_vconfig_bits_vl),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_set_vconfig_bits_vtype_vill         (_vector_unit_io_set_vconfig_bits_vtype_vill),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_set_vconfig_bits_vtype_reserved     (_vector_unit_io_set_vconfig_bits_vtype_reserved),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_set_vconfig_bits_vtype_vma          (_vector_unit_io_set_vconfig_bits_vtype_vma),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_set_vconfig_bits_vtype_vta          (_vector_unit_io_set_vconfig_bits_vtype_vta),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_set_vconfig_bits_vtype_vsew         (_vector_unit_io_set_vconfig_bits_vtype_vsew),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_set_vconfig_bits_vtype_vlmul_sign   (_vector_unit_io_set_vconfig_bits_vtype_vlmul_sign),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_set_vconfig_bits_vtype_vlmul_mag    (_vector_unit_io_set_vconfig_bits_vtype_vlmul_mag),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_set_fflags_valid                    (_vector_unit_io_set_fflags_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_set_fflags_bits                     (_vector_unit_io_set_fflags_bits),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_trap_check_busy                     (_vector_unit_io_trap_check_busy),	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
    .io_vector_backend_busy                        (_vector_unit_io_backend_busy)	// @[generators/shuttle/src/main/scala/common/Tile.scala:174:66]
  );
  PTW ptw (	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .clock                                 (clock),
    .reset                                 (reset),
    .io_requestor_0_req_ready              (_ptw_io_requestor_0_req_ready),
    .io_requestor_0_req_valid              (_core_io_ptw_tlb_req_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_requestor_0_req_bits_bits_addr     (_core_io_ptw_tlb_req_bits_bits_addr),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_requestor_0_resp_valid             (_ptw_io_requestor_0_resp_valid),
    .io_requestor_0_resp_bits_ae_ptw       (_ptw_io_requestor_0_resp_bits_ae_ptw),
    .io_requestor_0_resp_bits_ae_final     (_ptw_io_requestor_0_resp_bits_ae_final),
    .io_requestor_0_resp_bits_pf           (_ptw_io_requestor_0_resp_bits_pf),
    .io_requestor_0_resp_bits_gf           (_ptw_io_requestor_0_resp_bits_gf),
    .io_requestor_0_resp_bits_hr           (_ptw_io_requestor_0_resp_bits_hr),
    .io_requestor_0_resp_bits_hw           (_ptw_io_requestor_0_resp_bits_hw),
    .io_requestor_0_resp_bits_hx           (_ptw_io_requestor_0_resp_bits_hx),
    .io_requestor_0_resp_bits_pte_ppn      (_ptw_io_requestor_0_resp_bits_pte_ppn),
    .io_requestor_0_resp_bits_pte_d        (_ptw_io_requestor_0_resp_bits_pte_d),
    .io_requestor_0_resp_bits_pte_a        (_ptw_io_requestor_0_resp_bits_pte_a),
    .io_requestor_0_resp_bits_pte_g        (_ptw_io_requestor_0_resp_bits_pte_g),
    .io_requestor_0_resp_bits_pte_u        (_ptw_io_requestor_0_resp_bits_pte_u),
    .io_requestor_0_resp_bits_pte_x        (_ptw_io_requestor_0_resp_bits_pte_x),
    .io_requestor_0_resp_bits_pte_w        (_ptw_io_requestor_0_resp_bits_pte_w),
    .io_requestor_0_resp_bits_pte_r        (_ptw_io_requestor_0_resp_bits_pte_r),
    .io_requestor_0_resp_bits_pte_v        (_ptw_io_requestor_0_resp_bits_pte_v),
    .io_requestor_0_resp_bits_level        (_ptw_io_requestor_0_resp_bits_level),
    .io_requestor_0_ptbr_mode              (_ptw_io_requestor_0_ptbr_mode),
    .io_requestor_0_status_debug           (_ptw_io_requestor_0_status_debug),
    .io_requestor_0_status_mxr             (_ptw_io_requestor_0_status_mxr),
    .io_requestor_0_status_sum             (_ptw_io_requestor_0_status_sum),
    .io_requestor_1_req_ready              (_ptw_io_requestor_1_req_ready),
    .io_requestor_1_req_valid              (_frontend_io_ptw_req_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_requestor_1_req_bits_bits_addr     (_frontend_io_ptw_req_bits_bits_addr),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_requestor_1_req_bits_bits_need_gpa (_frontend_io_ptw_req_bits_bits_need_gpa),	// @[generators/shuttle/src/main/scala/common/Tile.scala:156:28]
    .io_requestor_1_resp_valid             (_ptw_io_requestor_1_resp_valid),
    .io_requestor_1_resp_bits_ae_ptw       (_ptw_io_requestor_1_resp_bits_ae_ptw),
    .io_requestor_1_resp_bits_ae_final     (_ptw_io_requestor_1_resp_bits_ae_final),
    .io_requestor_1_resp_bits_pf           (_ptw_io_requestor_1_resp_bits_pf),
    .io_requestor_1_resp_bits_gf           (_ptw_io_requestor_1_resp_bits_gf),
    .io_requestor_1_resp_bits_hr           (_ptw_io_requestor_1_resp_bits_hr),
    .io_requestor_1_resp_bits_hw           (_ptw_io_requestor_1_resp_bits_hw),
    .io_requestor_1_resp_bits_hx           (_ptw_io_requestor_1_resp_bits_hx),
    .io_requestor_1_resp_bits_pte_ppn      (_ptw_io_requestor_1_resp_bits_pte_ppn),
    .io_requestor_1_resp_bits_pte_d        (_ptw_io_requestor_1_resp_bits_pte_d),
    .io_requestor_1_resp_bits_pte_a        (_ptw_io_requestor_1_resp_bits_pte_a),
    .io_requestor_1_resp_bits_pte_g        (_ptw_io_requestor_1_resp_bits_pte_g),
    .io_requestor_1_resp_bits_pte_u        (_ptw_io_requestor_1_resp_bits_pte_u),
    .io_requestor_1_resp_bits_pte_x        (_ptw_io_requestor_1_resp_bits_pte_x),
    .io_requestor_1_resp_bits_pte_w        (_ptw_io_requestor_1_resp_bits_pte_w),
    .io_requestor_1_resp_bits_pte_r        (_ptw_io_requestor_1_resp_bits_pte_r),
    .io_requestor_1_resp_bits_pte_v        (_ptw_io_requestor_1_resp_bits_pte_v),
    .io_requestor_1_resp_bits_level        (_ptw_io_requestor_1_resp_bits_level),
    .io_requestor_1_resp_bits_homogeneous  (_ptw_io_requestor_1_resp_bits_homogeneous),
    .io_requestor_1_ptbr_mode              (_ptw_io_requestor_1_ptbr_mode),
    .io_requestor_1_status_debug           (_ptw_io_requestor_1_status_debug),
    .io_requestor_1_status_prv             (_ptw_io_requestor_1_status_prv),
    .io_mem_req_ready                      (_dcacheArb_io_requestor_0_req_ready),	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
    .io_mem_req_valid                      (_ptw_io_mem_req_valid),
    .io_mem_req_bits_addr                  (_ptw_io_mem_req_bits_addr),
    .io_mem_s1_kill                        (_ptw_io_mem_s1_kill),
    .io_mem_s2_nack                        (_dcacheArb_io_requestor_0_s2_nack),	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
    .io_mem_resp_valid                     (_dcacheArb_io_requestor_0_resp_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
    .io_mem_resp_bits_data                 (_dcacheArb_io_requestor_0_resp_bits_data),	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
    .io_mem_s2_xcpt_ae_ld                  (~(ptw_s2_addr_pipe_pipe_b[39:12] == 28'h0 | {ptw_s2_addr_pipe_pipe_b[39:13], ~(ptw_s2_addr_pipe_pipe_b[12])} == 28'h0 | {ptw_s2_addr_pipe_pipe_b[39:14], ~(ptw_s2_addr_pipe_pipe_b[13:12])} == 28'h0 | {ptw_s2_addr_pipe_pipe_b[39:17], ~(ptw_s2_addr_pipe_pipe_b[16])} == 24'h0 | {ptw_s2_addr_pipe_pipe_b[39:21], ptw_s2_addr_pipe_pipe_b[20:12] ^ 9'h100} == 28'h0 | {ptw_s2_addr_pipe_pipe_b[39:21], ptw_s2_addr_pipe_pipe_b[20:12] ^ 9'h110} == 28'h0 | {ptw_s2_addr_pipe_pipe_b[39:26], ptw_s2_addr_pipe_pipe_b[25:16] ^ 10'h200} == 24'h0 | {ptw_s2_addr_pipe_pipe_b[39:26], ptw_s2_addr_pipe_pipe_b[25:12] ^ 14'h2010} == 28'h0 | {ptw_s2_addr_pipe_pipe_b[39:28], ptw_s2_addr_pipe_pipe_b[27:16] ^ 12'h800} == 24'h0 | {ptw_s2_addr_pipe_pipe_b[39:28], ~(ptw_s2_addr_pipe_pipe_b[27:26])} == 14'h0 | {ptw_s2_addr_pipe_pipe_b[39:29], ptw_s2_addr_pipe_pipe_b[28:12] ^ 17'h10020} == 28'h0 | {ptw_s2_addr_pipe_pipe_b[39:32], ptw_s2_addr_pipe_pipe_b[31:28] ^ 4'h8} == 12'h0)),	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, generators/shuttle/src/main/scala/common/Tile.scala:315:67, :317:33, src/main/scala/chisel3/util/Valid.scala:142:26]
    .io_dpath_ptbr_mode                    (_core_io_ptw_ptbr_mode),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_dpath_ptbr_ppn                     (_core_io_ptw_ptbr_ppn),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_dpath_sfence_valid                 (_core_io_ptw_sfence_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_dpath_sfence_bits_rs1              (_core_io_ptw_sfence_bits_rs1),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_dpath_sfence_bits_rs2              (_core_io_ptw_sfence_bits_rs2),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_dpath_sfence_bits_addr             (_core_io_ptw_sfence_bits_addr),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_dpath_status_debug                 (_core_io_ptw_status_debug),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_dpath_status_prv                   (_core_io_ptw_status_prv),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_dpath_status_mxr                   (_core_io_ptw_status_mxr),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_dpath_status_sum                   (_core_io_ptw_status_sum)	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
  );
  ShuttleDCacheArbiter dcacheArb (	// @[generators/shuttle/src/main/scala/common/Tile.scala:393:25]
    .clock                             (clock),
    .io_requestor_0_req_ready          (_dcacheArb_io_requestor_0_req_ready),
    .io_requestor_0_req_valid          (_ptw_io_mem_req_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_requestor_0_req_bits_addr      (_ptw_io_mem_req_bits_addr),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_requestor_0_s1_paddr           (dcachePorts_0_s1_paddr_r[31:0]),	// @[generators/shuttle/src/main/scala/common/Tile.scala:291:{29,41}]
    .io_requestor_0_s1_kill            (_ptw_io_mem_s1_kill),	// @[generators/shuttle/src/main/scala/common/Tile.scala:278:19]
    .io_requestor_0_s2_nack            (_dcacheArb_io_requestor_0_s2_nack),
    .io_requestor_0_resp_valid         (_dcacheArb_io_requestor_0_resp_valid),
    .io_requestor_0_resp_bits_data     (_dcacheArb_io_requestor_0_resp_bits_data),
    .io_requestor_1_req_ready          (_dcacheArb_io_requestor_1_req_ready),
    .io_requestor_1_req_valid          (_core_io_dmem_req_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_requestor_1_req_bits_addr      (_core_io_dmem_req_bits_addr),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_requestor_1_req_bits_tag       (_core_io_dmem_req_bits_tag),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_requestor_1_req_bits_cmd       (_core_io_dmem_req_bits_cmd),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_requestor_1_req_bits_size      (_core_io_dmem_req_bits_size),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_requestor_1_req_bits_signed    (_core_io_dmem_req_bits_signed),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_requestor_1_s1_paddr           (_core_io_dmem_s1_paddr),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_requestor_1_s1_kill            (_core_io_dmem_s1_kill),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_requestor_1_s1_data_data       (_core_io_dmem_s1_data_data),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_requestor_1_s2_nack            (_dcacheArb_io_requestor_1_s2_nack),
    .io_requestor_1_s2_kill            (_core_io_dmem_s2_kill),	// @[generators/shuttle/src/main/scala/common/Tile.scala:263:20]
    .io_requestor_1_resp_valid         (_dcacheArb_io_requestor_1_resp_valid),
    .io_requestor_1_resp_bits_has_data (_dcacheArb_io_requestor_1_resp_bits_has_data),
    .io_requestor_1_resp_bits_tag      (_dcacheArb_io_requestor_1_resp_bits_tag),
    .io_requestor_1_resp_bits_data     (_dcacheArb_io_requestor_1_resp_bits_data),
    .io_requestor_1_resp_bits_size     (_dcacheArb_io_requestor_1_resp_bits_size),
    .io_requestor_1_ordered            (_dcacheArb_io_requestor_1_ordered),
    .io_requestor_1_store_pending      (_dcacheArb_io_requestor_1_store_pending),
    .io_mem_req_ready                  (_dcache_io_req_ready),	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .io_mem_req_valid                  (_dcacheArb_io_mem_req_valid),
    .io_mem_req_bits_addr              (_dcacheArb_io_mem_req_bits_addr),
    .io_mem_req_bits_tag               (_dcacheArb_io_mem_req_bits_tag),
    .io_mem_req_bits_cmd               (_dcacheArb_io_mem_req_bits_cmd),
    .io_mem_req_bits_size              (_dcacheArb_io_mem_req_bits_size),
    .io_mem_req_bits_signed            (_dcacheArb_io_mem_req_bits_signed),
    .io_mem_s1_paddr                   (_dcacheArb_io_mem_s1_paddr),
    .io_mem_s1_kill                    (_dcacheArb_io_mem_s1_kill),
    .io_mem_s1_data_data               (_dcacheArb_io_mem_s1_data_data),
    .io_mem_s2_nack                    (_dcache_io_s2_nack),	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .io_mem_s2_kill                    (_dcacheArb_io_mem_s2_kill),
    .io_mem_resp_valid                 (_dcache_io_resp_valid),	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .io_mem_resp_bits_has_data         (_dcache_io_resp_bits_has_data),	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .io_mem_resp_bits_tag              (_dcache_io_resp_bits_tag),	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .io_mem_resp_bits_data             (_dcache_io_resp_bits_data),	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .io_mem_resp_bits_size             (_dcache_io_resp_bits_size),	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .io_mem_ordered                    (_dcache_io_ordered),	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
    .io_mem_store_pending              (_dcache_io_store_pending)	// @[generators/shuttle/src/main/scala/common/Tile.scala:166:26]
  );
endmodule

