<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml mis603_soc_top.twx mis603_soc_top.ncd -o
mis603_soc_top.twr mis603_soc_top.pcf -ucf mis603_soc_top.ucf

</twCmdLine><twDesign>mis603_soc_top.ncd</twDesign><twDesignPath>mis603_soc_top.ncd</twDesignPath><twPCF>mis603_soc_top.pcf</twPCF><twPcfPath>mis603_soc_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="TIG ;" ScopeName="">PATH &quot;TS_TIG_microblaze_0_Reset_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X8Y24.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="7"><twUnconstPath anchorID="8" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.896</twTotDel><twSrc BELType="FF">mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twSrc><twDest BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>2.516</twDel><twSUTime>0.221</twSUTime><twTotPathDel>2.737</twTotPathDel><twClkSkew dest = "0.308" src = "0.365">0.057</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twSrc><twDest BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mis603_soc_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X0Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en</twComp><twBEL>mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>mis603_soc_i/proc_sys_reset_0_MB_Reset</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res33</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.697</twLogDel><twRouteDel>2.040</twRouteDel><twTotDel>2.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X8Y24.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.868</twTotDel><twSrc BELType="FF">mis603_soc_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twSrc><twDest BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>2.612</twDel><twSUTime>0.221</twSUTime><twTotPathDel>2.833</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mis603_soc_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twSrc><twDest BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising">mis603_soc_i/microblaze_0_debug_Dbg_Update</twSrcClk><twPathDel><twSite>SLICE_X15Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mis603_soc_i/microblaze_0_debug_Debug_Rst</twComp><twBEL>mis603_soc_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.182</twDelInfo><twComp>mis603_soc_i/microblaze_0_debug_Debug_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res33</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.651</twLogDel><twRouteDel>2.182</twRouteDel><twTotDel>2.833</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">mis603_soc_i/clk_100_0000MHz</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X8Y24.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twUnconstPath anchorID="12" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.033</twTotDel><twSrc BELType="FF">mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twSrc><twDest BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>1.680</twDel><twSUTime>0.221</twSUTime><twTotPathDel>1.901</twTotPathDel><twClkSkew dest = "0.308" src = "0.338">0.030</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twSrc><twDest BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mis603_soc_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X8Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mis603_soc_i/microblaze_0_dlmb_LMB_Rst</twComp><twBEL>mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>mis603_soc_i/microblaze_0_dlmb_LMB_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res33</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.697</twLogDel><twRouteDel>1.204</twRouteDel><twTotDel>1.901</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TIG_microblaze_0_Reset_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X8Y24.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twUnconstPath anchorID="14" twDataPathType="twDataPathMinDelay" ><twTotDel>0.946</twTotDel><twSrc BELType="FF">mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twSrc><twDest BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>0.816</twDel><twSUTime>-0.121</twSUTime><twTotPathDel>0.937</twTotPathDel><twClkSkew dest = "0.089" src = "0.098">0.009</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twSrc><twDest BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X8Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>mis603_soc_i/microblaze_0_dlmb_LMB_Rst</twComp><twBEL>mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>mis603_soc_i/microblaze_0_dlmb_LMB_Rst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y24.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res33</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.616</twRouteDel><twTotDel>0.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X8Y24.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMinDelay" ><twTotDel>1.446</twTotDel><twSrc BELType="FF">mis603_soc_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twSrc><twDest BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>1.360</twDel><twSUTime>-0.121</twSUTime><twTotPathDel>1.481</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mis603_soc_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twSrc><twDest BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising">mis603_soc_i/microblaze_0_debug_Dbg_Update</twSrcClk><twPathDel><twSite>SLICE_X15Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>mis603_soc_i/microblaze_0_debug_Debug_Rst</twComp><twBEL>mis603_soc_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>mis603_soc_i/microblaze_0_debug_Debug_Rst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y24.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res33</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.319</twLogDel><twRouteDel>1.162</twRouteDel><twTotDel>1.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">mis603_soc_i/clk_100_0000MHz</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X8Y24.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMinDelay" ><twTotDel>1.491</twTotDel><twSrc BELType="FF">mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twSrc><twDest BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>1.334</twDel><twSUTime>-0.121</twSUTime><twTotPathDel>1.455</twTotPathDel><twClkSkew dest = "0.089" src = "0.125">0.036</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twSrc><twDest BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X0Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en</twComp><twBEL>mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>mis603_soc_i/proc_sys_reset_0_MB_Reset</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y24.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res33</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>1.134</twRouteDel><twTotDel>1.455</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="TIG ;" ScopeName="">PATH &quot;TS_axi4lite_0_reset_resync_path&quot; TIG;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X0Y45.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="20"><twUnconstPath anchorID="21" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.284</twTotDel><twSrc BELType="PAD">CLK</twSrc><twDest BELType="FF">mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twTotPathDel>6.284</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLK</twSrc><twDest BELType='FF'>mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P8.PAD</twSrcSite><twPathDel><twSite>P8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>CLK</twComp><twBEL>CLK</twBEL><twBEL>CLK_IBUF</twBEL><twBEL>ProtoComp315.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X1Y6.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>CLK_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO2_X1Y6.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>mis603_soc_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST</twComp><twBEL>mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y45.CLK</twSite><twDelType>net</twDelType><twFanCnt>536</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>mis603_soc_i/clk_100_0000MHz</twComp></twPathDel><twLogDel>3.170</twLogDel><twRouteDel>3.114</twRouteDel><twTotDel>6.284</twTotDel><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X0Y45.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="22"><twUnconstPath anchorID="23" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.284</twTotDel><twSrc BELType="PAD">CLK</twSrc><twDest BELType="FF">mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twTotPathDel>6.284</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLK</twSrc><twDest BELType='FF'>mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P8.PAD</twSrcSite><twPathDel><twSite>P8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>CLK</twComp><twBEL>CLK</twBEL><twBEL>CLK_IBUF</twBEL><twBEL>ProtoComp315.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X1Y6.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>CLK_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO2_X1Y6.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>mis603_soc_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST</twComp><twBEL>mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y45.CLK</twSite><twDelType>net</twDelType><twFanCnt>536</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>mis603_soc_i/clk_100_0000MHz</twComp></twPathDel><twLogDel>3.170</twLogDel><twRouteDel>3.114</twRouteDel><twTotDel>6.284</twTotDel><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X0Y45.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twUnconstPath anchorID="25" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.284</twTotDel><twSrc BELType="PAD">CLK</twSrc><twDest BELType="FF">mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twTotPathDel>6.284</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLK</twSrc><twDest BELType='FF'>mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>P8.PAD</twSrcSite><twPathDel><twSite>P8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>CLK</twComp><twBEL>CLK</twBEL><twBEL>CLK_IBUF</twBEL><twBEL>ProtoComp315.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X1Y6.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>CLK_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO2_X1Y6.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>mis603_soc_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST</twComp><twBEL>mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y45.CLK</twSite><twDelType>net</twDelType><twFanCnt>536</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>mis603_soc_i/clk_100_0000MHz</twComp></twPathDel><twLogDel>3.170</twLogDel><twRouteDel>3.114</twRouteDel><twTotDel>6.284</twTotDel><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_axi4lite_0_reset_resync_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X0Y45.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMinDelay" ><twTotDel>0.564</twTotDel><twSrc BELType="FF">mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.516</twDel><twSUTime>-0.048</twSUTime><twTotPathDel>0.564</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X0Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y45.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y45.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.316</twRouteDel><twTotDel>0.564</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X0Y45.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMinDelay" ><twTotDel>0.697</twTotDel><twSrc BELType="FF">mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.649</twDel><twSUTime>-0.048</twSUTime><twTotPathDel>0.697</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X0Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y45.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y45.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.449</twRouteDel><twTotDel>0.697</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X0Y45.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twUnconstPath anchorID="31" twDataPathType="twDataPathMinDelay" ><twTotDel>0.988</twTotDel><twSrc BELType="FF">mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0</twSrc><twDest BELType="FF">mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twDel>0.878</twDel><twSUTime>-0.117</twSUTime><twTotPathDel>0.995</twTotPathDel><twClkSkew dest = "0.125" src = "0.118">-0.007</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X1Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>mis603_soc_i/proc_sys_reset_0_Interconnect_aresetn</twComp><twBEL>mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>mis603_soc_i/proc_sys_reset_0_Interconnect_aresetn</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>mis603_soc_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>mis603_soc_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y45.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.538</twRouteDel><twTotDel>0.995</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="32" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="TIG ;" ScopeName="">PATH &quot;TS_TIG_microblaze_0_dlmb_POR_FF_I_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X8Y16.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twUnconstPath anchorID="34" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.722</twTotDel><twSrc BELType="FF">mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twDest><twDel>1.198</twDel><twSUTime>0.391</twSUTime><twTotPathDel>1.589</twTotPathDel><twClkSkew dest = "0.321" src = "0.352">0.031</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mis603_soc_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X6Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mis603_soc_i/proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>mis603_soc_i/proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y16.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>mis603_soc_i/microblaze_0_dlmb_LMB_Rst</twComp><twBEL>mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twBEL></twPathDel><twLogDel>0.916</twLogDel><twRouteDel>0.673</twRouteDel><twTotDel>1.589</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TIG_microblaze_0_dlmb_POR_FF_I_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X8Y16.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twUnconstPath anchorID="36" twDataPathType="twDataPathMinDelay" ><twTotDel>0.610</twTotDel><twSrc BELType="FF">mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twDest><twDel>0.570</twDel><twSUTime>-0.030</twSUTime><twTotPathDel>0.600</twTotPathDel><twClkSkew dest = "0.102" src = "0.112">0.010</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X6Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>mis603_soc_i/proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>mis603_soc_i/proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y16.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>mis603_soc_i/microblaze_0_dlmb_LMB_Rst</twComp><twBEL>mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twBEL></twPathDel><twLogDel>0.264</twLogDel><twRouteDel>0.336</twRouteDel><twTotDel>0.600</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="37" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="TIG ;" ScopeName="">PATH &quot;TS_TIG_microblaze_0_ilmb_POR_FF_I_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mis603_soc_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X24Y15.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twUnconstPath anchorID="39" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.636</twTotDel><twSrc BELType="FF">mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">mis603_soc_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twDest><twDel>2.096</twDel><twSUTime>0.391</twSUTime><twTotPathDel>2.487</twTotPathDel><twClkSkew dest = "0.432" src = "0.479">0.047</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>mis603_soc_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mis603_soc_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X6Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mis603_soc_i/proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>mis603_soc_i/proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y15.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>mis603_soc_i/microblaze_0_ilmb_LMB_Rst</twComp><twBEL>mis603_soc_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twBEL></twPathDel><twLogDel>0.916</twLogDel><twRouteDel>1.571</twRouteDel><twTotDel>2.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TIG_microblaze_0_ilmb_POR_FF_I_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mis603_soc_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X24Y15.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twUnconstPath anchorID="41" twDataPathType="twDataPathMinDelay" ><twTotDel>1.161</twTotDel><twSrc BELType="FF">mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">mis603_soc_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twDest><twDel>1.114</twDel><twSUTime>-0.030</twSUTime><twTotPathDel>1.144</twTotPathDel><twClkSkew dest = "0.132" src = "0.149">0.017</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>mis603_soc_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X6Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>mis603_soc_i/proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>mis603_soc_i/proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y15.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>mis603_soc_i/microblaze_0_ilmb_LMB_Rst</twComp><twBEL>mis603_soc_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twBEL></twPathDel><twLogDel>0.264</twLogDel><twRouteDel>0.880</twRouteDel><twTotDel>1.144</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="42" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="43"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="44" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="8.948" period="10.000" constraintValue="10.000" deviceLimit="1.052" freqLimit="950.570" physResource="mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0" logResource="mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="mis603_soc_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0"/><twPinLimit anchorID="45" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" logResource="mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="46" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" logResource="mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="47" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_mis603_soc_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0_0 =         PERIOD TIMEGRP         &quot;mis603_soc_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0_0&quot;         TS_sys_clk_pin * 2 HIGH 50%;</twConstName><twItemCnt>193469</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6970</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.734</twMinPer></twConstHead><twPathRptBanner iPaths="243" iCriticalPaths="0" sType="EndPoint">Paths for end point mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7 (SLICE_X17Y34.C3), 243 paths
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.266</twSlack><twSrc BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twSrc><twDest BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7</twDest><twTotPathDel>8.573</twTotPathDel><twClkSkew dest = "0.506" src = "0.565">0.059</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twSrc><twDest BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X6Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mis603_soc_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X6Y20.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;31&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y19.D2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.554</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mis603_soc_i/axi4lite_0_S_ARADDR&lt;3&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mis603_soc_i/axi4lite_0_S_ARADDR&lt;8&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mis603_soc_i/axi4lite_0_S_ARADDR&lt;16&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mis603_soc_i/axi4lite_0_S_ARADDR&lt;20&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y25.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>mis603_soc_i/axi4lite_0_S_ARADDR&lt;24&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.556</twDelInfo><twComp>mis603_soc_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result&lt;7&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd30</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y34.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2&lt;7&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op260</twBEL><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7</twBEL></twPathDel><twLogDel>2.230</twLogDel><twRouteDel>6.343</twRouteDel><twTotDel>8.573</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.338</twSlack><twSrc BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_17</twSrc><twDest BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7</twDest><twTotPathDel>8.522</twTotPathDel><twClkSkew dest = "0.506" src = "0.544">0.038</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_17</twSrc><twDest BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mis603_soc_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X12Y14.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;17&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y23.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.765</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y23.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>mis603_soc_i/axi4lite_0_S_ARADDR&lt;16&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mis603_soc_i/axi4lite_0_S_ARADDR&lt;20&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y25.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>mis603_soc_i/axi4lite_0_S_ARADDR&lt;24&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.556</twDelInfo><twComp>mis603_soc_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result&lt;7&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd30</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y34.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2&lt;7&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op260</twBEL><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7</twBEL></twPathDel><twLogDel>1.980</twLogDel><twRouteDel>6.542</twRouteDel><twTotDel>8.522</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.496</twSlack><twSrc BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28</twSrc><twDest BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7</twDest><twTotPathDel>8.368</twTotPathDel><twClkSkew dest = "0.506" src = "0.540">0.034</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28</twSrc><twDest BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X10Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mis603_soc_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X10Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;28&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y20.C2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.429</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y20.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>mis603_soc_i/axi4lite_0_S_ARADDR&lt;3&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mis603_soc_i/axi4lite_0_S_ARADDR&lt;8&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mis603_soc_i/axi4lite_0_S_ARADDR&lt;16&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mis603_soc_i/axi4lite_0_S_ARADDR&lt;20&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y25.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>mis603_soc_i/axi4lite_0_S_ARADDR&lt;24&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.556</twDelInfo><twComp>mis603_soc_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result&lt;7&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd30</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y34.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2&lt;7&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op260</twBEL><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7</twBEL></twPathDel><twLogDel>2.153</twLogDel><twRouteDel>6.215</twRouteDel><twTotDel>8.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="243" iCriticalPaths="0" sType="EndPoint">Paths for end point mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7 (SLICE_X17Y33.D2), 243 paths
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.313</twSlack><twSrc BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twSrc><twDest BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7</twDest><twTotPathDel>8.527</twTotPathDel><twClkSkew dest = "0.507" src = "0.565">0.058</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twSrc><twDest BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X6Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mis603_soc_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X6Y20.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;31&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y19.D2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.554</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mis603_soc_i/axi4lite_0_S_ARADDR&lt;3&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mis603_soc_i/axi4lite_0_S_ARADDR&lt;8&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mis603_soc_i/axi4lite_0_S_ARADDR&lt;16&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mis603_soc_i/axi4lite_0_S_ARADDR&lt;20&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y25.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>mis603_soc_i/axi4lite_0_S_ARADDR&lt;24&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.556</twDelInfo><twComp>mis603_soc_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result&lt;7&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd30</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.090</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op3&lt;7&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op3301</twBEL><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7</twBEL></twPathDel><twLogDel>2.230</twLogDel><twRouteDel>6.297</twRouteDel><twTotDel>8.527</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.385</twSlack><twSrc BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_17</twSrc><twDest BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7</twDest><twTotPathDel>8.476</twTotPathDel><twClkSkew dest = "0.507" src = "0.544">0.037</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_17</twSrc><twDest BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mis603_soc_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X12Y14.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;17&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y23.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.765</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y23.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>mis603_soc_i/axi4lite_0_S_ARADDR&lt;16&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mis603_soc_i/axi4lite_0_S_ARADDR&lt;20&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y25.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>mis603_soc_i/axi4lite_0_S_ARADDR&lt;24&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.556</twDelInfo><twComp>mis603_soc_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result&lt;7&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd30</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.090</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op3&lt;7&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op3301</twBEL><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7</twBEL></twPathDel><twLogDel>1.980</twLogDel><twRouteDel>6.496</twRouteDel><twTotDel>8.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.543</twSlack><twSrc BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28</twSrc><twDest BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7</twDest><twTotPathDel>8.322</twTotPathDel><twClkSkew dest = "0.507" src = "0.540">0.033</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28</twSrc><twDest BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X10Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mis603_soc_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X10Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;28&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y20.C2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.429</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y20.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>mis603_soc_i/axi4lite_0_S_ARADDR&lt;3&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mis603_soc_i/axi4lite_0_S_ARADDR&lt;8&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mis603_soc_i/axi4lite_0_S_ARADDR&lt;16&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mis603_soc_i/axi4lite_0_S_ARADDR&lt;20&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y25.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>mis603_soc_i/axi4lite_0_S_ARADDR&lt;24&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.556</twDelInfo><twComp>mis603_soc_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result&lt;7&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd30</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.090</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op3&lt;7&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op3301</twBEL><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7</twBEL></twPathDel><twLogDel>2.153</twLogDel><twRouteDel>6.169</twRouteDel><twTotDel>8.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="207" iCriticalPaths="0" sType="EndPoint">Paths for end point mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 (SLICE_X15Y18.A2), 207 paths
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.375</twSlack><twSrc BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_21</twSrc><twDest BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30</twDest><twTotPathDel>8.525</twTotPathDel><twClkSkew dest = "0.197" src = "0.195">-0.002</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_21</twSrc><twDest BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X14Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mis603_soc_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X14Y23.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;21&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y18.B3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable/O</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[1].Compare_All_Bits.sel_I1</twBEL><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.561</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[0].MUXCY_L_I1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode&lt;5&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res26</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y18.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode&lt;5&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res27</twBEL><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y19.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_shift_logic_result&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y19.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result&lt;31&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd241</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y18.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2&lt;31&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op248</twBEL><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30</twBEL></twPathDel><twLogDel>2.574</twLogDel><twRouteDel>5.951</twRouteDel><twTotDel>8.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.532</twSlack><twSrc BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6</twSrc><twDest BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30</twDest><twTotPathDel>8.345</twTotPathDel><twClkSkew dest = "0.306" src = "0.327">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6</twSrc><twDest BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X10Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mis603_soc_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X10Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;6&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.917</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_SWAP_BYTE_Instr</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res21</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y18.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode&lt;5&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res27</twBEL><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y19.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_shift_logic_result&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y19.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result&lt;31&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd241</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y18.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2&lt;31&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op248</twBEL><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30</twBEL></twPathDel><twLogDel>1.934</twLogDel><twRouteDel>6.411</twRouteDel><twTotDel>8.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.624</twSlack><twSrc BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_19</twSrc><twDest BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30</twDest><twTotPathDel>8.257</twTotPathDel><twClkSkew dest = "0.426" src = "0.443">0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_19</twSrc><twDest BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X17Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mis603_soc_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X17Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2&lt;19&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y18.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.434</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable/O</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[1].Compare_All_Bits.sel_I1</twBEL><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.561</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[0].MUXCY_L_I1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode&lt;5&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res26</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y18.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode&lt;5&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res27</twBEL><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y19.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_shift_logic_result&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y19.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result&lt;31&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd241</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y18.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2&lt;31&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op248</twBEL><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30</twBEL></twPathDel><twLogDel>2.479</twLogDel><twRouteDel>5.778</twRouteDel><twTotDel>8.257</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mis603_soc_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0_0 =
        PERIOD TIMEGRP
        &quot;mis603_soc_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0_0&quot;
        TS_sys_clk_pin * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_23 (SLICE_X23Y17.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.376</twSlack><twSrc BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op</twSrc><twDest BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_23</twDest><twTotPathDel>0.385</twTotPathDel><twClkSkew dest = "0.090" src = "0.081">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op</twSrc><twDest BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_23</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X21Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twFalling">0.325</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y17.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.138</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[22].Wb_Mux_I1/Data_Bits&lt;2&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_23</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.325</twRouteDel><twTotDel>0.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_22 (SLICE_X23Y17.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.383</twSlack><twSrc BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op</twSrc><twDest BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_22</twDest><twTotPathDel>0.392</twTotPathDel><twClkSkew dest = "0.090" src = "0.081">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op</twSrc><twDest BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_22</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X21Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twFalling">0.325</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y17.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[22].Wb_Mux_I1/Data_Bits&lt;2&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_22</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.325</twRouteDel><twTotDel>0.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_12 (SLICE_X13Y24.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.390</twSlack><twSrc BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset</twSrc><twDest BELType="FF">mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_12</twDest><twTotPathDel>0.384</twTotPathDel><twClkSkew dest = "0.079" src = "0.085">0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset</twSrc><twDest BELType='FF'>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X9Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>315</twFanCnt><twDelInfo twEdge="twFalling">0.317</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y24.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg&lt;15&gt;</twComp><twBEL>mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_12</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>0.384</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mis603_soc_i/clk_100_0000MHz</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="72"><twPinLimitBanner>Component Switching Limit Checks: TS_mis603_soc_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0_0 =
        PERIOD TIMEGRP
        &quot;mis603_soc_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0_0&quot;
        TS_sys_clk_pin * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="73" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="mis603_soc_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKA" logResource="mis603_soc_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKA" locationPin="RAMB16_X1Y12.CLKA" clockNet="mis603_soc_i/clk_100_0000MHz"/><twPinLimit anchorID="74" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="mis603_soc_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKB" logResource="mis603_soc_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKB" locationPin="RAMB16_X1Y12.CLKB" clockNet="mis603_soc_i/clk_100_0000MHz"/><twPinLimit anchorID="75" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="mis603_soc_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1/CLKA" logResource="mis603_soc_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1/CLKA" locationPin="RAMB16_X1Y18.CLKA" clockNet="mis603_soc_i/clk_100_0000MHz"/></twPinLimitRpt></twConst><twConstRollupTable uID="5" anchorID="76"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="5.000" actualRollup="17.468" errors="0" errorRollup="0" items="0" itemsRollup="193469"/><twConstRollup name="TS_mis603_soc_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0_0" fullName="TS_mis603_soc_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0_0 =         PERIOD TIMEGRP         &quot;mis603_soc_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0_0&quot;         TS_sys_clk_pin * 2 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="8.734" actualRollup="N/A" errors="0" errorRollup="0" items="193469" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="77">0</twUnmetConstCnt><twDataSheet anchorID="78" twNameLen="15"><twClk2SUList anchorID="79" twDestWidth="3"><twDest>CLK</twDest><twClk2SU><twSrc>CLK</twSrc><twRiseRise>8.734</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="80"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>193482</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>8995</twConnCnt></twConstCov><twStats anchorID="81"><twMinPer>8.734</twMinPer><twFootnote number="1" /><twMaxFreq>114.495</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Apr 20 18:45:35 2018 </twTimestamp></twFoot><twClientInfo anchorID="82"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 261 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
