#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Mar 10 14:05:26 2024
# Process ID: 31588
# Current directory: C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent38796 C:\FPGA\FPGA_project\FPGA_watch_ver3\FPGA_watch\FPGA_watch.xpr
# Log file: C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/vivado.log
# Journal file: C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch\vivado.jou
# Running On: DESKTOP-21LHLN4, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 12, Host memory: 16542 MB
#-----------------------------------------------------------
start_gui
open_project C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/FPGA_watch.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/FPGA_watch.srcs/sources_1/bd/design_1/design_1.bd}
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/FPGA_watch.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/FPGA_watch.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/FPGA_watch.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/FPGA_watch.srcs/sources_1/bd/design_1/design_1.bd}
connect_bd_intf_net [get_bd_intf_pins ila_0/SLOT_0_AXI] [get_bd_intf_pins watch_top_0/s00_axi]
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
write_hw_platform -fixed -include_bit -force -file C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/design_1_wrapper.xsa
set_property PROBES.FILE {C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/FPGA_watch.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/FPGA_watch.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/FPGA_watch.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
