--------------------------------------------------------------------------------
Release 14.5 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -v 12 -fastpaths -o
design_timing_report glib_gbt_example_design.ncd glib_gbt_example_design.pcf

Design file:              glib_gbt_example_design.ncd
Physical constraint file: glib_gbt_example_design.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-03-26)
Report level:             verbose report, limited to 12 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_XPOINT1_CLK1_P = PERIOD TIMEGRP "XPOINT1_CLK1_P" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK1_P = PERIOD TIMEGRP "XPOINT1_CLK1_P" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X14Y113.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X14Y113.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/pri_clk_BUFG/I0
  Logical resource: system/pri_clk_BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: system/pri_clk
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/cdceSync/bufg_mux/I0
  Logical resource: system/cdceSync/bufg_mux/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: system/pri_clk
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/rst/dlyRstCtrl.timer_4/SR
  Logical resource: system/rst/dlyRstCtrl.timer_18/SR
  Location pin: SLICE_X15Y136.SR
  Clock network: system/rst/rst_from_orGate
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/rst/dlyRstCtrl.timer_4/SR
  Logical resource: system/rst/dlyRstCtrl.timer_0/SR
  Location pin: SLICE_X15Y136.SR
  Clock network: system/rst/rst_from_orGate
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/rst/dlyRstCtrl.timer_4/SR
  Logical resource: system/rst/dlyRstCtrl.timer_3/SR
  Location pin: SLICE_X15Y136.SR
  Clock network: system/rst/rst_from_orGate
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/rst/dlyRstCtrl.timer_4/SR
  Logical resource: system/rst/dlyRstCtrl.timer_2/SR
  Location pin: SLICE_X15Y136.SR
  Clock network: system/rst/rst_from_orGate
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/rst/dlyRstCtrl.timer_4/SR
  Logical resource: system/rst/dlyRstCtrl.timer_5/SR
  Location pin: SLICE_X15Y136.SR
  Clock network: system/rst/rst_from_orGate
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/rst/dlyRstCtrl.timer_4/SR
  Logical resource: system/rst/dlyRstCtrl.timer_4/SR
  Location pin: SLICE_X15Y136.SR
  Clock network: system/rst/rst_from_orGate
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/rst/dlyRstCtrl.timer_12/SR
  Logical resource: system/rst/dlyRstCtrl.timer_7/SR
  Location pin: SLICE_X15Y137.SR
  Clock network: system/rst/rst_from_orGate
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/rst/dlyRstCtrl.timer_12/SR
  Logical resource: system/rst/dlyRstCtrl.timer_6/SR
  Location pin: SLICE_X15Y137.SR
  Clock network: system/rst/rst_from_orGate
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP "XPOINT1_CLK1_N" 
TS_XPOINT1_CLK1_P PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2334 paths analyzed, 225 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.212ns.
--------------------------------------------------------------------------------
Slack (setup path):     20.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_25 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.076ns (Levels of Logic = 1)
  Clock Path Skew:      -0.101ns (1.349 - 1.450)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y113.A      Treg                  1.577   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X15Y113.B1     net (fanout=1)        0.463   system/rst/rst_powerup_b
    SLICE_X15Y113.B      Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X15Y141.SR     net (fanout=5)        1.547   system/rst/rst_from_orGate
    SLICE_X15Y141.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_25
                                                       system/rst/dlyRstCtrl.timer_25
    -------------------------------------------------  ---------------------------
    Total                                      4.076ns (2.066ns logic, 2.010ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_26 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.076ns (Levels of Logic = 1)
  Clock Path Skew:      -0.101ns (1.349 - 1.450)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y113.A      Treg                  1.577   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X15Y113.B1     net (fanout=1)        0.463   system/rst/rst_powerup_b
    SLICE_X15Y113.B      Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X15Y141.SR     net (fanout=5)        1.547   system/rst/rst_from_orGate
    SLICE_X15Y141.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_25
                                                       system/rst/dlyRstCtrl.timer_26
    -------------------------------------------------  ---------------------------
    Total                                      4.076ns (2.066ns logic, 2.010ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_24 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.076ns (Levels of Logic = 1)
  Clock Path Skew:      -0.101ns (1.349 - 1.450)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y113.A      Treg                  1.577   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X15Y113.B1     net (fanout=1)        0.463   system/rst/rst_powerup_b
    SLICE_X15Y113.B      Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X15Y141.SR     net (fanout=5)        1.547   system/rst/rst_from_orGate
    SLICE_X15Y141.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_25
                                                       system/rst/dlyRstCtrl.timer_24
    -------------------------------------------------  ---------------------------
    Total                                      4.076ns (2.066ns logic, 2.010ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_22 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.076ns (Levels of Logic = 1)
  Clock Path Skew:      -0.101ns (1.349 - 1.450)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y113.A      Treg                  1.577   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X15Y113.B1     net (fanout=1)        0.463   system/rst/rst_powerup_b
    SLICE_X15Y113.B      Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X15Y141.SR     net (fanout=5)        1.547   system/rst/rst_from_orGate
    SLICE_X15Y141.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_25
                                                       system/rst/dlyRstCtrl.timer_22
    -------------------------------------------------  ---------------------------
    Total                                      4.076ns (2.066ns logic, 2.010ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.958ns (Levels of Logic = 1)
  Clock Path Skew:      -0.103ns (1.347 - 1.450)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y113.A      Treg                  1.577   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X15Y113.B1     net (fanout=1)        0.463   system/rst/rst_powerup_b
    SLICE_X15Y113.B      Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X15Y140.SR     net (fanout=5)        1.429   system/rst/rst_from_orGate
    SLICE_X15Y140.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_20
                                                       system/rst/dlyRstCtrl.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      3.958ns (2.066ns logic, 1.892ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_17 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.958ns (Levels of Logic = 1)
  Clock Path Skew:      -0.103ns (1.347 - 1.450)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y113.A      Treg                  1.577   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X15Y113.B1     net (fanout=1)        0.463   system/rst/rst_powerup_b
    SLICE_X15Y113.B      Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X15Y140.SR     net (fanout=5)        1.429   system/rst/rst_from_orGate
    SLICE_X15Y140.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_20
                                                       system/rst/dlyRstCtrl.timer_17
    -------------------------------------------------  ---------------------------
    Total                                      3.958ns (2.066ns logic, 1.892ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_16 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.958ns (Levels of Logic = 1)
  Clock Path Skew:      -0.103ns (1.347 - 1.450)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y113.A      Treg                  1.577   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X15Y113.B1     net (fanout=1)        0.463   system/rst/rst_powerup_b
    SLICE_X15Y113.B      Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X15Y140.SR     net (fanout=5)        1.429   system/rst/rst_from_orGate
    SLICE_X15Y140.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_20
                                                       system/rst/dlyRstCtrl.timer_16
    -------------------------------------------------  ---------------------------
    Total                                      3.958ns (2.066ns logic, 1.892ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_21 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.958ns (Levels of Logic = 1)
  Clock Path Skew:      -0.103ns (1.347 - 1.450)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y113.A      Treg                  1.577   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X15Y113.B1     net (fanout=1)        0.463   system/rst/rst_powerup_b
    SLICE_X15Y113.B      Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X15Y140.SR     net (fanout=5)        1.429   system/rst/rst_from_orGate
    SLICE_X15Y140.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_20
                                                       system/rst/dlyRstCtrl.timer_21
    -------------------------------------------------  ---------------------------
    Total                                      3.958ns (2.066ns logic, 1.892ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_20 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.958ns (Levels of Logic = 1)
  Clock Path Skew:      -0.103ns (1.347 - 1.450)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y113.A      Treg                  1.577   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X15Y113.B1     net (fanout=1)        0.463   system/rst/rst_powerup_b
    SLICE_X15Y113.B      Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X15Y140.SR     net (fanout=5)        1.429   system/rst/rst_from_orGate
    SLICE_X15Y140.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_20
                                                       system/rst/dlyRstCtrl.timer_20
    -------------------------------------------------  ---------------------------
    Total                                      3.958ns (2.066ns logic, 1.892ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_23 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.950ns (Levels of Logic = 1)
  Clock Path Skew:      -0.101ns (1.349 - 1.450)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y113.A      Treg                  1.577   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X15Y113.B1     net (fanout=1)        0.463   system/rst/rst_powerup_b
    SLICE_X15Y113.B      Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X15Y141.SR     net (fanout=5)        1.547   system/rst/rst_from_orGate
    SLICE_X15Y141.CLK    Trck                  0.295   system/rst/dlyRstCtrl.timer_25
                                                       system/rst/dlyRstCtrl.timer_23
    -------------------------------------------------  ---------------------------
    Total                                      3.950ns (1.940ns logic, 2.010ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/RESET_O (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.916ns (Levels of Logic = 1)
  Clock Path Skew:      -0.107ns (1.343 - 1.450)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/RESET_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y113.A      Treg                  1.577   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X15Y113.B1     net (fanout=1)        0.463   system/rst/rst_powerup_b
    SLICE_X15Y113.B      Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X17Y139.SR     net (fanout=5)        1.387   system/rst/rst_from_orGate
    SLICE_X17Y139.CLK    Trck                  0.421   system/rst/RESET_O
                                                       system/rst/RESET_O
    -------------------------------------------------  ---------------------------
    Total                                      3.916ns (2.066ns logic, 1.850ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_6 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.889ns (Levels of Logic = 1)
  Clock Path Skew:      -0.100ns (1.350 - 1.450)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y113.A      Treg                  1.577   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X15Y113.B1     net (fanout=1)        0.463   system/rst/rst_powerup_b
    SLICE_X15Y113.B      Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X15Y137.SR     net (fanout=5)        1.360   system/rst/rst_from_orGate
    SLICE_X15Y137.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_12
                                                       system/rst/dlyRstCtrl.timer_6
    -------------------------------------------------  ---------------------------
    Total                                      3.889ns (2.066ns logic, 1.823ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP "XPOINT1_CLK1_N" TS_XPOINT1_CLK1_P PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_19 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_19 to system/rst/dlyRstCtrl.timer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y140.CQ     Tcko                  0.098   system/rst/dlyRstCtrl.timer_20
                                                       system/rst/dlyRstCtrl.timer_19
    SLICE_X15Y140.C5     net (fanout=4)        0.071   system/rst/dlyRstCtrl.timer_19
    SLICE_X15Y140.CLK    Tah         (-Th)     0.056   system/rst/dlyRstCtrl.timer_20
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT111
                                                       system/rst/dlyRstCtrl.timer_19
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.042ns logic, 0.071ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_10 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_10 to system/rst/dlyRstCtrl.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y137.CQ     Tcko                  0.098   system/rst/dlyRstCtrl.timer_12
                                                       system/rst/dlyRstCtrl.timer_10
    SLICE_X15Y137.C5     net (fanout=4)        0.071   system/rst/dlyRstCtrl.timer_10
    SLICE_X15Y137.CLK    Tah         (-Th)     0.056   system/rst/dlyRstCtrl.timer_12
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT28
                                                       system/rst/dlyRstCtrl.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.042ns logic, 0.071ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_2 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_2 to system/rst/dlyRstCtrl.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y136.CQ     Tcko                  0.098   system/rst/dlyRstCtrl.timer_4
                                                       system/rst/dlyRstCtrl.timer_2
    SLICE_X15Y136.C5     net (fanout=4)        0.071   system/rst/dlyRstCtrl.timer_2
    SLICE_X15Y136.CLK    Tah         (-Th)     0.056   system/rst/dlyRstCtrl.timer_4
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT201
                                                       system/rst/dlyRstCtrl.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.042ns logic, 0.071ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_6 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_6 to system/rst/dlyRstCtrl.timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y137.AQ     Tcko                  0.098   system/rst/dlyRstCtrl.timer_12
                                                       system/rst/dlyRstCtrl.timer_6
    SLICE_X15Y137.A5     net (fanout=4)        0.071   system/rst/dlyRstCtrl.timer_6
    SLICE_X15Y137.CLK    Tah         (-Th)     0.055   system/rst/dlyRstCtrl.timer_12
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT241
                                                       system/rst/dlyRstCtrl.timer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.043ns logic, 0.071ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_25 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_25 to system/rst/dlyRstCtrl.timer_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y141.CQ     Tcko                  0.098   system/rst/dlyRstCtrl.timer_25
                                                       system/rst/dlyRstCtrl.timer_25
    SLICE_X15Y141.C5     net (fanout=4)        0.076   system/rst/dlyRstCtrl.timer_25
    SLICE_X15Y141.CLK    Tah         (-Th)     0.056   system/rst/dlyRstCtrl.timer_25
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT181
                                                       system/rst/dlyRstCtrl.timer_25
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.042ns logic, 0.076ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdceSync/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdceSync/cdce_control.state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdceSync/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdceSync/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdceSync/cdce_control.state_FSM_FFd1 to system/cdceSync/cdce_control.state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y113.DQ     Tcko                  0.115   system/cdceSync/cdce_control.state_FSM_FFd1
                                                       system/cdceSync/cdce_control.state_FSM_FFd1
    SLICE_X36Y113.D4     net (fanout=4)        0.107   system/cdceSync/cdce_control.state_FSM_FFd1
    SLICE_X36Y113.CLK    Tah         (-Th)     0.101   system/cdceSync/cdce_control.state_FSM_FFd1
                                                       system/cdceSync/cdce_control.state_FSM_FFd2-In1
                                                       system/cdceSync/cdce_control.state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.014ns logic, 0.107ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_24 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_24 to system/rst/dlyRstCtrl.timer_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y141.BQ     Tcko                  0.098   system/rst/dlyRstCtrl.timer_25
                                                       system/rst/dlyRstCtrl.timer_24
    SLICE_X15Y141.B4     net (fanout=3)        0.101   system/rst/dlyRstCtrl.timer_24
    SLICE_X15Y141.CLK    Tah         (-Th)     0.057   system/rst/dlyRstCtrl.timer_25
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT171
                                                       system/rst/dlyRstCtrl.timer_24
    -------------------------------------------------  ---------------------------
    Total                                      0.142ns (0.041ns logic, 0.101ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_16 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_16 to system/rst/dlyRstCtrl.timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y140.BQ     Tcko                  0.098   system/rst/dlyRstCtrl.timer_20
                                                       system/rst/dlyRstCtrl.timer_16
    SLICE_X15Y140.B4     net (fanout=4)        0.101   system/rst/dlyRstCtrl.timer_16
    SLICE_X15Y140.CLK    Tah         (-Th)     0.057   system/rst/dlyRstCtrl.timer_20
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT81
                                                       system/rst/dlyRstCtrl.timer_16
    -------------------------------------------------  ---------------------------
    Total                                      0.142ns (0.041ns logic, 0.101ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_0 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_0 to system/rst/dlyRstCtrl.timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y136.BQ     Tcko                  0.098   system/rst/dlyRstCtrl.timer_4
                                                       system/rst/dlyRstCtrl.timer_0
    SLICE_X15Y136.B4     net (fanout=4)        0.101   system/rst/dlyRstCtrl.timer_0
    SLICE_X15Y136.CLK    Tah         (-Th)     0.057   system/rst/dlyRstCtrl.timer_4
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT110
                                                       system/rst/dlyRstCtrl.timer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.142ns (0.041ns logic, 0.101ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdceSync/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdceSync/cdce_control.state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.145ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdceSync/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdceSync/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdceSync/cdce_control.state_FSM_FFd1 to system/cdceSync/cdce_control.state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y113.DQ     Tcko                  0.115   system/cdceSync/cdce_control.state_FSM_FFd1
                                                       system/cdceSync/cdce_control.state_FSM_FFd1
    SLICE_X36Y113.D4     net (fanout=4)        0.107   system/cdceSync/cdce_control.state_FSM_FFd1
    SLICE_X36Y113.CLK    Tah         (-Th)     0.077   system/cdceSync/cdce_control.state_FSM_FFd1
                                                       system/cdceSync/cdce_control.state_FSM_FFd1-In1
                                                       system/cdceSync/cdce_control.state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.145ns (0.038ns logic, 0.107ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_8 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_8 to system/rst/dlyRstCtrl.timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y137.BQ     Tcko                  0.098   system/rst/dlyRstCtrl.timer_12
                                                       system/rst/dlyRstCtrl.timer_8
    SLICE_X15Y137.B4     net (fanout=4)        0.105   system/rst/dlyRstCtrl.timer_8
    SLICE_X15Y137.CLK    Tah         (-Th)     0.057   system/rst/dlyRstCtrl.timer_12
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT261
                                                       system/rst/dlyRstCtrl.timer_8
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.041ns logic, 0.105ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.171ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_3 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_3 to system/rst/dlyRstCtrl.timer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y136.CMUX   Tshcko                0.128   system/rst/dlyRstCtrl.timer_4
                                                       system/rst/dlyRstCtrl.timer_3
    SLICE_X15Y136.C3     net (fanout=4)        0.124   system/rst/dlyRstCtrl.timer_3
    SLICE_X15Y136.CLK    Tah         (-Th)     0.081   system/rst/dlyRstCtrl.timer_4
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT211
                                                       system/rst/dlyRstCtrl.timer_3
    -------------------------------------------------  ---------------------------
    Total                                      0.171ns (0.047ns logic, 0.124ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP "XPOINT1_CLK1_N" TS_XPOINT1_CLK1_P PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X14Y113.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X14Y113.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/pri_clk_BUFG/I0
  Logical resource: system/pri_clk_BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: system/pri_clk
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/cdceSync/bufg_mux/I0
  Logical resource: system/cdceSync/bufg_mux/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: system/pri_clk
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/rst/dlyRstCtrl.timer_4/SR
  Logical resource: system/rst/dlyRstCtrl.timer_18/SR
  Location pin: SLICE_X15Y136.SR
  Clock network: system/rst/rst_from_orGate
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/rst/dlyRstCtrl.timer_4/SR
  Logical resource: system/rst/dlyRstCtrl.timer_0/SR
  Location pin: SLICE_X15Y136.SR
  Clock network: system/rst/rst_from_orGate
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/rst/dlyRstCtrl.timer_4/SR
  Logical resource: system/rst/dlyRstCtrl.timer_3/SR
  Location pin: SLICE_X15Y136.SR
  Clock network: system/rst/rst_from_orGate
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/rst/dlyRstCtrl.timer_4/SR
  Logical resource: system/rst/dlyRstCtrl.timer_2/SR
  Location pin: SLICE_X15Y136.SR
  Clock network: system/rst/rst_from_orGate
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/rst/dlyRstCtrl.timer_4/SR
  Logical resource: system/rst/dlyRstCtrl.timer_5/SR
  Location pin: SLICE_X15Y136.SR
  Clock network: system/rst/rst_from_orGate
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/rst/dlyRstCtrl.timer_4/SR
  Logical resource: system/rst/dlyRstCtrl.timer_4/SR
  Location pin: SLICE_X15Y136.SR
  Clock network: system/rst/rst_from_orGate
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/rst/dlyRstCtrl.timer_12/SR
  Logical resource: system/rst/dlyRstCtrl.timer_7/SR
  Location pin: SLICE_X15Y137.SR
  Clock network: system/rst/rst_from_orGate
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/rst/dlyRstCtrl.timer_12/SR
  Logical resource: system/rst/dlyRstCtrl.timer_6/SR
  Location pin: SLICE_X15Y137.SR
  Clock network: system/rst/rst_from_orGate
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK3_P = PERIOD TIMEGRP "XPOINT1_CLK3_P" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK3_P = PERIOD TIMEGRP "XPOINT1_CLK3_P" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.697ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Location pin: MMCM_ADV_X0Y0.CLKOUT1
  Clock network: usr/clkDiv/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------
Slack: 23.572ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------
Slack: 23.572ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKFBOUT
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKFBOUT
  Location pin: MMCM_ADV_X0Y0.CLKFBOUT
  Clock network: usr/clkDiv/clkfbout
--------------------------------------------------------------------------------
Slack: 23.572ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT0
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y0.CLKOUT0
  Clock network: usr/clkDiv/clkout0
--------------------------------------------------------------------------------
Slack: 23.572ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT2
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT2
  Location pin: MMCM_ADV_X0Y0.CLKOUT2
  Clock network: usr/clkDiv/clkout2
--------------------------------------------------------------------------------
Slack: 75.000ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 100.000ns (10.000MHz) (Tmmcmper_CLKIN)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK3_N = PERIOD TIMEGRP "XPOINT1_CLK3_N" 
TS_XPOINT1_CLK3_P PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK3_N = PERIOD TIMEGRP "XPOINT1_CLK3_N" TS_XPOINT1_CLK3_P PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.697ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Location pin: MMCM_ADV_X0Y0.CLKOUT1
  Clock network: usr/clkDiv/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------
Slack: 23.572ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------
Slack: 23.572ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKFBOUT
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKFBOUT
  Location pin: MMCM_ADV_X0Y0.CLKFBOUT
  Clock network: usr/clkDiv/clkfbout
--------------------------------------------------------------------------------
Slack: 23.572ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT0
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y0.CLKOUT0
  Clock network: usr/clkDiv/clkout0
--------------------------------------------------------------------------------
Slack: 23.572ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT2
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT2
  Location pin: MMCM_ADV_X0Y0.CLKOUT2
  Clock network: usr/clkDiv/clkout2
--------------------------------------------------------------------------------
Slack: 75.000ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 100.000ns (10.000MHz) (Tmmcmper_CLKIN)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out0_p = PERIOD TIMEGRP "CDCE_OUT0_P" 4.1667 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out0_p = PERIOD TIMEGRP "CDCE_OUT0_P" 4.1667 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 2.628ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y2.MGTREFCLKRX0
  Clock network: usr/mgtRefClk_from_cdceOut0IbufdsGtxe1
--------------------------------------------------------------------------------
Slack: 2.628ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y2.MGTREFCLKTX0
  Clock network: usr/mgtRefClk_from_cdceOut0IbufdsGtxe1
--------------------------------------------------------------------------------
Slack: 2.737ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/mgtRefClkBufg/I0
  Logical resource: usr/mgtRefClkBufg/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: usr/mgtRefClk_from_cdceOut0IbufdsGtxe1
--------------------------------------------------------------------------------
Slack: 2.738ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 3.438ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>/CLK
  Logical resource: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_0/CK
  Location pin: SLICE_X72Y111.CLK
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 3.438ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>/CLK
  Logical resource: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_0/CK
  Location pin: SLICE_X72Y111.CLK
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 3.438ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>/CLK
  Logical resource: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_0/CK
  Location pin: SLICE_X72Y111.CLK
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 3.438ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>/CLK
  Logical resource: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1/CK
  Location pin: SLICE_X72Y111.CLK
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 3.438ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>/CLK
  Logical resource: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1/CK
  Location pin: SLICE_X72Y111.CLK
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 3.438ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>/CLK
  Logical resource: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1/CK
  Location pin: SLICE_X72Y111.CLK
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p 
PHASE 2.0833 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1194 paths analyzed, 239 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.657ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_3 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.596ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.909 - 0.935)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_3 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y111.DQ     Tcko                  0.381   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_3
    SLICE_X73Y114.A1     net (fanout=2)        0.845   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>
    SLICE_X73Y114.COUT   Topcya                0.409   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lut<0>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X73Y115.CIN    net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X73Y115.CMUX   Tcinc                 0.257   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X62Y86.B6      net (fanout=1)        1.634   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X62Y86.CLK     Tas                   0.070   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.596ns (1.117ns logic, 2.479ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_3 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.568ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.909 - 0.935)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_3 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y111.DQ     Tcko                  0.381   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_3
    SLICE_X73Y114.A1     net (fanout=2)        0.845   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>
    SLICE_X73Y114.COUT   Topcya                0.381   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lutdi
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X73Y115.CIN    net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X73Y115.CMUX   Tcinc                 0.257   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X62Y86.B6      net (fanout=1)        1.634   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X62Y86.CLK     Tas                   0.070   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.568ns (1.089ns logic, 2.479ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.473ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (0.877 - 0.969)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 to usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y86.BQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X72Y118.A5     net (fanout=35)       2.698   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X72Y118.CLK    Tas                   0.438   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<31>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut<28>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor<31>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31
    -------------------------------------------------  ---------------------------
    Total                                      3.473ns (0.775ns logic, 2.698ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.469ns (Levels of Logic = 2)
  Clock Path Skew:      -0.092ns (0.877 - 0.969)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 to usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y86.BQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X72Y117.A5     net (fanout=35)       2.582   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X72Y117.COUT   Topcya                0.410   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<27>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut<24>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<27>
    SLICE_X72Y118.CIN    net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<27>
    SLICE_X72Y118.CLK    Tcinck                0.140   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<31>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor<31>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31
    -------------------------------------------------  ---------------------------
    Total                                      3.469ns (0.887ns logic, 2.582ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.461ns (Levels of Logic = 7)
  Clock Path Skew:      -0.092ns (0.877 - 0.969)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 to usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y86.BQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X72Y112.B4     net (fanout=35)       2.188   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X72Y112.COUT   Topcyb                0.406   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<7>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut<5>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<7>
    SLICE_X72Y113.CIN    net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<7>
    SLICE_X72Y113.COUT   Tbyp                  0.078   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<11>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<11>
    SLICE_X72Y114.CIN    net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<11>
    SLICE_X72Y114.COUT   Tbyp                  0.078   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<15>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<15>
    SLICE_X72Y115.CIN    net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<15>
    SLICE_X72Y115.COUT   Tbyp                  0.078   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<19>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<19>
    SLICE_X72Y116.CIN    net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<19>
    SLICE_X72Y116.COUT   Tbyp                  0.078   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<23>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<23>
    SLICE_X72Y117.CIN    net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<23>
    SLICE_X72Y117.COUT   Tbyp                  0.078   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<27>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<27>
    SLICE_X72Y118.CIN    net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<27>
    SLICE_X72Y118.CLK    Tcinck                0.140   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<31>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor<31>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31
    -------------------------------------------------  ---------------------------
    Total                                      3.461ns (1.273ns logic, 2.188ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.459ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (0.877 - 0.969)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 to usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y86.BQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X72Y118.B4     net (fanout=35)       2.692   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X72Y118.CLK    Tas                   0.430   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<31>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut<29>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor<31>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (0.767ns logic, 2.692ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.449ns (Levels of Logic = 2)
  Clock Path Skew:      -0.092ns (0.877 - 0.969)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 to usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y86.BQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X72Y117.B4     net (fanout=35)       2.566   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X72Y117.COUT   Topcyb                0.406   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<27>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut<25>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<27>
    SLICE_X72Y118.CIN    net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<27>
    SLICE_X72Y118.CLK    Tcinck                0.140   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<31>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor<31>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31
    -------------------------------------------------  ---------------------------
    Total                                      3.449ns (0.883ns logic, 2.566ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.442ns (Levels of Logic = 5)
  Clock Path Skew:      -0.092ns (0.877 - 0.969)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 to usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y86.BQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X72Y114.B4     net (fanout=35)       2.325   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X72Y114.COUT   Topcyb                0.406   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<15>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut<13>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<15>
    SLICE_X72Y115.CIN    net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<15>
    SLICE_X72Y115.COUT   Tbyp                  0.078   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<19>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<19>
    SLICE_X72Y116.CIN    net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<19>
    SLICE_X72Y116.COUT   Tbyp                  0.078   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<23>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<23>
    SLICE_X72Y117.CIN    net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<23>
    SLICE_X72Y117.COUT   Tbyp                  0.078   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<27>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<27>
    SLICE_X72Y118.CIN    net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<27>
    SLICE_X72Y118.CLK    Tcinck                0.140   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<31>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor<31>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31
    -------------------------------------------------  ---------------------------
    Total                                      3.442ns (1.117ns logic, 2.325ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShiftCnter_29 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.429ns (Levels of Logic = 2)
  Clock Path Skew:      -0.092ns (0.877 - 0.969)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 to usr/txpll/mmc_ctrl_inst/phaseShiftCnter_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y86.BQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X72Y117.A5     net (fanout=35)       2.582   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X72Y117.COUT   Topcya                0.410   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<27>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut<24>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<27>
    SLICE_X72Y118.CIN    net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<27>
    SLICE_X72Y118.CLK    Tcinck                0.100   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<31>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor<31>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_29
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (0.847ns logic, 2.582ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.427ns (Levels of Logic = 3)
  Clock Path Skew:      -0.092ns (0.877 - 0.969)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 to usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y86.BQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X72Y116.A5     net (fanout=35)       2.462   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X72Y116.COUT   Topcya                0.410   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<23>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut<20>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<23>
    SLICE_X72Y117.CIN    net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<23>
    SLICE_X72Y117.COUT   Tbyp                  0.078   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<27>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<27>
    SLICE_X72Y118.CIN    net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<27>
    SLICE_X72Y118.CLK    Tcinck                0.140   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<31>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor<31>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.965ns logic, 2.462ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.422ns (Levels of Logic = 3)
  Clock Path Skew:      -0.092ns (0.877 - 0.969)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 to usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y86.BQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X72Y116.B4     net (fanout=35)       2.461   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X72Y116.COUT   Topcyb                0.406   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<23>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut<21>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<23>
    SLICE_X72Y117.CIN    net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<23>
    SLICE_X72Y117.COUT   Tbyp                  0.078   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<27>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<27>
    SLICE_X72Y118.CIN    net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<27>
    SLICE_X72Y118.CLK    Tcinck                0.140   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<31>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor<31>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.961ns logic, 2.461ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShiftCnter_29 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.421ns (Levels of Logic = 7)
  Clock Path Skew:      -0.092ns (0.877 - 0.969)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 to usr/txpll/mmc_ctrl_inst/phaseShiftCnter_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y86.BQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X72Y112.B4     net (fanout=35)       2.188   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X72Y112.COUT   Topcyb                0.406   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<7>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut<5>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<7>
    SLICE_X72Y113.CIN    net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<7>
    SLICE_X72Y113.COUT   Tbyp                  0.078   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<11>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<11>
    SLICE_X72Y114.CIN    net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<11>
    SLICE_X72Y114.COUT   Tbyp                  0.078   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<15>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<15>
    SLICE_X72Y115.CIN    net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<15>
    SLICE_X72Y115.COUT   Tbyp                  0.078   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<19>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<19>
    SLICE_X72Y116.CIN    net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<19>
    SLICE_X72Y116.COUT   Tbyp                  0.078   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<23>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<23>
    SLICE_X72Y117.CIN    net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<23>
    SLICE_X72Y117.COUT   Tbyp                  0.078   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<27>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<27>
    SLICE_X72Y118.CIN    net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<27>
    SLICE_X72Y118.CLK    Tcinck                0.100   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<31>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor<31>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_29
    -------------------------------------------------  ---------------------------
    Total                                      3.421ns (1.233ns logic, 2.188ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p PHASE 2.0833 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y86.BQ      Tcko                  0.098   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X62Y86.B4      net (fanout=35)       0.108   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X62Y86.CLK     Tah         (-Th)     0.057   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.041ns logic, 0.108ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_30 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShiftCnter_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.154ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_30 to usr/txpll/mmc_ctrl_inst/phaseShiftCnter_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y118.CQ     Tcko                  0.115   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<31>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_30
    SLICE_X72Y118.C5     net (fanout=2)        0.072   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<30>
    SLICE_X72Y118.CLK    Tah         (-Th)     0.033   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<31>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut<30>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor<31>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_30
    -------------------------------------------------  ---------------------------
    Total                                      0.154ns (0.082ns logic, 0.072ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_26 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShiftCnter_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.154ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_26 to usr/txpll/mmc_ctrl_inst/phaseShiftCnter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y117.CQ     Tcko                  0.115   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<27>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_26
    SLICE_X72Y117.C5     net (fanout=2)        0.072   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<26>
    SLICE_X72Y117.CLK    Tah         (-Th)     0.033   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<27>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut<26>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<27>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_26
    -------------------------------------------------  ---------------------------
    Total                                      0.154ns (0.082ns logic, 0.072ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_22 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShiftCnter_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.154ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_22 to usr/txpll/mmc_ctrl_inst/phaseShiftCnter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y116.CQ     Tcko                  0.115   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<23>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_22
    SLICE_X72Y116.C5     net (fanout=2)        0.072   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<22>
    SLICE_X72Y116.CLK    Tah         (-Th)     0.033   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<23>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut<22>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<23>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_22
    -------------------------------------------------  ---------------------------
    Total                                      0.154ns (0.082ns logic, 0.072ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_14 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShiftCnter_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.154ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_14 to usr/txpll/mmc_ctrl_inst/phaseShiftCnter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y114.CQ     Tcko                  0.115   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<15>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_14
    SLICE_X72Y114.C5     net (fanout=2)        0.072   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<14>
    SLICE_X72Y114.CLK    Tah         (-Th)     0.033   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<15>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut<14>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<15>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_14
    -------------------------------------------------  ---------------------------
    Total                                      0.154ns (0.082ns logic, 0.072ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_6 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShiftCnter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.154ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_6 to usr/txpll/mmc_ctrl_inst/phaseShiftCnter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y112.CQ     Tcko                  0.115   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<7>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_6
    SLICE_X72Y112.C5     net (fanout=2)        0.072   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<6>
    SLICE_X72Y112.CLK    Tah         (-Th)     0.033   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<7>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut<6>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<7>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_6
    -------------------------------------------------  ---------------------------
    Total                                      0.154ns (0.082ns logic, 0.072ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.170ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_22 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShiftCnter_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.170ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_22 to usr/txpll/mmc_ctrl_inst/phaseShiftCnter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y116.CQ     Tcko                  0.115   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<23>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_22
    SLICE_X72Y116.C5     net (fanout=2)        0.072   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<22>
    SLICE_X72Y116.CLK    Tah         (-Th)     0.017   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<23>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut<22>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<23>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_23
    -------------------------------------------------  ---------------------------
    Total                                      0.170ns (0.098ns logic, 0.072ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.170ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_26 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShiftCnter_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.170ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_26 to usr/txpll/mmc_ctrl_inst/phaseShiftCnter_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y117.CQ     Tcko                  0.115   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<27>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_26
    SLICE_X72Y117.C5     net (fanout=2)        0.072   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<26>
    SLICE_X72Y117.CLK    Tah         (-Th)     0.017   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<27>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut<26>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<27>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_27
    -------------------------------------------------  ---------------------------
    Total                                      0.170ns (0.098ns logic, 0.072ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.170ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_6 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShiftCnter_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.170ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_6 to usr/txpll/mmc_ctrl_inst/phaseShiftCnter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y112.CQ     Tcko                  0.115   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<7>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_6
    SLICE_X72Y112.C5     net (fanout=2)        0.072   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<6>
    SLICE_X72Y112.CLK    Tah         (-Th)     0.017   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<7>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut<6>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<7>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_7
    -------------------------------------------------  ---------------------------
    Total                                      0.170ns (0.098ns logic, 0.072ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.170ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_14 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShiftCnter_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.170ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_14 to usr/txpll/mmc_ctrl_inst/phaseShiftCnter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y114.CQ     Tcko                  0.115   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<15>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_14
    SLICE_X72Y114.C5     net (fanout=2)        0.072   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<14>
    SLICE_X72Y114.CLK    Tah         (-Th)     0.017   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<15>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut<14>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<15>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_15
    -------------------------------------------------  ---------------------------
    Total                                      0.170ns (0.098ns logic, 0.072ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.170ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_30 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.170ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_30 to usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y118.CQ     Tcko                  0.115   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<31>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_30
    SLICE_X72Y118.C5     net (fanout=2)        0.072   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<30>
    SLICE_X72Y118.CLK    Tah         (-Th)     0.017   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<31>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut<30>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor<31>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31
    -------------------------------------------------  ---------------------------
    Total                                      0.170ns (0.098ns logic, 0.072ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.178ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1 to usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y111.BQ     Tcko                  0.115   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1
    SLICE_X72Y111.B4     net (fanout=2)        0.101   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<1>
    SLICE_X72Y111.CLK    Tah         (-Th)     0.038   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut<1>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<3>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.178ns (0.077ns logic, 0.101ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p PHASE 2.0833 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 2.628ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y2.MGTREFCLKRX0
  Clock network: usr/mgtRefClk_from_cdceOut0IbufdsGtxe1
--------------------------------------------------------------------------------
Slack: 2.628ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y2.MGTREFCLKTX0
  Clock network: usr/mgtRefClk_from_cdceOut0IbufdsGtxe1
--------------------------------------------------------------------------------
Slack: 2.737ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/mgtRefClkBufg/I0
  Logical resource: usr/mgtRefClkBufg/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: usr/mgtRefClk_from_cdceOut0IbufdsGtxe1
--------------------------------------------------------------------------------
Slack: 2.738ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 3.438ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>/CLK
  Logical resource: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_0/CK
  Location pin: SLICE_X72Y111.CLK
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 3.438ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>/CLK
  Logical resource: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_0/CK
  Location pin: SLICE_X72Y111.CLK
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 3.438ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>/CLK
  Logical resource: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_0/CK
  Location pin: SLICE_X72Y111.CLK
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 3.438ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>/CLK
  Logical resource: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1/CK
  Location pin: SLICE_X72Y111.CLK
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 3.438ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>/CLK
  Logical resource: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1/CK
  Location pin: SLICE_X72Y111.CLK
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 3.438ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>/CLK
  Logical resource: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1/CK
  Location pin: SLICE_X72Y111.CLK
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_
rx_wordclk_nobuff_sig         = PERIOD TIMEGRP         
"usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/
mgtLatOpt_gen.mgtLatOpt/rx_wordclk_nobuff_sig"         4.1667 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4177 paths analyzed, 1602 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.011ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst (OTHER)
  Destination:          usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.724ns (Levels of Logic = 1)
  Clock Path Skew:      -0.252ns (1.380 - 1.632)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst to usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MMCM_ADV_X0Y9.PSDONE Tmmcmcko_PSDONE       0.374   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst
    SLICE_X73Y136.B5     net (fanout=2)        3.280   usr/dtc_top/rxFrmClkPhAlgnr/shiftDone_from_pll
    SLICE_X73Y136.CLK    Tas                   0.070   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.724ns (0.444ns logic, 3.280ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL (FF)
  Destination:          usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM (FF)
  Requirement:          2.083ns
  Data Path Delay:      1.830ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.885 - 0.917)
  Source Clock:         FMC1_LA_P_3_OBUF falling at 2.083ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL to usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y130.AQ     Tcko                  0.334   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL
    SLICE_X70Y154.A5     net (fanout=13)       1.466   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL
    SLICE_X70Y154.CLK    Tas                   0.030   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM_rstpot
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    -------------------------------------------------  ---------------------------
    Total                                      1.830ns (0.364ns logic, 1.466ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst (OTHER)
  Destination:          usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.647ns (Levels of Logic = 1)
  Clock Path Skew:      -0.251ns (1.381 - 1.632)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst to usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MMCM_ADV_X0Y9.PSDONE Tmmcmcko_PSDONE       0.374   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst
    SLICE_X73Y135.A5     net (fanout=2)        3.200   usr/dtc_top/rxFrmClkPhAlgnr/shiftDone_from_pll
    SLICE_X73Y135.CLK    Tas                   0.073   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1-In1
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.647ns (0.447ns logic, 3.200ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst (OTHER)
  Destination:          usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/SHIFT_DONE (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.618ns (Levels of Logic = 1)
  Clock Path Skew:      -0.251ns (1.381 - 1.632)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst to usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/SHIFT_DONE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MMCM_ADV_X0Y9.PSDONE Tmmcmcko_PSDONE       0.374   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst
    SLICE_X73Y135.A5     net (fanout=2)        3.200   usr/dtc_top/rxFrmClkPhAlgnr/shiftDone_from_pll
    SLICE_X73Y135.CLK    Tas                   0.044   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/SHIFT_DONE_rstpot
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/SHIFT_DONE
    -------------------------------------------------  ---------------------------
    Total                                      3.618ns (0.418ns logic, 3.200ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O (FF)
  Destination:          usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_5 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.611ns (Levels of Logic = 1)
  Clock Path Skew:      -0.212ns (1.374 - 1.586)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O to usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y70.AQ      Tcko                  0.337   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O
    SLICE_X76Y126.B4     net (fanout=2)        2.639   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O
    SLICE_X76Y126.B      Tilo                  0.068   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/PHASE_SHIFT
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/_n0021_inv1
    SLICE_X77Y125.CE     net (fanout=2)        0.249   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/_n0021_inv
    SLICE_X77Y125.CLK    Tceck                 0.318   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O<5>
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_5
    -------------------------------------------------  ---------------------------
    Total                                      3.611ns (0.723ns logic, 2.888ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O (FF)
  Destination:          usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_4 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.611ns (Levels of Logic = 1)
  Clock Path Skew:      -0.212ns (1.374 - 1.586)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O to usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y70.AQ      Tcko                  0.337   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O
    SLICE_X76Y126.B4     net (fanout=2)        2.639   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O
    SLICE_X76Y126.B      Tilo                  0.068   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/PHASE_SHIFT
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/_n0021_inv1
    SLICE_X77Y125.CE     net (fanout=2)        0.249   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/_n0021_inv
    SLICE_X77Y125.CLK    Tceck                 0.318   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O<5>
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_4
    -------------------------------------------------  ---------------------------
    Total                                      3.611ns (0.723ns logic, 2.888ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL (FF)
  Destination:          usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_24 (FF)
  Requirement:          2.083ns
  Data Path Delay:      1.648ns (Levels of Logic = 0)
  Clock Path Skew:      -0.071ns (0.846 - 0.917)
  Source Clock:         FMC1_LA_P_3_OBUF falling at 2.083ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL to usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y130.AQ     Tcko                  0.334   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL
    SLICE_X77Y140.SR     net (fanout=13)       1.019   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL
    SLICE_X77Y140.CLK    Trck                  0.295   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter<30>
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_24
    -------------------------------------------------  ---------------------------
    Total                                      1.648ns (0.629ns logic, 1.019ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL (FF)
  Destination:          usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_28 (FF)
  Requirement:          2.083ns
  Data Path Delay:      1.648ns (Levels of Logic = 0)
  Clock Path Skew:      -0.071ns (0.846 - 0.917)
  Source Clock:         FMC1_LA_P_3_OBUF falling at 2.083ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL to usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y130.AQ     Tcko                  0.334   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL
    SLICE_X77Y140.SR     net (fanout=13)       1.019   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL
    SLICE_X77Y140.CLK    Trck                  0.295   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter<30>
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_28
    -------------------------------------------------  ---------------------------
    Total                                      1.648ns (0.629ns logic, 1.019ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL (FF)
  Destination:          usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_29 (FF)
  Requirement:          2.083ns
  Data Path Delay:      1.648ns (Levels of Logic = 0)
  Clock Path Skew:      -0.071ns (0.846 - 0.917)
  Source Clock:         FMC1_LA_P_3_OBUF falling at 2.083ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL to usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y130.AQ     Tcko                  0.334   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL
    SLICE_X77Y140.SR     net (fanout=13)       1.019   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL
    SLICE_X77Y140.CLK    Trck                  0.295   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter<30>
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_29
    -------------------------------------------------  ---------------------------
    Total                                      1.648ns (0.629ns logic, 1.019ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL (FF)
  Destination:          usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_26 (FF)
  Requirement:          2.083ns
  Data Path Delay:      1.648ns (Levels of Logic = 0)
  Clock Path Skew:      -0.071ns (0.846 - 0.917)
  Source Clock:         FMC1_LA_P_3_OBUF falling at 2.083ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL to usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y130.AQ     Tcko                  0.334   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL
    SLICE_X77Y140.SR     net (fanout=13)       1.019   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL
    SLICE_X77Y140.CLK    Trck                  0.295   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter<30>
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_26
    -------------------------------------------------  ---------------------------
    Total                                      1.648ns (0.629ns logic, 1.019ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL (FF)
  Destination:          usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_27 (FF)
  Requirement:          2.083ns
  Data Path Delay:      1.648ns (Levels of Logic = 0)
  Clock Path Skew:      -0.071ns (0.846 - 0.917)
  Source Clock:         FMC1_LA_P_3_OBUF falling at 2.083ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL to usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y130.AQ     Tcko                  0.334   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL
    SLICE_X77Y140.SR     net (fanout=13)       1.019   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL
    SLICE_X77Y140.CLK    Trck                  0.295   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter<30>
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_27
    -------------------------------------------------  ---------------------------
    Total                                      1.648ns (0.629ns logic, 1.019ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL (FF)
  Destination:          usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_23 (FF)
  Requirement:          2.083ns
  Data Path Delay:      1.648ns (Levels of Logic = 0)
  Clock Path Skew:      -0.071ns (0.846 - 0.917)
  Source Clock:         FMC1_LA_P_3_OBUF falling at 2.083ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL to usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y130.AQ     Tcko                  0.334   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL
    SLICE_X77Y140.SR     net (fanout=13)       1.019   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL
    SLICE_X77Y140.CLK    Trck                  0.295   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter<30>
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_23
    -------------------------------------------------  ---------------------------
    Total                                      1.648ns (0.629ns logic, 1.019ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig
        = PERIOD TIMEGRP
        "usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/rx_wordclk_nobuff_sig"
        4.1667 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_6 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.089ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_6 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y40.DQ      Tcko                  0.098   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader<6>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_6
    SLICE_X96Y40.C6      net (fanout=10)       0.067   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader<6>
    SLICE_X96Y40.CLK     Tah         (-Th)     0.076   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader<4>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/Mmux_checkedHeader[6]_GND_215_o_mux_23_OUT41
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_3
    -------------------------------------------------  ---------------------------
    Total                                      0.089ns (0.022ns logic, 0.067ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_60 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_60 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.029ns (0.407 - 0.378)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_60 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y17.AQ      Tcko                  0.098   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1<63>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_60
    SLICE_X80Y17.AX      net (fanout=2)        0.106   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1<60>
    SLICE_X80Y17.CLK     Tckdi       (-Th)     0.089   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2<63>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_60
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.009ns logic, 0.106ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/gbWriteAddress_2 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/gbWriteAddress_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.092ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/gbWriteAddress_2 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/gbWriteAddress_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y37.CQ      Tcko                  0.115   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/gbWriteAddress<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/gbWriteAddress_2
    SLICE_X86Y37.C5      net (fanout=91)       0.078   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/gbWriteAddress<2>
    SLICE_X86Y37.CLK     Tah         (-Th)     0.101   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/gbWriteAddress<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/Mmux_gbWriteAddress[5]_GND_213_o_mux_7_OUT21
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/gbWriteAddress_1
    -------------------------------------------------  ---------------------------
    Total                                      0.092ns (0.014ns logic, 0.078ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_90 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_90 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.407 - 0.377)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_90 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y19.BQ      Tcko                  0.098   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1<94>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_90
    SLICE_X85Y19.CX      net (fanout=2)        0.101   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1<90>
    SLICE_X85Y19.CLK     Tckdi       (-Th)     0.076   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2<91>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_90
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.022ns logic, 0.101ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_done_count_r_3 (FF)
  Destination:          usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_done_count_r_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.094ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_done_count_r_3 to usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_done_count_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y34.CQ     Tcko                  0.098   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_done_count_r<5>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_done_count_r_3
    SLICE_X104Y34.C5     net (fanout=2)        0.078   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_done_count_r<3>
    SLICE_X104Y34.CLK    Tah         (-Th)     0.082   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_done_count_r<5>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/Result<4>31
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_done_count_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.094ns (0.016ns logic, 0.078ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_counter_r_3 (FF)
  Destination:          usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_counter_r_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.094ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_counter_r_3 to usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_counter_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y32.CQ     Tcko                  0.098   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_counter_r<5>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_counter_r_3
    SLICE_X104Y32.C5     net (fanout=2)        0.078   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_counter_r<3>
    SLICE_X104Y32.CLK    Tah         (-Th)     0.082   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_counter_r<5>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/Result<4>11
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_counter_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.094ns (0.016ns logic, 0.078ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/wait_before_setphase_counter_r_3 (FF)
  Destination:          usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/wait_before_setphase_counter_r_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.094ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/wait_before_setphase_counter_r_3 to usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/wait_before_setphase_counter_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y35.CQ     Tcko                  0.098   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/wait_before_setphase_counter_r<5>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/wait_before_setphase_counter_r_3
    SLICE_X104Y35.C5     net (fanout=2)        0.078   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/wait_before_setphase_counter_r<3>
    SLICE_X104Y35.CLK    Tah         (-Th)     0.082   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/wait_before_setphase_counter_r<5>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/Result<4>21
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/wait_before_setphase_counter_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.094ns (0.016ns logic, 0.078ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_6 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.056 - 0.046)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_6 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y16.CQ      Tcko                  0.098   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1<7>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_6
    SLICE_X84Y15.CX      net (fanout=2)        0.096   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1<6>
    SLICE_X84Y15.CLK     Tckdi       (-Th)     0.089   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2<7>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_6
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (0.009ns logic, 0.096ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_20 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.408 - 0.377)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_20 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y21.AQ      Tcko                  0.115   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1<23>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_20
    SLICE_X82Y21.AX      net (fanout=2)        0.100   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1<20>
    SLICE_X82Y21.CLK     Tckdi       (-Th)     0.089   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2<23>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_20
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.026ns logic, 0.100ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_44 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.411 - 0.380)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_44 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y16.AQ      Tcko                  0.115   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1<47>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_44
    SLICE_X82Y16.AX      net (fanout=2)        0.100   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1<44>
    SLICE_X82Y16.CLK     Tckdi       (-Th)     0.089   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2<47>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_44
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.026ns logic, 0.100ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.096ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_22 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.408 - 0.377)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_22 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y21.CQ      Tcko                  0.115   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1<23>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_22
    SLICE_X82Y21.CX      net (fanout=2)        0.101   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1<22>
    SLICE_X82Y21.CLK     Tckdi       (-Th)     0.089   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2<23>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_22
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.026ns logic, 0.101ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.096ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_46 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.411 - 0.380)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_46 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y16.CQ      Tcko                  0.115   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1<47>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_46
    SLICE_X82Y16.CX      net (fanout=2)        0.101   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1<46>
    SLICE_X82Y16.CLK     Tckdi       (-Th)     0.089   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2<47>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_46
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.026ns logic, 0.101ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig
        = PERIOD TIMEGRP
        "usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/rx_wordclk_nobuff_sig"
        4.1667 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.166ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/RXUSRCLK2
  Logical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: FMC1_LA_P_3_OBUF
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: FMC1_LA_P_3_OBUF
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: FMC1_LA_P_3_OBUF
--------------------------------------------------------------------------------
Slack: 2.737ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/I0
  Logical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/rx_wordclk_nobuff_sig
--------------------------------------------------------------------------------
Slack: 2.738ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: FMC1_LA_P_3_OBUF
--------------------------------------------------------------------------------
Slack: 3.334ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseshift_r1/SR
  Logical resource: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseshift_r0/SR
  Location pin: SLICE_X72Y136.SR
  Clock network: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL
--------------------------------------------------------------------------------
Slack: 3.334ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseshift_r1/SR
  Logical resource: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseshift_r1/SR
  Location pin: SLICE_X72Y136.SR
  Clock network: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL
--------------------------------------------------------------------------------
Slack: 3.334ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1/SR
  Logical resource: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/SHIFT_DONE/SR
  Location pin: SLICE_X73Y135.SR
  Clock network: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL
--------------------------------------------------------------------------------
Slack: 3.334ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1/SR
  Logical resource: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1/SR
  Location pin: SLICE_X73Y135.SR
  Clock network: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL
--------------------------------------------------------------------------------
Slack: 3.334ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2/SR
  Logical resource: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2/SR
  Location pin: SLICE_X73Y136.SR
  Clock network: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL
--------------------------------------------------------------------------------
Slack: 3.334ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/phalgnr_FSM_FSM_FFd2/SR
  Logical resource: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/phalgnr_FSM_FSM_FFd1/SR
  Location pin: SLICE_X76Y125.SR
  Clock network: usr/dtc_top/rxFrmClkPhAlgnr/RESET_I_pllLocked_from_pll_OR_84_o
--------------------------------------------------------------------------------
Slack: 3.334ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/phalgnr_FSM_FSM_FFd2/SR
  Logical resource: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/phalgnr_FSM_FSM_FFd2/SR
  Location pin: SLICE_X76Y125.SR
  Clock network: usr/dtc_top/rxFrmClkPhAlgnr/RESET_I_pllLocked_from_pll_OR_84_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout1 = PERIOD TIMEGRP "usr_clkDiv_clkout1" 
TS_XPOINT1_CLK3_P         / 8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout1 = PERIOD TIMEGRP "usr_clkDiv_clkout1" TS_XPOINT1_CLK3_P
        / 8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y39.CLKARDCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y39.CLKBWRCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y38.RDCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y38.WRCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.903ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X3Y16.CLKBWRCLKL
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.903ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X3Y8.CLKBWRCLKL
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.903ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y37.CLKARDCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.903ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y37.CLKBWRCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.903ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y10.CLKBWRCLKL
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.903ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X1Y11.CLKBWRCLKL
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.903ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X4Y12.CLKBWRCLKL
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.903ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X3Y9.CLKBWRCLKL
  Clock network: usr/clk_320
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout0 = PERIOD TIMEGRP "usr_clkDiv_clkout0" 
TS_XPOINT1_CLK3_P         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout0 = PERIOD TIMEGRP "usr_clkDiv_clkout0" TS_XPOINT1_CLK3_P
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkDiv/clkout1_buf/I0
  Logical resource: usr/clkDiv/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: usr/clkDiv/clkout0
--------------------------------------------------------------------------------
Slack: 23.592ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: usr/userCdceLocked_r/CLK
  Logical resource: usr/userCdceLocked_r/CK
  Location pin: ILOGIC_X1Y38.CLK
  Clock network: usr/clk_40
--------------------------------------------------------------------------------
Slack: 23.592ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.704ns (Tispwh)
  Physical resource: usr/userCdceLocked_r/SR
  Logical resource: usr/userCdceLocked_r/SR
  Location pin: ILOGIC_X1Y38.SR
  Clock network: usr/generalReset_from_orGate
--------------------------------------------------------------------------------
Slack: 975.000ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: usr/clkDiv/clkout1_buf/I0
  Logical resource: usr/clkDiv/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: usr/clkDiv/clkout0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout2 = PERIOD TIMEGRP "usr_clkDiv_clkout2" 
TS_XPOINT1_CLK3_P         PHASE 18.75 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout2 = PERIOD TIMEGRP "usr_clkDiv_clkout2" TS_XPOINT1_CLK3_P
        PHASE 18.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkDiv/clkout3_buf/I0
  Logical resource: usr/clkDiv/clkout3_buf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: usr/clkDiv/clkout2
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/dtc_top/dtc/DTC_FE_OUT_63/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_60/CK
  Location pin: SLICE_X28Y98.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: usr/dtc_top/dtc/DTC_FE_OUT_63/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_60/CK
  Location pin: SLICE_X28Y98.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: usr/dtc_top/dtc/DTC_FE_OUT_63/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_60/CK
  Location pin: SLICE_X28Y98.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/dtc_top/dtc/DTC_FE_OUT_63/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_61/CK
  Location pin: SLICE_X28Y98.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: usr/dtc_top/dtc/DTC_FE_OUT_63/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_61/CK
  Location pin: SLICE_X28Y98.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: usr/dtc_top/dtc/DTC_FE_OUT_63/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_61/CK
  Location pin: SLICE_X28Y98.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/dtc_top/dtc/DTC_FE_OUT_63/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_62/CK
  Location pin: SLICE_X28Y98.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: usr/dtc_top/dtc/DTC_FE_OUT_63/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_62/CK
  Location pin: SLICE_X28Y98.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: usr/dtc_top/dtc/DTC_FE_OUT_63/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_62/CK
  Location pin: SLICE_X28Y98.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/dtc_top/dtc/DTC_FE_OUT_63/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_63/CK
  Location pin: SLICE_X28Y98.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: usr/dtc_top/dtc/DTC_FE_OUT_63/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_63/CK
  Location pin: SLICE_X28Y98.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP 
"usr_clkDiv_clkout1_0"         TS_XPOINT1_CLK3_N / 8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9105 paths analyzed, 6097 endpoints analyzed, 45 failing endpoints
 45 timing errors detected. (45 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.831ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_13 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.583ns (Levels of Logic = 1)
  Clock Path Skew:      -0.168ns (0.891 - 1.059)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y38.DO8     Trcko_DOA             2.073   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X31Y97.D2      net (fanout=1)        0.906   usr/dtc_top/dtc/dout_buff_0<1>
    SLICE_X31Y97.DMUX    Tilo                  0.191   usr/dtc_top/dtc/eports_trig/eport_out_7
                                                       usr/dtc_top/dtc/Mmux_cic_out21
    SLICE_X31Y95.BX      net (fanout=8)        0.379   usr/dtc_top/dtc/cic_out<1>
    SLICE_X31Y95.CLK     Tdick                 0.034   usr/dtc_top/dtc/eports_trig/eport_out_13
                                                       usr/dtc_top/dtc/eports_trig/eport_out_13
    -------------------------------------------------  ---------------------------
    Total                                      3.583ns (2.298ns logic, 1.285ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_15 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.562ns (Levels of Logic = 1)
  Clock Path Skew:      -0.174ns (0.885 - 1.059)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y39.DOBDO8  Trcko_DOB             2.073   usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X31Y97.C2      net (fanout=1)        0.768   usr/dtc_top/dtc/dout_buff_1<3>
    SLICE_X31Y97.CMUX    Tilo                  0.191   usr/dtc_top/dtc/eports_trig/eport_out_7
                                                       usr/dtc_top/dtc/Mmux_cic_out41
    SLICE_X31Y99.DX      net (fanout=8)        0.496   usr/dtc_top/dtc/cic_out<3>
    SLICE_X31Y99.CLK     Tdick                 0.034   usr/dtc_top/dtc/eports_trig/eport_out_15
                                                       usr/dtc_top/dtc/eports_trig/eport_out_15
    -------------------------------------------------  ---------------------------
    Total                                      3.562ns (2.298ns logic, 1.264ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_25 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.532ns (Levels of Logic = 2)
  Clock Path Skew:      -0.175ns (0.884 - 1.059)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y38.DO8     Trcko_DOA             2.073   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X31Y97.D2      net (fanout=1)        0.906   usr/dtc_top/dtc/dout_buff_0<1>
    SLICE_X31Y97.DMUX    Tilo                  0.191   usr/dtc_top/dtc/eports_trig/eport_out_7
                                                       usr/dtc_top/dtc/Mmux_cic_out21
    SLICE_X29Y97.C5      net (fanout=8)        0.317   usr/dtc_top/dtc/cic_out<1>
    SLICE_X29Y97.CLK     Tas                   0.045   usr/dtc_top/dtc/eports_trig/eport_out_24
                                                       usr/dtc_top/dtc/cic_out<1>_rt
                                                       usr/dtc_top/dtc/eports_trig/eport_out_25
    -------------------------------------------------  ---------------------------
    Total                                      3.532ns (2.309ns logic, 1.223ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_15 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.488ns (Levels of Logic = 1)
  Clock Path Skew:      -0.174ns (0.885 - 1.059)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y38.DO24    Trcko_DOB             2.073   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X31Y97.C4      net (fanout=1)        0.699   usr/dtc_top/dtc/dout_buff_0<3>
    SLICE_X31Y97.CMUX    Tilo                  0.186   usr/dtc_top/dtc/eports_trig/eport_out_7
                                                       usr/dtc_top/dtc/Mmux_cic_out41
    SLICE_X31Y99.DX      net (fanout=8)        0.496   usr/dtc_top/dtc/cic_out<3>
    SLICE_X31Y99.CLK     Tdick                 0.034   usr/dtc_top/dtc/eports_trig/eport_out_15
                                                       usr/dtc_top/dtc/eports_trig/eport_out_15
    -------------------------------------------------  ---------------------------
    Total                                      3.488ns (2.293ns logic, 1.195ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_8 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.486ns (Levels of Logic = 1)
  Clock Path Skew:      -0.174ns (0.885 - 1.059)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y38.DO0     Trcko_DOA             2.073   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X31Y97.D3      net (fanout=1)        0.879   usr/dtc_top/dtc/dout_buff_0<0>
    SLICE_X31Y97.D       Tilo                  0.068   usr/dtc_top/dtc/eports_trig/eport_out_7
                                                       usr/dtc_top/dtc/Mmux_cic_out11
    SLICE_X31Y100.AX     net (fanout=8)        0.432   usr/dtc_top/dtc/cic_out<0>
    SLICE_X31Y100.CLK    Tdick                 0.034   usr/dtc_top/dtc/eports_trig/eport_out_8
                                                       usr/dtc_top/dtc/eports_trig/eport_out_8
    -------------------------------------------------  ---------------------------
    Total                                      3.486ns (2.175ns logic, 1.311ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_5 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.479ns (Levels of Logic = 1)
  Clock Path Skew:      -0.171ns (0.888 - 1.059)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y38.DO8     Trcko_DOA             2.073   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X31Y97.D2      net (fanout=1)        0.906   usr/dtc_top/dtc/dout_buff_0<1>
    SLICE_X31Y97.DMUX    Tilo                  0.191   usr/dtc_top/dtc/eports_trig/eport_out_7
                                                       usr/dtc_top/dtc/Mmux_cic_out21
    SLICE_X31Y97.BX      net (fanout=8)        0.275   usr/dtc_top/dtc/cic_out<1>
    SLICE_X31Y97.CLK     Tdick                 0.034   usr/dtc_top/dtc/eports_trig/eport_out_7
                                                       usr/dtc_top/dtc/eports_trig/eport_out_5
    -------------------------------------------------  ---------------------------
    Total                                      3.479ns (2.298ns logic, 1.181ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_29 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.473ns (Levels of Logic = 1)
  Clock Path Skew:      -0.172ns (0.887 - 1.059)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y38.DO8     Trcko_DOA             2.073   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X31Y97.D2      net (fanout=1)        0.906   usr/dtc_top/dtc/dout_buff_0<1>
    SLICE_X31Y97.DMUX    Tilo                  0.191   usr/dtc_top/dtc/eports_trig/eport_out_7
                                                       usr/dtc_top/dtc/Mmux_cic_out21
    SLICE_X31Y98.BX      net (fanout=8)        0.269   usr/dtc_top/dtc/cic_out<1>
    SLICE_X31Y98.CLK     Tdick                 0.034   usr/dtc_top/dtc/eports_trig/eport_out_31
                                                       usr/dtc_top/dtc/eports_trig/eport_out_29
    -------------------------------------------------  ---------------------------
    Total                                      3.473ns (2.298ns logic, 1.175ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_9 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.468ns (Levels of Logic = 1)
  Clock Path Skew:      -0.169ns (0.890 - 1.059)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y38.DO8     Trcko_DOA             2.073   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X31Y97.D2      net (fanout=1)        0.906   usr/dtc_top/dtc/dout_buff_0<1>
    SLICE_X31Y97.DMUX    Tilo                  0.191   usr/dtc_top/dtc/eports_trig/eport_out_7
                                                       usr/dtc_top/dtc/Mmux_cic_out21
    SLICE_X31Y96.BX      net (fanout=8)        0.264   usr/dtc_top/dtc/cic_out<1>
    SLICE_X31Y96.CLK     Tdick                 0.034   usr/dtc_top/dtc/eports_trig/eport_out_11
                                                       usr/dtc_top/dtc/eports_trig/eport_out_9
    -------------------------------------------------  ---------------------------
    Total                                      3.468ns (2.298ns logic, 1.170ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_1 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.454ns (Levels of Logic = 1)
  Clock Path Skew:      -0.172ns (0.887 - 1.059)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y38.DO8     Trcko_DOA             2.073   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X31Y97.D2      net (fanout=1)        0.906   usr/dtc_top/dtc/dout_buff_0<1>
    SLICE_X31Y97.DMUX    Tilo                  0.191   usr/dtc_top/dtc/eports_trig/eport_out_7
                                                       usr/dtc_top/dtc/Mmux_cic_out21
    SLICE_X30Y98.BX      net (fanout=8)        0.269   usr/dtc_top/dtc/cic_out<1>
    SLICE_X30Y98.CLK     Tdick                 0.015   usr/dtc_top/dtc/eports_trig/eport_out_3
                                                       usr/dtc_top/dtc/eports_trig/eport_out_1
    -------------------------------------------------  ---------------------------
    Total                                      3.454ns (2.279ns logic, 1.175ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_7 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.454ns (Levels of Logic = 1)
  Clock Path Skew:      -0.171ns (0.888 - 1.059)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y39.DOBDO8  Trcko_DOB             2.073   usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X31Y97.C2      net (fanout=1)        0.768   usr/dtc_top/dtc/dout_buff_1<3>
    SLICE_X31Y97.CMUX    Tilo                  0.191   usr/dtc_top/dtc/eports_trig/eport_out_7
                                                       usr/dtc_top/dtc/Mmux_cic_out41
    SLICE_X31Y97.DX      net (fanout=8)        0.388   usr/dtc_top/dtc/cic_out<3>
    SLICE_X31Y97.CLK     Tdick                 0.034   usr/dtc_top/dtc/eports_trig/eport_out_7
                                                       usr/dtc_top/dtc/eports_trig/eport_out_7
    -------------------------------------------------  ---------------------------
    Total                                      3.454ns (2.298ns logic, 1.156ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_12 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.447ns (Levels of Logic = 1)
  Clock Path Skew:      -0.178ns (0.881 - 1.059)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y38.DO0     Trcko_DOA             2.073   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X31Y97.D3      net (fanout=1)        0.879   usr/dtc_top/dtc/dout_buff_0<0>
    SLICE_X31Y97.D       Tilo                  0.068   usr/dtc_top/dtc/eports_trig/eport_out_7
                                                       usr/dtc_top/dtc/Mmux_cic_out11
    SLICE_X29Y99.AX      net (fanout=8)        0.393   usr/dtc_top/dtc/cic_out<0>
    SLICE_X29Y99.CLK     Tdick                 0.034   usr/dtc_top/dtc/eports_trig/eport_out_12
                                                       usr/dtc_top/dtc/eports_trig/eport_out_12
    -------------------------------------------------  ---------------------------
    Total                                      3.447ns (2.175ns logic, 1.272ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_16 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.448ns (Levels of Logic = 2)
  Clock Path Skew:      -0.169ns (0.890 - 1.059)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y38.DO0     Trcko_DOA             2.073   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X31Y97.D3      net (fanout=1)        0.879   usr/dtc_top/dtc/dout_buff_0<0>
    SLICE_X31Y97.D       Tilo                  0.068   usr/dtc_top/dtc/eports_trig/eport_out_7
                                                       usr/dtc_top/dtc/Mmux_cic_out11
    SLICE_X30Y96.D4      net (fanout=8)        0.426   usr/dtc_top/dtc/cic_out<0>
    SLICE_X30Y96.CLK     Tas                   0.002   usr/dtc_top/dtc/eports_trig/eport_out_18
                                                       usr/dtc_top/dtc/cic_out<0>_rt
                                                       usr/dtc_top/dtc/eports_trig/eport_out_16
    -------------------------------------------------  ---------------------------
    Total                                      3.448ns (2.143ns logic, 1.305ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP "usr_clkDiv_clkout1_0"
        TS_XPOINT1_CLK3_N / 8 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[633].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.221ns (Levels of Logic = 0)
  Clock Path Skew:      0.219ns (0.847 - 0.628)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[633].I_SRLT_NE_0.FF to usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y84.BQ         Tcko                  0.115   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<631>
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[633].I_SRLT_NE_0.FF
    RAMB36_X3Y15.DIBDI20    net (fanout=1)        0.304   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<633>
    RAMB36_X3Y15.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.221ns (-0.083ns logic, 0.304ns route)
                                                          (-37.6% logic, 137.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[131].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.157ns (Levels of Logic = 0)
  Clock Path Skew:      0.142ns (0.550 - 0.408)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[131].I_SRLT_NE_0.FF to usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y92.BQ         Tcko                  0.115   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<129>
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[131].I_SRLT_NE_0.FF
    RAMB36_X3Y19.DIBDI6     net (fanout=1)        0.240   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<131>
    RAMB36_X3Y19.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.157ns (-0.083ns logic, 0.240ns route)
                                                          (-52.9% logic, 152.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[706].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.550 - 0.400)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[706].I_SRLT_NE_0.FF to usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y100.AQ        Tcko                  0.115   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<703>
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[706].I_SRLT_NE_0.FF
    RAMB36_X3Y19.DIBDI21    net (fanout=1)        0.250   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<706>
    RAMB36_X3Y19.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.167ns (-0.083ns logic, 0.250ns route)
                                                          (-49.7% logic, 149.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[141].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.550 - 0.400)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[141].I_SRLT_NE_0.FF to usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y100.DMUX      Tshcko                0.146   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<703>
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[141].I_SRLT_NE_0.FF
    RAMB36_X3Y19.DIBDI15    net (fanout=1)        0.221   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<141>
    RAMB36_X3Y19.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.169ns (-0.052ns logic, 0.221ns route)
                                                          (-30.8% logic, 130.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[482].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.162ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (0.541 - 0.398)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[482].I_SRLT_NE_0.FF to usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X22Y74.AQ         Tcko                  0.115   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<479>
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[482].I_SRLT_NE_0.FF
    RAMB36_X1Y13.DIBDI14    net (fanout=1)        0.245   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<482>
    RAMB36_X1Y13.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.162ns (-0.083ns logic, 0.245ns route)
                                                          (-51.2% logic, 151.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[509].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.158ns (Levels of Logic = 0)
  Clock Path Skew:      0.139ns (0.537 - 0.398)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[509].I_SRLT_NE_0.FF to usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y56.BQ         Tcko                  0.115   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<507>
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[509].I_SRLT_NE_0.FF
    RAMB36_X4Y11.DIBDI6     net (fanout=1)        0.241   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<509>
    RAMB36_X4Y11.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.158ns (-0.083ns logic, 0.241ns route)
                                                          (-52.5% logic, 152.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[733].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 0)
  Clock Path Skew:      0.142ns (0.547 - 0.405)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[733].I_SRLT_NE_0.FF to usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X70Y48.DQ        Tcko                  0.115   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<733>
                                                         usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[733].I_SRLT_NE_0.FF
    RAMB36_X4Y9.DIBDI29    net (fanout=1)        0.244   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<733>
    RAMB36_X4Y9.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
                                                         usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.161ns (-0.083ns logic, 0.244ns route)
                                                         (-51.6% logic, 151.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1138].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.145ns (0.556 - 0.411)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1138].I_SRLT_NE_0.FF to usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y89.AQ         Tcko                  0.115   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<1135>
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1138].I_SRLT_NE_0.FF
    RAMB36_X3Y18.DIBDI21    net (fanout=1)        0.247   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<1138>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.164ns (-0.083ns logic, 0.247ns route)
                                                          (-50.6% logic, 150.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[839].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.160ns (0.565 - 0.405)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[839].I_SRLT_NE_0.FF to usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X24Y49.BQ        Tcko                  0.115   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<837>
                                                         usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[839].I_SRLT_NE_0.FF
    RAMB36_X2Y9.DIBDI27    net (fanout=1)        0.262   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<839>
    RAMB36_X2Y9.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36
                                                         usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.179ns (-0.083ns logic, 0.262ns route)
                                                         (-46.4% logic, 146.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[436].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.174ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.561 - 0.406)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[436].I_SRLT_NE_0.FF to usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X26Y50.CQ         Tcko                  0.115   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<435>
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[436].I_SRLT_NE_0.FF
    RAMB36_X2Y10.DIBDI5     net (fanout=1)        0.257   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<436>
    RAMB36_X2Y10.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.174ns (-0.083ns logic, 0.257ns route)
                                                          (-47.7% logic, 147.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[734].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 0)
  Clock Path Skew:      0.142ns (0.547 - 0.405)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[734].I_SRLT_NE_0.FF to usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X70Y48.CQ        Tcko                  0.115   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<733>
                                                         usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[734].I_SRLT_NE_0.FF
    RAMB36_X4Y9.DIBDI30    net (fanout=1)        0.244   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<734>
    RAMB36_X4Y9.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
                                                         usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.161ns (-0.083ns logic, 0.244ns route)
                                                         (-51.6% logic, 151.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[909].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.146ns (0.547 - 0.401)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[909].I_SRLT_NE_0.FF to usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X18Y73.DQ         Tcko                  0.115   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<909>
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[909].I_SRLT_NE_0.FF
    RAMB36_X1Y14.DIBDI25    net (fanout=1)        0.248   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<909>
    RAMB36_X1Y14.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.165ns (-0.083ns logic, 0.248ns route)
                                                          (-50.3% logic, 150.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP "usr_clkDiv_clkout1_0"
        TS_XPOINT1_CLK3_N / 8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y39.CLKARDCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y39.CLKBWRCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y38.RDCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y38.WRCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.903ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X3Y16.CLKBWRCLKL
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.903ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X3Y8.CLKBWRCLKL
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.903ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y37.CLKARDCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.903ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y37.CLKBWRCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.903ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y10.CLKBWRCLKL
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.903ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X1Y11.CLKBWRCLKL
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.903ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X4Y12.CLKBWRCLKL
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.903ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X3Y9.CLKBWRCLKL
  Clock network: usr/clk_320
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout0_0 = PERIOD TIMEGRP 
"usr_clkDiv_clkout0_0"         TS_XPOINT1_CLK3_N HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout0_0 = PERIOD TIMEGRP "usr_clkDiv_clkout0_0"
        TS_XPOINT1_CLK3_N HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkDiv/clkout1_buf/I0
  Logical resource: usr/clkDiv/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: usr/clkDiv/clkout0
--------------------------------------------------------------------------------
Slack: 23.592ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: usr/userCdceLocked_r/CLK
  Logical resource: usr/userCdceLocked_r/CK
  Location pin: ILOGIC_X1Y38.CLK
  Clock network: usr/clk_40
--------------------------------------------------------------------------------
Slack: 23.592ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.704ns (Tispwh)
  Physical resource: usr/userCdceLocked_r/SR
  Logical resource: usr/userCdceLocked_r/SR
  Location pin: ILOGIC_X1Y38.SR
  Clock network: usr/generalReset_from_orGate
--------------------------------------------------------------------------------
Slack: 975.000ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: usr/clkDiv/clkout1_buf/I0
  Logical resource: usr/clkDiv/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: usr/clkDiv/clkout0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout2_0 = PERIOD TIMEGRP 
"usr_clkDiv_clkout2_0"         TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.160ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_1 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_45 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.361ns (Levels of Logic = 0)
  Clock Path Skew:      -0.181ns (2.922 - 3.103)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_1 to usr/dtc_top/dtc/DTC_FE_OUT_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y98.BQ      Tcko                  0.381   usr/dtc_top/dtc/eports_trig/eport_out_3
                                                       usr/dtc_top/dtc/eports_trig/eport_out_1
    SLICE_X30Y101.BX     net (fanout=1)        1.965   usr/dtc_top/dtc/eports_trig/eport_out_1
    SLICE_X30Y101.CLK    Tdick                 0.015   usr/dtc_top/dtc/DTC_FE_OUT_47
                                                       usr/dtc_top/dtc/DTC_FE_OUT_45
    -------------------------------------------------  ---------------------------
    Total                                      2.361ns (0.396ns logic, 1.965ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_4 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_40 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.118ns (Levels of Logic = 0)
  Clock Path Skew:      -0.175ns (2.930 - 3.105)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_4 to usr/dtc_top/dtc/DTC_FE_OUT_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y97.AQ      Tcko                  0.337   usr/dtc_top/dtc/eports_trig/eport_out_7
                                                       usr/dtc_top/dtc/eports_trig/eport_out_4
    SLICE_X33Y100.AX     net (fanout=1)        1.747   usr/dtc_top/dtc/eports_trig/eport_out_4
    SLICE_X33Y100.CLK    Tdick                 0.034   usr/dtc_top/dtc/DTC_FE_OUT_43
                                                       usr/dtc_top/dtc/DTC_FE_OUT_40
    -------------------------------------------------  ---------------------------
    Total                                      2.118ns (0.371ns logic, 1.747ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_7 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_43 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.103ns (Levels of Logic = 0)
  Clock Path Skew:      -0.175ns (2.930 - 3.105)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_7 to usr/dtc_top/dtc/DTC_FE_OUT_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y97.DQ      Tcko                  0.337   usr/dtc_top/dtc/eports_trig/eport_out_7
                                                       usr/dtc_top/dtc/eports_trig/eport_out_7
    SLICE_X33Y100.DX     net (fanout=1)        1.732   usr/dtc_top/dtc/eports_trig/eport_out_7
    SLICE_X33Y100.CLK    Tdick                 0.034   usr/dtc_top/dtc/DTC_FE_OUT_43
                                                       usr/dtc_top/dtc/DTC_FE_OUT_43
    -------------------------------------------------  ---------------------------
    Total                                      2.103ns (0.371ns logic, 1.732ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_3 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_47 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.059ns (Levels of Logic = 0)
  Clock Path Skew:      -0.181ns (2.922 - 3.103)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_3 to usr/dtc_top/dtc/DTC_FE_OUT_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y98.DQ      Tcko                  0.381   usr/dtc_top/dtc/eports_trig/eport_out_3
                                                       usr/dtc_top/dtc/eports_trig/eport_out_3
    SLICE_X30Y101.DX     net (fanout=1)        1.663   usr/dtc_top/dtc/eports_trig/eport_out_3
    SLICE_X30Y101.CLK    Tdick                 0.015   usr/dtc_top/dtc/DTC_FE_OUT_47
                                                       usr/dtc_top/dtc/DTC_FE_OUT_47
    -------------------------------------------------  ---------------------------
    Total                                      2.059ns (0.396ns logic, 1.663ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_18 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_62 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.006ns (Levels of Logic = 0)
  Clock Path Skew:      -0.189ns (2.918 - 3.107)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_18 to usr/dtc_top/dtc/DTC_FE_OUT_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y96.DQ      Tcko                  0.381   usr/dtc_top/dtc/eports_trig/eport_out_18
                                                       usr/dtc_top/dtc/eports_trig/eport_out_18
    SLICE_X28Y98.CX      net (fanout=1)        1.610   usr/dtc_top/dtc/eports_trig/eport_out_18
    SLICE_X28Y98.CLK     Tdick                 0.015   usr/dtc_top/dtc/DTC_FE_OUT_63
                                                       usr/dtc_top/dtc/DTC_FE_OUT_62
    -------------------------------------------------  ---------------------------
    Total                                      2.006ns (0.396ns logic, 1.610ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_2 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_46 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.935ns (Levels of Logic = 0)
  Clock Path Skew:      -0.181ns (2.922 - 3.103)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_2 to usr/dtc_top/dtc/DTC_FE_OUT_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y98.CQ      Tcko                  0.381   usr/dtc_top/dtc/eports_trig/eport_out_3
                                                       usr/dtc_top/dtc/eports_trig/eport_out_2
    SLICE_X30Y101.CX     net (fanout=1)        1.539   usr/dtc_top/dtc/eports_trig/eport_out_2
    SLICE_X30Y101.CLK    Tdick                 0.015   usr/dtc_top/dtc/DTC_FE_OUT_47
                                                       usr/dtc_top/dtc/DTC_FE_OUT_46
    -------------------------------------------------  ---------------------------
    Total                                      1.935ns (0.396ns logic, 1.539ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_30 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_50 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.930ns (Levels of Logic = 1)
  Clock Path Skew:      -0.181ns (2.922 - 3.103)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_30 to usr/dtc_top/dtc/DTC_FE_OUT_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y98.CQ      Tcko                  0.337   usr/dtc_top/dtc/eports_trig/eport_out_31
                                                       usr/dtc_top/dtc/eports_trig/eport_out_30
    SLICE_X31Y101.C2     net (fanout=1)        1.548   usr/dtc_top/dtc/eports_trig/eport_out_30
    SLICE_X31Y101.CLK    Tas                   0.045   usr/dtc_top/dtc/DTC_FE_OUT_59
                                                       usr/dtc_top/dtc/eports_trig/eport_out_30_rt
                                                       usr/dtc_top/dtc/DTC_FE_OUT_50
    -------------------------------------------------  ---------------------------
    Total                                      1.930ns (0.382ns logic, 1.548ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_27 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_55 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.922ns (Levels of Logic = 0)
  Clock Path Skew:      -0.178ns (2.925 - 3.103)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_27 to usr/dtc_top/dtc/DTC_FE_OUT_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y96.DQ      Tcko                  0.337   usr/dtc_top/dtc/eports_trig/eport_out_27
                                                       usr/dtc_top/dtc/eports_trig/eport_out_27
    SLICE_X31Y103.DX     net (fanout=1)        1.551   usr/dtc_top/dtc/eports_trig/eport_out_27
    SLICE_X31Y103.CLK    Tdick                 0.034   usr/dtc_top/dtc/DTC_FE_OUT_55
                                                       usr/dtc_top/dtc/DTC_FE_OUT_55
    -------------------------------------------------  ---------------------------
    Total                                      1.922ns (0.371ns logic, 1.551ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_29 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_49 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.899ns (Levels of Logic = 1)
  Clock Path Skew:      -0.181ns (2.922 - 3.103)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_29 to usr/dtc_top/dtc/DTC_FE_OUT_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y98.BQ      Tcko                  0.337   usr/dtc_top/dtc/eports_trig/eport_out_31
                                                       usr/dtc_top/dtc/eports_trig/eport_out_29
    SLICE_X31Y101.B5     net (fanout=1)        1.516   usr/dtc_top/dtc/eports_trig/eport_out_29
    SLICE_X31Y101.CLK    Tas                   0.046   usr/dtc_top/dtc/DTC_FE_OUT_59
                                                       usr/dtc_top/dtc/eports_trig/eport_out_29_rt
                                                       usr/dtc_top/dtc/DTC_FE_OUT_49
    -------------------------------------------------  ---------------------------
    Total                                      1.899ns (0.383ns logic, 1.516ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_14 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_66 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.784ns (Levels of Logic = 0)
  Clock Path Skew:      -0.178ns (2.923 - 3.101)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_14 to usr/dtc_top/dtc/DTC_FE_OUT_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y99.CQ      Tcko                  0.337   usr/dtc_top/dtc/eports_trig/eport_out_15
                                                       usr/dtc_top/dtc/eports_trig/eport_out_14
    SLICE_X31Y102.CX     net (fanout=1)        1.413   usr/dtc_top/dtc/eports_trig/eport_out_14
    SLICE_X31Y102.CLK    Tdick                 0.034   usr/dtc_top/dtc/DTC_FE_OUT_67
                                                       usr/dtc_top/dtc/DTC_FE_OUT_66
    -------------------------------------------------  ---------------------------
    Total                                      1.784ns (0.371ns logic, 1.413ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_16 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_60 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.738ns (Levels of Logic = 0)
  Clock Path Skew:      -0.189ns (2.918 - 3.107)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_16 to usr/dtc_top/dtc/DTC_FE_OUT_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y96.DMUX    Tshcko                0.465   usr/dtc_top/dtc/eports_trig/eport_out_18
                                                       usr/dtc_top/dtc/eports_trig/eport_out_16
    SLICE_X28Y98.AX      net (fanout=1)        1.258   usr/dtc_top/dtc/eports_trig/eport_out_16
    SLICE_X28Y98.CLK     Tdick                 0.015   usr/dtc_top/dtc/DTC_FE_OUT_63
                                                       usr/dtc_top/dtc/DTC_FE_OUT_60
    -------------------------------------------------  ---------------------------
    Total                                      1.738ns (0.480ns logic, 1.258ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_15 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_67 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.735ns (Levels of Logic = 0)
  Clock Path Skew:      -0.178ns (2.923 - 3.101)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_15 to usr/dtc_top/dtc/DTC_FE_OUT_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y99.DQ      Tcko                  0.337   usr/dtc_top/dtc/eports_trig/eport_out_15
                                                       usr/dtc_top/dtc/eports_trig/eport_out_15
    SLICE_X31Y102.DX     net (fanout=1)        1.364   usr/dtc_top/dtc/eports_trig/eport_out_15
    SLICE_X31Y102.CLK    Tdick                 0.034   usr/dtc_top/dtc/DTC_FE_OUT_67
                                                       usr/dtc_top/dtc/DTC_FE_OUT_67
    -------------------------------------------------  ---------------------------
    Total                                      1.735ns (0.371ns logic, 1.364ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_clkDiv_clkout2_0 = PERIOD TIMEGRP "usr_clkDiv_clkout2_0"
        TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_8 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_68 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (1.399 - 1.306)
  Source Clock:         usr/clk_320 rising at 6.250ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_8 to usr/dtc_top/dtc/DTC_FE_OUT_68
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y100.AQ     Tcko                  0.098   usr/dtc_top/dtc/eports_trig/eport_out_8
                                                       usr/dtc_top/dtc/eports_trig/eport_out_8
    SLICE_X31Y104.AX     net (fanout=1)        0.300   usr/dtc_top/dtc/eports_trig/eport_out_8
    SLICE_X31Y104.CLK    Tckdi       (-Th)     0.076   usr/dtc_top/dtc/DTC_FE_OUT_71
                                                       usr/dtc_top/dtc/DTC_FE_OUT_68
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (0.022ns logic, 0.300ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_25 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_53 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.331ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (1.398 - 1.307)
  Source Clock:         usr/clk_320 rising at 6.250ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_25 to usr/dtc_top/dtc/DTC_FE_OUT_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.CMUX    Tshcko                0.128   usr/dtc_top/dtc/eports_trig/eport_out_24
                                                       usr/dtc_top/dtc/eports_trig/eport_out_25
    SLICE_X31Y103.BX     net (fanout=1)        0.279   usr/dtc_top/dtc/eports_trig/eport_out_25
    SLICE_X31Y103.CLK    Tckdi       (-Th)     0.076   usr/dtc_top/dtc/DTC_FE_OUT_55
                                                       usr/dtc_top/dtc/DTC_FE_OUT_53
    -------------------------------------------------  ---------------------------
    Total                                      0.331ns (0.052ns logic, 0.279ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_11 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_71 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.344ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (1.399 - 1.311)
  Source Clock:         usr/clk_320 rising at 6.250ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_11 to usr/dtc_top/dtc/DTC_FE_OUT_71
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y96.DQ      Tcko                  0.098   usr/dtc_top/dtc/eports_trig/eport_out_11
                                                       usr/dtc_top/dtc/eports_trig/eport_out_11
    SLICE_X31Y104.DX     net (fanout=1)        0.322   usr/dtc_top/dtc/eports_trig/eport_out_11
    SLICE_X31Y104.CLK    Tckdi       (-Th)     0.076   usr/dtc_top/dtc/DTC_FE_OUT_71
                                                       usr/dtc_top/dtc/DTC_FE_OUT_71
    -------------------------------------------------  ---------------------------
    Total                                      0.344ns (0.022ns logic, 0.322ns route)
                                                       (6.4% logic, 93.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.159ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_13 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_65 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 0)
  Clock Path Skew:      0.084ns (1.396 - 1.312)
  Source Clock:         usr/clk_320 rising at 6.250ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_13 to usr/dtc_top/dtc/DTC_FE_OUT_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.BQ      Tcko                  0.098   usr/dtc_top/dtc/eports_trig/eport_out_13
                                                       usr/dtc_top/dtc/eports_trig/eport_out_13
    SLICE_X31Y102.BX     net (fanout=1)        0.449   usr/dtc_top/dtc/eports_trig/eport_out_13
    SLICE_X31Y102.CLK    Tckdi       (-Th)     0.076   usr/dtc_top/dtc/DTC_FE_OUT_67
                                                       usr/dtc_top/dtc/DTC_FE_OUT_65
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.022ns logic, 0.449ns route)
                                                       (4.7% logic, 95.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_21 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_57 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 0)
  Clock Path Skew:      0.086ns (1.395 - 1.309)
  Source Clock:         usr/clk_320 rising at 6.250ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_21 to usr/dtc_top/dtc/DTC_FE_OUT_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y97.BQ      Tcko                  0.115   usr/dtc_top/dtc/eports_trig/eport_out_23
                                                       usr/dtc_top/dtc/eports_trig/eport_out_21
    SLICE_X31Y101.BX     net (fanout=1)        0.435   usr/dtc_top/dtc/eports_trig/eport_out_21
    SLICE_X31Y101.CLK    Tckdi       (-Th)     0.076   usr/dtc_top/dtc/DTC_FE_OUT_59
                                                       usr/dtc_top/dtc/DTC_FE_OUT_57
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.039ns logic, 0.435ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_22 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_58 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.086ns (1.395 - 1.309)
  Source Clock:         usr/clk_320 rising at 6.250ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_22 to usr/dtc_top/dtc/DTC_FE_OUT_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y97.CQ      Tcko                  0.115   usr/dtc_top/dtc/eports_trig/eport_out_23
                                                       usr/dtc_top/dtc/eports_trig/eport_out_22
    SLICE_X31Y101.CX     net (fanout=1)        0.438   usr/dtc_top/dtc/eports_trig/eport_out_22
    SLICE_X31Y101.CLK    Tckdi       (-Th)     0.076   usr/dtc_top/dtc/DTC_FE_OUT_59
                                                       usr/dtc_top/dtc/DTC_FE_OUT_58
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.039ns logic, 0.438ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.188ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_28 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_48 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (1.395 - 1.306)
  Source Clock:         usr/clk_320 rising at 6.250ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_28 to usr/dtc_top/dtc/DTC_FE_OUT_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y98.AQ      Tcko                  0.098   usr/dtc_top/dtc/eports_trig/eport_out_28
                                                       usr/dtc_top/dtc/eports_trig/eport_out_28
    SLICE_X31Y101.A5     net (fanout=1)        0.489   usr/dtc_top/dtc/eports_trig/eport_out_28
    SLICE_X31Y101.CLK    Tah         (-Th)     0.082   usr/dtc_top/dtc/DTC_FE_OUT_59
                                                       usr/dtc_top/dtc/eports_trig/eport_out_28_rt
                                                       usr/dtc_top/dtc/DTC_FE_OUT_48
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.016ns logic, 0.489ns route)
                                                       (3.2% logic, 96.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.194ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_19 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_63 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (1.392 - 1.309)
  Source Clock:         usr/clk_320 rising at 6.250ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_19 to usr/dtc_top/dtc/DTC_FE_OUT_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y96.DQ      Tcko                  0.115   usr/dtc_top/dtc/eports_trig/eport_out_19
                                                       usr/dtc_top/dtc/eports_trig/eport_out_19
    SLICE_X28Y98.DX      net (fanout=1)        0.479   usr/dtc_top/dtc/eports_trig/eport_out_19
    SLICE_X28Y98.CLK     Tckdi       (-Th)     0.089   usr/dtc_top/dtc/DTC_FE_OUT_63
                                                       usr/dtc_top/dtc/DTC_FE_OUT_63
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.026ns logic, 0.479ns route)
                                                       (5.1% logic, 94.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.204ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_26 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (1.398 - 1.307)
  Source Clock:         usr/clk_320 rising at 6.250ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_26 to usr/dtc_top/dtc/DTC_FE_OUT_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.BQ      Tcko                  0.098   usr/dtc_top/dtc/eports_trig/eport_out_24
                                                       usr/dtc_top/dtc/eports_trig/eport_out_26
    SLICE_X31Y103.CX     net (fanout=1)        0.501   usr/dtc_top/dtc/eports_trig/eport_out_26
    SLICE_X31Y103.CLK    Tckdi       (-Th)     0.076   usr/dtc_top/dtc/DTC_FE_OUT_55
                                                       usr/dtc_top/dtc/DTC_FE_OUT_54
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.022ns logic, 0.501ns route)
                                                       (4.2% logic, 95.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.207ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_10 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_70 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (1.399 - 1.311)
  Source Clock:         usr/clk_320 rising at 6.250ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_10 to usr/dtc_top/dtc/DTC_FE_OUT_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y96.CQ      Tcko                  0.098   usr/dtc_top/dtc/eports_trig/eport_out_11
                                                       usr/dtc_top/dtc/eports_trig/eport_out_10
    SLICE_X31Y104.CX     net (fanout=1)        0.501   usr/dtc_top/dtc/eports_trig/eport_out_10
    SLICE_X31Y104.CLK    Tckdi       (-Th)     0.076   usr/dtc_top/dtc/DTC_FE_OUT_71
                                                       usr/dtc_top/dtc/DTC_FE_OUT_70
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.022ns logic, 0.501ns route)
                                                       (4.2% logic, 95.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.211ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_9 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_69 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.527ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (1.399 - 1.311)
  Source Clock:         usr/clk_320 rising at 6.250ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_9 to usr/dtc_top/dtc/DTC_FE_OUT_69
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y96.BQ      Tcko                  0.098   usr/dtc_top/dtc/eports_trig/eport_out_11
                                                       usr/dtc_top/dtc/eports_trig/eport_out_9
    SLICE_X31Y104.BX     net (fanout=1)        0.505   usr/dtc_top/dtc/eports_trig/eport_out_9
    SLICE_X31Y104.CLK    Tckdi       (-Th)     0.076   usr/dtc_top/dtc/DTC_FE_OUT_71
                                                       usr/dtc_top/dtc/DTC_FE_OUT_69
    -------------------------------------------------  ---------------------------
    Total                                      0.527ns (0.022ns logic, 0.505ns route)
                                                       (4.2% logic, 95.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.213ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_17 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_61 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.522ns (Levels of Logic = 0)
  Clock Path Skew:      0.081ns (1.392 - 1.311)
  Source Clock:         usr/clk_320 rising at 6.250ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_17 to usr/dtc_top/dtc/DTC_FE_OUT_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y96.CQ      Tcko                  0.115   usr/dtc_top/dtc/eports_trig/eport_out_18
                                                       usr/dtc_top/dtc/eports_trig/eport_out_17
    SLICE_X28Y98.BX      net (fanout=1)        0.496   usr/dtc_top/dtc/eports_trig/eport_out_17
    SLICE_X28Y98.CLK     Tckdi       (-Th)     0.089   usr/dtc_top/dtc/DTC_FE_OUT_63
                                                       usr/dtc_top/dtc/DTC_FE_OUT_61
    -------------------------------------------------  ---------------------------
    Total                                      0.522ns (0.026ns logic, 0.496ns route)
                                                       (5.0% logic, 95.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout2_0 = PERIOD TIMEGRP "usr_clkDiv_clkout2_0"
        TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkDiv/clkout3_buf/I0
  Logical resource: usr/clkDiv/clkout3_buf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: usr/clkDiv/clkout2
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/dtc_top/dtc/DTC_FE_OUT_63/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_60/CK
  Location pin: SLICE_X28Y98.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: usr/dtc_top/dtc/DTC_FE_OUT_63/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_60/CK
  Location pin: SLICE_X28Y98.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: usr/dtc_top/dtc/DTC_FE_OUT_63/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_60/CK
  Location pin: SLICE_X28Y98.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/dtc_top/dtc/DTC_FE_OUT_63/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_61/CK
  Location pin: SLICE_X28Y98.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: usr/dtc_top/dtc/DTC_FE_OUT_63/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_61/CK
  Location pin: SLICE_X28Y98.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: usr/dtc_top/dtc/DTC_FE_OUT_63/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_61/CK
  Location pin: SLICE_X28Y98.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/dtc_top/dtc/DTC_FE_OUT_63/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_62/CK
  Location pin: SLICE_X28Y98.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: usr/dtc_top/dtc/DTC_FE_OUT_63/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_62/CK
  Location pin: SLICE_X28Y98.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: usr/dtc_top/dtc/DTC_FE_OUT_63/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_62/CK
  Location pin: SLICE_X28Y98.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/dtc_top/dtc/DTC_FE_OUT_63/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_63/CK
  Location pin: SLICE_X28Y98.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: usr/dtc_top/dtc/DTC_FE_OUT_63/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_63/CK
  Location pin: SLICE_X28Y98.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP         
"usr_txpll_mmcm_inst_pll_clkout0" TS_cdce_out0_p / 0.166666667 HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0" TS_cdce_out0_p / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y20.CLKARDCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y20.CLKBWRCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/txpll/mmcm_inst/pll/clkout1_buf/I0
  Logical resource: usr/txpll/mmcm_inst/pll/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y7.I0
  Clock network: usr/txpll/mmcm_inst/pll/clkout0
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>/SR
  Logical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_8/SR
  Location pin: SLICE_X63Y21.SR
  Clock network: usr/dtc_top/gbtRxReset_from_gbtBankRst
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>/SR
  Logical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_9/SR
  Location pin: SLICE_X63Y21.SR
  Clock network: usr/dtc_top/gbtRxReset_from_gbtBankRst
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>/SR
  Logical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_10/SR
  Location pin: SLICE_X63Y21.SR
  Clock network: usr/dtc_top/gbtRxReset_from_gbtBankRst
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>/SR
  Logical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_11/SR
  Location pin: SLICE_X63Y21.SR
  Clock network: usr/dtc_top/gbtRxReset_from_gbtBankRst
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<11>/SR
  Logical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_8/SR
  Location pin: SLICE_X64Y49.SR
  Clock network: usr/dtc_top/gbtRxReset_from_gbtBankRst
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<11>/SR
  Logical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_9/SR
  Location pin: SLICE_X64Y49.SR
  Clock network: usr/dtc_top/gbtRxReset_from_gbtBankRst
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<11>/SR
  Logical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_10/SR
  Location pin: SLICE_X64Y49.SR
  Clock network: usr/dtc_top/gbtRxReset_from_gbtBankRst
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<11>/SR
  Logical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_11/SR
  Location pin: SLICE_X64Y49.SR
  Clock network: usr/dtc_top/gbtRxReset_from_gbtBankRst
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<7>/SR
  Logical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_4/SR
  Location pin: SLICE_X65Y22.SR
  Clock network: usr/dtc_top/gbtRxReset_from_gbtBankRst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP        
 "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8461 paths analyzed, 3442 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.266ns.
--------------------------------------------------------------------------------
Slack (setup path):     14.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_8 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.216ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (1.519 - 1.464)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y63.DQ      Tcko                  0.337   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X77Y126.B2     net (fanout=13)       3.188   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X77Y126.B      Tilo                  0.068   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O<3>
                                                       usr/dtc_top/gbtBankRst/GBT_RX_RESET_O1
    SLICE_X63Y21.SR      net (fanout=103)      6.328   usr/dtc_top/gbtRxReset_from_gbtBankRst
    SLICE_X63Y21.CLK     Trck                  0.295   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_8
    -------------------------------------------------  ---------------------------
    Total                                     10.216ns (0.700ns logic, 9.516ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_10 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.216ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (1.519 - 1.464)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y63.DQ      Tcko                  0.337   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X77Y126.B2     net (fanout=13)       3.188   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X77Y126.B      Tilo                  0.068   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O<3>
                                                       usr/dtc_top/gbtBankRst/GBT_RX_RESET_O1
    SLICE_X63Y21.SR      net (fanout=103)      6.328   usr/dtc_top/gbtRxReset_from_gbtBankRst
    SLICE_X63Y21.CLK     Trck                  0.295   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_10
    -------------------------------------------------  ---------------------------
    Total                                     10.216ns (0.700ns logic, 9.516ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_11 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.216ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (1.519 - 1.464)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y63.DQ      Tcko                  0.337   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X77Y126.B2     net (fanout=13)       3.188   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X77Y126.B      Tilo                  0.068   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O<3>
                                                       usr/dtc_top/gbtBankRst/GBT_RX_RESET_O1
    SLICE_X63Y21.SR      net (fanout=103)      6.328   usr/dtc_top/gbtRxReset_from_gbtBankRst
    SLICE_X63Y21.CLK     Trck                  0.295   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_11
    -------------------------------------------------  ---------------------------
    Total                                     10.216ns (0.700ns logic, 9.516ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_9 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.216ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (1.519 - 1.464)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y63.DQ      Tcko                  0.337   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X77Y126.B2     net (fanout=13)       3.188   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X77Y126.B      Tilo                  0.068   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O<3>
                                                       usr/dtc_top/gbtBankRst/GBT_RX_RESET_O1
    SLICE_X63Y21.SR      net (fanout=103)      6.328   usr/dtc_top/gbtRxReset_from_gbtBankRst
    SLICE_X63Y21.CLK     Trck                  0.295   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_9
    -------------------------------------------------  ---------------------------
    Total                                     10.216ns (0.700ns logic, 9.516ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_9 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.967ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (1.509 - 1.464)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y63.DQ      Tcko                  0.337   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X77Y126.B2     net (fanout=13)       3.188   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X77Y126.B      Tilo                  0.068   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O<3>
                                                       usr/dtc_top/gbtBankRst/GBT_RX_RESET_O1
    SLICE_X66Y24.SR      net (fanout=103)      6.079   usr/dtc_top/gbtRxReset_from_gbtBankRst
    SLICE_X66Y24.CLK     Trck                  0.295   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_9
    -------------------------------------------------  ---------------------------
    Total                                      9.967ns (0.700ns logic, 9.267ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_11 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.967ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (1.509 - 1.464)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y63.DQ      Tcko                  0.337   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X77Y126.B2     net (fanout=13)       3.188   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X77Y126.B      Tilo                  0.068   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O<3>
                                                       usr/dtc_top/gbtBankRst/GBT_RX_RESET_O1
    SLICE_X66Y24.SR      net (fanout=103)      6.079   usr/dtc_top/gbtRxReset_from_gbtBankRst
    SLICE_X66Y24.CLK     Trck                  0.295   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_11
    -------------------------------------------------  ---------------------------
    Total                                      9.967ns (0.700ns logic, 9.267ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_8 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.967ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (1.509 - 1.464)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y63.DQ      Tcko                  0.337   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X77Y126.B2     net (fanout=13)       3.188   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X77Y126.B      Tilo                  0.068   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O<3>
                                                       usr/dtc_top/gbtBankRst/GBT_RX_RESET_O1
    SLICE_X66Y24.SR      net (fanout=103)      6.079   usr/dtc_top/gbtRxReset_from_gbtBankRst
    SLICE_X66Y24.CLK     Trck                  0.295   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_8
    -------------------------------------------------  ---------------------------
    Total                                      9.967ns (0.700ns logic, 9.267ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_10 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.967ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (1.509 - 1.464)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y63.DQ      Tcko                  0.337   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X77Y126.B2     net (fanout=13)       3.188   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X77Y126.B      Tilo                  0.068   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O<3>
                                                       usr/dtc_top/gbtBankRst/GBT_RX_RESET_O1
    SLICE_X66Y24.SR      net (fanout=103)      6.079   usr/dtc_top/gbtRxReset_from_gbtBankRst
    SLICE_X66Y24.CLK     Trck                  0.295   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_10
    -------------------------------------------------  ---------------------------
    Total                                      9.967ns (0.700ns logic, 9.267ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_12 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.910ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (1.492 - 1.464)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y63.DQ      Tcko                  0.337   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X77Y126.B2     net (fanout=13)       3.188   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X77Y126.B      Tilo                  0.068   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O<3>
                                                       usr/dtc_top/gbtBankRst/GBT_RX_RESET_O1
    SLICE_X70Y20.SR      net (fanout=103)      6.069   usr/dtc_top/gbtRxReset_from_gbtBankRst
    SLICE_X70Y20.CLK     Trck                  0.248   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<15>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_12
    -------------------------------------------------  ---------------------------
    Total                                      9.910ns (0.653ns logic, 9.257ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.910ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (1.492 - 1.464)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y63.DQ      Tcko                  0.337   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X77Y126.B2     net (fanout=13)       3.188   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X77Y126.B      Tilo                  0.068   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O<3>
                                                       usr/dtc_top/gbtBankRst/GBT_RX_RESET_O1
    SLICE_X70Y20.SR      net (fanout=103)      6.069   usr/dtc_top/gbtRxReset_from_gbtBankRst
    SLICE_X70Y20.CLK     Trck                  0.248   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<15>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_15
    -------------------------------------------------  ---------------------------
    Total                                      9.910ns (0.653ns logic, 9.257ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.910ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (1.492 - 1.464)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y63.DQ      Tcko                  0.337   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X77Y126.B2     net (fanout=13)       3.188   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X77Y126.B      Tilo                  0.068   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O<3>
                                                       usr/dtc_top/gbtBankRst/GBT_RX_RESET_O1
    SLICE_X70Y20.SR      net (fanout=103)      6.069   usr/dtc_top/gbtRxReset_from_gbtBankRst
    SLICE_X70Y20.CLK     Trck                  0.248   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<15>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_13
    -------------------------------------------------  ---------------------------
    Total                                      9.910ns (0.653ns logic, 9.257ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.910ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (1.492 - 1.464)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y63.DQ      Tcko                  0.337   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X77Y126.B2     net (fanout=13)       3.188   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X77Y126.B      Tilo                  0.068   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O<3>
                                                       usr/dtc_top/gbtBankRst/GBT_RX_RESET_O1
    SLICE_X70Y20.SR      net (fanout=103)      6.069   usr/dtc_top/gbtRxReset_from_gbtBankRst
    SLICE_X70Y20.CLK     Trck                  0.248   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<15>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_14
    -------------------------------------------------  ---------------------------
    Total                                      9.910ns (0.653ns logic, 9.257ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/reg_Tx_0_214 (FF)
  Destination:          usr/TX_O_0_214 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.109ns (0.742 - 0.633)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/reg_Tx_0_214 to usr/TX_O_0_214
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y80.CQ      Tcko                  0.098   usr/reg_Tx_0<215>
                                                       usr/reg_Tx_0_214
    SLICE_X38Y79.CX      net (fanout=2)        0.097   usr/reg_Tx_0<214>
    SLICE_X38Y79.CLK     Tckdi       (-Th)     0.076   usr/TX_O_0<215>
                                                       usr/TX_O_0_214
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/reg_Tx_0_213 (FF)
  Destination:          usr/TX_O_0_213 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.109ns (0.742 - 0.633)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/reg_Tx_0_213 to usr/TX_O_0_213
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y80.BQ      Tcko                  0.098   usr/reg_Tx_0<215>
                                                       usr/reg_Tx_0_213
    SLICE_X38Y79.BX      net (fanout=2)        0.098   usr/reg_Tx_0<213>
    SLICE_X38Y79.CLK     Tckdi       (-Th)     0.076   usr/TX_O_0<215>
                                                       usr/TX_O_0_213
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.022ns logic, 0.098ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/reg_Tx_0_202 (FF)
  Destination:          usr/TX_O_0_202 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.728 - 0.621)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/reg_Tx_0_202 to usr/TX_O_0_202
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y80.CQ      Tcko                  0.098   usr/reg_Tx_0<203>
                                                       usr/reg_Tx_0_202
    SLICE_X34Y79.CX      net (fanout=2)        0.097   usr/reg_Tx_0<202>
    SLICE_X34Y79.CLK     Tckdi       (-Th)     0.076   usr/TX_O_0<203>
                                                       usr/TX_O_0_202
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/reg_Tx_0_215 (FF)
  Destination:          usr/TX_O_0_215 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.109ns (0.742 - 0.633)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/reg_Tx_0_215 to usr/TX_O_0_215
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y80.DQ      Tcko                  0.098   usr/reg_Tx_0<215>
                                                       usr/reg_Tx_0_215
    SLICE_X38Y79.DX      net (fanout=2)        0.100   usr/reg_Tx_0<215>
    SLICE_X38Y79.CLK     Tckdi       (-Th)     0.076   usr/TX_O_0<215>
                                                       usr/TX_O_0_215
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.022ns logic, 0.100ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/reg_Tx_0_201 (FF)
  Destination:          usr/TX_O_0_201 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.728 - 0.621)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/reg_Tx_0_201 to usr/TX_O_0_201
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y80.BQ      Tcko                  0.098   usr/reg_Tx_0<203>
                                                       usr/reg_Tx_0_201
    SLICE_X34Y79.BX      net (fanout=2)        0.098   usr/reg_Tx_0<201>
    SLICE_X34Y79.CLK     Tckdi       (-Th)     0.076   usr/TX_O_0<203>
                                                       usr/TX_O_0_201
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.022ns logic, 0.098ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/reg_Tx_0_200 (FF)
  Destination:          usr/TX_O_0_200 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.728 - 0.621)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/reg_Tx_0_200 to usr/TX_O_0_200
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y80.AQ      Tcko                  0.098   usr/reg_Tx_0<203>
                                                       usr/reg_Tx_0_200
    SLICE_X34Y79.AX      net (fanout=2)        0.099   usr/reg_Tx_0<200>
    SLICE_X34Y79.CLK     Tckdi       (-Th)     0.076   usr/TX_O_0<203>
                                                       usr/TX_O_0_200
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.022ns logic, 0.099ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/reg_Tx_0_203 (FF)
  Destination:          usr/TX_O_0_203 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.728 - 0.621)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/reg_Tx_0_203 to usr/TX_O_0_203
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y80.DQ      Tcko                  0.098   usr/reg_Tx_0<203>
                                                       usr/reg_Tx_0_203
    SLICE_X34Y79.DX      net (fanout=2)        0.101   usr/reg_Tx_0<203>
    SLICE_X34Y79.CLK     Tckdi       (-Th)     0.076   usr/TX_O_0<203>
                                                       usr/TX_O_0_203
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.022ns logic, 0.101ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/addra_tx_2 (FF)
  Destination:          usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.224ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.554 - 0.402)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/addra_tx_2 to usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X30Y100.CQ           Tcko                  0.115   usr/addra_tx<2>
                                                             usr/addra_tx_2
    RAMB36_X2Y20.ADDRARDADDRL8 net (fanout=325)      0.206   usr/addra_tx<2>
    RAMB36_X2Y20.CLKARDCLKL    Trckc_ADDRA (-Th)     0.097   usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                             usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.224ns (0.018ns logic, 0.206ns route)
                                                             (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/addra_tx_2 (FF)
  Destination:          usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.225ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.554 - 0.402)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/addra_tx_2 to usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X30Y100.CQ           Tcko                  0.115   usr/addra_tx<2>
                                                             usr/addra_tx_2
    RAMB36_X2Y20.ADDRARDADDRU8 net (fanout=325)      0.207   usr/addra_tx<2>
    RAMB36_X2Y20.CLKARDCLKU    Trckc_ADDRA (-Th)     0.097   usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                             usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.225ns (0.018ns logic, 0.207ns route)
                                                             (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/reg_Tx_0_212 (FF)
  Destination:          usr/TX_O_0_212 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.187ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.742 - 0.633)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/reg_Tx_0_212 to usr/TX_O_0_212
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y80.AQ      Tcko                  0.098   usr/reg_Tx_0<215>
                                                       usr/reg_Tx_0_212
    SLICE_X38Y79.D3      net (fanout=2)        0.172   usr/reg_Tx_0<212>
    SLICE_X38Y79.CLK     Tah         (-Th)     0.083   usr/TX_O_0<215>
                                                       usr/reg_Tx_0<212>_rt
                                                       usr/TX_O_0_212
    -------------------------------------------------  ---------------------------
    Total                                      0.187ns (0.015ns logic, 0.172ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/addra_tx_2 (FF)
  Destination:          usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.227ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.551 - 0.402)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/addra_tx_2 to usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X30Y100.CQ           Tcko                  0.115   usr/addra_tx<2>
                                                             usr/addra_tx_2
    RAMB36_X2Y20.ADDRBWRADDRL8 net (fanout=325)      0.209   usr/addra_tx<2>
    RAMB36_X2Y20.CLKBWRCLKL    Trckc_ADDRB (-Th)     0.097   usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                             usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.227ns (0.018ns logic, 0.209ns route)
                                                             (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/addra_tx_2 (FF)
  Destination:          usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.228ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.551 - 0.402)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/addra_tx_2 to usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X30Y100.CQ           Tcko                  0.115   usr/addra_tx<2>
                                                             usr/addra_tx_2
    RAMB36_X2Y20.ADDRBWRADDRU8 net (fanout=325)      0.210   usr/addra_tx<2>
    RAMB36_X2Y20.CLKBWRCLKU    Trckc_ADDRB (-Th)     0.097   usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                             usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.228ns (0.018ns logic, 0.210ns route)
                                                             (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y20.CLKARDCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y20.CLKBWRCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/txpll/mmcm_inst/pll/clkout1_buf/I0
  Logical resource: usr/txpll/mmcm_inst/pll/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y7.I0
  Clock network: usr/txpll/mmcm_inst/pll/clkout0
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>/SR
  Logical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_8/SR
  Location pin: SLICE_X63Y21.SR
  Clock network: usr/dtc_top/gbtRxReset_from_gbtBankRst
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>/SR
  Logical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_9/SR
  Location pin: SLICE_X63Y21.SR
  Clock network: usr/dtc_top/gbtRxReset_from_gbtBankRst
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>/SR
  Logical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_10/SR
  Location pin: SLICE_X63Y21.SR
  Clock network: usr/dtc_top/gbtRxReset_from_gbtBankRst
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>/SR
  Logical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_11/SR
  Location pin: SLICE_X63Y21.SR
  Clock network: usr/dtc_top/gbtRxReset_from_gbtBankRst
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<11>/SR
  Logical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_8/SR
  Location pin: SLICE_X64Y49.SR
  Clock network: usr/dtc_top/gbtRxReset_from_gbtBankRst
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<11>/SR
  Logical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_9/SR
  Location pin: SLICE_X64Y49.SR
  Clock network: usr/dtc_top/gbtRxReset_from_gbtBankRst
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<11>/SR
  Logical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_10/SR
  Location pin: SLICE_X64Y49.SR
  Clock network: usr/dtc_top/gbtRxReset_from_gbtBankRst
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<11>/SR
  Logical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_11/SR
  Location pin: SLICE_X64Y49.SR
  Clock network: usr/dtc_top/gbtRxReset_from_gbtBankRst
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<7>/SR
  Logical resource: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_4/SR
  Location pin: SLICE_X65Y22.SR
  Clock network: usr/dtc_top/gbtRxReset_from_gbtBankRst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_usr_dtc_top_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0 =       
  PERIOD TIMEGRP         
"usr_dtc_top_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0"         
TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_
rx_wordclk_nobuff_sig         / 0.166666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8779 paths analyzed, 6222 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.881ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/deserializerReset (FF)
  Destination:          usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_0 (FF)
  Requirement:          4.167ns
  Data Path Delay:      1.090ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 8.333ns
  Destination Clock:    FMC1_LA_P_3_OBUF falling at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/deserializerReset to usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y124.AQ     Tcko                  0.381   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/DONE_O
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/deserializerReset
    SLICE_X78Y126.SR     net (fanout=2)        0.455   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/deserializerReset
    SLICE_X78Y126.CLK    Trck                  0.254   usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel<3>
                                                       usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_0
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.635ns logic, 0.455ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          usr/reg_Rx_0_269 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.432ns (Levels of Logic = 1)
  Clock Path Skew:      -0.148ns (0.931 - 1.079)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to usr/reg_Rx_0_269
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOBDO16  Trcko_DOB             2.073   usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X38Y64.A2      net (fanout=8)        4.286   usr/doutb_rx_0<30>
    SLICE_X38Y64.CLK     Tas                   0.073   usr/reg_Rx_0<272>
                                                       usr/Mmux_addra_rx[2]_reg_Rx_0[319]_wide_mux_14_OUT1881
                                                       usr/reg_Rx_0_269
    -------------------------------------------------  ---------------------------
    Total                                      6.432ns (2.146ns logic, 4.286ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          usr/reg_Rx_0_229 (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.736ns (Levels of Logic = 1)
  Clock Path Skew:      -0.141ns (0.938 - 1.079)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to usr/reg_Rx_0_229
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOBDO16  Trcko_DOB             2.073   usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X36Y75.A2      net (fanout=8)        3.633   usr/doutb_rx_0<30>
    SLICE_X36Y75.CLK     Tas                   0.030   usr/reg_Rx_0<232>
                                                       usr/Mmux_addra_rx[2]_reg_Rx_0[319]_wide_mux_14_OUT1441
                                                       usr/reg_Rx_0_229
    -------------------------------------------------  ---------------------------
    Total                                      5.736ns (2.103ns logic, 3.633ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          usr/reg_Rx_0_309 (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.546ns (Levels of Logic = 1)
  Clock Path Skew:      -0.139ns (0.940 - 1.079)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to usr/reg_Rx_0_309
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOBDO16  Trcko_DOB             2.073   usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y75.A6      net (fanout=8)        3.400   usr/doutb_rx_0<30>
    SLICE_X41Y75.CLK     Tas                   0.073   usr/reg_Rx_0<312>
                                                       usr/Mmux_addra_rx[2]_reg_Rx_0[319]_wide_mux_14_OUT2331
                                                       usr/reg_Rx_0_309
    -------------------------------------------------  ---------------------------
    Total                                      5.546ns (2.146ns logic, 3.400ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          usr/reg_Rx_0_189 (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.458ns (Levels of Logic = 1)
  Clock Path Skew:      -0.168ns (0.911 - 1.079)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to usr/reg_Rx_0_189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOBDO16  Trcko_DOB             2.073   usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X32Y69.A4      net (fanout=8)        3.355   usr/doutb_rx_0<30>
    SLICE_X32Y69.CLK     Tas                   0.030   usr/reg_Rx_0<192>
                                                       usr/Mmux_addra_rx[2]_reg_Rx_0[319]_wide_mux_14_OUT991
                                                       usr/reg_Rx_0_189
    -------------------------------------------------  ---------------------------
    Total                                      5.458ns (2.103ns logic, 3.355ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          usr/reg_Rx_0_77 (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.410ns (Levels of Logic = 1)
  Clock Path Skew:      -0.202ns (0.877 - 1.079)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to usr/reg_Rx_0_77
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOBDO27  Trcko_DOB             2.073   usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X17Y74.A3      net (fanout=8)        3.264   usr/doutb_rx_0<38>
    SLICE_X17Y74.CLK     Tas                   0.073   usr/reg_Rx_0<80>
                                                       usr/Mmux_addra_rx[2]_reg_Rx_0[319]_wide_mux_14_OUT2951
                                                       usr/reg_Rx_0_77
    -------------------------------------------------  ---------------------------
    Total                                      5.410ns (2.146ns logic, 3.264ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          usr/reg_Rx_0_119 (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.305ns (Levels of Logic = 1)
  Clock Path Skew:      -0.212ns (0.866 - 1.078)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to usr/reg_Rx_0_119
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO0   Trcko_DO              2.073   usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X21Y77.C3      net (fanout=8)        3.159   usr/doutb_rx_0<0>
    SLICE_X21Y77.CLK     Tas                   0.073   usr/reg_Rx_0<120>
                                                       usr/Mmux_addra_rx[2]_reg_Rx_0[319]_wide_mux_14_OUT222
                                                       usr/reg_Rx_0_119
    -------------------------------------------------  ---------------------------
    Total                                      5.305ns (2.146ns logic, 3.159ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          usr/reg_Rx_0_300 (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.342ns (Levels of Logic = 1)
  Clock Path Skew:      -0.143ns (0.936 - 1.079)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to usr/reg_Rx_0_300
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOBDO1   Trcko_DOB             2.073   usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y67.D1      net (fanout=8)        3.199   usr/doutb_rx_0<21>
    SLICE_X42Y67.CLK     Tas                   0.070   usr/reg_Rx_0<300>
                                                       usr/Mmux_addra_rx[2]_reg_Rx_0[319]_wide_mux_14_OUT2241
                                                       usr/reg_Rx_0_300
    -------------------------------------------------  ---------------------------
    Total                                      5.342ns (2.143ns logic, 3.199ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          usr/reg_Rx_0_78 (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.279ns (Levels of Logic = 1)
  Clock Path Skew:      -0.202ns (0.877 - 1.079)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to usr/reg_Rx_0_78
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOBDO28  Trcko_DOB             2.073   usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X17Y74.B1      net (fanout=8)        3.136   usr/doutb_rx_0<39>
    SLICE_X17Y74.CLK     Tas                   0.070   usr/reg_Rx_0<80>
                                                       usr/Mmux_addra_rx[2]_reg_Rx_0[319]_wide_mux_14_OUT2961
                                                       usr/reg_Rx_0_78
    -------------------------------------------------  ---------------------------
    Total                                      5.279ns (2.143ns logic, 3.136ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          usr/reg_Rx_0_59 (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.217ns (Levels of Logic = 1)
  Clock Path Skew:      -0.218ns (0.861 - 1.079)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to usr/reg_Rx_0_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOBDO0   Trcko_DOB             2.073   usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X25Y71.C1      net (fanout=8)        2.463   usr/doutb_rx_0<20>
    SLICE_X25Y71.CMUX    Tilo                  0.191   usr/addra_rx<2>
                                                       usr/Mmux_addra_rx[2]_reg_Rx_0[319]_wide_mux_14_OUT2751
    SLICE_X21Y68.DX      net (fanout=1)        0.456   usr/addra_rx[2]_reg_Rx_0[319]_wide_mux_14_OUT<59>
    SLICE_X21Y68.CLK     Tdick                 0.034   usr/reg_Rx_0<59>
                                                       usr/reg_Rx_0_59
    -------------------------------------------------  ---------------------------
    Total                                      5.217ns (2.298ns logic, 2.919ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          usr/reg_Rx_0_117 (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.161ns (Levels of Logic = 1)
  Clock Path Skew:      -0.213ns (0.866 - 1.079)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to usr/reg_Rx_0_117
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOBDO27  Trcko_DOB             2.073   usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X21Y77.A6      net (fanout=8)        3.015   usr/doutb_rx_0<38>
    SLICE_X21Y77.CLK     Tas                   0.073   usr/reg_Rx_0<120>
                                                       usr/Mmux_addra_rx[2]_reg_Rx_0[319]_wide_mux_14_OUT2010
                                                       usr/reg_Rx_0_117
    -------------------------------------------------  ---------------------------
    Total                                      5.161ns (2.146ns logic, 3.015ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          usr/reg_Rx_0_30 (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.159ns (Levels of Logic = 1)
  Clock Path Skew:      -0.209ns (0.870 - 1.079)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to usr/reg_Rx_0_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOBDO17  Trcko_DOB             2.073   usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X16Y65.C5      net (fanout=8)        3.056   usr/doutb_rx_0<31>
    SLICE_X16Y65.CLK     Tas                   0.030   usr/reg_Rx_0<31>
                                                       usr/Mmux_addra_rx[2]_reg_Rx_0[319]_wide_mux_14_OUT2341
                                                       usr/reg_Rx_0_30
    -------------------------------------------------  ---------------------------
    Total                                      5.159ns (2.103ns logic, 3.056ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_dtc_top_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0 =
        PERIOD TIMEGRP
        "usr_dtc_top_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0"
        TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig
        / 0.166666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[350].I_SRLT_NE_0.FF (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.240ns (Levels of Logic = 0)
  Clock Path Skew:      0.228ns (0.832 - 0.604)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 25.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[350].I_SRLT_NE_0.FF to usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X12Y40.CMUX      Tshcko                0.147   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<353>
                                                         usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[350].I_SRLT_NE_0.FF
    RAMB36_X0Y7.DIBDI8     net (fanout=1)        0.291   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<350>
    RAMB36_X0Y7.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36
                                                         usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.240ns (-0.051ns logic, 0.291ns route)
                                                         (-21.3% logic, 121.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[655].I_SRLT_NE_0.FF (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.564 - 0.416)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 25.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[655].I_SRLT_NE_0.FF to usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y45.AQ         Tcko                  0.115   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<652>
                                                         usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[655].I_SRLT_NE_0.FF
    RAMB36_X0Y8.DIPBDIP3   net (fanout=1)        0.251   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<655>
    RAMB36_X0Y8.CLKBWRCLKL Trckd_DIPB  (-Th)     0.198   usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36
                                                         usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.168ns (-0.083ns logic, 0.251ns route)
                                                         (-49.4% logic, 149.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[660].I_SRLT_NE_0.FF (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (0.556 - 0.413)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 25.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[660].I_SRLT_NE_0.FF to usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y28.BQ         Tcko                  0.115   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<658>
                                                         usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[660].I_SRLT_NE_0.FF
    RAMB36_X0Y5.DIBDI20    net (fanout=1)        0.249   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<660>
    RAMB36_X0Y5.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36
                                                         usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.166ns (-0.083ns logic, 0.249ns route)
                                                         (-50.0% logic, 150.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[703].I_SRLT_NE_0.FF (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 0)
  Clock Path Skew:      0.140ns (0.550 - 0.410)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 25.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[703].I_SRLT_NE_0.FF to usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y24.CQ         Tcko                  0.115   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<702>
                                                         usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[703].I_SRLT_NE_0.FF
    RAMB36_X0Y4.DIBDI26    net (fanout=1)        0.246   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<703>
    RAMB36_X0Y4.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36
                                                         usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.163ns (-0.083ns logic, 0.246ns route)
                                                         (-50.9% logic, 150.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[642].I_SRLT_NE_0.FF (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.564 - 0.411)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 25.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[642].I_SRLT_NE_0.FF to usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X8Y43.BQ         Tcko                  0.115   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<640>
                                                         usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[642].I_SRLT_NE_0.FF
    RAMB36_X0Y8.DIBDI20    net (fanout=1)        0.259   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<642>
    RAMB36_X0Y8.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36
                                                         usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.176ns (-0.083ns logic, 0.259ns route)
                                                         (-47.2% logic, 147.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[317].I_SRLT_NE_0.FF (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.550 - 0.401)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 25.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[317].I_SRLT_NE_0.FF to usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X8Y22.DQ         Tcko                  0.115   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<317>
                                                         usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[317].I_SRLT_NE_0.FF
    RAMB36_X0Y4.DIBDI11    net (fanout=1)        0.255   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<317>
    RAMB36_X0Y4.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36
                                                         usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.172ns (-0.083ns logic, 0.255ns route)
                                                         (-48.3% logic, 148.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[603].I_SRLT_NE_0.FF (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.559 - 0.411)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 25.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[603].I_SRLT_NE_0.FF to usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X4Y12.AMUX       Tshcko                0.146   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<604>
                                                         usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[603].I_SRLT_NE_0.FF
    RAMB36_X0Y2.DIBDI17    net (fanout=1)        0.223   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<603>
    RAMB36_X0Y2.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
                                                         usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.171ns (-0.052ns logic, 0.223ns route)
                                                         (-30.4% logic, 130.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[395].I_SRLT_NE_0.FF (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.174ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.564 - 0.413)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 25.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[395].I_SRLT_NE_0.FF to usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y32.BMUX      Tshcko                0.148   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<397>
                                                         usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[395].I_SRLT_NE_0.FF
    RAMB36_X2Y6.DIBDI24    net (fanout=1)        0.224   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<395>
    RAMB36_X2Y6.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                         usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.174ns (-0.050ns logic, 0.224ns route)
                                                         (-28.7% logic, 128.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[323].I_SRLT_NE_0.FF (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.562 - 0.409)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 25.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[323].I_SRLT_NE_0.FF to usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X8Y30.DMUX       Tshcko                0.146   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<327>
                                                         usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[323].I_SRLT_NE_0.FF
    RAMB36_X0Y6.DIBDI0     net (fanout=1)        0.228   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<323>
    RAMB36_X0Y6.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
                                                         usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.176ns (-0.052ns logic, 0.228ns route)
                                                         (-29.5% logic, 129.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[269].I_SRLT_NE_0.FF (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.556 - 0.404)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 25.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[269].I_SRLT_NE_0.FF to usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X8Y25.DMUX       Tshcko                0.146   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<273>
                                                         usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[269].I_SRLT_NE_0.FF
    RAMB36_X0Y5.DIBDI0     net (fanout=1)        0.228   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<269>
    RAMB36_X0Y5.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36
                                                         usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.176ns (-0.052ns logic, 0.228ns route)
                                                         (-29.5% logic, 129.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[173].I_SRLT_NE_0.FF (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.564 - 0.411)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 25.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[173].I_SRLT_NE_0.FF to usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X8Y1.DQ          Tcko                  0.115   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<173>
                                                         usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[173].I_SRLT_NE_0.FF
    RAMB36_X0Y0.DIBDI11    net (fanout=1)        0.260   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<173>
    RAMB36_X0Y0.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36
                                                         usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.177ns (-0.083ns logic, 0.260ns route)
                                                         (-46.9% logic, 146.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.139ns (0.547 - 0.408)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 25.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF to usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X26Y34.DMUX      Tshcko                0.146   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<406>
                                                         usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF
    RAMB36_X1Y6.DIBDI15    net (fanout=1)        0.216   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<33>
    RAMB36_X1Y6.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.164ns (-0.052ns logic, 0.216ns route)
                                                         (-31.7% logic, 131.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_dtc_top_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0 =
        PERIOD TIMEGRP
        "usr_dtc_top_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0"
        TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig
        / 0.166666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X1Y6.CLKBWRCLKL
  Clock network: FMC1_LA_P_2_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X0Y1.CLKBWRCLKL
  Clock network: FMC1_LA_P_2_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X0Y3.CLKBWRCLKL
  Clock network: FMC1_LA_P_2_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X0Y0.CLKBWRCLKL
  Clock network: FMC1_LA_P_2_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y4.CLKBWRCLKL
  Clock network: FMC1_LA_P_2_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X0Y7.CLKBWRCLKL
  Clock network: FMC1_LA_P_2_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X0Y8.CLKBWRCLKL
  Clock network: FMC1_LA_P_2_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y8.CLKARDCLKL
  Clock network: FMC1_LA_P_2_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y8.CLKBWRCLKL
  Clock network: FMC1_LA_P_2_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X1Y1.CLKBWRCLKL
  Clock network: FMC1_LA_P_2_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y7.CLKBWRCLKL
  Clock network: FMC1_LA_P_2_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X0Y4.CLKBWRCLKL
  Clock network: FMC1_LA_P_2_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_XPOINT1_CLK1_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_XPOINT1_CLK1_P              |     25.000ns|      1.700ns|      4.212ns|            0|            0|            0|         2334|
| TS_XPOINT1_CLK1_N             |     25.000ns|      4.212ns|          N/A|            0|            0|         2334|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_XPOINT1_CLK3_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_XPOINT1_CLK3_P              |     25.000ns|     10.000ns|     30.648ns|            0|           45|            0|         9137|
| TS_XPOINT1_CLK3_N             |     25.000ns|     10.000ns|     30.648ns|            0|           45|            0|         9137|
|  TS_usr_clkDiv_clkout1_0      |      3.125ns|      3.831ns|          N/A|           45|            0|         9105|            0|
|  TS_usr_clkDiv_clkout0_0      |     25.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
|  TS_usr_clkDiv_clkout2_0      |     25.000ns|     22.160ns|          N/A|            0|            0|           32|            0|
| TS_usr_clkDiv_clkout1         |      3.125ns|      2.500ns|          N/A|            0|            0|            0|            0|
| TS_usr_clkDiv_clkout0         |     25.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| TS_usr_clkDiv_clkout2         |     25.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_cdce_out0_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_cdce_out0_p                 |      4.167ns|      2.800ns|      3.657ns|            0|            0|            0|         9655|
| TS_cdce_out0_n                |      4.167ns|      3.657ns|      1.711ns|            0|            0|         1194|         8461|
|  TS_usr_txpll_mmcm_inst_pll_cl|     25.000ns|     10.266ns|          N/A|            0|            0|         8461|            0|
|  kout0_0                      |             |             |             |             |             |             |             |
| TS_usr_txpll_mmcm_inst_pll_clk|     25.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| out0                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_gbtExmplDsgn_gbtBank_1_mgt_p|      4.167ns|      4.011ns|      1.147ns|            0|            0|         4177|         8779|
|aram_package_src_gen_mgt_mgtLat|             |             |             |             |             |             |             |
|Opt_gen_mgtLatOpt_rx_wordclk_no|             |             |             |             |             |             |             |
|buff_sig                       |             |             |             |             |             |             |             |
| TS_usr_dtc_top_rxFrmClkPhAlgnr|     25.000ns|      6.881ns|          N/A|            0|            0|         8779|            0|
| _latOpt_phalgnr_gen_mmcm_inst_|             |             |             |             |             |             |             |
| pll_clkout0                   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CDCE_OUT0_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CDCE_OUT0_N    |   10.266|         |         |         |
CDCE_OUT0_P    |   10.266|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CDCE_OUT0_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CDCE_OUT0_N    |   10.266|         |         |         |
CDCE_OUT0_P    |   10.266|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK1_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK1_N |    4.212|         |         |         |
XPOINT1_CLK1_P |    4.212|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK1_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK1_N |    4.212|         |         |         |
XPOINT1_CLK1_P |    4.212|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK3_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK3_N |    3.831|         |         |         |
XPOINT1_CLK3_P |    3.831|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK3_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK3_N |    3.831|         |         |         |
XPOINT1_CLK3_P |    3.831|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 45  Score: 18144  (Setup/Max: 18144, Hold: 0)

Constraints cover 34082 paths, 0 nets, and 23736 connections

Design statistics:
   Minimum period:  22.160ns{1}   (Maximum frequency:  45.126MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 20 16:32:24 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 509 MB



