#+title: Logisim 笔记
#+macro: center-50    {{{image(50)}}}

* Different Logisim versions

- [[http://www.cburch.com/logisim/][Original Logisim]]
- [[https://github.com/logisim-evolution/logisim-evolution][Logisim-Evolution]]
- [[http://www.cs.cornell.edu/courses/cs3410/2015sp/][Logisim]] from the CS3410 course of the Cornell University
- [[https://github.com/hneemann/Digital][Digital -- A digital logic designer and circuit simulator.]]
  (incompatible with Logisim)

* 快捷键

- =Ctrl + <NUM>= :: toolbar


** Component
- =Alt + <NUM>= :: data bits
- =<NUM>= :: number of inputs
- =C-d= :: duplicate
- =<Arrow Key>= :: facing


** Simulation
- =C-e= :: toggle realtime simulation
- =C-i= :: step simulation
- =C-r= :: reset simulation
- =C-k= :: toggle clock ticking
- =C-t= :: tick once

* 延迟&毛刺

Logisim 中所有组件的延迟相同。

由于非门的延迟，与门的两个输入并不同时。开始前输入为0，与门的输入上0下1，输出为0。
{{{center-50}}}
[[./logisim/delay-1.png]]

t0时刻，输入从0变为1，信号还未开始传递。
{{{center-50}}}
[[./logisim/delay-2.png]]

t1时刻，信号传到非门和与门的上方输入端，但由于延迟，非门输出仍为0。此时与门输入皆为1，下一时刻输出为1。
{{{center-50}}}
[[./logisim/delay-3.png]]

t2时刻，非门输出变为0，与门输出变为1。此时与门输入上1下0，下一时刻输出为0。
{{{center-50}}}
[[./logisim/delay-4.png]]

t3时刻，与门输出0，之后维持在0。
{{{center-50}}}
[[./logisim/delay-5.png]]

为了消除延迟带来的毛刺，应该让与门的输入延迟相同，可以
- 在上方加入缓冲器，这样上下两个输入都有一个元件的延迟。
  {{{center-50}}}
  [[./logisim/delay-fix-1.png]]
- 在与门设置中，对第二个（下方）输入取非，这样上下输入都没有延迟。
  {{{center-50}}}
  [[./logisim/delay-fix-2.png]]


* 震荡

出现震荡时，logisim会停止实时模拟，改为单步模拟。
{{{center-50}}}
[[./logisim/oscillation.png]]

* 组件

[[./logisim/general-attrs.webp]]

** [[./logisim/logisim-wiring.pdf][Wiring]]

[[./logisim/wiring-1.webp]]

[[./logisim/wiring-2.webp]]

[[./logisim/wiring-3.webp]]

[[./logisim/wiring-4.webp]]

[[./logisim/wiring-5.webp]]

[[./logisim/wiring-6.webp]]

** [[./logisim/logisim-gates-plexers.pdf][Gates]]

[[./logisim/gates.webp]]

** [[./logisim/logisim-gates-plexers.pdf][Plexers]]

[[./logisim/plexers-1.webp]]

不恰当的级联会增加延迟
[[./logisim/plexers-2.webp]]

[[./logisim/plexers-3.webp]]

[[./logisim/plexers-4.webp]]

[[./logisim/plexers-5.webp]]

** [[./logisim/logisim-arithmetic.pdf][Arithmetic]]

[[./logisim/arithmetic-1.webp]]

[[./logisim/arithmetic-2.webp]]

[[./logisim/arithmetic-3.webp]]

[[./logisim/arithmetic-4.webp]]

[[./logisim/arithmetic-5.webp]]

[[./logisim/arithmetic-6.webp]]

[[./logisim/arithmetic-7.webp]]

** [[./logisim/logisim-memory.pdf][Memory]]

[[./logisim/memory-1.webp]]

寄存器默认异步清零，若想要同步清零，则可以对输入使用多路选择器或其他方法。
[[./logisim/memory-2.webp]]

[[./logisim/memory-3.webp]]

[[./logisim/memory-4.webp]]

[[./logisim/memory-5.webp]]

[[./logisim/memory-6.webp]]

[[./logisim/memory-7.webp]]

[[./logisim/memory-8.webp]]

** [[./logisim/logisim-io.pdf][Input/Output]]

[[./logisim/io-1.webp]]

[[./logisim/io-2.webp]]

[[./logisim/io-3.webp]]

[[./logisim/io-4.webp]]
