// Seed: 2352226988
module module_0 (
    input tri1 id_0
    , id_5,
    input tri1 id_1,
    input tri0 id_2,
    input tri1 id_3
);
  wire id_6;
  assign module_1.id_4 = 0;
  logic id_7;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd88,
    parameter id_14 = 32'd19,
    parameter id_5  = 32'd10
) (
    input  uwire id_0,
    input  tri0  id_1,
    output logic id_2,
    input  wire  id_3,
    output logic id_4,
    input  tri0  _id_5,
    input  tri   id_6,
    input  wire  id_7,
    input  tri   id_8,
    output tri0  id_9,
    input  wand  _id_10,
    input  tri0  id_11,
    input  tri1  id_12,
    input  wand  id_13,
    input  uwire _id_14
);
  wire id_16;
  always if (1) @* id_2 = 1 & -1'b0;
  final id_4 <= id_0;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_8,
      id_7
  );
  logic [~  id_5 : id_10] id_17 = -1;
  wire id_18;
  assign id_2 = id_1;
  logic [-1 : (  id_14  )] id_19;
endmodule
