0.7
2020.2
Sep  5 2024
15:23:16
C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd,1733216934,vhdl,,,,design_1_wrapper,,,,,,,,
C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.ip_user_files/bd/design_1/ip/design_1_AlgM_0_0/sim/design_1_AlgM_0_0.vhd,1732102973,vhdl,,,,design_1_algm_0_0,,,,,,,,
C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.ip_user_files/bd/design_1/ip/design_1_Correlator_TOF_0_0/sim/design_1_Correlator_TOF_0_0.vhd,1732536090,vhdl,,,,design_1_correlator_tof_0_0,,,,,,,,
C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.ip_user_files/bd/design_1/ip/design_1_PosUpdateLatch_0_0/sim/design_1_PosUpdateLatch_0_0.vhd,1732181240,vhdl,,,,design_1_posupdatelatch_0_0,,,,,,,,
C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.ip_user_files/bd/design_1/ip/design_1_SPI_subnode_0_0/sim/design_1_SPI_subnode_0_0.vhd,1732615640,vhdl,,,,design_1_spi_subnode_0_0,,,,,,,,
C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.ip_user_files/bd/design_1/ip/design_1_Sample2TOF_0_0/sim/design_1_Sample2TOF_0_0.vhd,1732102973,vhdl,,,,design_1_sample2tof_0_0,,,,,,,,
C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.ip_user_files/bd/design_1/ip/design_1_Shifter_0_0/sim/design_1_Shifter_0_0.vhd,1732098692,vhdl,,,,design_1_shifter_0_0,,,,,,,,
C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,1732099994,verilog,,C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.ip_user_files/bd/design_1/ip/design_1_xpm_cdc_gen_0_0/sim/design_1_xpm_cdc_gen_0_0.v,,design_1_clk_wiz_0_0,,,../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242,,,,,
C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,1732099994,verilog,,C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,,design_1_clk_wiz_0_0_clk_wiz,,,../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242,,,,,
C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.ip_user_files/bd/design_1/ip/design_1_sat_sel_0_0/sim/design_1_sat_sel_0_0.vhd,1732526602,vhdl,,,,design_1_sat_sel_0_0,,,,,,,,
C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.ip_user_files/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd,1732099993,vhdl,,,,design_1_xadc_wiz_0_0,,,,,,,,
C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,1732098692,verilog,,C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,,design_1_xlconstant_0_0,,,../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242,,,,,
C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v,1732533546,verilog,,,,design_1_xlconstant_1_0,,,../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242,,,,,
C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.ip_user_files/bd/design_1/ip/design_1_xpm_cdc_gen_0_0/sim/design_1_xpm_cdc_gen_0_0.v,1732098692,verilog,,C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v,,design_1_xpm_cdc_gen_0_0,,,../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242,,,,,
C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.ip_user_files/bd/design_1/sim/design_1.vhd,1732615640,vhdl,,,,design_1,,,,,,,,
C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/Alg_cal.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd,1732102641,vhdl,C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/Alg_cal.srcs/sources_1/new/Algm.vhd,,,cordic_0,,,,,,,,
C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/Alg_cal.srcs/sources_1/new/Algm.vhd,1733130706,vhdl,,,,algm,,,,,,,,
C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/new/Correlator_TOF.vhd,1732708055,vhdl,,,,correlator_tof,,,,,,,,
C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/new/NewPosLatch.vhd,1732181169,vhdl,,,,posupdatelatch,,,,,,,,
C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/new/SPI_subnode.vhd,1732785977,vhdl,,,,spi_subnode,,,,,,,,
C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/new/Sample2TOF.vhd,1732872334,vhdl,,,,sample2tof,,,,,,,,
C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/new/Sat_LUT_m.vhd,1733216915,vhdl,,,,sat_lut_m,,,,,,,,
C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/new/Shifter.vhd,1731397884,vhdl,,,,shifter,,,,,,,,
C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/new/newPosLatch.vhd,1731936240,vhdl,,,,newposlatch,,,,,,,,
C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/new/sat_sel.vhd,1732785976,vhdl,,,,sat_sel,,,,,,,,
