<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>Verilog2</design>
	<target_edif>D:\project\program\QUARTUS\eda\Verilog1\synthesis\Verilog2.edn</target_edif>
</SynplifyOutput>
