# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do topoPart1_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/altera/PLab2/Part1/topopart1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity topoPart1
# -- Compiling architecture topo_estru of topoPart1
# vcom -93 -work work {C:/altera/PLab2/Part1/rslatch.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RSLatch
# -- Compiling architecture Structural of RSLatch
# 
vsim +altera -do topoPart1_run_msim_rtl_vhdl.do -l msim_transcript -gui work.rslatch
# vsim +altera -do topoPart1_run_msim_rtl_vhdl.do -l msim_transcript -gui work.rslatch 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.rslatch(structural)
# do topoPart1_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/altera/PLab2/Part1/topopart1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity topoPart1
# -- Compiling architecture topo_estru of topoPart1
# vcom -93 -work work {C:/altera/PLab2/Part1/rslatch.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RSLatch
# -- Compiling architecture Structural of RSLatch
# 
add wave -position insertpoint  \
sim:/rslatch/Clk \
sim:/rslatch/R \
sim:/rslatch/S \
sim:/rslatch/Q \
sim:/rslatch/R_g \
sim:/rslatch/S_g \
sim:/rslatch/Qa \
sim:/rslatch/Qb
force -freeze sim:/rslatch/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/rslatch/R 1 0
force -freeze sim:/rslatch/S 0 0
run
run
force -freeze sim:/rslatch/R 0 0
force -freeze sim:/rslatch/S 1 0
run
run
