//TEST BENCH CODE FOR AND GATE

module and_gate_tb;
  reg A;
  reg B;
  wire Y;

  // Instantiate the And_gate module
  And_gate dut(.A(A), .B(B), .Y(Y));
  
  initial begin
    A = 0; B = 0;
    #100; 
    A = 0; B = 1;
    #100;
    A = 1; B = 0;
    #100; 
    A = 1; B = 1;
    #100;
    $finish;
  end
endmodule

