{
  "name": "core::f16::<impl f16>::abs",
  "span": "$library/core/src/num/f16.rs:1327:5: 1327:35",
  "mir": "fn core::f16::<impl f16>::abs(_1: f16) -> f16 {\n    let mut _0: f16;\n    let mut _2: u16;\n    let mut _3: u16;\n    let mut _4: u16;\n    let mut _5: u16;\n    let mut _6: u32;\n    let mut _7: bool;\n    debug self => _1;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        _3 = f16::<impl f16>::to_bits(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_4);\n        StorageLive(_5);\n        _6 = 15_i32 as u32;\n        _7 = Lt(move _6, 16_u32);\n        assert(move _7, \"attempt to shift left by `{}`, which would overflow\", 15_i32) -> [success: bb2, unwind unreachable];\n    }\n    bb2: {\n        _5 = Shl(1_u16, 15_i32);\n        _4 = Not(move _5);\n        StorageDead(_5);\n        _2 = BitAnd(move _3, move _4);\n        StorageDead(_4);\n        StorageDead(_3);\n        _0 = f16::<impl f16>::from_bits(move _2) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_2);\n        return;\n    }\n}\n"
}